Analysis & Synthesis report for tetris
Tue Dec 15 17:48:00 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |tetris|tetris_soc:u0|tetris_soc_sdram:sdram|m_next
 11. State Machine - |tetris|tetris_soc:u0|tetris_soc_sdram:sdram|m_state
 12. State Machine - |tetris|tetris_soc:u0|tetris_soc_sdram:sdram|i_next
 13. State Machine - |tetris|tetris_soc:u0|tetris_soc_sdram:sdram|i_state
 14. State Machine - |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 15. State Machine - |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|State
 16. State Machine - |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|key
 17. State Machine - |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|State
 18. State Machine - |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|init:init_piece|State
 19. State Machine - |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|move:move_state_machine|State
 20. State Machine - |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|hs:high_score_rd_wr|State
 21. Registers Protected by Synthesis
 22. Registers Removed During Synthesis
 23. Removed Registers Triggering Further Register Optimizations
 24. General Register Statistics
 25. Inverted Register Statistics
 26. Multiplexer Restructuring Statistics (Restructuring Performed)
 27. Source assignments for tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 28. Source assignments for tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 29. Source assignments for tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 30. Source assignments for tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_b_module:tetris_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 31. Source assignments for tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 32. Source assignments for tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated
 33. Source assignments for tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 34. Source assignments for tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 35. Source assignments for tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 36. Source assignments for tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 37. Source assignments for tetris_soc:u0|tetris_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_6fg1:auto_generated
 38. Source assignments for tetris_soc:u0|tetris_soc_sdram:sdram
 39. Source assignments for tetris_soc:u0|tetris_soc_sdram_pll:sdram_pll
 40. Source assignments for tetris_soc:u0|tetris_soc_sdram_pll:sdram_pll|tetris_soc_sdram_pll_stdsync_sv6:stdsync2|tetris_soc_sdram_pll_dffpipe_l2c:dffpipe3
 41. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_demux:cmd_demux
 42. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 43. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux
 44. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 45. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002
 46. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003
 47. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004
 48. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005
 49. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_006
 50. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_007
 51. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_008
 52. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_009
 53. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_010
 54. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_011
 55. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_012
 56. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_013
 57. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 58. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 59. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 60. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 61. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 62. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 63. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 64. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 65. Source assignments for tetris_soc:u0|altera_reset_controller:rst_controller
 66. Source assignments for tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 67. Source assignments for tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 68. Source assignments for tetris_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 69. Source assignments for tetris_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 70. Parameter Settings for User Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|vga_controller:u1
 71. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo
 72. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r|scfifo:rfifo
 73. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a
 74. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 75. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_b_module:tetris_soc_nios2_gen2_0_cpu_register_bank_b
 76. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_b_module:tetris_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 77. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 78. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram
 79. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 80. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 81. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 82. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 83. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 84. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy
 85. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_onchip_memory2_0:onchip_memory2_0
 86. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 87. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 88. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 89. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tetris_game_core_0_tetris_slave_translator
 90. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 91. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
 92. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 93. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator
 94. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 95. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
 96. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
 97. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator
 98. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator
 99. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator
100. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator
101. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator
102. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator
103. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
104. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
105. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tetris_game_core_0_tetris_slave_agent
106. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tetris_game_core_0_tetris_slave_agent|altera_merlin_burst_uncompressor:uncompressor
107. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tetris_game_core_0_tetris_slave_agent_rsp_fifo
108. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
109. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
110. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
111. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
112. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
113. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
114. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
115. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
116. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
117. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent
118. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
119. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo
120. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
121. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
122. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
123. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
124. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
125. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
126. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
127. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent
128. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
129. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
130. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent
131. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor
132. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo
133. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent
134. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor
135. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo
136. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent
137. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor
138. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo
139. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent
140. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor
141. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo
142. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent
143. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor
144. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo
145. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent
146. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor
147. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo
148. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router:router|tetris_soc_mm_interconnect_0_router_default_decode:the_default_decode
149. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_001:router_001|tetris_soc_mm_interconnect_0_router_001_default_decode:the_default_decode
150. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_002|tetris_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
151. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_003:router_003|tetris_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
152. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_003:router_004|tetris_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
153. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_003:router_005|tetris_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
154. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_003:router_006|tetris_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
155. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_003:router_007|tetris_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
156. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_008:router_008|tetris_soc_mm_interconnect_0_router_008_default_decode:the_default_decode
157. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_009|tetris_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
158. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_010|tetris_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
159. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_003:router_011|tetris_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
160. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_003:router_012|tetris_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
161. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_003:router_013|tetris_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
162. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_014|tetris_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
163. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_003:router_015|tetris_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
164. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
165. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
166. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
167. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
168. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb
169. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
170. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb
171. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
172. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb
173. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
174. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb
175. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
176. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb
177. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
178. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_009|altera_merlin_arbitrator:arb
179. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
180. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_010|altera_merlin_arbitrator:arb
181. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
182. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_011|altera_merlin_arbitrator:arb
183. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
184. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_013|altera_merlin_arbitrator:arb
185. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_013|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
186. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
187. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
188. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
189. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
190. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter
191. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
192. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter
193. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
194. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
195. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
196. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
197. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
198. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
199. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
200. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
201. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
202. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
203. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
204. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
205. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
206. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
207. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
208. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
209. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
210. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
211. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
212. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
213. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
214. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
215. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006
216. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
217. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
218. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
219. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
220. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
221. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
222. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013
223. Parameter Settings for User Entity Instance: tetris_soc:u0|altera_reset_controller:rst_controller
224. Parameter Settings for User Entity Instance: tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
225. Parameter Settings for User Entity Instance: tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
226. Parameter Settings for User Entity Instance: tetris_soc:u0|altera_reset_controller:rst_controller_001
227. Parameter Settings for User Entity Instance: tetris_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
228. Parameter Settings for User Entity Instance: tetris_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
229. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod0
230. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Div0
231. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod1
232. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Div1
233. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod2
234. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Div2
235. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod3
236. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Div3
237. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod4
238. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Div4
239. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod5
240. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div69
241. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div75
242. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div68
243. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div67
244. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div66
245. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div65
246. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div64
247. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div14
248. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod17
249. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div61
250. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div13
251. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod16
252. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div12
253. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod15
254. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div11
255. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod14
256. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div10
257. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod13
258. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod12
259. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div9
260. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod11
261. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div49
262. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div8
263. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod10
264. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div7
265. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod9
266. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div6
267. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod8
268. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div5
269. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod7
270. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod6
271. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div4
272. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod5
273. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div37
274. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div3
275. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod4
276. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div2
277. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod3
278. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div1
279. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod2
280. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div0
281. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod1
282. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod0
283. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div24
284. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod0
285. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Div0
286. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod1
287. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Div1
288. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod2
289. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Div2
290. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod3
291. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod0
292. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Div0
293. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod1
294. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Div1
295. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod2
296. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|lpm_divide:Div1
297. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|lpm_divide:Div0
298. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|Start:start|lpm_divide:Div1
299. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|Start:start|lpm_divide:Div0
300. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div63
301. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div62
302. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|lpm_divide:Mod0
303. Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|lpm_divide:Div0
304. scfifo Parameter Settings by Entity Instance
305. altsyncram Parameter Settings by Entity Instance
306. Port Connectivity Checks: "tetris_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
307. Port Connectivity Checks: "tetris_soc:u0|altera_reset_controller:rst_controller_001"
308. Port Connectivity Checks: "tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
309. Port Connectivity Checks: "tetris_soc:u0|altera_reset_controller:rst_controller"
310. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
311. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
312. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
313. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
314. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
315. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
316. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
317. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
318. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
319. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
320. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_008:router_008|tetris_soc_mm_interconnect_0_router_008_default_decode:the_default_decode"
321. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_003:router_003|tetris_soc_mm_interconnect_0_router_003_default_decode:the_default_decode"
322. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_002|tetris_soc_mm_interconnect_0_router_002_default_decode:the_default_decode"
323. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_001:router_001|tetris_soc_mm_interconnect_0_router_001_default_decode:the_default_decode"
324. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router:router|tetris_soc_mm_interconnect_0_router_default_decode:the_default_decode"
325. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo"
326. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent"
327. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo"
328. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent"
329. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo"
330. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent"
331. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo"
332. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent"
333. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo"
334. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent"
335. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo"
336. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent"
337. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
338. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent"
339. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
340. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
341. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
342. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
343. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
344. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo"
345. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent"
346. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
347. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
348. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
349. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
350. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
351. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
352. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tetris_game_core_0_tetris_slave_agent_rsp_fifo"
353. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tetris_game_core_0_tetris_slave_agent"
354. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
355. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
356. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator"
357. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator"
358. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator"
359. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator"
360. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator"
361. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator"
362. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
363. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
364. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
365. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"
366. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
367. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
368. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
369. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tetris_game_core_0_tetris_slave_translator"
370. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
371. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
372. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_spi_0:spi_0"
373. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_sdram_pll:sdram_pll|tetris_soc_sdram_pll_altpll_vg92:sd1"
374. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_sdram_pll:sdram_pll"
375. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_sdram:sdram|tetris_soc_sdram_input_efifo_module:the_tetris_soc_sdram_input_efifo_module"
376. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_onchip_memory2_0:onchip_memory2_0"
377. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy"
378. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
379. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
380. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_pib"
381. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo|tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
382. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|tetris_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:tetris_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
383. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_itrace"
384. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk"
385. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_xbrk"
386. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug"
387. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci"
388. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_test_bench:the_tetris_soc_nios2_gen2_0_cpu_test_bench"
389. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0"
390. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic"
391. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0"
392. Port Connectivity Checks: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Sprite:Sp"
393. Port Connectivity Checks: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|Start:start|Sprite:Sp"
394. Port Connectivity Checks: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|Sprite:Sp"
395. Port Connectivity Checks: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd"
396. Port Connectivity Checks: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|Sprite:Sp"
397. Port Connectivity Checks: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd"
398. Port Connectivity Checks: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|Sprite:Sp"
399. Port Connectivity Checks: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd"
400. Port Connectivity Checks: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2"
401. Port Connectivity Checks: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|vga_controller:u1"
402. Port Connectivity Checks: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|init:init_piece|Random:randT"
403. Port Connectivity Checks: "tetris_soc:u0"
404. Post-Synthesis Netlist Statistics for Top Partition
405. Elapsed Time Per Partition
406. Analysis & Synthesis Messages
407. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 15 17:47:59 2020       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; tetris                                      ;
; Top-level Entity Name              ; tetris                                      ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 46,397                                      ;
;     Total combinational functions  ; 45,038                                      ;
;     Dedicated logic registers      ; 4,196                                       ;
; Total registers                    ; 4196                                        ;
; Total pins                         ; 125                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 11,392                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; tetris             ; tetris             ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                      ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                            ; Library     ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+
; Start.sv                                                                                              ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/Start.sv                                                                                              ;             ;
; End_Screen.sv                                                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/End_Screen.sv                                                                                         ;             ;
; line_board.sv                                                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/line_board.sv                                                                                         ;             ;
; level_board.sv                                                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/level_board.sv                                                                                        ;             ;
; tetris_soc/synthesis/tetris_soc.v                                                                     ; yes             ; User Verilog HDL File                        ; C:/ECE_385/Tetris/tetris_soc/synthesis/tetris_soc.v                                                                     ; tetris_soc  ;
; tetris_soc/synthesis/submodules/altera_reset_controller.v                                             ; yes             ; User Verilog HDL File                        ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_reset_controller.v                                             ; tetris_soc  ;
; tetris_soc/synthesis/submodules/altera_reset_synchronizer.v                                           ; yes             ; User Verilog HDL File                        ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_reset_synchronizer.v                                           ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_irq_mapper.sv                                              ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v                                        ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_006.v                  ; yes             ; User Verilog HDL File                        ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_006.v                  ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter.v                      ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; tetris_soc  ;
; tetris_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                            ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                            ; tetris_soc  ;
; tetris_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                      ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                      ; tetris_soc  ;
; tetris_soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                       ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                       ; tetris_soc  ;
; tetris_soc/synthesis/submodules/altera_merlin_width_adapter.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_merlin_width_adapter.sv                                        ; tetris_soc  ;
; tetris_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                   ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux_001.sv                           ; tetris_soc  ;
; tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                           ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux.sv                               ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_demux_001.sv                         ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_demux.sv                             ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_mux_001.sv                           ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_mux.sv                               ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_demux_001.sv                         ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_demux.sv                             ; tetris_soc  ;
; tetris_soc/synthesis/submodules/altera_merlin_burst_adapter.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter.sv                                        ; tetris_soc  ;
; tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                 ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_008.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_008.sv                            ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_003.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_003.sv                            ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_002.sv                            ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_001.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_001.sv                            ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router.sv                                ; tetris_soc  ;
; tetris_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                               ; yes             ; User Verilog HDL File                        ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                               ; tetris_soc  ;
; tetris_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                          ; tetris_soc  ;
; tetris_soc/synthesis/submodules/altera_merlin_master_agent.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_merlin_master_agent.sv                                         ; tetris_soc  ;
; tetris_soc/synthesis/submodules/altera_merlin_slave_translator.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_merlin_slave_translator.sv                                     ; tetris_soc  ;
; tetris_soc/synthesis/submodules/altera_merlin_master_translator.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_merlin_master_translator.sv                                    ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_usb_rst.v                                                  ; yes             ; User Verilog HDL File                        ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_usb_rst.v                                                  ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_usb_gpx.v                                                  ; yes             ; User Verilog HDL File                        ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_usb_gpx.v                                                  ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_timer_0.v                                                  ; yes             ; User Verilog HDL File                        ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_timer_0.v                                                  ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_sysid_qsys_0.v                                             ; yes             ; User Verilog HDL File                        ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_sysid_qsys_0.v                                             ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_spi_0.v                                                    ; yes             ; User Verilog HDL File                        ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_spi_0.v                                                    ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v                                                ; yes             ; User Verilog HDL File                        ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v                                                ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_sdram.v                                                    ; yes             ; User Verilog HDL File                        ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram.v                                                    ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_onchip_memory2_0.hex                                       ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_onchip_memory2_0.hex                                       ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_onchip_memory2_0.v                                         ; yes             ; User Verilog HDL File                        ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_onchip_memory2_0.v                                         ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0.v                                             ; yes             ; User Verilog HDL File                        ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0.v                                             ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v                                         ; yes             ; User Verilog HDL File                        ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v                                         ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; yes             ; User Verilog HDL File                        ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_tck.v                         ; yes             ; User Verilog HDL File                        ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_tck.v                         ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; yes             ; User Verilog HDL File                        ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_test_bench.v                              ; yes             ; User Verilog HDL File                        ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_test_bench.v                              ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_leds.v                                                     ; yes             ; User Verilog HDL File                        ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_leds.v                                                     ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_key.v                                                      ; yes             ; User Verilog HDL File                        ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_key.v                                                      ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v                                              ; yes             ; User Verilog HDL File                        ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v                                              ; tetris_soc  ;
; tetris_soc/synthesis/submodules/avalon_tetris_interface.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/avalon_tetris_interface.sv                                            ; tetris_soc  ;
; VGA_controller.sv                                                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/VGA_controller.sv                                                                                     ;             ;
; Color_Mapper.sv                                                                                       ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/Color_Mapper.sv                                                                                       ;             ;
; tetris.sv                                                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/tetris.sv                                                                                             ;             ;
; HexDriver.sv                                                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/HexDriver.sv                                                                                          ;             ;
; Random.sv                                                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/Random.sv                                                                                             ;             ;
; move.sv                                                                                               ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/move.sv                                                                                               ;             ;
; moving.sv                                                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/moving.sv                                                                                             ;             ;
; current_blocks.sv                                                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/current_blocks.sv                                                                                     ;             ;
; init.sv                                                                                               ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/init.sv                                                                                               ;             ;
; update.sv                                                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/update.sv                                                                                             ;             ;
; tetromino_color.sv                                                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/tetromino_color.sv                                                                                    ;             ;
; score_board.sv                                                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/score_board.sv                                                                                        ;             ;
; Sprite.sv                                                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/Sprite.sv                                                                                             ;             ;
; hsRAM.sv                                                                                              ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/hsRAM.sv                                                                                              ;             ;
; hs.sv                                                                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/ECE_385/Tetris/hs.sv                                                                                                 ;             ;
; scores.txt                                                                                            ; yes             ; User File                                    ; C:/ECE_385/Tetris/scores.txt                                                                                            ;             ;
; scfifo.tdf                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                       ;             ;
; a_regfifo.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                    ;             ;
; a_dpfifo.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                     ;             ;
; a_i2fifo.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                     ;             ;
; a_fffifo.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                     ;             ;
; a_f2fifo.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                     ;             ;
; aglobal181.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                   ;             ;
; db/scfifo_9621.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/ECE_385/Tetris/db/scfifo_9621.tdf                                                                                    ;             ;
; db/a_dpfifo_bb01.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/ECE_385/Tetris/db/a_dpfifo_bb01.tdf                                                                                  ;             ;
; db/a_fefifo_7cf.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/ECE_385/Tetris/db/a_fefifo_7cf.tdf                                                                                   ;             ;
; db/cntr_337.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/ECE_385/Tetris/db/cntr_337.tdf                                                                                       ;             ;
; db/altsyncram_dtn1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/ECE_385/Tetris/db/altsyncram_dtn1.tdf                                                                                ;             ;
; db/cntr_n2b.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/ECE_385/Tetris/db/cntr_n2b.tdf                                                                                       ;             ;
; alt_jtag_atlantic.v                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                              ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                    ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                ;             ;
; altsyncram.tdf                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                   ;             ;
; stratix_ram_block.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                            ;             ;
; lpm_mux.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                      ;             ;
; lpm_decode.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                   ;             ;
; a_rdenreg.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                    ;             ;
; altrom.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                       ;             ;
; altram.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                       ;             ;
; altdpram.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                     ;             ;
; db/altsyncram_s0c1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/ECE_385/Tetris/db/altsyncram_s0c1.tdf                                                                                ;             ;
; altera_std_synchronizer.v                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                        ;             ;
; db/altsyncram_0n61.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/ECE_385/Tetris/db/altsyncram_0n61.tdf                                                                                ;             ;
; sld_virtual_jtag_basic.v                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                         ;             ;
; db/altsyncram_6fg1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/ECE_385/Tetris/db/altsyncram_6fg1.tdf                                                                                ;             ;
; sld_hub.vhd                                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                      ; altera_sld  ;
; db/ip/sldb49e47d8/alt_sld_fab.v                                                                       ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/ECE_385/Tetris/db/ip/sldb49e47d8/alt_sld_fab.v                                                                       ; alt_sld_fab ;
; db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab.v                                                ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/ECE_385/Tetris/db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab.v                                                ; alt_sld_fab ;
; db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/ECE_385/Tetris/db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                         ; alt_sld_fab ;
; db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/ECE_385/Tetris/db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                      ; alt_sld_fab ;
; db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                    ; yes             ; Encrypted Auto-Found VHDL File               ; C:/ECE_385/Tetris/db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                    ; alt_sld_fab ;
; db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/ECE_385/Tetris/db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                      ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                 ;             ;
; sld_rom_sr.vhd                                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                   ;             ;
; lpm_divide.tdf                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                   ;             ;
; abs_divider.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc                                                  ;             ;
; sign_div_unsign.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                              ;             ;
; db/lpm_divide_qll.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/ECE_385/Tetris/db/lpm_divide_qll.tdf                                                                                 ;             ;
; db/sign_div_unsign_plh.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/ECE_385/Tetris/db/sign_div_unsign_plh.tdf                                                                            ;             ;
; db/alt_u_div_she.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/ECE_385/Tetris/db/alt_u_div_she.tdf                                                                                  ;             ;
; db/add_sub_t3c.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/ECE_385/Tetris/db/add_sub_t3c.tdf                                                                                    ;             ;
; db/add_sub_u3c.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/ECE_385/Tetris/db/add_sub_u3c.tdf                                                                                    ;             ;
; db/lpm_divide_ntl.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/ECE_385/Tetris/db/lpm_divide_ntl.tdf                                                                                 ;             ;
; db/lpm_divide_ptl.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/ECE_385/Tetris/db/lpm_divide_ptl.tdf                                                                                 ;             ;
; db/sign_div_unsign_rlh.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/ECE_385/Tetris/db/sign_div_unsign_rlh.tdf                                                                            ;             ;
; db/alt_u_div_0ie.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/ECE_385/Tetris/db/alt_u_div_0ie.tdf                                                                                  ;             ;
; db/lpm_divide_4vl.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/ECE_385/Tetris/db/lpm_divide_4vl.tdf                                                                                 ;             ;
; db/sign_div_unsign_6nh.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/ECE_385/Tetris/db/sign_div_unsign_6nh.tdf                                                                            ;             ;
; db/alt_u_div_mke.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/ECE_385/Tetris/db/alt_u_div_mke.tdf                                                                                  ;             ;
; db/lpm_divide_8vl.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/ECE_385/Tetris/db/lpm_divide_8vl.tdf                                                                                 ;             ;
; db/sign_div_unsign_anh.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/ECE_385/Tetris/db/sign_div_unsign_anh.tdf                                                                            ;             ;
; db/alt_u_div_uke.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/ECE_385/Tetris/db/alt_u_div_uke.tdf                                                                                  ;             ;
; db/lpm_divide_bvl.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/ECE_385/Tetris/db/lpm_divide_bvl.tdf                                                                                 ;             ;
; db/sign_div_unsign_dnh.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/ECE_385/Tetris/db/sign_div_unsign_dnh.tdf                                                                            ;             ;
; db/alt_u_div_4le.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/ECE_385/Tetris/db/alt_u_div_4le.tdf                                                                                  ;             ;
; db/lpm_divide_ktl.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/ECE_385/Tetris/db/lpm_divide_ktl.tdf                                                                                 ;             ;
; db/sign_div_unsign_mlh.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/ECE_385/Tetris/db/sign_div_unsign_mlh.tdf                                                                            ;             ;
; db/alt_u_div_mhe.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/ECE_385/Tetris/db/alt_u_div_mhe.tdf                                                                                  ;             ;
; db/lpm_divide_7nl.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/ECE_385/Tetris/db/lpm_divide_7nl.tdf                                                                                 ;             ;
; db/lpm_divide_ltl.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/ECE_385/Tetris/db/lpm_divide_ltl.tdf                                                                                 ;             ;
; db/sign_div_unsign_nlh.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/ECE_385/Tetris/db/sign_div_unsign_nlh.tdf                                                                            ;             ;
; db/alt_u_div_ohe.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/ECE_385/Tetris/db/alt_u_div_ohe.tdf                                                                                  ;             ;
; db/lpm_divide_9kl.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/ECE_385/Tetris/db/lpm_divide_9kl.tdf                                                                                 ;             ;
; db/sign_div_unsign_8kh.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/ECE_385/Tetris/db/sign_div_unsign_8kh.tdf                                                                            ;             ;
; db/alt_u_div_qee.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/ECE_385/Tetris/db/alt_u_div_qee.tdf                                                                                  ;             ;
; db/lpm_divide_5sl.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/ECE_385/Tetris/db/lpm_divide_5sl.tdf                                                                                 ;             ;
; db/sign_div_unsign_7kh.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/ECE_385/Tetris/db/sign_div_unsign_7kh.tdf                                                                            ;             ;
; db/alt_u_div_oee.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/ECE_385/Tetris/db/alt_u_div_oee.tdf                                                                                  ;             ;
; db/lpm_divide_bnl.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/ECE_385/Tetris/db/lpm_divide_bnl.tdf                                                                                 ;             ;
; db/lpm_divide_enl.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/ECE_385/Tetris/db/lpm_divide_enl.tdf                                                                                 ;             ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                   ;
+---------------------------------------------+-----------------------------------------------------------------+
; Resource                                    ; Usage                                                           ;
+---------------------------------------------+-----------------------------------------------------------------+
; Estimated Total logic elements              ; 46,397                                                          ;
;                                             ;                                                                 ;
; Total combinational functions               ; 45038                                                           ;
; Logic element usage by number of LUT inputs ;                                                                 ;
;     -- 4 input functions                    ; 17812                                                           ;
;     -- 3 input functions                    ; 11321                                                           ;
;     -- <=2 input functions                  ; 15905                                                           ;
;                                             ;                                                                 ;
; Logic elements by mode                      ;                                                                 ;
;     -- normal mode                          ; 35836                                                           ;
;     -- arithmetic mode                      ; 9202                                                            ;
;                                             ;                                                                 ;
; Total registers                             ; 4196                                                            ;
;     -- Dedicated logic registers            ; 4196                                                            ;
;     -- I/O registers                        ; 0                                                               ;
;                                             ;                                                                 ;
; I/O pins                                    ; 125                                                             ;
; Total memory bits                           ; 11392                                                           ;
;                                             ;                                                                 ;
; Embedded Multiplier 9-bit elements          ; 0                                                               ;
;                                             ;                                                                 ;
; Total PLLs                                  ; 1                                                               ;
;     -- PLLs                                 ; 1                                                               ;
;                                             ;                                                                 ;
; Maximum fan-out node                        ; tetris_soc:u0|altera_reset_controller:rst_controller|r_sync_rst ;
; Maximum fan-out                             ; 4227                                                            ;
; Total fan-out                               ; 150685                                                          ;
; Average fan-out                             ; 3.03                                                            ;
+---------------------------------------------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                   ; Entity Name                                        ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
; |tetris                                                                                                                                 ; 45038 (0)           ; 4196 (0)                  ; 11392       ; 0          ; 0            ; 0       ; 0         ; 125  ; 0            ; 0          ; |tetris                                                                                                                                                                                                                                                                                                                                                                                                                               ; tetris                                             ; work         ;
;    |HexDriver:hexdrv0|                                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|HexDriver:hexdrv0                                                                                                                                                                                                                                                                                                                                                                                                             ; HexDriver                                          ; work         ;
;    |HexDriver:hexdrv1|                                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|HexDriver:hexdrv1                                                                                                                                                                                                                                                                                                                                                                                                             ; HexDriver                                          ; work         ;
;    |HexDriver:hexdrv2|                                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|HexDriver:hexdrv2                                                                                                                                                                                                                                                                                                                                                                                                             ; HexDriver                                          ; work         ;
;    |HexDriver:hexdrv3|                                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|HexDriver:hexdrv3                                                                                                                                                                                                                                                                                                                                                                                                             ; HexDriver                                          ; work         ;
;    |HexDriver:hexdrv4|                                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|HexDriver:hexdrv4                                                                                                                                                                                                                                                                                                                                                                                                             ; HexDriver                                          ; work         ;
;    |HexDriver:hexdrv5|                                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|HexDriver:hexdrv5                                                                                                                                                                                                                                                                                                                                                                                                             ; HexDriver                                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 151 (1)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub                                            ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 150 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                              ; alt_sld_fab_with_jtag_input                        ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 150 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                           ; alt_sld_fab                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 150 (1)             ; 85 (6)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                       ; alt_sld_fab_alt_sld_fab                            ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 149 (0)             ; 79 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                           ; alt_sld_fab_alt_sld_fab_sldfabric                  ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 149 (107)           ; 79 (51)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                              ; sld_jtag_hub                                       ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                      ; sld_rom_sr                                         ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                    ; sld_shadow_jsm                                     ; altera_sld   ;
;    |tetris_soc:u0|                                                                                                                      ; 44845 (0)           ; 4111 (0)                  ; 11392       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0                                                                                                                                                                                                                                                                                                                                                                                                                 ; tetris_soc                                         ; tetris_soc   ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 1 (1)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                            ; tetris_soc   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                          ; tetris_soc   ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                            ; tetris_soc   ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                          ; tetris_soc   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                          ; tetris_soc   ;
;       |avalon_tetris_interface:tetris_game_core_0|                                                                                      ; 41960 (1553)        ; 1834 (1024)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0                                                                                                                                                                                                                                                                                                                                                                      ; avalon_tetris_interface                            ; tetris_soc   ;
;          |color_mapper:u2|                                                                                                              ; 31789 (933)         ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2                                                                                                                                                                                                                                                                                                                                                      ; color_mapper                                       ; work         ;
;             |End_Screen:end_screen|                                                                                                     ; 18379 (1175)        ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen                                                                                                                                                                                                                                                                                                                                ; End_Screen                                         ; work         ;
;                |lpm_divide:Div0|                                                                                                        ; 449 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                ; lpm_divide                                         ; work         ;
;                   |lpm_divide_ntl:auto_generated|                                                                                       ; 449 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div0|lpm_divide_ntl:auto_generated                                                                                                                                                                                                                                                                                  ; lpm_divide_ntl                                     ; work         ;
;                      |sign_div_unsign_plh:divider|                                                                                      ; 449 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div0|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                      ; sign_div_unsign_plh                                ; work         ;
;                         |alt_u_div_she:divider|                                                                                         ; 449 (449)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div0|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider                                                                                                                                                                                                                                ; alt_u_div_she                                      ; work         ;
;                |lpm_divide:Div10|                                                                                                       ; 449 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div10                                                                                                                                                                                                                                                                                                               ; lpm_divide                                         ; work         ;
;                   |lpm_divide_ntl:auto_generated|                                                                                       ; 449 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div10|lpm_divide_ntl:auto_generated                                                                                                                                                                                                                                                                                 ; lpm_divide_ntl                                     ; work         ;
;                      |sign_div_unsign_plh:divider|                                                                                      ; 449 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div10|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                     ; sign_div_unsign_plh                                ; work         ;
;                         |alt_u_div_she:divider|                                                                                         ; 449 (449)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div10|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider                                                                                                                                                                                                                               ; alt_u_div_she                                      ; work         ;
;                |lpm_divide:Div11|                                                                                                       ; 553 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div11                                                                                                                                                                                                                                                                                                               ; lpm_divide                                         ; work         ;
;                   |lpm_divide_ptl:auto_generated|                                                                                       ; 553 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div11|lpm_divide_ptl:auto_generated                                                                                                                                                                                                                                                                                 ; lpm_divide_ptl                                     ; work         ;
;                      |sign_div_unsign_rlh:divider|                                                                                      ; 553 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div11|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider                                                                                                                                                                                                                                                     ; sign_div_unsign_rlh                                ; work         ;
;                         |alt_u_div_0ie:divider|                                                                                         ; 553 (553)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div11|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider                                                                                                                                                                                                                               ; alt_u_div_0ie                                      ; work         ;
;                |lpm_divide:Div12|                                                                                                       ; 744 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div12                                                                                                                                                                                                                                                                                                               ; lpm_divide                                         ; work         ;
;                   |lpm_divide_4vl:auto_generated|                                                                                       ; 744 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div12|lpm_divide_4vl:auto_generated                                                                                                                                                                                                                                                                                 ; lpm_divide_4vl                                     ; work         ;
;                      |sign_div_unsign_6nh:divider|                                                                                      ; 744 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div12|lpm_divide_4vl:auto_generated|sign_div_unsign_6nh:divider                                                                                                                                                                                                                                                     ; sign_div_unsign_6nh                                ; work         ;
;                         |alt_u_div_mke:divider|                                                                                         ; 744 (744)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div12|lpm_divide_4vl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_mke:divider                                                                                                                                                                                                                               ; alt_u_div_mke                                      ; work         ;
;                |lpm_divide:Div13|                                                                                                       ; 818 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div13                                                                                                                                                                                                                                                                                                               ; lpm_divide                                         ; work         ;
;                   |lpm_divide_8vl:auto_generated|                                                                                       ; 818 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div13|lpm_divide_8vl:auto_generated                                                                                                                                                                                                                                                                                 ; lpm_divide_8vl                                     ; work         ;
;                      |sign_div_unsign_anh:divider|                                                                                      ; 818 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div13|lpm_divide_8vl:auto_generated|sign_div_unsign_anh:divider                                                                                                                                                                                                                                                     ; sign_div_unsign_anh                                ; work         ;
;                         |alt_u_div_uke:divider|                                                                                         ; 818 (818)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div13|lpm_divide_8vl:auto_generated|sign_div_unsign_anh:divider|alt_u_div_uke:divider                                                                                                                                                                                                                               ; alt_u_div_uke                                      ; work         ;
;                |lpm_divide:Div14|                                                                                                       ; 805 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div14                                                                                                                                                                                                                                                                                                               ; lpm_divide                                         ; work         ;
;                   |lpm_divide_bvl:auto_generated|                                                                                       ; 805 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div14|lpm_divide_bvl:auto_generated                                                                                                                                                                                                                                                                                 ; lpm_divide_bvl                                     ; work         ;
;                      |sign_div_unsign_dnh:divider|                                                                                      ; 805 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div14|lpm_divide_bvl:auto_generated|sign_div_unsign_dnh:divider                                                                                                                                                                                                                                                     ; sign_div_unsign_dnh                                ; work         ;
;                         |alt_u_div_4le:divider|                                                                                         ; 805 (805)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div14|lpm_divide_bvl:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_4le:divider                                                                                                                                                                                                                               ; alt_u_div_4le                                      ; work         ;
;                |lpm_divide:Div1|                                                                                                        ; 553 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div1                                                                                                                                                                                                                                                                                                                ; lpm_divide                                         ; work         ;
;                   |lpm_divide_ptl:auto_generated|                                                                                       ; 553 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div1|lpm_divide_ptl:auto_generated                                                                                                                                                                                                                                                                                  ; lpm_divide_ptl                                     ; work         ;
;                      |sign_div_unsign_rlh:divider|                                                                                      ; 553 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider                                                                                                                                                                                                                                                      ; sign_div_unsign_rlh                                ; work         ;
;                         |alt_u_div_0ie:divider|                                                                                         ; 553 (553)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider                                                                                                                                                                                                                                ; alt_u_div_0ie                                      ; work         ;
;                |lpm_divide:Div24|                                                                                                       ; 65 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div24                                                                                                                                                                                                                                                                                                               ; lpm_divide                                         ; work         ;
;                   |lpm_divide_ktl:auto_generated|                                                                                       ; 65 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div24|lpm_divide_ktl:auto_generated                                                                                                                                                                                                                                                                                 ; lpm_divide_ktl                                     ; work         ;
;                      |sign_div_unsign_mlh:divider|                                                                                      ; 65 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div24|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                                                                                     ; sign_div_unsign_mlh                                ; work         ;
;                         |alt_u_div_mhe:divider|                                                                                         ; 65 (65)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div24|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_mhe:divider                                                                                                                                                                                                                               ; alt_u_div_mhe                                      ; work         ;
;                |lpm_divide:Div2|                                                                                                        ; 744 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div2                                                                                                                                                                                                                                                                                                                ; lpm_divide                                         ; work         ;
;                   |lpm_divide_4vl:auto_generated|                                                                                       ; 744 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div2|lpm_divide_4vl:auto_generated                                                                                                                                                                                                                                                                                  ; lpm_divide_4vl                                     ; work         ;
;                      |sign_div_unsign_6nh:divider|                                                                                      ; 744 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div2|lpm_divide_4vl:auto_generated|sign_div_unsign_6nh:divider                                                                                                                                                                                                                                                      ; sign_div_unsign_6nh                                ; work         ;
;                         |alt_u_div_mke:divider|                                                                                         ; 744 (744)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div2|lpm_divide_4vl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_mke:divider                                                                                                                                                                                                                                ; alt_u_div_mke                                      ; work         ;
;                |lpm_divide:Div37|                                                                                                       ; 65 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div37                                                                                                                                                                                                                                                                                                               ; lpm_divide                                         ; work         ;
;                   |lpm_divide_ktl:auto_generated|                                                                                       ; 65 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div37|lpm_divide_ktl:auto_generated                                                                                                                                                                                                                                                                                 ; lpm_divide_ktl                                     ; work         ;
;                      |sign_div_unsign_mlh:divider|                                                                                      ; 65 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div37|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                                                                                     ; sign_div_unsign_mlh                                ; work         ;
;                         |alt_u_div_mhe:divider|                                                                                         ; 65 (65)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div37|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_mhe:divider                                                                                                                                                                                                                               ; alt_u_div_mhe                                      ; work         ;
;                |lpm_divide:Div3|                                                                                                        ; 818 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div3                                                                                                                                                                                                                                                                                                                ; lpm_divide                                         ; work         ;
;                   |lpm_divide_8vl:auto_generated|                                                                                       ; 818 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div3|lpm_divide_8vl:auto_generated                                                                                                                                                                                                                                                                                  ; lpm_divide_8vl                                     ; work         ;
;                      |sign_div_unsign_anh:divider|                                                                                      ; 818 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div3|lpm_divide_8vl:auto_generated|sign_div_unsign_anh:divider                                                                                                                                                                                                                                                      ; sign_div_unsign_anh                                ; work         ;
;                         |alt_u_div_uke:divider|                                                                                         ; 818 (818)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div3|lpm_divide_8vl:auto_generated|sign_div_unsign_anh:divider|alt_u_div_uke:divider                                                                                                                                                                                                                                ; alt_u_div_uke                                      ; work         ;
;                |lpm_divide:Div49|                                                                                                       ; 65 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div49                                                                                                                                                                                                                                                                                                               ; lpm_divide                                         ; work         ;
;                   |lpm_divide_ktl:auto_generated|                                                                                       ; 65 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div49|lpm_divide_ktl:auto_generated                                                                                                                                                                                                                                                                                 ; lpm_divide_ktl                                     ; work         ;
;                      |sign_div_unsign_mlh:divider|                                                                                      ; 65 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div49|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                                                                                     ; sign_div_unsign_mlh                                ; work         ;
;                         |alt_u_div_mhe:divider|                                                                                         ; 65 (65)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div49|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_mhe:divider                                                                                                                                                                                                                               ; alt_u_div_mhe                                      ; work         ;
;                |lpm_divide:Div4|                                                                                                        ; 805 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div4                                                                                                                                                                                                                                                                                                                ; lpm_divide                                         ; work         ;
;                   |lpm_divide_bvl:auto_generated|                                                                                       ; 805 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div4|lpm_divide_bvl:auto_generated                                                                                                                                                                                                                                                                                  ; lpm_divide_bvl                                     ; work         ;
;                      |sign_div_unsign_dnh:divider|                                                                                      ; 805 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div4|lpm_divide_bvl:auto_generated|sign_div_unsign_dnh:divider                                                                                                                                                                                                                                                      ; sign_div_unsign_dnh                                ; work         ;
;                         |alt_u_div_4le:divider|                                                                                         ; 805 (805)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div4|lpm_divide_bvl:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_4le:divider                                                                                                                                                                                                                                ; alt_u_div_4le                                      ; work         ;
;                |lpm_divide:Div5|                                                                                                        ; 449 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div5                                                                                                                                                                                                                                                                                                                ; lpm_divide                                         ; work         ;
;                   |lpm_divide_ntl:auto_generated|                                                                                       ; 449 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div5|lpm_divide_ntl:auto_generated                                                                                                                                                                                                                                                                                  ; lpm_divide_ntl                                     ; work         ;
;                      |sign_div_unsign_plh:divider|                                                                                      ; 449 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div5|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                      ; sign_div_unsign_plh                                ; work         ;
;                         |alt_u_div_she:divider|                                                                                         ; 449 (449)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div5|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider                                                                                                                                                                                                                                ; alt_u_div_she                                      ; work         ;
;                |lpm_divide:Div61|                                                                                                       ; 65 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div61                                                                                                                                                                                                                                                                                                               ; lpm_divide                                         ; work         ;
;                   |lpm_divide_ktl:auto_generated|                                                                                       ; 65 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div61|lpm_divide_ktl:auto_generated                                                                                                                                                                                                                                                                                 ; lpm_divide_ktl                                     ; work         ;
;                      |sign_div_unsign_mlh:divider|                                                                                      ; 65 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div61|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                                                                                     ; sign_div_unsign_mlh                                ; work         ;
;                         |alt_u_div_mhe:divider|                                                                                         ; 65 (65)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div61|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_mhe:divider                                                                                                                                                                                                                               ; alt_u_div_mhe                                      ; work         ;
;                |lpm_divide:Div62|                                                                                                       ; 65 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div62                                                                                                                                                                                                                                                                                                               ; lpm_divide                                         ; work         ;
;                   |lpm_divide_ktl:auto_generated|                                                                                       ; 65 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div62|lpm_divide_ktl:auto_generated                                                                                                                                                                                                                                                                                 ; lpm_divide_ktl                                     ; work         ;
;                      |sign_div_unsign_mlh:divider|                                                                                      ; 65 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div62|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                                                                                     ; sign_div_unsign_mlh                                ; work         ;
;                         |alt_u_div_mhe:divider|                                                                                         ; 65 (65)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div62|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_mhe:divider                                                                                                                                                                                                                               ; alt_u_div_mhe                                      ; work         ;
;                |lpm_divide:Div63|                                                                                                       ; 65 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div63                                                                                                                                                                                                                                                                                                               ; lpm_divide                                         ; work         ;
;                   |lpm_divide_ktl:auto_generated|                                                                                       ; 65 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div63|lpm_divide_ktl:auto_generated                                                                                                                                                                                                                                                                                 ; lpm_divide_ktl                                     ; work         ;
;                      |sign_div_unsign_mlh:divider|                                                                                      ; 65 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div63|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                                                                                     ; sign_div_unsign_mlh                                ; work         ;
;                         |alt_u_div_mhe:divider|                                                                                         ; 65 (65)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div63|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_mhe:divider                                                                                                                                                                                                                               ; alt_u_div_mhe                                      ; work         ;
;                |lpm_divide:Div64|                                                                                                       ; 65 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div64                                                                                                                                                                                                                                                                                                               ; lpm_divide                                         ; work         ;
;                   |lpm_divide_ktl:auto_generated|                                                                                       ; 65 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div64|lpm_divide_ktl:auto_generated                                                                                                                                                                                                                                                                                 ; lpm_divide_ktl                                     ; work         ;
;                      |sign_div_unsign_mlh:divider|                                                                                      ; 65 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div64|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                                                                                     ; sign_div_unsign_mlh                                ; work         ;
;                         |alt_u_div_mhe:divider|                                                                                         ; 65 (65)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div64|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_mhe:divider                                                                                                                                                                                                                               ; alt_u_div_mhe                                      ; work         ;
;                |lpm_divide:Div65|                                                                                                       ; 65 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div65                                                                                                                                                                                                                                                                                                               ; lpm_divide                                         ; work         ;
;                   |lpm_divide_ktl:auto_generated|                                                                                       ; 65 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div65|lpm_divide_ktl:auto_generated                                                                                                                                                                                                                                                                                 ; lpm_divide_ktl                                     ; work         ;
;                      |sign_div_unsign_mlh:divider|                                                                                      ; 65 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div65|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                                                                                     ; sign_div_unsign_mlh                                ; work         ;
;                         |alt_u_div_mhe:divider|                                                                                         ; 65 (65)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div65|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_mhe:divider                                                                                                                                                                                                                               ; alt_u_div_mhe                                      ; work         ;
;                |lpm_divide:Div66|                                                                                                       ; 65 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div66                                                                                                                                                                                                                                                                                                               ; lpm_divide                                         ; work         ;
;                   |lpm_divide_ktl:auto_generated|                                                                                       ; 65 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div66|lpm_divide_ktl:auto_generated                                                                                                                                                                                                                                                                                 ; lpm_divide_ktl                                     ; work         ;
;                      |sign_div_unsign_mlh:divider|                                                                                      ; 65 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div66|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                                                                                     ; sign_div_unsign_mlh                                ; work         ;
;                         |alt_u_div_mhe:divider|                                                                                         ; 65 (65)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div66|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_mhe:divider                                                                                                                                                                                                                               ; alt_u_div_mhe                                      ; work         ;
;                |lpm_divide:Div67|                                                                                                       ; 65 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div67                                                                                                                                                                                                                                                                                                               ; lpm_divide                                         ; work         ;
;                   |lpm_divide_ktl:auto_generated|                                                                                       ; 65 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div67|lpm_divide_ktl:auto_generated                                                                                                                                                                                                                                                                                 ; lpm_divide_ktl                                     ; work         ;
;                      |sign_div_unsign_mlh:divider|                                                                                      ; 65 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div67|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                                                                                     ; sign_div_unsign_mlh                                ; work         ;
;                         |alt_u_div_mhe:divider|                                                                                         ; 65 (65)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div67|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_mhe:divider                                                                                                                                                                                                                               ; alt_u_div_mhe                                      ; work         ;
;                |lpm_divide:Div68|                                                                                                       ; 65 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div68                                                                                                                                                                                                                                                                                                               ; lpm_divide                                         ; work         ;
;                   |lpm_divide_ktl:auto_generated|                                                                                       ; 65 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div68|lpm_divide_ktl:auto_generated                                                                                                                                                                                                                                                                                 ; lpm_divide_ktl                                     ; work         ;
;                      |sign_div_unsign_mlh:divider|                                                                                      ; 65 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div68|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                                                                                     ; sign_div_unsign_mlh                                ; work         ;
;                         |alt_u_div_mhe:divider|                                                                                         ; 65 (65)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div68|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_mhe:divider                                                                                                                                                                                                                               ; alt_u_div_mhe                                      ; work         ;
;                |lpm_divide:Div69|                                                                                                       ; 65 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div69                                                                                                                                                                                                                                                                                                               ; lpm_divide                                         ; work         ;
;                   |lpm_divide_ktl:auto_generated|                                                                                       ; 65 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div69|lpm_divide_ktl:auto_generated                                                                                                                                                                                                                                                                                 ; lpm_divide_ktl                                     ; work         ;
;                      |sign_div_unsign_mlh:divider|                                                                                      ; 65 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div69|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                                                                                     ; sign_div_unsign_mlh                                ; work         ;
;                         |alt_u_div_mhe:divider|                                                                                         ; 65 (65)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div69|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_mhe:divider                                                                                                                                                                                                                               ; alt_u_div_mhe                                      ; work         ;
;                |lpm_divide:Div6|                                                                                                        ; 553 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div6                                                                                                                                                                                                                                                                                                                ; lpm_divide                                         ; work         ;
;                   |lpm_divide_ptl:auto_generated|                                                                                       ; 553 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div6|lpm_divide_ptl:auto_generated                                                                                                                                                                                                                                                                                  ; lpm_divide_ptl                                     ; work         ;
;                      |sign_div_unsign_rlh:divider|                                                                                      ; 553 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div6|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider                                                                                                                                                                                                                                                      ; sign_div_unsign_rlh                                ; work         ;
;                         |alt_u_div_0ie:divider|                                                                                         ; 553 (553)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div6|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider                                                                                                                                                                                                                                ; alt_u_div_0ie                                      ; work         ;
;                |lpm_divide:Div75|                                                                                                       ; 65 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div75                                                                                                                                                                                                                                                                                                               ; lpm_divide                                         ; work         ;
;                   |lpm_divide_ktl:auto_generated|                                                                                       ; 65 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div75|lpm_divide_ktl:auto_generated                                                                                                                                                                                                                                                                                 ; lpm_divide_ktl                                     ; work         ;
;                      |sign_div_unsign_mlh:divider|                                                                                      ; 65 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div75|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                                                                                     ; sign_div_unsign_mlh                                ; work         ;
;                         |alt_u_div_mhe:divider|                                                                                         ; 65 (65)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div75|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_mhe:divider                                                                                                                                                                                                                               ; alt_u_div_mhe                                      ; work         ;
;                |lpm_divide:Div7|                                                                                                        ; 744 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div7                                                                                                                                                                                                                                                                                                                ; lpm_divide                                         ; work         ;
;                   |lpm_divide_4vl:auto_generated|                                                                                       ; 744 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div7|lpm_divide_4vl:auto_generated                                                                                                                                                                                                                                                                                  ; lpm_divide_4vl                                     ; work         ;
;                      |sign_div_unsign_6nh:divider|                                                                                      ; 744 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div7|lpm_divide_4vl:auto_generated|sign_div_unsign_6nh:divider                                                                                                                                                                                                                                                      ; sign_div_unsign_6nh                                ; work         ;
;                         |alt_u_div_mke:divider|                                                                                         ; 744 (744)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div7|lpm_divide_4vl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_mke:divider                                                                                                                                                                                                                                ; alt_u_div_mke                                      ; work         ;
;                |lpm_divide:Div8|                                                                                                        ; 818 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div8                                                                                                                                                                                                                                                                                                                ; lpm_divide                                         ; work         ;
;                   |lpm_divide_8vl:auto_generated|                                                                                       ; 818 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div8|lpm_divide_8vl:auto_generated                                                                                                                                                                                                                                                                                  ; lpm_divide_8vl                                     ; work         ;
;                      |sign_div_unsign_anh:divider|                                                                                      ; 818 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div8|lpm_divide_8vl:auto_generated|sign_div_unsign_anh:divider                                                                                                                                                                                                                                                      ; sign_div_unsign_anh                                ; work         ;
;                         |alt_u_div_uke:divider|                                                                                         ; 818 (818)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div8|lpm_divide_8vl:auto_generated|sign_div_unsign_anh:divider|alt_u_div_uke:divider                                                                                                                                                                                                                                ; alt_u_div_uke                                      ; work         ;
;                |lpm_divide:Div9|                                                                                                        ; 805 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div9                                                                                                                                                                                                                                                                                                                ; lpm_divide                                         ; work         ;
;                   |lpm_divide_bvl:auto_generated|                                                                                       ; 805 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div9|lpm_divide_bvl:auto_generated                                                                                                                                                                                                                                                                                  ; lpm_divide_bvl                                     ; work         ;
;                      |sign_div_unsign_dnh:divider|                                                                                      ; 805 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div9|lpm_divide_bvl:auto_generated|sign_div_unsign_dnh:divider                                                                                                                                                                                                                                                      ; sign_div_unsign_dnh                                ; work         ;
;                         |alt_u_div_4le:divider|                                                                                         ; 805 (805)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div9|lpm_divide_bvl:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_4le:divider                                                                                                                                                                                                                                ; alt_u_div_4le                                      ; work         ;
;                |lpm_divide:Mod0|                                                                                                        ; 452 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                ; lpm_divide                                         ; work         ;
;                   |lpm_divide_qll:auto_generated|                                                                                       ; 452 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod0|lpm_divide_qll:auto_generated                                                                                                                                                                                                                                                                                  ; lpm_divide_qll                                     ; work         ;
;                      |sign_div_unsign_plh:divider|                                                                                      ; 452 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod0|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                      ; sign_div_unsign_plh                                ; work         ;
;                         |alt_u_div_she:divider|                                                                                         ; 452 (452)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod0|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider                                                                                                                                                                                                                                ; alt_u_div_she                                      ; work         ;
;                |lpm_divide:Mod10|                                                                                                       ; 265 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod10                                                                                                                                                                                                                                                                                                               ; lpm_divide                                         ; work         ;
;                   |lpm_divide_qll:auto_generated|                                                                                       ; 265 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod10|lpm_divide_qll:auto_generated                                                                                                                                                                                                                                                                                 ; lpm_divide_qll                                     ; work         ;
;                      |sign_div_unsign_plh:divider|                                                                                      ; 265 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod10|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                     ; sign_div_unsign_plh                                ; work         ;
;                         |alt_u_div_she:divider|                                                                                         ; 265 (265)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod10|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider                                                                                                                                                                                                                               ; alt_u_div_she                                      ; work         ;
;                |lpm_divide:Mod11|                                                                                                       ; 214 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod11                                                                                                                                                                                                                                                                                                               ; lpm_divide                                         ; work         ;
;                   |lpm_divide_qll:auto_generated|                                                                                       ; 214 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod11|lpm_divide_qll:auto_generated                                                                                                                                                                                                                                                                                 ; lpm_divide_qll                                     ; work         ;
;                      |sign_div_unsign_plh:divider|                                                                                      ; 214 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod11|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                     ; sign_div_unsign_plh                                ; work         ;
;                         |alt_u_div_she:divider|                                                                                         ; 214 (214)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod11|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider                                                                                                                                                                                                                               ; alt_u_div_she                                      ; work         ;
;                |lpm_divide:Mod12|                                                                                                       ; 452 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod12                                                                                                                                                                                                                                                                                                               ; lpm_divide                                         ; work         ;
;                   |lpm_divide_qll:auto_generated|                                                                                       ; 452 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod12|lpm_divide_qll:auto_generated                                                                                                                                                                                                                                                                                 ; lpm_divide_qll                                     ; work         ;
;                      |sign_div_unsign_plh:divider|                                                                                      ; 452 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod12|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                     ; sign_div_unsign_plh                                ; work         ;
;                         |alt_u_div_she:divider|                                                                                         ; 452 (452)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod12|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider                                                                                                                                                                                                                               ; alt_u_div_she                                      ; work         ;
;                |lpm_divide:Mod13|                                                                                                       ; 435 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod13                                                                                                                                                                                                                                                                                                               ; lpm_divide                                         ; work         ;
;                   |lpm_divide_qll:auto_generated|                                                                                       ; 435 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod13|lpm_divide_qll:auto_generated                                                                                                                                                                                                                                                                                 ; lpm_divide_qll                                     ; work         ;
;                      |sign_div_unsign_plh:divider|                                                                                      ; 435 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod13|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                     ; sign_div_unsign_plh                                ; work         ;
;                         |alt_u_div_she:divider|                                                                                         ; 435 (435)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod13|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider                                                                                                                                                                                                                               ; alt_u_div_she                                      ; work         ;
;                |lpm_divide:Mod14|                                                                                                       ; 384 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod14                                                                                                                                                                                                                                                                                                               ; lpm_divide                                         ; work         ;
;                   |lpm_divide_qll:auto_generated|                                                                                       ; 384 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod14|lpm_divide_qll:auto_generated                                                                                                                                                                                                                                                                                 ; lpm_divide_qll                                     ; work         ;
;                      |sign_div_unsign_plh:divider|                                                                                      ; 384 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod14|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                     ; sign_div_unsign_plh                                ; work         ;
;                         |alt_u_div_she:divider|                                                                                         ; 384 (384)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod14|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider                                                                                                                                                                                                                               ; alt_u_div_she                                      ; work         ;
;                |lpm_divide:Mod15|                                                                                                       ; 334 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod15                                                                                                                                                                                                                                                                                                               ; lpm_divide                                         ; work         ;
;                   |lpm_divide_qll:auto_generated|                                                                                       ; 334 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod15|lpm_divide_qll:auto_generated                                                                                                                                                                                                                                                                                 ; lpm_divide_qll                                     ; work         ;
;                      |sign_div_unsign_plh:divider|                                                                                      ; 334 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod15|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                     ; sign_div_unsign_plh                                ; work         ;
;                         |alt_u_div_she:divider|                                                                                         ; 334 (334)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod15|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider                                                                                                                                                                                                                               ; alt_u_div_she                                      ; work         ;
;                |lpm_divide:Mod16|                                                                                                       ; 265 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod16                                                                                                                                                                                                                                                                                                               ; lpm_divide                                         ; work         ;
;                   |lpm_divide_qll:auto_generated|                                                                                       ; 265 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod16|lpm_divide_qll:auto_generated                                                                                                                                                                                                                                                                                 ; lpm_divide_qll                                     ; work         ;
;                      |sign_div_unsign_plh:divider|                                                                                      ; 265 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod16|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                     ; sign_div_unsign_plh                                ; work         ;
;                         |alt_u_div_she:divider|                                                                                         ; 265 (265)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod16|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider                                                                                                                                                                                                                               ; alt_u_div_she                                      ; work         ;
;                |lpm_divide:Mod17|                                                                                                       ; 215 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod17                                                                                                                                                                                                                                                                                                               ; lpm_divide                                         ; work         ;
;                   |lpm_divide_qll:auto_generated|                                                                                       ; 215 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod17|lpm_divide_qll:auto_generated                                                                                                                                                                                                                                                                                 ; lpm_divide_qll                                     ; work         ;
;                      |sign_div_unsign_plh:divider|                                                                                      ; 215 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod17|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                     ; sign_div_unsign_plh                                ; work         ;
;                         |alt_u_div_she:divider|                                                                                         ; 215 (215)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod17|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider                                                                                                                                                                                                                               ; alt_u_div_she                                      ; work         ;
;                |lpm_divide:Mod1|                                                                                                        ; 435 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                                ; lpm_divide                                         ; work         ;
;                   |lpm_divide_qll:auto_generated|                                                                                       ; 435 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod1|lpm_divide_qll:auto_generated                                                                                                                                                                                                                                                                                  ; lpm_divide_qll                                     ; work         ;
;                      |sign_div_unsign_plh:divider|                                                                                      ; 435 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                      ; sign_div_unsign_plh                                ; work         ;
;                         |alt_u_div_she:divider|                                                                                         ; 435 (435)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider                                                                                                                                                                                                                                ; alt_u_div_she                                      ; work         ;
;                |lpm_divide:Mod2|                                                                                                        ; 384 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod2                                                                                                                                                                                                                                                                                                                ; lpm_divide                                         ; work         ;
;                   |lpm_divide_qll:auto_generated|                                                                                       ; 384 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod2|lpm_divide_qll:auto_generated                                                                                                                                                                                                                                                                                  ; lpm_divide_qll                                     ; work         ;
;                      |sign_div_unsign_plh:divider|                                                                                      ; 384 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                      ; sign_div_unsign_plh                                ; work         ;
;                         |alt_u_div_she:divider|                                                                                         ; 384 (384)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider                                                                                                                                                                                                                                ; alt_u_div_she                                      ; work         ;
;                |lpm_divide:Mod3|                                                                                                        ; 333 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod3                                                                                                                                                                                                                                                                                                                ; lpm_divide                                         ; work         ;
;                   |lpm_divide_qll:auto_generated|                                                                                       ; 333 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod3|lpm_divide_qll:auto_generated                                                                                                                                                                                                                                                                                  ; lpm_divide_qll                                     ; work         ;
;                      |sign_div_unsign_plh:divider|                                                                                      ; 333 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod3|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                      ; sign_div_unsign_plh                                ; work         ;
;                         |alt_u_div_she:divider|                                                                                         ; 333 (333)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod3|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider                                                                                                                                                                                                                                ; alt_u_div_she                                      ; work         ;
;                |lpm_divide:Mod4|                                                                                                        ; 265 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod4                                                                                                                                                                                                                                                                                                                ; lpm_divide                                         ; work         ;
;                   |lpm_divide_qll:auto_generated|                                                                                       ; 265 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod4|lpm_divide_qll:auto_generated                                                                                                                                                                                                                                                                                  ; lpm_divide_qll                                     ; work         ;
;                      |sign_div_unsign_plh:divider|                                                                                      ; 265 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod4|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                      ; sign_div_unsign_plh                                ; work         ;
;                         |alt_u_div_she:divider|                                                                                         ; 265 (265)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod4|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider                                                                                                                                                                                                                                ; alt_u_div_she                                      ; work         ;
;                |lpm_divide:Mod5|                                                                                                        ; 214 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod5                                                                                                                                                                                                                                                                                                                ; lpm_divide                                         ; work         ;
;                   |lpm_divide_qll:auto_generated|                                                                                       ; 214 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod5|lpm_divide_qll:auto_generated                                                                                                                                                                                                                                                                                  ; lpm_divide_qll                                     ; work         ;
;                      |sign_div_unsign_plh:divider|                                                                                      ; 214 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod5|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                      ; sign_div_unsign_plh                                ; work         ;
;                         |alt_u_div_she:divider|                                                                                         ; 214 (214)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod5|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider                                                                                                                                                                                                                                ; alt_u_div_she                                      ; work         ;
;                |lpm_divide:Mod6|                                                                                                        ; 452 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod6                                                                                                                                                                                                                                                                                                                ; lpm_divide                                         ; work         ;
;                   |lpm_divide_qll:auto_generated|                                                                                       ; 452 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod6|lpm_divide_qll:auto_generated                                                                                                                                                                                                                                                                                  ; lpm_divide_qll                                     ; work         ;
;                      |sign_div_unsign_plh:divider|                                                                                      ; 452 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod6|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                      ; sign_div_unsign_plh                                ; work         ;
;                         |alt_u_div_she:divider|                                                                                         ; 452 (452)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod6|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider                                                                                                                                                                                                                                ; alt_u_div_she                                      ; work         ;
;                |lpm_divide:Mod7|                                                                                                        ; 435 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod7                                                                                                                                                                                                                                                                                                                ; lpm_divide                                         ; work         ;
;                   |lpm_divide_qll:auto_generated|                                                                                       ; 435 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod7|lpm_divide_qll:auto_generated                                                                                                                                                                                                                                                                                  ; lpm_divide_qll                                     ; work         ;
;                      |sign_div_unsign_plh:divider|                                                                                      ; 435 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod7|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                      ; sign_div_unsign_plh                                ; work         ;
;                         |alt_u_div_she:divider|                                                                                         ; 435 (435)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod7|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider                                                                                                                                                                                                                                ; alt_u_div_she                                      ; work         ;
;                |lpm_divide:Mod8|                                                                                                        ; 385 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod8                                                                                                                                                                                                                                                                                                                ; lpm_divide                                         ; work         ;
;                   |lpm_divide_qll:auto_generated|                                                                                       ; 385 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod8|lpm_divide_qll:auto_generated                                                                                                                                                                                                                                                                                  ; lpm_divide_qll                                     ; work         ;
;                      |sign_div_unsign_plh:divider|                                                                                      ; 385 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod8|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                      ; sign_div_unsign_plh                                ; work         ;
;                         |alt_u_div_she:divider|                                                                                         ; 385 (385)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod8|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider                                                                                                                                                                                                                                ; alt_u_div_she                                      ; work         ;
;                |lpm_divide:Mod9|                                                                                                        ; 333 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod9                                                                                                                                                                                                                                                                                                                ; lpm_divide                                         ; work         ;
;                   |lpm_divide_qll:auto_generated|                                                                                       ; 333 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod9|lpm_divide_qll:auto_generated                                                                                                                                                                                                                                                                                  ; lpm_divide_qll                                     ; work         ;
;                      |sign_div_unsign_plh:divider|                                                                                      ; 333 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod9|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                      ; sign_div_unsign_plh                                ; work         ;
;                         |alt_u_div_she:divider|                                                                                         ; 333 (333)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod9|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider                                                                                                                                                                                                                                ; alt_u_div_she                                      ; work         ;
;             |Start:start|                                                                                                               ; 334 (141)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|Start:start                                                                                                                                                                                                                                                                                                                                          ; Start                                              ; work         ;
;                |lpm_divide:Div0|                                                                                                        ; 102 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|Start:start|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                          ; lpm_divide                                         ; work         ;
;                   |lpm_divide_ltl:auto_generated|                                                                                       ; 102 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|Start:start|lpm_divide:Div0|lpm_divide_ltl:auto_generated                                                                                                                                                                                                                                                                                            ; lpm_divide_ltl                                     ; work         ;
;                      |sign_div_unsign_nlh:divider|                                                                                      ; 102 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|Start:start|lpm_divide:Div0|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider                                                                                                                                                                                                                                                                ; sign_div_unsign_nlh                                ; work         ;
;                         |alt_u_div_ohe:divider|                                                                                         ; 102 (102)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|Start:start|lpm_divide:Div0|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider                                                                                                                                                                                                                                          ; alt_u_div_ohe                                      ; work         ;
;                |lpm_divide:Div1|                                                                                                        ; 91 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|Start:start|lpm_divide:Div1                                                                                                                                                                                                                                                                                                                          ; lpm_divide                                         ; work         ;
;                   |lpm_divide_ltl:auto_generated|                                                                                       ; 91 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|Start:start|lpm_divide:Div1|lpm_divide_ltl:auto_generated                                                                                                                                                                                                                                                                                            ; lpm_divide_ltl                                     ; work         ;
;                      |sign_div_unsign_nlh:divider|                                                                                      ; 91 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|Start:start|lpm_divide:Div1|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider                                                                                                                                                                                                                                                                ; sign_div_unsign_nlh                                ; work         ;
;                         |alt_u_div_ohe:divider|                                                                                         ; 91 (91)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|Start:start|lpm_divide:Div1|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider                                                                                                                                                                                                                                          ; alt_u_div_ohe                                      ; work         ;
;             |current_blocks:cur_cell|                                                                                                   ; 263 (263)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|current_blocks:cur_cell                                                                                                                                                                                                                                                                                                                              ; current_blocks                                     ; work         ;
;             |level_board:lv_brd|                                                                                                        ; 2379 (106)          ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd                                                                                                                                                                                                                                                                                                                                   ; level_board                                        ; work         ;
;                |lpm_divide:Div0|                                                                                                        ; 449 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                   ; lpm_divide                                         ; work         ;
;                   |lpm_divide_ntl:auto_generated|                                                                                       ; 449 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Div0|lpm_divide_ntl:auto_generated                                                                                                                                                                                                                                                                                     ; lpm_divide_ntl                                     ; work         ;
;                      |sign_div_unsign_plh:divider|                                                                                      ; 449 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Div0|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                         ; sign_div_unsign_plh                                ; work         ;
;                         |alt_u_div_she:divider|                                                                                         ; 449 (449)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Div0|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider                                                                                                                                                                                                                                   ; alt_u_div_she                                      ; work         ;
;                |lpm_divide:Div1|                                                                                                        ; 553 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Div1                                                                                                                                                                                                                                                                                                                   ; lpm_divide                                         ; work         ;
;                   |lpm_divide_ptl:auto_generated|                                                                                       ; 553 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Div1|lpm_divide_ptl:auto_generated                                                                                                                                                                                                                                                                                     ; lpm_divide_ptl                                     ; work         ;
;                      |sign_div_unsign_rlh:divider|                                                                                      ; 553 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider                                                                                                                                                                                                                                                         ; sign_div_unsign_rlh                                ; work         ;
;                         |alt_u_div_0ie:divider|                                                                                         ; 553 (553)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider                                                                                                                                                                                                                                   ; alt_u_div_0ie                                      ; work         ;
;                |lpm_divide:Mod0|                                                                                                        ; 452 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                   ; lpm_divide                                         ; work         ;
;                   |lpm_divide_qll:auto_generated|                                                                                       ; 452 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod0|lpm_divide_qll:auto_generated                                                                                                                                                                                                                                                                                     ; lpm_divide_qll                                     ; work         ;
;                      |sign_div_unsign_plh:divider|                                                                                      ; 452 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod0|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                         ; sign_div_unsign_plh                                ; work         ;
;                         |alt_u_div_she:divider|                                                                                         ; 452 (452)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod0|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider                                                                                                                                                                                                                                   ; alt_u_div_she                                      ; work         ;
;                |lpm_divide:Mod1|                                                                                                        ; 435 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                                   ; lpm_divide                                         ; work         ;
;                   |lpm_divide_qll:auto_generated|                                                                                       ; 435 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated                                                                                                                                                                                                                                                                                     ; lpm_divide_qll                                     ; work         ;
;                      |sign_div_unsign_plh:divider|                                                                                      ; 435 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                         ; sign_div_unsign_plh                                ; work         ;
;                         |alt_u_div_she:divider|                                                                                         ; 435 (435)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider                                                                                                                                                                                                                                   ; alt_u_div_she                                      ; work         ;
;                |lpm_divide:Mod2|                                                                                                        ; 384 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod2                                                                                                                                                                                                                                                                                                                   ; lpm_divide                                         ; work         ;
;                   |lpm_divide_qll:auto_generated|                                                                                       ; 384 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated                                                                                                                                                                                                                                                                                     ; lpm_divide_qll                                     ; work         ;
;                      |sign_div_unsign_plh:divider|                                                                                      ; 384 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                         ; sign_div_unsign_plh                                ; work         ;
;                         |alt_u_div_she:divider|                                                                                         ; 384 (384)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider                                                                                                                                                                                                                                   ; alt_u_div_she                                      ; work         ;
;             |line_board:line_brd|                                                                                                       ; 3627 (139)          ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd                                                                                                                                                                                                                                                                                                                                  ; line_board                                         ; work         ;
;                |lpm_divide:Div0|                                                                                                        ; 449 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                  ; lpm_divide                                         ; work         ;
;                   |lpm_divide_ntl:auto_generated|                                                                                       ; 449 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Div0|lpm_divide_ntl:auto_generated                                                                                                                                                                                                                                                                                    ; lpm_divide_ntl                                     ; work         ;
;                      |sign_div_unsign_plh:divider|                                                                                      ; 449 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Div0|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                        ; sign_div_unsign_plh                                ; work         ;
;                         |alt_u_div_she:divider|                                                                                         ; 449 (449)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Div0|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider                                                                                                                                                                                                                                  ; alt_u_div_she                                      ; work         ;
;                |lpm_divide:Div1|                                                                                                        ; 553 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Div1                                                                                                                                                                                                                                                                                                                  ; lpm_divide                                         ; work         ;
;                   |lpm_divide_ptl:auto_generated|                                                                                       ; 553 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Div1|lpm_divide_ptl:auto_generated                                                                                                                                                                                                                                                                                    ; lpm_divide_ptl                                     ; work         ;
;                      |sign_div_unsign_rlh:divider|                                                                                      ; 553 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider                                                                                                                                                                                                                                                        ; sign_div_unsign_rlh                                ; work         ;
;                         |alt_u_div_0ie:divider|                                                                                         ; 553 (553)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider                                                                                                                                                                                                                                  ; alt_u_div_0ie                                      ; work         ;
;                |lpm_divide:Div2|                                                                                                        ; 744 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Div2                                                                                                                                                                                                                                                                                                                  ; lpm_divide                                         ; work         ;
;                   |lpm_divide_4vl:auto_generated|                                                                                       ; 744 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Div2|lpm_divide_4vl:auto_generated                                                                                                                                                                                                                                                                                    ; lpm_divide_4vl                                     ; work         ;
;                      |sign_div_unsign_6nh:divider|                                                                                      ; 744 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Div2|lpm_divide_4vl:auto_generated|sign_div_unsign_6nh:divider                                                                                                                                                                                                                                                        ; sign_div_unsign_6nh                                ; work         ;
;                         |alt_u_div_mke:divider|                                                                                         ; 744 (744)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Div2|lpm_divide_4vl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_mke:divider                                                                                                                                                                                                                                  ; alt_u_div_mke                                      ; work         ;
;                |lpm_divide:Mod0|                                                                                                        ; 452 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                  ; lpm_divide                                         ; work         ;
;                   |lpm_divide_qll:auto_generated|                                                                                       ; 452 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod0|lpm_divide_qll:auto_generated                                                                                                                                                                                                                                                                                    ; lpm_divide_qll                                     ; work         ;
;                      |sign_div_unsign_plh:divider|                                                                                      ; 452 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod0|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                        ; sign_div_unsign_plh                                ; work         ;
;                         |alt_u_div_she:divider|                                                                                         ; 452 (452)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod0|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider                                                                                                                                                                                                                                  ; alt_u_div_she                                      ; work         ;
;                |lpm_divide:Mod1|                                                                                                        ; 435 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                                  ; lpm_divide                                         ; work         ;
;                   |lpm_divide_qll:auto_generated|                                                                                       ; 435 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated                                                                                                                                                                                                                                                                                    ; lpm_divide_qll                                     ; work         ;
;                      |sign_div_unsign_plh:divider|                                                                                      ; 435 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                        ; sign_div_unsign_plh                                ; work         ;
;                         |alt_u_div_she:divider|                                                                                         ; 435 (435)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider                                                                                                                                                                                                                                  ; alt_u_div_she                                      ; work         ;
;                |lpm_divide:Mod2|                                                                                                        ; 384 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod2                                                                                                                                                                                                                                                                                                                  ; lpm_divide                                         ; work         ;
;                   |lpm_divide_qll:auto_generated|                                                                                       ; 384 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated                                                                                                                                                                                                                                                                                    ; lpm_divide_qll                                     ; work         ;
;                      |sign_div_unsign_plh:divider|                                                                                      ; 384 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                        ; sign_div_unsign_plh                                ; work         ;
;                         |alt_u_div_she:divider|                                                                                         ; 384 (384)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider                                                                                                                                                                                                                                  ; alt_u_div_she                                      ; work         ;
;                |lpm_divide:Mod3|                                                                                                        ; 471 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod3                                                                                                                                                                                                                                                                                                                  ; lpm_divide                                         ; work         ;
;                   |lpm_divide_7nl:auto_generated|                                                                                       ; 471 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod3|lpm_divide_7nl:auto_generated                                                                                                                                                                                                                                                                                    ; lpm_divide_7nl                                     ; work         ;
;                      |sign_div_unsign_6nh:divider|                                                                                      ; 471 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod3|lpm_divide_7nl:auto_generated|sign_div_unsign_6nh:divider                                                                                                                                                                                                                                                        ; sign_div_unsign_6nh                                ; work         ;
;                         |alt_u_div_mke:divider|                                                                                         ; 471 (471)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod3|lpm_divide_7nl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_mke:divider                                                                                                                                                                                                                                  ; alt_u_div_mke                                      ; work         ;
;             |lpm_divide:Div0|                                                                                                           ; 113 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                                      ; lpm_divide                                         ; work         ;
;                |lpm_divide_ntl:auto_generated|                                                                                          ; 113 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|lpm_divide:Div0|lpm_divide_ntl:auto_generated                                                                                                                                                                                                                                                                                                        ; lpm_divide_ntl                                     ; work         ;
;                   |sign_div_unsign_plh:divider|                                                                                         ; 113 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|lpm_divide:Div0|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                                            ; sign_div_unsign_plh                                ; work         ;
;                      |alt_u_div_she:divider|                                                                                            ; 113 (113)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|lpm_divide:Div0|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider                                                                                                                                                                                                                                                      ; alt_u_div_she                                      ; work         ;
;             |lpm_divide:Div1|                                                                                                           ; 113 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|lpm_divide:Div1                                                                                                                                                                                                                                                                                                                                      ; lpm_divide                                         ; work         ;
;                |lpm_divide_ntl:auto_generated|                                                                                          ; 113 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|lpm_divide:Div1|lpm_divide_ntl:auto_generated                                                                                                                                                                                                                                                                                                        ; lpm_divide_ntl                                     ; work         ;
;                   |sign_div_unsign_plh:divider|                                                                                         ; 113 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|lpm_divide:Div1|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                                            ; sign_div_unsign_plh                                ; work         ;
;                      |alt_u_div_she:divider|                                                                                            ; 113 (113)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|lpm_divide:Div1|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider                                                                                                                                                                                                                                                      ; alt_u_div_she                                      ; work         ;
;             |score_board:scr_brd|                                                                                                       ; 5642 (184)          ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd                                                                                                                                                                                                                                                                                                                                  ; score_board                                        ; work         ;
;                |lpm_divide:Div0|                                                                                                        ; 449 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                  ; lpm_divide                                         ; work         ;
;                   |lpm_divide_ntl:auto_generated|                                                                                       ; 449 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Div0|lpm_divide_ntl:auto_generated                                                                                                                                                                                                                                                                                    ; lpm_divide_ntl                                     ; work         ;
;                      |sign_div_unsign_plh:divider|                                                                                      ; 449 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Div0|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                        ; sign_div_unsign_plh                                ; work         ;
;                         |alt_u_div_she:divider|                                                                                         ; 449 (449)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Div0|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider                                                                                                                                                                                                                                  ; alt_u_div_she                                      ; work         ;
;                |lpm_divide:Div1|                                                                                                        ; 553 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Div1                                                                                                                                                                                                                                                                                                                  ; lpm_divide                                         ; work         ;
;                   |lpm_divide_ptl:auto_generated|                                                                                       ; 553 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Div1|lpm_divide_ptl:auto_generated                                                                                                                                                                                                                                                                                    ; lpm_divide_ptl                                     ; work         ;
;                      |sign_div_unsign_rlh:divider|                                                                                      ; 553 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider                                                                                                                                                                                                                                                        ; sign_div_unsign_rlh                                ; work         ;
;                         |alt_u_div_0ie:divider|                                                                                         ; 553 (553)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider                                                                                                                                                                                                                                  ; alt_u_div_0ie                                      ; work         ;
;                |lpm_divide:Div2|                                                                                                        ; 744 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Div2                                                                                                                                                                                                                                                                                                                  ; lpm_divide                                         ; work         ;
;                   |lpm_divide_4vl:auto_generated|                                                                                       ; 744 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Div2|lpm_divide_4vl:auto_generated                                                                                                                                                                                                                                                                                    ; lpm_divide_4vl                                     ; work         ;
;                      |sign_div_unsign_6nh:divider|                                                                                      ; 744 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Div2|lpm_divide_4vl:auto_generated|sign_div_unsign_6nh:divider                                                                                                                                                                                                                                                        ; sign_div_unsign_6nh                                ; work         ;
;                         |alt_u_div_mke:divider|                                                                                         ; 744 (744)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Div2|lpm_divide_4vl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_mke:divider                                                                                                                                                                                                                                  ; alt_u_div_mke                                      ; work         ;
;                |lpm_divide:Div3|                                                                                                        ; 818 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Div3                                                                                                                                                                                                                                                                                                                  ; lpm_divide                                         ; work         ;
;                   |lpm_divide_8vl:auto_generated|                                                                                       ; 818 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Div3|lpm_divide_8vl:auto_generated                                                                                                                                                                                                                                                                                    ; lpm_divide_8vl                                     ; work         ;
;                      |sign_div_unsign_anh:divider|                                                                                      ; 818 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Div3|lpm_divide_8vl:auto_generated|sign_div_unsign_anh:divider                                                                                                                                                                                                                                                        ; sign_div_unsign_anh                                ; work         ;
;                         |alt_u_div_uke:divider|                                                                                         ; 818 (818)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Div3|lpm_divide_8vl:auto_generated|sign_div_unsign_anh:divider|alt_u_div_uke:divider                                                                                                                                                                                                                                  ; alt_u_div_uke                                      ; work         ;
;                |lpm_divide:Div4|                                                                                                        ; 805 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Div4                                                                                                                                                                                                                                                                                                                  ; lpm_divide                                         ; work         ;
;                   |lpm_divide_bvl:auto_generated|                                                                                       ; 805 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Div4|lpm_divide_bvl:auto_generated                                                                                                                                                                                                                                                                                    ; lpm_divide_bvl                                     ; work         ;
;                      |sign_div_unsign_dnh:divider|                                                                                      ; 805 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Div4|lpm_divide_bvl:auto_generated|sign_div_unsign_dnh:divider                                                                                                                                                                                                                                                        ; sign_div_unsign_dnh                                ; work         ;
;                         |alt_u_div_4le:divider|                                                                                         ; 805 (805)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Div4|lpm_divide_bvl:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_4le:divider                                                                                                                                                                                                                                  ; alt_u_div_4le                                      ; work         ;
;                |lpm_divide:Mod0|                                                                                                        ; 453 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                  ; lpm_divide                                         ; work         ;
;                   |lpm_divide_qll:auto_generated|                                                                                       ; 453 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod0|lpm_divide_qll:auto_generated                                                                                                                                                                                                                                                                                    ; lpm_divide_qll                                     ; work         ;
;                      |sign_div_unsign_plh:divider|                                                                                      ; 453 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod0|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                        ; sign_div_unsign_plh                                ; work         ;
;                         |alt_u_div_she:divider|                                                                                         ; 453 (453)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod0|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider                                                                                                                                                                                                                                  ; alt_u_div_she                                      ; work         ;
;                |lpm_divide:Mod1|                                                                                                        ; 436 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                                  ; lpm_divide                                         ; work         ;
;                   |lpm_divide_qll:auto_generated|                                                                                       ; 436 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated                                                                                                                                                                                                                                                                                    ; lpm_divide_qll                                     ; work         ;
;                      |sign_div_unsign_plh:divider|                                                                                      ; 436 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                        ; sign_div_unsign_plh                                ; work         ;
;                         |alt_u_div_she:divider|                                                                                         ; 436 (436)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider                                                                                                                                                                                                                                  ; alt_u_div_she                                      ; work         ;
;                |lpm_divide:Mod2|                                                                                                        ; 385 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod2                                                                                                                                                                                                                                                                                                                  ; lpm_divide                                         ; work         ;
;                   |lpm_divide_qll:auto_generated|                                                                                       ; 385 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated                                                                                                                                                                                                                                                                                    ; lpm_divide_qll                                     ; work         ;
;                      |sign_div_unsign_plh:divider|                                                                                      ; 385 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                        ; sign_div_unsign_plh                                ; work         ;
;                         |alt_u_div_she:divider|                                                                                         ; 385 (385)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider                                                                                                                                                                                                                                  ; alt_u_div_she                                      ; work         ;
;                |lpm_divide:Mod3|                                                                                                        ; 334 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod3                                                                                                                                                                                                                                                                                                                  ; lpm_divide                                         ; work         ;
;                   |lpm_divide_qll:auto_generated|                                                                                       ; 334 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod3|lpm_divide_qll:auto_generated                                                                                                                                                                                                                                                                                    ; lpm_divide_qll                                     ; work         ;
;                      |sign_div_unsign_plh:divider|                                                                                      ; 334 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod3|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                        ; sign_div_unsign_plh                                ; work         ;
;                         |alt_u_div_she:divider|                                                                                         ; 334 (334)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod3|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider                                                                                                                                                                                                                                  ; alt_u_div_she                                      ; work         ;
;                |lpm_divide:Mod4|                                                                                                        ; 266 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod4                                                                                                                                                                                                                                                                                                                  ; lpm_divide                                         ; work         ;
;                   |lpm_divide_qll:auto_generated|                                                                                       ; 266 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod4|lpm_divide_qll:auto_generated                                                                                                                                                                                                                                                                                    ; lpm_divide_qll                                     ; work         ;
;                      |sign_div_unsign_plh:divider|                                                                                      ; 266 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod4|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                        ; sign_div_unsign_plh                                ; work         ;
;                         |alt_u_div_she:divider|                                                                                         ; 266 (266)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod4|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider                                                                                                                                                                                                                                  ; alt_u_div_she                                      ; work         ;
;                |lpm_divide:Mod5|                                                                                                        ; 215 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod5                                                                                                                                                                                                                                                                                                                  ; lpm_divide                                         ; work         ;
;                   |lpm_divide_qll:auto_generated|                                                                                       ; 215 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod5|lpm_divide_qll:auto_generated                                                                                                                                                                                                                                                                                    ; lpm_divide_qll                                     ; work         ;
;                      |sign_div_unsign_plh:divider|                                                                                      ; 215 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod5|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                        ; sign_div_unsign_plh                                ; work         ;
;                         |alt_u_div_she:divider|                                                                                         ; 215 (215)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod5|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider                                                                                                                                                                                                                                  ; alt_u_div_she                                      ; work         ;
;             |tetromino_color:piece_color|                                                                                               ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|tetromino_color:piece_color                                                                                                                                                                                                                                                                                                                          ; tetromino_color                                    ; work         ;
;          |hs:high_score_rd_wr|                                                                                                          ; 12 (12)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|hs:high_score_rd_wr                                                                                                                                                                                                                                                                                                                                                  ; hs                                                 ; work         ;
;          |hsRAM:high_score_RAM|                                                                                                         ; 5 (5)               ; 96 (96)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|hsRAM:high_score_RAM                                                                                                                                                                                                                                                                                                                                                 ; hsRAM                                              ; work         ;
;          |init:init_piece|                                                                                                              ; 13 (9)              ; 10 (6)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|init:init_piece                                                                                                                                                                                                                                                                                                                                                      ; init                                               ; work         ;
;             |Random:randT|                                                                                                              ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|init:init_piece|Random:randT                                                                                                                                                                                                                                                                                                                                         ; Random                                             ; work         ;
;          |move:move_state_machine|                                                                                                      ; 11 (11)             ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|move:move_state_machine                                                                                                                                                                                                                                                                                                                                              ; move                                               ; work         ;
;          |moving:moving_piece|                                                                                                          ; 5184 (4722)         ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece                                                                                                                                                                                                                                                                                                                                                  ; moving                                             ; work         ;
;             |current_blocks:d_blocks|                                                                                                   ; 76 (76)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|current_blocks:d_blocks                                                                                                                                                                                                                                                                                                                          ; current_blocks                                     ; work         ;
;             |current_blocks:l_blocks|                                                                                                   ; 59 (59)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|current_blocks:l_blocks                                                                                                                                                                                                                                                                                                                          ; current_blocks                                     ; work         ;
;             |current_blocks:r_blocks|                                                                                                   ; 51 (51)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|current_blocks:r_blocks                                                                                                                                                                                                                                                                                                                          ; current_blocks                                     ; work         ;
;             |current_blocks:rot_blocks|                                                                                                 ; 122 (122)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|current_blocks:rot_blocks                                                                                                                                                                                                                                                                                                                        ; current_blocks                                     ; work         ;
;             |current_blocks:rotl_blocks|                                                                                                ; 51 (51)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|current_blocks:rotl_blocks                                                                                                                                                                                                                                                                                                                       ; current_blocks                                     ; work         ;
;             |current_blocks:rotr_blocks|                                                                                                ; 45 (45)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|current_blocks:rotr_blocks                                                                                                                                                                                                                                                                                                                       ; current_blocks                                     ; work         ;
;             |lpm_divide:Div0|                                                                                                           ; 25 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                                  ; lpm_divide                                         ; work         ;
;                |lpm_divide_5sl:auto_generated|                                                                                          ; 25 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|lpm_divide:Div0|lpm_divide_5sl:auto_generated                                                                                                                                                                                                                                                                                                    ; lpm_divide_5sl                                     ; work         ;
;                   |sign_div_unsign_7kh:divider|                                                                                         ; 25 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|lpm_divide:Div0|lpm_divide_5sl:auto_generated|sign_div_unsign_7kh:divider                                                                                                                                                                                                                                                                        ; sign_div_unsign_7kh                                ; work         ;
;                      |alt_u_div_oee:divider|                                                                                            ; 25 (25)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|lpm_divide:Div0|lpm_divide_5sl:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_oee:divider                                                                                                                                                                                                                                                  ; alt_u_div_oee                                      ; work         ;
;             |lpm_divide:Mod0|                                                                                                           ; 33 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                                  ; lpm_divide                                         ; work         ;
;                |lpm_divide_9kl:auto_generated|                                                                                          ; 33 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|lpm_divide:Mod0|lpm_divide_9kl:auto_generated                                                                                                                                                                                                                                                                                                    ; lpm_divide_9kl                                     ; work         ;
;                   |sign_div_unsign_8kh:divider|                                                                                         ; 33 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|lpm_divide:Mod0|lpm_divide_9kl:auto_generated|sign_div_unsign_8kh:divider                                                                                                                                                                                                                                                                        ; sign_div_unsign_8kh                                ; work         ;
;                      |alt_u_div_qee:divider|                                                                                            ; 33 (33)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|lpm_divide:Mod0|lpm_divide_9kl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_qee:divider                                                                                                                                                                                                                                                  ; alt_u_div_qee                                      ; work         ;
;          |update:update_piece|                                                                                                          ; 3347 (3347)         ; 643 (643)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece                                                                                                                                                                                                                                                                                                                                                  ; update                                             ; work         ;
;          |vga_controller:u1|                                                                                                            ; 46 (46)             ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|vga_controller:u1                                                                                                                                                                                                                                                                                                                                                    ; vga_controller                                     ; work         ;
;       |tetris_soc_jtag_uart_0:jtag_uart_0|                                                                                              ; 143 (40)            ; 113 (13)                  ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                              ; tetris_soc_jtag_uart_0                             ; tetris_soc   ;
;          |alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|                                                                   ; 52 (52)             ; 60 (60)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                   ; alt_jtag_atlantic                                  ; work         ;
;          |tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r|                                                          ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                          ; tetris_soc_jtag_uart_0_scfifo_r                    ; tetris_soc   ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                             ; scfifo                                             ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                                  ; scfifo_9621                                        ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                             ; a_dpfifo_bb01                                      ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                     ; a_fefifo_7cf                                       ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                                ; cntr_337                                           ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                     ; altsyncram_dtn1                                    ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                       ; cntr_n2b                                           ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                             ; cntr_n2b                                           ; work         ;
;          |tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|                                                          ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                          ; tetris_soc_jtag_uart_0_scfifo_w                    ; tetris_soc   ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                             ; scfifo                                             ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                                  ; scfifo_9621                                        ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                             ; a_dpfifo_bb01                                      ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                     ; a_fefifo_7cf                                       ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                                ; cntr_337                                           ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                     ; altsyncram_dtn1                                    ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                       ; cntr_n2b                                           ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                             ; cntr_n2b                                           ; work         ;
;       |tetris_soc_key:key|                                                                                                              ; 3 (3)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_key:key                                                                                                                                                                                                                                                                                                                                                                                              ; tetris_soc_key                                     ; tetris_soc   ;
;       |tetris_soc_leds:leds|                                                                                                            ; 13 (13)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_leds:leds                                                                                                                                                                                                                                                                                                                                                                                            ; tetris_soc_leds                                    ; tetris_soc   ;
;       |tetris_soc_mm_interconnect_0:mm_interconnect_0|                                                                                  ; 1034 (0)            ; 949 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                  ; tetris_soc_mm_interconnect_0                       ; tetris_soc   ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                              ; tetris_soc   ;
;          |altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|                                                                                  ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                              ; tetris_soc   ;
;          |altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|                                                                                 ; 3 (3)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                              ; tetris_soc   ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 9 (9)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                              ; tetris_soc   ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                              ; tetris_soc   ;
;          |altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|                                                                     ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                              ; tetris_soc   ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 118 (118)           ; 170 (170)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                              ; tetris_soc   ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 85 (85)             ; 80 (80)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                              ; tetris_soc   ;
;          |altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|                                                                  ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                              ; tetris_soc   ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                              ; tetris_soc   ;
;          |altera_avalon_sc_fifo:tetris_game_core_0_tetris_slave_agent_rsp_fifo|                                                         ; 3 (3)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tetris_game_core_0_tetris_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                              ; tetris_soc   ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                              ; tetris_soc   ;
;          |altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|                                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                              ; tetris_soc   ;
;          |altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|                                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                              ; tetris_soc   ;
;          |altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|                                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                              ; tetris_soc   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 4 (0)               ; 74 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; tetris_soc   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 74 (70)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; tetris_soc   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; tetris_soc   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; tetris_soc   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 3 (0)               ; 70 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; tetris_soc   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 70 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; tetris_soc   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; tetris_soc   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; tetris_soc   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 4 (0)               ; 70 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; tetris_soc   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 70 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; tetris_soc   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; tetris_soc   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; tetris_soc   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 4 (0)               ; 140 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser           ; tetris_soc   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 140 (136)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                     ; tetris_soc   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                      ; tetris_soc   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                      ; tetris_soc   ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                        ; altera_merlin_master_agent                         ; tetris_soc   ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                                 ; altera_merlin_master_agent                         ; tetris_soc   ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 8 (8)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                              ; altera_merlin_master_translator                    ; tetris_soc   ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 16 (16)             ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                       ; altera_merlin_master_translator                    ; tetris_soc   ;
;          |altera_merlin_slave_agent:leds_s1_agent|                                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                          ; tetris_soc   ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                          ; tetris_soc   ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 15 (6)              ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                          ; tetris_soc   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 9 (9)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                           ; altera_merlin_burst_uncompressor                   ; tetris_soc   ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                   ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                          ; tetris_soc   ;
;          |altera_merlin_slave_agent:timer_0_s1_agent|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                          ; tetris_soc   ;
;          |altera_merlin_slave_agent:usb_gpx_s1_agent|                                                                                   ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                          ; tetris_soc   ;
;          |altera_merlin_slave_agent:usb_irq_s1_agent|                                                                                   ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                          ; tetris_soc   ;
;          |altera_merlin_slave_agent:usb_rst_s1_agent|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                          ; tetris_soc   ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 9 (9)               ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                     ; tetris_soc   ;
;          |altera_merlin_slave_translator:key_s1_translator|                                                                             ; 8 (8)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                     ; tetris_soc   ;
;          |altera_merlin_slave_translator:leds_s1_translator|                                                                            ; 6 (6)               ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                     ; tetris_soc   ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                     ; tetris_soc   ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                     ; tetris_soc   ;
;          |altera_merlin_slave_translator:sdram_pll_pll_slave_translator|                                                                ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                     ; tetris_soc   ;
;          |altera_merlin_slave_translator:spi_0_spi_control_port_translator|                                                             ; 4 (4)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                     ; tetris_soc   ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 7 (7)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                     ; tetris_soc   ;
;          |altera_merlin_slave_translator:tetris_game_core_0_tetris_slave_translator|                                                    ; 3 (3)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tetris_game_core_0_tetris_slave_translator                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                     ; tetris_soc   ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 7 (7)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                     ; tetris_soc   ;
;          |altera_merlin_slave_translator:usb_gpx_s1_translator|                                                                         ; 7 (7)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                     ; tetris_soc   ;
;          |altera_merlin_slave_translator:usb_irq_s1_translator|                                                                         ; 5 (5)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                     ; tetris_soc   ;
;          |altera_merlin_slave_translator:usb_rst_s1_translator|                                                                         ; 7 (7)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                     ; tetris_soc   ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                       ; 48 (48)             ; 46 (46)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                           ; altera_merlin_width_adapter                        ; tetris_soc   ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                       ; 53 (53)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                                           ; altera_merlin_width_adapter                        ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_cmd_demux:cmd_demux|                                                                             ; 20 (20)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                 ; tetris_soc_mm_interconnect_0_cmd_demux             ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                     ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                         ; tetris_soc_mm_interconnect_0_cmd_demux_001         ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                         ; 21 (17)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                             ; tetris_soc_mm_interconnect_0_cmd_mux_001           ; tetris_soc   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                         ; 13 (8)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                                                             ; tetris_soc_mm_interconnect_0_cmd_mux_001           ; tetris_soc   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|                                                                         ; 57 (53)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                                                                                                             ; tetris_soc_mm_interconnect_0_cmd_mux_001           ; tetris_soc   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|                                                                         ; 13 (9)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                                                                                                                                                                             ; tetris_soc_mm_interconnect_0_cmd_mux_001           ; tetris_soc   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|                                                                         ; 48 (44)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                                                                                                                                                                                             ; tetris_soc_mm_interconnect_0_cmd_mux_001           ; tetris_soc   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|                                                                         ; 57 (52)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006                                                                                                                                                                                                                                                                                                             ; tetris_soc_mm_interconnect_0_cmd_mux_001           ; tetris_soc   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_009|                                                                         ; 11 (7)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_009                                                                                                                                                                                                                                                                                                             ; tetris_soc_mm_interconnect_0_cmd_mux_001           ; tetris_soc   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_010|                                                                         ; 11 (7)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_010                                                                                                                                                                                                                                                                                                             ; tetris_soc_mm_interconnect_0_cmd_mux_001           ; tetris_soc   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_011|                                                                         ; 12 (7)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_011                                                                                                                                                                                                                                                                                                             ; tetris_soc_mm_interconnect_0_cmd_mux_001           ; tetris_soc   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_011|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_013|                                                                         ; 29 (25)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_013                                                                                                                                                                                                                                                                                                             ; tetris_soc_mm_interconnect_0_cmd_mux_001           ; tetris_soc   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_013|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_router:router|                                                                                   ; 38 (38)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                       ; tetris_soc_mm_interconnect_0_router                ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_router_001:router_001|                                                                           ; 22 (22)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                               ; tetris_soc_mm_interconnect_0_router_001            ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                                         ; tetris_soc_mm_interconnect_0_rsp_demux_001         ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003|                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                                                         ; tetris_soc_mm_interconnect_0_rsp_demux_001         ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004|                                                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                                                                                                                                                                                         ; tetris_soc_mm_interconnect_0_rsp_demux_001         ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005|                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                                                                                                                                                                                                                         ; tetris_soc_mm_interconnect_0_rsp_demux_001         ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_009|                                                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_009                                                                                                                                                                                                                                                                                                         ; tetris_soc_mm_interconnect_0_rsp_demux_001         ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_010|                                                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_010                                                                                                                                                                                                                                                                                                         ; tetris_soc_mm_interconnect_0_rsp_demux_001         ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_011|                                                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_011                                                                                                                                                                                                                                                                                                         ; tetris_soc_mm_interconnect_0_rsp_demux_001         ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_013|                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_013                                                                                                                                                                                                                                                                                                         ; tetris_soc_mm_interconnect_0_rsp_demux_001         ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                 ; 119 (119)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                     ; tetris_soc_mm_interconnect_0_rsp_mux               ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                         ; 18 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                             ; tetris_soc_mm_interconnect_0_rsp_mux_001           ; tetris_soc   ;
;       |tetris_soc_nios2_gen2_0:nios2_gen2_0|                                                                                            ; 1047 (0)            ; 593 (0)                   ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                            ; tetris_soc_nios2_gen2_0                            ; tetris_soc   ;
;          |tetris_soc_nios2_gen2_0_cpu:cpu|                                                                                              ; 1047 (753)          ; 593 (322)                 ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                            ; tetris_soc_nios2_gen2_0_cpu                        ; tetris_soc   ;
;             |tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|                                           ; 294 (37)            ; 271 (80)                  ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                            ; tetris_soc_nios2_gen2_0_cpu_nios2_oci              ; tetris_soc   ;
;                |tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|                    ; 91 (0)              ; 96 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                        ; tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper    ; tetris_soc   ;
;                   |sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy|                                                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy                                                                                     ; sld_virtual_jtag_basic                             ; work         ;
;                   |tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk|                   ; 6 (6)               ; 49 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk     ; tetris_soc   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                            ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                            ; work         ;
;                   |tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|                         ; 81 (81)             ; 47 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck                                                            ; tetris_soc_nios2_gen2_0_cpu_debug_slave_tck        ; tetris_soc   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                            ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                            ; work         ;
;                |tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|                          ; 10 (10)             ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                              ; tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg       ; tetris_soc   ;
;                |tetris_soc_nios2_gen2_0_cpu_nios2_oci_break:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_break|                            ; 33 (33)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_break:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                ; tetris_soc_nios2_gen2_0_cpu_nios2_oci_break        ; tetris_soc   ;
;                |tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug|                            ; 8 (8)               ; 9 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                ; tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug        ; tetris_soc   ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                            ; altera_std_synchronizer                            ; work         ;
;                |tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem|                                  ; 115 (115)           ; 49 (49)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                      ; tetris_soc_nios2_gen2_0_cpu_nios2_ocimem           ; tetris_soc   ;
;                   |tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram|                          ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module   ; tetris_soc   ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                         ; work         ;
;                         |altsyncram_0n61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                  ; altsyncram_0n61                                    ; work         ;
;             |tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a|                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                             ; tetris_soc_nios2_gen2_0_cpu_register_bank_a_module ; tetris_soc   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                         ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                    ; altsyncram_s0c1                                    ; work         ;
;             |tetris_soc_nios2_gen2_0_cpu_register_bank_b_module:tetris_soc_nios2_gen2_0_cpu_register_bank_b|                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_b_module:tetris_soc_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                             ; tetris_soc_nios2_gen2_0_cpu_register_bank_b_module ; tetris_soc   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_b_module:tetris_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                         ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_b_module:tetris_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                    ; altsyncram_s0c1                                    ; work         ;
;       |tetris_soc_onchip_memory2_0:onchip_memory2_0|                                                                                    ; 1 (1)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                    ; tetris_soc_onchip_memory2_0                        ; tetris_soc   ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                          ; altsyncram                                         ; work         ;
;             |altsyncram_6fg1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_6fg1:auto_generated                                                                                                                                                                                                                                                                                                           ; altsyncram_6fg1                                    ; work         ;
;       |tetris_soc_sdram:sdram|                                                                                                          ; 299 (246)           ; 249 (157)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                                          ; tetris_soc_sdram                                   ; tetris_soc   ;
;          |tetris_soc_sdram_input_efifo_module:the_tetris_soc_sdram_input_efifo_module|                                                  ; 53 (53)             ; 92 (92)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_sdram:sdram|tetris_soc_sdram_input_efifo_module:the_tetris_soc_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                              ; tetris_soc_sdram_input_efifo_module                ; tetris_soc   ;
;       |tetris_soc_sdram_pll:sdram_pll|                                                                                                  ; 9 (8)               ; 6 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_sdram_pll:sdram_pll                                                                                                                                                                                                                                                                                                                                                                                  ; tetris_soc_sdram_pll                               ; tetris_soc   ;
;          |tetris_soc_sdram_pll_altpll_vg92:sd1|                                                                                         ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_sdram_pll:sdram_pll|tetris_soc_sdram_pll_altpll_vg92:sd1                                                                                                                                                                                                                                                                                                                                             ; tetris_soc_sdram_pll_altpll_vg92                   ; tetris_soc   ;
;          |tetris_soc_sdram_pll_stdsync_sv6:stdsync2|                                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_sdram_pll:sdram_pll|tetris_soc_sdram_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                                        ; tetris_soc_sdram_pll_stdsync_sv6                   ; tetris_soc   ;
;             |tetris_soc_sdram_pll_dffpipe_l2c:dffpipe3|                                                                                 ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_sdram_pll:sdram_pll|tetris_soc_sdram_pll_stdsync_sv6:stdsync2|tetris_soc_sdram_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                              ; tetris_soc_sdram_pll_dffpipe_l2c                   ; tetris_soc   ;
;       |tetris_soc_spi_0:spi_0|                                                                                                          ; 114 (114)           ; 118 (118)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_spi_0:spi_0                                                                                                                                                                                                                                                                                                                                                                                          ; tetris_soc_spi_0                                   ; tetris_soc   ;
;       |tetris_soc_timer_0:timer_0|                                                                                                      ; 206 (206)           ; 216 (216)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                                                                      ; tetris_soc_timer_0                                 ; tetris_soc   ;
;       |tetris_soc_usb_gpx:usb_irq|                                                                                                      ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_usb_gpx:usb_irq                                                                                                                                                                                                                                                                                                                                                                                      ; tetris_soc_usb_gpx                                 ; tetris_soc   ;
;       |tetris_soc_usb_rst:usb_rst|                                                                                                      ; 7 (7)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_usb_rst:usb_rst                                                                                                                                                                                                                                                                                                                                                                                      ; tetris_soc_usb_rst                                 ; tetris_soc   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------------------------+
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                            ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                            ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192 ; None                            ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None                            ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_b_module:tetris_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None                            ;
; tetris_soc:u0|tetris_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_6fg1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                          ; AUTO ; Single Port      ; 4            ; 32           ; --           ; --           ; 128  ; tetris_soc_onchip_memory2_0.hex ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                             ; IP Include File ;
+--------+------------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |tetris|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |tetris|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |tetris|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |tetris|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |tetris|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                                     ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0                                                                                                                                                                                                                                                       ; tetris_soc.qsys ;
; Altera ; altera_irq_mapper                        ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_irq_mapper:irq_mapper                                                                                                                                                                                                                      ; tetris_soc.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                    ; tetris_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_key:key                                                                                                                                                                                                                                    ; tetris_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_leds:leds                                                                                                                                                                                                                                  ; tetris_soc.qsys ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                        ; tetris_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                       ; tetris_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; tetris_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                   ; tetris_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; tetris_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                   ; tetris_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; tetris_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                   ; tetris_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; tetris_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                   ; tetris_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; tetris_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                   ; tetris_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; tetris_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006                                                                                                                               ; tetris_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006|tetris_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0                                            ; tetris_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                   ; tetris_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; tetris_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                   ; tetris_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; tetris_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                   ; tetris_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; tetris_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                   ; tetris_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; tetris_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                                   ; tetris_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; tetris_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                                   ; tetris_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; tetris_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                                                                                                   ; tetris_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013|tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; tetris_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                       ; tetris_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                               ; tetris_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                           ; tetris_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                   ; tetris_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                   ; tetris_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                   ; tetris_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                   ; tetris_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                                   ; tetris_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006                                                                                                                                                   ; tetris_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                       ; tetris_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                       ; tetris_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_009                                                                                                                                                   ; tetris_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_010                                                                                                                                                   ; tetris_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_011                                                                                                                                                   ; tetris_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                       ; tetris_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_013                                                                                                                                                   ; tetris_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                       ; tetris_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                   ; tetris_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                   ; tetris_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                   ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                          ; tetris_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                     ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                 ; tetris_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                            ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                       ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent                                                                                                                                                                ; tetris_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo                                                                                                                                                           ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator                                                                                                                                                      ; tetris_soc.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                              ; tetris_soc.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                    ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                           ; tetris_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                      ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                 ; tetris_soc.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                       ; tetris_soc.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                             ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                    ; tetris_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                               ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                          ; tetris_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router:router                                                                                                                                                             ; tetris_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_001:router_001                                                                                                                                                     ; tetris_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_002                                                                                                                                                     ; tetris_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_003:router_003                                                                                                                                                     ; tetris_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_003:router_004                                                                                                                                                     ; tetris_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_003:router_005                                                                                                                                                     ; tetris_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_003:router_006                                                                                                                                                     ; tetris_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_003:router_007                                                                                                                                                     ; tetris_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_008:router_008                                                                                                                                                     ; tetris_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_009                                                                                                                                                     ; tetris_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_010                                                                                                                                                     ; tetris_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_003:router_011                                                                                                                                                     ; tetris_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_003:router_012                                                                                                                                                     ; tetris_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_003:router_013                                                                                                                                                     ; tetris_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_014                                                                                                                                                     ; tetris_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_003:router_015                                                                                                                                                     ; tetris_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                       ; tetris_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                               ; tetris_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                               ; tetris_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                               ; tetris_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                               ; tetris_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                                                               ; tetris_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_006                                                                                                                                               ; tetris_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                   ; tetris_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                   ; tetris_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_009                                                                                                                                               ; tetris_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_010                                                                                                                                               ; tetris_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_011                                                                                                                                               ; tetris_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                                   ; tetris_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_013                                                                                                                                               ; tetris_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                           ; tetris_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                   ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent                                                                                                                                                    ; tetris_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                               ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                          ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                               ; tetris_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                        ; tetris_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                          ; tetris_soc.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                     ; tetris_soc.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                 ; tetris_soc.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                 ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                     ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent                                                                                                                                                 ; tetris_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                                                                                            ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                                                                                                       ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                             ; tetris_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                        ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                   ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tetris_game_core_0_tetris_slave_agent                                                                                                                                        ; tetris_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tetris_game_core_0_tetris_slave_agent_rsp_fifo                                                                                                                                   ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tetris_game_core_0_tetris_slave_translator                                                                                                                              ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                             ; tetris_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                        ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                   ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent                                                                                                                                                             ; tetris_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo                                                                                                                                                        ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator                                                                                                                                                   ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent                                                                                                                                                             ; tetris_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo                                                                                                                                                        ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator                                                                                                                                                   ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent                                                                                                                                                             ; tetris_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo                                                                                                                                                        ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator                                                                                                                                                   ; tetris_soc.qsys ;
; Altera ; altera_nios2_gen2                        ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                  ; tetris_soc.qsys ;
; Altera ; altera_nios2_gen2_unit                   ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                                  ; tetris_soc.qsys ;
; Altera ; altera_avalon_onchip_memory2             ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                          ; tetris_soc.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                ; tetris_soc.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                            ; tetris_soc.qsys ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_sdram:sdram                                                                                                                                                                                                                                ; tetris_soc.qsys ;
; Altera ; altpll                                   ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_sdram_pll:sdram_pll                                                                                                                                                                                                                        ; tetris_soc.qsys ;
; Altera ; altera_avalon_spi                        ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_spi_0:spi_0                                                                                                                                                                                                                                ; tetris_soc.qsys ;
; Altera ; altera_avalon_sysid_qsys                 ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                                  ; tetris_soc.qsys ;
; Altera ; altera_avalon_timer                      ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_timer_0:timer_0                                                                                                                                                                                                                            ; tetris_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx                                                                                                                                                                                                                            ; tetris_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_usb_gpx:usb_irq                                                                                                                                                                                                                            ; tetris_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_usb_rst:usb_rst                                                                                                                                                                                                                            ; tetris_soc.qsys ;
+--------+------------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |tetris|tetris_soc:u0|tetris_soc_sdram:sdram|m_next                          ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tetris|tetris_soc:u0|tetris_soc_sdram:sdram|m_state                                                                                                                                  ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |tetris|tetris_soc:u0|tetris_soc_sdram:sdram|i_next ;
+------------+------------+------------+------------+-----------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000      ;
+------------+------------+------------+------------+-----------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0               ;
; i_next.010 ; 0          ; 0          ; 1          ; 1               ;
; i_next.101 ; 0          ; 1          ; 0          ; 1               ;
; i_next.111 ; 1          ; 0          ; 0          ; 1               ;
+------------+------------+------------+------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |tetris|tetris_soc:u0|tetris_soc_sdram:sdram|i_state                            ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                          ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                   ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                   ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                   ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                   ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                   ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                   ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|State ;
+--------------+------------+------------+-------------------------------------------------------------------+
; Name         ; State.Wait ; State.Done ; State.Update                                                      ;
+--------------+------------+------------+-------------------------------------------------------------------+
; State.Wait   ; 0          ; 0          ; 0                                                                 ;
; State.Update ; 1          ; 0          ; 1                                                                 ;
; State.Done   ; 1          ; 1          ; 0                                                                 ;
+--------------+------------+------------+-------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|key ;
+--------------+--------------+--------------+--------------+----------------------------------------------+
; Name         ; key.00000100 ; key.00001101 ; key.00000000 ; key.00000111                                 ;
+--------------+--------------+--------------+--------------+----------------------------------------------+
; key.00000000 ; 0            ; 0            ; 0            ; 0                                            ;
; key.00000100 ; 1            ; 0            ; 1            ; 0                                            ;
; key.00000111 ; 0            ; 0            ; 1            ; 1                                            ;
; key.00001101 ; 0            ; 1            ; 1            ; 0                                            ;
+--------------+--------------+--------------+--------------+----------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|State ;
+----------------+------------+----------------+--------------+----------------------------------------------+
; Name           ; State.Done ; State.Shifting ; State.Moving ; State.Wait                                   ;
+----------------+------------+----------------+--------------+----------------------------------------------+
; State.Wait     ; 0          ; 0              ; 0            ; 0                                            ;
; State.Moving   ; 0          ; 0              ; 1            ; 1                                            ;
; State.Shifting ; 0          ; 1              ; 0            ; 1                                            ;
; State.Done     ; 1          ; 0              ; 0            ; 1                                            ;
+----------------+------------+----------------+--------------+----------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|init:init_piece|State ;
+----------------+------------+------------+-------------------------------------------------------------+
; Name           ; State.Wait ; State.Done ; State.Generate                                              ;
+----------------+------------+------------+-------------------------------------------------------------+
; State.Wait     ; 0          ; 0          ; 0                                                           ;
; State.Generate ; 1          ; 0          ; 1                                                           ;
; State.Done     ; 1          ; 1          ; 0                                                           ;
+----------------+------------+------------+-------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------+
; State Machine - |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|move:move_state_machine|State ;
+--------------+--------------+--------------+------------+------------+-----------------------------------------+
; Name         ; State.Update ; State.Moving ; State.Init ; State.Wait ; State.Done                              ;
+--------------+--------------+--------------+------------+------------+-----------------------------------------+
; State.Wait   ; 0            ; 0            ; 0          ; 0          ; 0                                       ;
; State.Init   ; 0            ; 0            ; 1          ; 1          ; 0                                       ;
; State.Moving ; 0            ; 1            ; 0          ; 1          ; 0                                       ;
; State.Update ; 1            ; 0            ; 0          ; 1          ; 0                                       ;
; State.Done   ; 0            ; 0            ; 0          ; 1          ; 1                                       ;
+--------------+--------------+--------------+------------+------------+-----------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|hs:high_score_rd_wr|State                         ;
+---------------+-----------+-----------+-----------+---------------+-----------+-----------+-----------+------------+---------------+
; Name          ; State.wr3 ; State.wr2 ; State.wr1 ; State.Done_rd ; State.rd3 ; State.rd2 ; State.rd1 ; State.Wait ; State.Done_wr ;
+---------------+-----------+-----------+-----------+---------------+-----------+-----------+-----------+------------+---------------+
; State.Wait    ; 0         ; 0         ; 0         ; 0             ; 0         ; 0         ; 0         ; 0          ; 0             ;
; State.rd1     ; 0         ; 0         ; 0         ; 0             ; 0         ; 0         ; 1         ; 1          ; 0             ;
; State.rd2     ; 0         ; 0         ; 0         ; 0             ; 0         ; 1         ; 0         ; 1          ; 0             ;
; State.rd3     ; 0         ; 0         ; 0         ; 0             ; 1         ; 0         ; 0         ; 1          ; 0             ;
; State.Done_rd ; 0         ; 0         ; 0         ; 1             ; 0         ; 0         ; 0         ; 1          ; 0             ;
; State.wr1     ; 0         ; 0         ; 1         ; 0             ; 0         ; 0         ; 0         ; 1          ; 0             ;
; State.wr2     ; 0         ; 1         ; 0         ; 0             ; 0         ; 0         ; 0         ; 1          ; 0             ;
; State.wr3     ; 1         ; 0         ; 0         ; 0             ; 0         ; 0         ; 0         ; 1          ; 0             ;
; State.Done_wr ; 0         ; 0         ; 0         ; 0             ; 0         ; 0         ; 0         ; 1          ; 1             ;
+---------------+-----------+-----------+-----------+---------------+-----------+-----------+-----------+------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; tetris_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; tetris_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                            ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                             ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Total number of protected registers is 62                                                                                                                                                                                                                                                                                                                                                                                             ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                 ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,36,37,64..66,68,75,76,78,86..88,103,105]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,36,37,64..66,68,75,76,78,86..88,103,105]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36,37,64,68,76,78,85..88,103,105]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36,37,64,68,76,78,85..88,103,105]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_013|locked[0,1]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_011|locked[0,1]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_010|locked[0,1]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_009|locked[0,1]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|locked[0,1]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|locked[0,1]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_chipselect_pre                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[10..31]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[4,6,8,10,12,13,16,18,19,21,29,31]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tetris_game_core_0_tetris_slave_translator|av_chipselect_pre                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[1..31]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[1..31]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[3..31]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ipending_reg[3..31]                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_im:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_im:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_key:key|readdata[2..31]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tetris_game_core_0_tetris_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tetris_game_core_0_tetris_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tetris_game_core_0_tetris_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tetris_game_core_0_tetris_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[0]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[3..31]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tetris_game_core_0_tetris_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tetris_game_core_0_tetris_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tetris_game_core_0_tetris_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tetris_game_core_0_tetris_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                              ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                              ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                              ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                              ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                              ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                              ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                              ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                              ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                              ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                              ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                              ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                               ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                              ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                              ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                              ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                              ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                              ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                              ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                              ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                              ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                              ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                              ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                               ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                               ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                               ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                               ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                               ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                               ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                              ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                              ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                              ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                              ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                              ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                              ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                              ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                              ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                              ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                              ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                              ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                              ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                              ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                              ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                              ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                              ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                              ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                              ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                              ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                              ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                                                                             ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                                             ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                           ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                           ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                           ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                           ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                           ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                           ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                           ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                           ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                          ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                          ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                          ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                          ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                           ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                           ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                           ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                           ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][60]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][69]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][46]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                              ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                              ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                              ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                              ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                              ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                              ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                              ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                              ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                     ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                     ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                     ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                     ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                     ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                     ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                     ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                     ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                     ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                     ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                    ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                    ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                    ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                    ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tetris_game_core_0_tetris_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                  ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tetris_game_core_0_tetris_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                  ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tetris_game_core_0_tetris_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                  ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tetris_game_core_0_tetris_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                  ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0..3,5,7,9,11,14,15,17,20,22..28]                                                                                                                                                                                           ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                           ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                           ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                              ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                              ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                    ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                                ; Merged with tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                               ; Merged with tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                      ; Merged with tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                     ; Merged with tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                ; Merged with tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|waitrequest_reset_override                                                                                                                                                                                                                      ; Merged with tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                  ; Merged with tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tetris_game_core_0_tetris_slave_translator|waitrequest_reset_override                                                                                                                                                                                                             ; Merged with tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                  ; Merged with tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                  ; Merged with tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                  ; Merged with tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                  ; Merged with tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                    ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                    ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                    ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                    ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                    ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                     ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                     ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                     ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                     ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                     ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                     ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                     ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                     ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                     ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                     ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                              ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                              ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                              ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                              ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                              ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                              ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                              ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                              ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                              ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                              ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                           ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                           ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                           ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                           ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                           ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                           ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                           ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                           ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                           ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                           ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                          ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                          ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                          ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                          ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tetris_game_core_0_tetris_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                  ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tetris_game_core_0_tetris_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tetris_game_core_0_tetris_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                  ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tetris_game_core_0_tetris_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                           ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                           ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                           ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                           ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][60]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][69]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][85]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][87]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][60]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][69]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][85]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][87]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][60]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][69]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][85]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][87]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][60]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][69]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][85]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][87]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][60]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][69]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][70]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][85]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][87]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tetris_game_core_0_tetris_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_break:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tetris_game_core_0_tetris_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tetris_game_core_0_tetris_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tetris_game_core_0_tetris_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_break:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tetris_game_core_0_tetris_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tetris_game_core_0_tetris_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tetris_game_core_0_tetris_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_009|share_count_zero_flag                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_010|share_count_zero_flag                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_011|share_count_zero_flag                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_013|share_count_zero_flag                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_009|share_count[0]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_010|share_count[0]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_011|share_count[0]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_013|share_count[0]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_sdram:sdram|m_next~9                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_sdram:sdram|m_next~10                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_sdram:sdram|m_next~13                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_sdram:sdram|m_next~14                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_sdram:sdram|m_next~16                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_sdram:sdram|i_next~4                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_sdram:sdram|i_next~5                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_sdram:sdram|i_next~6                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_sdram:sdram|i_state~14                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_sdram:sdram|i_state~15                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_sdram:sdram|i_state~16                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|key~4                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|key~8                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|key~9                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|key~10                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|key~11                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|State~4                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|State~5                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|State~6                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|move:move_state_machine|State~4                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|move:move_state_machine|State~5                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|hs:high_score_rd_wr|State~4                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|hs:high_score_rd_wr|State~5                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|hs:high_score_rd_wr|State~6                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|key.00000111                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|key.00000000                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|key.00000100                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; Total Number of Removed Registers = 1355                                                                                                                                                                                                                                                                                                                                      ;                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                               ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                   ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                              ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|share_count_zero_flag,                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                                                                                     ; Lost Fanouts                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                            ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                            ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                           ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                        ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                        ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                        ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                         ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                            ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                        ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                            ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                   ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                      ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                     ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                        ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                  ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                     ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tetris_game_core_0_tetris_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tetris_game_core_0_tetris_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tetris_game_core_0_tetris_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tetris_game_core_0_tetris_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tetris_game_core_0_tetris_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tetris_game_core_0_tetris_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                   ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                     ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port clock_enable ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                            ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|locked[1],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                                                                                                                                                                              ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                                                   ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|locked[0]                                                                                                                                                                                                                                                   ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_break:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                                                                                ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                                                                ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                                                                ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                                                ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                                                                ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                                                                                ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                                                ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                                                                ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                                                ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                                                ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                                                                                                                                                                                  ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103]                                                                                                                                                                                                  ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                                   ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                                   ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                                   ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                                                   ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                                                   ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                                                   ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                                                   ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                                                                   ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                                                                   ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[31]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[30]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[29]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[28]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[27]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[26]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[25]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[24]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[23]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[22]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[21]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[20]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[19]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[18]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[17]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[16]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[15]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[14]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[13]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[12]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[11]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[10]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[9]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[8]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[7]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[6]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[5]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[4]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[3]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[2]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[1]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[31]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[30]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[29]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[28]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[27]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[26]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[25]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[24]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[23]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[22]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[21]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[20]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[19]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[18]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[17]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[16]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[15]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[14]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[13]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[12]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[11]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[10]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[9]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[8]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[7]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[6]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[5]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[4]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[3]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[1]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                              ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                     ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_break:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103]                                                                                                                                                                                              ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[31]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[30]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[29]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[28]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[27]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[26]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[25]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[24]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[23]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[22]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[21]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[20]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[19]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[18]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[17]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[16]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[15]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[14]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[13]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[12]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[11]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[10]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[9]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[8]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[7]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[5]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[4]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[3]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[2]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                          ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                          ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                          ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                          ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                         ; Lost Fanouts                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                           ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                         ; Lost Fanouts                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                           ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                         ; Lost Fanouts                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                           ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                         ; Lost Fanouts                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                           ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                     ; Lost Fanouts                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                     ; Lost Fanouts                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                     ; Lost Fanouts                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                     ; Lost Fanouts                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tetris_game_core_0_tetris_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                ; Lost Fanouts                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tetris_game_core_0_tetris_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                  ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tetris_game_core_0_tetris_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                ; Lost Fanouts                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tetris_game_core_0_tetris_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                  ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tetris_game_core_0_tetris_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                ; Lost Fanouts                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tetris_game_core_0_tetris_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                  ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tetris_game_core_0_tetris_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                ; Lost Fanouts                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tetris_game_core_0_tetris_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                  ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[0]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[2]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tetris_game_core_0_tetris_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tetris_game_core_0_tetris_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                    ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                 ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                    ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                  ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                           ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                           ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                    ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                    ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                    ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_009|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_009|share_count[0]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_010|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_010|share_count[0]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_011|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_011|share_count[0]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_013|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_013|share_count[0]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
; tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|key~4                                                                                                                                                                                                                                                                                          ; Lost Fanouts                   ; tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|key.00000111                                                                                                                                                                                                                                                                                     ;
; tetris_soc:u0|tetris_soc_key:key|readdata[6]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4196  ;
; Number of registers using Synchronous Clear  ; 82    ;
; Number of registers using Synchronous Load   ; 249   ;
; Number of registers using Asynchronous Clear ; 3488  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2783  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; tetris_soc:u0|tetris_soc_timer_0:timer_0|internal_counter[0]                                                                                                                                                                                                                                                                    ; 3       ;
; tetris_soc:u0|tetris_soc_timer_0:timer_0|internal_counter[1]                                                                                                                                                                                                                                                                    ; 3       ;
; tetris_soc:u0|tetris_soc_timer_0:timer_0|internal_counter[2]                                                                                                                                                                                                                                                                    ; 3       ;
; tetris_soc:u0|tetris_soc_timer_0:timer_0|internal_counter[3]                                                                                                                                                                                                                                                                    ; 3       ;
; tetris_soc:u0|tetris_soc_timer_0:timer_0|internal_counter[6]                                                                                                                                                                                                                                                                    ; 3       ;
; tetris_soc:u0|tetris_soc_timer_0:timer_0|internal_counter[8]                                                                                                                                                                                                                                                                    ; 3       ;
; tetris_soc:u0|tetris_soc_timer_0:timer_0|internal_counter[9]                                                                                                                                                                                                                                                                    ; 3       ;
; tetris_soc:u0|tetris_soc_timer_0:timer_0|internal_counter[14]                                                                                                                                                                                                                                                                   ; 3       ;
; tetris_soc:u0|tetris_soc_timer_0:timer_0|internal_counter[15]                                                                                                                                                                                                                                                                   ; 3       ;
; tetris_soc:u0|tetris_soc_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                   ; 2       ;
; tetris_soc:u0|tetris_soc_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                   ; 1       ;
; tetris_soc:u0|tetris_soc_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                   ; 2       ;
; tetris_soc:u0|tetris_soc_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                   ; 2       ;
; tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|pos_x[2]                                                                                                                                                                                                                                           ; 296     ;
; tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|pos_x[0]                                                                                                                                                                                                                                           ; 1401    ;
; tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|init:init_piece|piece[1]                                                                                                                                                                                                                                               ; 111     ;
; tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|init:init_piece|piece[0]                                                                                                                                                                                                                                               ; 91      ;
; tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|init:init_piece|piece[2]                                                                                                                                                                                                                                               ; 116     ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                ; 39      ;
; tetris_soc:u0|tetris_soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                 ; 11      ;
; tetris_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                     ; 472     ;
; tetris_soc:u0|tetris_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                   ; 2       ;
; tetris_soc:u0|tetris_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                   ; 2       ;
; tetris_soc:u0|tetris_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                   ; 2       ;
; tetris_soc:u0|tetris_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                   ; 2       ;
; tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|init:init_piece|Random:randT|a[0]                                                                                                                                                                                                                                      ; 4       ;
; tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|init:init_piece|Random:randT|a[1]                                                                                                                                                                                                                                      ; 6       ;
; tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|init:init_piece|Random:randT|a[2]                                                                                                                                                                                                                                      ; 5       ;
; tetris_soc:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                        ; 1       ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                       ; 9       ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|F_pc[25]                                                                                                                                                                                                                                     ; 4       ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                 ; 4       ;
; tetris_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                      ; 1       ;
; tetris_soc:u0|tetris_soc_sdram:sdram|refresh_counter[13]                                                                                                                                                                                                                                                                        ; 2       ;
; tetris_soc:u0|tetris_soc_sdram:sdram|refresh_counter[10]                                                                                                                                                                                                                                                                        ; 2       ;
; tetris_soc:u0|tetris_soc_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                         ; 2       ;
; tetris_soc:u0|tetris_soc_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                         ; 2       ;
; tetris_soc:u0|tetris_soc_sdram:sdram|refresh_counter[4]                                                                                                                                                                                                                                                                         ; 2       ;
; tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|init:init_piece|Random:randT|a[3]                                                                                                                                                                                                                                      ; 3       ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                            ; 11      ;
; tetris_soc:u0|tetris_soc_spi_0:spi_0|spi_slave_select_reg[0]                                                                                                                                                                                                                                                                    ; 2       ;
; tetris_soc:u0|tetris_soc_spi_0:spi_0|stateZero                                                                                                                                                                                                                                                                                  ; 1       ;
; tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                     ; 1       ;
; tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                     ; 4       ;
; tetris_soc:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                        ; 2       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                              ; 2       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                              ; 2       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                              ; 2       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                              ; 2       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                              ; 2       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                              ; 2       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                              ; 2       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                              ; 2       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                              ; 2       ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                               ; 8       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                              ; 2       ;
; tetris_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                      ; 1       ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                          ; 3       ;
; tetris_soc:u0|tetris_soc_spi_0:spi_0|spi_slave_select_holding_reg[0]                                                                                                                                                                                                                                                            ; 1       ;
; tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                     ; 1       ;
; tetris_soc:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                        ; 1       ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                 ; 2       ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                 ; 2       ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                 ; 2       ;
; tetris_soc:u0|tetris_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                         ; 2       ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                ; 3       ;
; tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                     ; 1       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                              ; 2       ;
; tetris_soc:u0|tetris_soc_timer_0:timer_0|period_halfword_0_register[0]                                                                                                                                                                                                                                                          ; 2       ;
; tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                         ; 1       ;
; tetris_soc:u0|tetris_soc_timer_0:timer_0|period_halfword_0_register[1]                                                                                                                                                                                                                                                          ; 2       ;
; tetris_soc:u0|tetris_soc_timer_0:timer_0|period_halfword_0_register[2]                                                                                                                                                                                                                                                          ; 2       ;
; tetris_soc:u0|tetris_soc_timer_0:timer_0|period_halfword_0_register[3]                                                                                                                                                                                                                                                          ; 2       ;
; tetris_soc:u0|tetris_soc_timer_0:timer_0|period_halfword_0_register[6]                                                                                                                                                                                                                                                          ; 2       ;
; tetris_soc:u0|tetris_soc_timer_0:timer_0|period_halfword_0_register[8]                                                                                                                                                                                                                                                          ; 2       ;
; tetris_soc:u0|tetris_soc_timer_0:timer_0|period_halfword_0_register[9]                                                                                                                                                                                                                                                          ; 2       ;
; tetris_soc:u0|tetris_soc_timer_0:timer_0|period_halfword_0_register[14]                                                                                                                                                                                                                                                         ; 2       ;
; tetris_soc:u0|tetris_soc_timer_0:timer_0|period_halfword_0_register[15]                                                                                                                                                                                                                                                         ; 2       ;
; tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                          ; 1       ;
; tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                          ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 82                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|REG_FILE[21][30]                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                      ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[12]                                                                                                                                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|wait_latency_counter[0]                                                                                                                                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|E_src2[1]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|D_iw[13]                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_spi_0:spi_0|shift_reg[7]                                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|d_writedata[28]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|REG_FILE[19][1]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|REG_FILE[18][18]                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|REG_FILE[17][22]                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|REG_FILE[16][2]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|REG_FILE[15][27]                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|REG_FILE[14][2]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|REG_FILE[13][31]                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|REG_FILE[12][22]                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|REG_FILE[11][31]                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|REG_FILE[10][4]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|REG_FILE[9][19]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|REG_FILE[8][15]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|REG_FILE[7][21]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|REG_FILE[6][15]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|REG_FILE[5][10]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|REG_FILE[4][31]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|REG_FILE[3][20]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|REG_FILE[2][22]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|REG_FILE[1][24]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|REG_FILE[0][17]                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_alu_result[29]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                   ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|E_src2[7]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]                                                                                                      ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_break:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]                                                                                          ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_spi_0:spi_0|data_to_cpu[12]                                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_spi_0:spi_0|data_to_cpu[9]                                                                                                                                                                                                                                                                                                                       ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_spi_0:spi_0|data_to_cpu[2]                                                                                                                                                                                                                                                                                                                       ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_spi_0:spi_0|data_to_cpu[3]                                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|readdata[2]                                                                                                                                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                   ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|F_pc[22]                                                                                                                                                                                                                                                                               ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7]                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_sdram:sdram|tetris_soc_sdram_input_efifo_module:the_tetris_soc_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_sdram:sdram|m_bank[1]                                                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                                                                           ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_sdram:sdram|m_addr[12]                                                                                                                                                                                                                                                                                                                           ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tetris_game_core_0_tetris_slave_translator|av_readdata_pre[2]                                                                                                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                                                   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_sdram:sdram|m_addr[9]                                                                                                                                                                                                                                                                                                                            ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_sdram:sdram|active_addr[1]                                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_sdram:sdram|m_data[12]                                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|current_blocks:cur_cell|Mux94                                                                                                                                                                                                                                                                    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|current_blocks:rotl_blocks|Mux102                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|Next_orientation                                                                                                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|E_logic_result[8]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|REG_FILE                                                                                                                                                                                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|current_blocks:d_blocks|Mux112                                                                                                                                                                                                                                                               ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|Mux207                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|data_in[9]                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_rf_wr_data[9]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]                                                                                                                                                                                                                                                                        ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|current_blocks:rotr_blocks|Mux93                                                                                                                                                                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|Red[5]                                                                                                                                                                                                                                                                                           ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|current_blocks:r_blocks|Mux91                                                                                                                                                                                                                                                                ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|current_blocks:rot_blocks|Mux93                                                                                                                                                                                                                                                              ;
; 8:1                ; 9 bits    ; 45 LEs        ; 36 LEs               ; 9 LEs                  ; No         ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|current_blocks:cur_cell|Mux96                                                                                                                                                                                                                                                                    ;
; 8:1                ; 9 bits    ; 45 LEs        ; 36 LEs               ; 9 LEs                  ; No         ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|current_blocks:rotr_blocks|Mux97                                                                                                                                                                                                                                                             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|init:init_piece|Selector0                                                                                                                                                                                                                                                                                        ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|current_blocks:d_blocks|Mux103                                                                                                                                                                                                                                                               ;
; 9:1                ; 4 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|current_blocks:rot_blocks|Mux103                                                                                                                                                                                                                                                             ;
; 8:1                ; 20 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|Mux195                                                                                                                                                                                                                                                                                       ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|current_blocks:cur_cell|Mux109                                                                                                                                                                                                                                                                   ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|current_blocks:l_blocks|Mux101                                                                                                                                                                                                                                                               ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|current_blocks:cur_cell|Mux115                                                                                                                                                                                                                                                                   ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|current_blocks:rot_blocks|Mux113                                                                                                                                                                                                                                                             ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|current_blocks:rot_blocks|Mux108                                                                                                                                                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|Selector0                                                                                                                                                                                                                                                                                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|Selector3                                                                                                                                                                                                                                                                                    ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|Green[7]                                                                                                                                                                                                                                                                                         ;
; 10:1               ; 6 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; No         ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|current_blocks:l_blocks|Mux100                                                                                                                                                                                                                                                               ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|current_blocks:rot_blocks|Mux99                                                                                                                                                                                                                                                              ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|current_blocks:d_blocks|Mux108                                                                                                                                                                                                                                                               ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; No         ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|hs:high_score_rd_wr|Selector1                                                                                                                                                                                                                                                                                    ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_001:router_001|src_channel[4]                                                                                                                                                                                                                                            ;
; 12:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|current_blocks:d_blocks|Mux114                                                                                                                                                                                                                                                               ;
; 10:1               ; 5 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; No         ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|move:move_state_machine|Selector0                                                                                                                                                                                                                                                                                ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |tetris|tetris_soc:u0|tetris_soc_sdram:sdram|Selector34                                                                                                                                                                                                                                                                                                                           ;
; 260:1              ; 2 bits    ; 346 LEs       ; 6 LEs                ; 340 LEs                ; No         ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|Next_key                                                                                                                                                                                                                                                                                     ;
; 14:1               ; 2 bits    ; 18 LEs        ; 4 LEs                ; 14 LEs                 ; No         ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router:router|src_channel[5]                                                                                                                                                                                                                                                    ;
; 262:1              ; 2 bits    ; 348 LEs       ; 4 LEs                ; 344 LEs                ; No         ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|Next_pos_x                                                                                                                                                                                                                                                                                   ;
; 17:1               ; 3 bits    ; 33 LEs        ; 33 LEs               ; 0 LEs                  ; No         ; |tetris|tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|gravity[0]                                                                                                                                                                                                                                                                                   ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |tetris|tetris_soc:u0|tetris_soc_sdram:sdram|Selector27                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_b_module:tetris_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_6fg1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_sdram:sdram   ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+---------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_sdram_pll:sdram_pll ;
+----------------+-------+------+-------------------------------------+
; Assignment     ; Value ; From ; To                                  ;
+----------------+-------+------+-------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                          ;
+----------------+-------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_sdram_pll:sdram_pll|tetris_soc_sdram_pll_stdsync_sv6:stdsync2|tetris_soc_sdram_pll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_006 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_009 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_010 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_011 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_012 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_013 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+------------------------------------------+
; Assignment        ; Value ; From ; To                                       ;
+-------------------+-------+------+------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]   ;
+-------------------+-------+------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|vga_controller:u1 ;
+----------------+------------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                      ;
+----------------+------------+-------------------------------------------------------------------------------------------+
; hpixels        ; 1100011111 ; Unsigned Binary                                                                           ;
; vlines         ; 1000001100 ; Unsigned Binary                                                                           ;
+----------------+------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                   ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                                ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                   ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                                ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                               ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                               ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                               ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                               ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                      ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_b_module:tetris_soc_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_b_module:tetris_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                               ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                               ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                               ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                               ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                      ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_0n61      ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                              ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                              ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                              ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_onchip_memory2_0:onchip_memory2_0 ;
+----------------+---------------------------------+------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                 ;
+----------------+---------------------------------+------------------------------------------------------+
; INIT_FILE      ; tetris_soc_onchip_memory2_0.hex ; String                                               ;
+----------------+---------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                       ;
+------------------------------------+---------------------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT                     ; Untyped                                                    ;
; WIDTH_A                            ; 32                              ; Signed Integer                                             ;
; WIDTHAD_A                          ; 2                               ; Signed Integer                                             ;
; NUMWORDS_A                         ; 4                               ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                    ;
; WIDTH_B                            ; 1                               ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                               ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                               ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 4                               ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                               ; Signed Integer                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                       ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                    ;
; INIT_FILE                          ; tetris_soc_onchip_memory2_0.hex ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 4                               ; Signed Integer                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                    ;
; DEVICE_FAMILY                      ; MAX 10                          ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_6fg1                 ; Untyped                                                    ;
+------------------------------------+---------------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                          ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                          ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                          ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                          ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                          ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                           ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                 ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                 ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                 ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                 ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tetris_game_core_0_tetris_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 5     ; Signed Integer                                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                  ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                  ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                  ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                  ;
; ID                        ; 0     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                  ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                  ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                  ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                         ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                         ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                         ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                         ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                         ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                         ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                         ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                         ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                         ;
; ID                        ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                         ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                         ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                         ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                         ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tetris_game_core_0_tetris_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                        ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                        ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tetris_game_core_0_tetris_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tetris_game_core_0_tetris_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                   ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                      ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                      ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                     ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                     ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 70    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 67    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 71    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 89    ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 89    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 89    ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                               ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router:router|tetris_soc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 6     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 7     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_001:router_001|tetris_soc_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 7     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_002|tetris_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_003:router_003|tetris_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_003:router_004|tetris_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_003:router_005|tetris_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_003:router_006|tetris_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_003:router_007|tetris_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_008:router_008|tetris_soc_mm_interconnect_0_router_008_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_009|tetris_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_010|tetris_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_003:router_011|tetris_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_003:router_012|tetris_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_003:router_013|tetris_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_014|tetris_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_003:router_015|tetris_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                   ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                           ;
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                           ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                           ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                           ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                           ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                           ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                           ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                           ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                           ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                           ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                           ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                           ;
; OUT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                           ;
; OUT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 54    ; Signed Integer                                                                                                                                                                                                                                ;
; PKT_BYTE_CNT_L ; 52    ; Signed Integer                                                                                                                                                                                                                                ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                ;
; ST_DATA_W      ; 88    ; Signed Integer                                                                                                                                                                                                                                ;
; ST_CHANNEL_W   ; 14    ; Signed Integer                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_009|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_010|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_011|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_013|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_013|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 14     ; Signed Integer                                                                                                                                            ;
; SCHEME         ; no-arb ; String                                                                                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 28    ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 10     ; Signed Integer                                                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 20    ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                     ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                           ;
; IN_PKT_ADDR_H                 ; 45    ; Signed Integer                                                                                                           ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                           ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                           ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                           ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                           ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 46    ; Signed Integer                                                                                                           ;
; IN_PKT_BYTE_CNT_L             ; 52    ; Signed Integer                                                                                                           ;
; IN_PKT_BYTE_CNT_H             ; 54    ; Signed Integer                                                                                                           ;
; IN_PKT_BURSTWRAP_L            ; 55    ; Signed Integer                                                                                                           ;
; IN_PKT_BURSTWRAP_H            ; 57    ; Signed Integer                                                                                                           ;
; IN_PKT_BURST_SIZE_L           ; 58    ; Signed Integer                                                                                                           ;
; IN_PKT_BURST_SIZE_H           ; 60    ; Signed Integer                                                                                                           ;
; IN_PKT_RESPONSE_STATUS_L      ; 83    ; Signed Integer                                                                                                           ;
; IN_PKT_RESPONSE_STATUS_H      ; 84    ; Signed Integer                                                                                                           ;
; IN_PKT_TRANS_EXCLUSIVE        ; 51    ; Signed Integer                                                                                                           ;
; IN_PKT_BURST_TYPE_L           ; 61    ; Signed Integer                                                                                                           ;
; IN_PKT_BURST_TYPE_H           ; 62    ; Signed Integer                                                                                                           ;
; IN_PKT_ORI_BURST_SIZE_L       ; 85    ; Signed Integer                                                                                                           ;
; IN_PKT_ORI_BURST_SIZE_H       ; 87    ; Signed Integer                                                                                                           ;
; IN_PKT_TRANS_WRITE            ; 48    ; Signed Integer                                                                                                           ;
; IN_ST_DATA_W                  ; 88    ; Signed Integer                                                                                                           ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; OUT_PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                           ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                           ;
; OUT_PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                           ;
; OUT_PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                           ;
; OUT_PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                           ;
; OUT_PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                           ;
; OUT_PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                           ;
; OUT_PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                           ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                           ;
; OUT_PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                           ;
; OUT_PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                           ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                           ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                           ;
; OUT_ST_DATA_W                 ; 106   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W                  ; 14    ; Signed Integer                                                                                                           ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                           ;
; PACKING                       ; 1     ; Signed Integer                                                                                                           ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                           ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                           ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                           ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                     ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                           ;
; IN_PKT_ADDR_H                 ; 63    ; Signed Integer                                                                                                           ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                           ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                           ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                           ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                           ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 64    ; Signed Integer                                                                                                           ;
; IN_PKT_BYTE_CNT_L             ; 70    ; Signed Integer                                                                                                           ;
; IN_PKT_BYTE_CNT_H             ; 72    ; Signed Integer                                                                                                           ;
; IN_PKT_BURSTWRAP_L            ; 73    ; Signed Integer                                                                                                           ;
; IN_PKT_BURSTWRAP_H            ; 75    ; Signed Integer                                                                                                           ;
; IN_PKT_BURST_SIZE_L           ; 76    ; Signed Integer                                                                                                           ;
; IN_PKT_BURST_SIZE_H           ; 78    ; Signed Integer                                                                                                           ;
; IN_PKT_RESPONSE_STATUS_L      ; 101   ; Signed Integer                                                                                                           ;
; IN_PKT_RESPONSE_STATUS_H      ; 102   ; Signed Integer                                                                                                           ;
; IN_PKT_TRANS_EXCLUSIVE        ; 69    ; Signed Integer                                                                                                           ;
; IN_PKT_BURST_TYPE_L           ; 79    ; Signed Integer                                                                                                           ;
; IN_PKT_BURST_TYPE_H           ; 80    ; Signed Integer                                                                                                           ;
; IN_PKT_ORI_BURST_SIZE_L       ; 103   ; Signed Integer                                                                                                           ;
; IN_PKT_ORI_BURST_SIZE_H       ; 105   ; Signed Integer                                                                                                           ;
; IN_PKT_TRANS_WRITE            ; 66    ; Signed Integer                                                                                                           ;
; IN_ST_DATA_W                  ; 106   ; Signed Integer                                                                                                           ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                           ;
; OUT_PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                           ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                           ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                           ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                           ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                           ;
; OUT_PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                           ;
; OUT_PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                           ;
; OUT_PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                           ;
; OUT_PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                           ;
; OUT_PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                           ;
; OUT_PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                           ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 51    ; Signed Integer                                                                                                           ;
; OUT_PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                           ;
; OUT_PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                           ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                           ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                           ;
; OUT_ST_DATA_W                 ; 88    ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W                  ; 14    ; Signed Integer                                                                                                           ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                           ;
; PACKING                       ; 1     ; Signed Integer                                                                                                           ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                           ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                           ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                           ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                               ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                               ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                               ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                               ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 122   ; Signed Integer                                                                                                                                                        ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                        ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                        ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                  ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                  ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                                   ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                   ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                   ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 122   ; Signed Integer                                                                                                                                                            ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                            ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                                   ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                   ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                   ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 122   ; Signed Integer                                                                                                                                                            ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                            ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                                   ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                   ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                   ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 122   ; Signed Integer                                                                                                                                                            ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                            ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                           ;
+---------------------------+----------+----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                 ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                 ;
+---------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                             ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; lpm_divide_qll ; Untyped                                                                                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                             ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; lpm_divide_ntl ; Untyped                                                                                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod1 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                             ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; lpm_divide_qll ; Untyped                                                                                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                             ;
; LPM_WIDTHD             ; 7              ; Untyped                                                                                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; lpm_divide_ptl ; Untyped                                                                                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod2 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                             ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; lpm_divide_qll ; Untyped                                                                                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Div2 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                             ;
; LPM_WIDTHD             ; 11             ; Untyped                                                                                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; lpm_divide_4vl ; Untyped                                                                                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod3 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                             ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; lpm_divide_qll ; Untyped                                                                                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Div3 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                             ;
; LPM_WIDTHD             ; 15             ; Untyped                                                                                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; lpm_divide_8vl ; Untyped                                                                                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod4 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                             ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; lpm_divide_qll ; Untyped                                                                                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Div4 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                             ;
; LPM_WIDTHD             ; 18             ; Untyped                                                                                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; lpm_divide_bvl ; Untyped                                                                                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod5 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                             ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; lpm_divide_qll ; Untyped                                                                                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div69 ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                                ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_ktl ; Untyped                                                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                         ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div75 ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                                ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_ktl ; Untyped                                                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                         ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div68 ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                                ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_ktl ; Untyped                                                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                         ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div67 ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                                ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_ktl ; Untyped                                                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                         ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div66 ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                                ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_ktl ; Untyped                                                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                         ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div65 ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                                ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_ktl ; Untyped                                                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                         ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div64 ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                                ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_ktl ; Untyped                                                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                         ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div14 ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                                ;
; LPM_WIDTHD             ; 18             ; Untyped                                                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_bvl ; Untyped                                                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                         ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod17 ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                                ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_qll ; Untyped                                                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                         ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div61 ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                                ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_ktl ; Untyped                                                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                         ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div13 ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                                ;
; LPM_WIDTHD             ; 15             ; Untyped                                                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_8vl ; Untyped                                                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                         ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod16 ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                                ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_qll ; Untyped                                                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                         ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div12 ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                                ;
; LPM_WIDTHD             ; 11             ; Untyped                                                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_4vl ; Untyped                                                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                         ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod15 ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                                ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_qll ; Untyped                                                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                         ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div11 ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                                ;
; LPM_WIDTHD             ; 7              ; Untyped                                                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_ptl ; Untyped                                                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                         ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod14 ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                                ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_qll ; Untyped                                                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                         ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div10 ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                                ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_ntl ; Untyped                                                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                         ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod13 ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                                ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_qll ; Untyped                                                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                         ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod12 ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                                ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_qll ; Untyped                                                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                         ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div9 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                  ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                               ;
; LPM_WIDTHD             ; 18             ; Untyped                                                                                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                               ;
; CBXI_PARAMETER         ; lpm_divide_bvl ; Untyped                                                                                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod11 ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                                ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_qll ; Untyped                                                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                         ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div49 ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                                ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_ktl ; Untyped                                                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                         ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div8 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                  ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                               ;
; LPM_WIDTHD             ; 15             ; Untyped                                                                                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                               ;
; CBXI_PARAMETER         ; lpm_divide_8vl ; Untyped                                                                                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod10 ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                                ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_qll ; Untyped                                                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                         ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div7 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                  ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                               ;
; LPM_WIDTHD             ; 11             ; Untyped                                                                                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                               ;
; CBXI_PARAMETER         ; lpm_divide_4vl ; Untyped                                                                                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod9 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                  ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                               ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                               ;
; CBXI_PARAMETER         ; lpm_divide_qll ; Untyped                                                                                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div6 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                  ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                               ;
; LPM_WIDTHD             ; 7              ; Untyped                                                                                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                               ;
; CBXI_PARAMETER         ; lpm_divide_ptl ; Untyped                                                                                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod8 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                  ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                               ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                               ;
; CBXI_PARAMETER         ; lpm_divide_qll ; Untyped                                                                                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div5 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                  ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                               ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                               ;
; CBXI_PARAMETER         ; lpm_divide_ntl ; Untyped                                                                                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod7 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                  ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                               ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                               ;
; CBXI_PARAMETER         ; lpm_divide_qll ; Untyped                                                                                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod6 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                  ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                               ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                               ;
; CBXI_PARAMETER         ; lpm_divide_qll ; Untyped                                                                                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div4 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                  ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                               ;
; LPM_WIDTHD             ; 18             ; Untyped                                                                                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                               ;
; CBXI_PARAMETER         ; lpm_divide_bvl ; Untyped                                                                                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod5 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                  ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                               ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                               ;
; CBXI_PARAMETER         ; lpm_divide_qll ; Untyped                                                                                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div37 ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                                ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_ktl ; Untyped                                                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                         ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div3 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                  ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                               ;
; LPM_WIDTHD             ; 15             ; Untyped                                                                                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                               ;
; CBXI_PARAMETER         ; lpm_divide_8vl ; Untyped                                                                                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod4 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                  ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                               ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                               ;
; CBXI_PARAMETER         ; lpm_divide_qll ; Untyped                                                                                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div2 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                  ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                               ;
; LPM_WIDTHD             ; 11             ; Untyped                                                                                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                               ;
; CBXI_PARAMETER         ; lpm_divide_4vl ; Untyped                                                                                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod3 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                  ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                               ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                               ;
; CBXI_PARAMETER         ; lpm_divide_qll ; Untyped                                                                                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                  ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                               ;
; LPM_WIDTHD             ; 7              ; Untyped                                                                                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                               ;
; CBXI_PARAMETER         ; lpm_divide_ptl ; Untyped                                                                                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod2 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                  ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                               ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                               ;
; CBXI_PARAMETER         ; lpm_divide_qll ; Untyped                                                                                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                  ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                               ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                               ;
; CBXI_PARAMETER         ; lpm_divide_ntl ; Untyped                                                                                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                  ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                               ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                               ;
; CBXI_PARAMETER         ; lpm_divide_qll ; Untyped                                                                                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                  ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                               ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                               ;
; CBXI_PARAMETER         ; lpm_divide_qll ; Untyped                                                                                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div24 ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                                ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_ktl ; Untyped                                                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                         ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                             ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; lpm_divide_qll ; Untyped                                                                                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                             ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; lpm_divide_ntl ; Untyped                                                                                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod1 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                             ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; lpm_divide_qll ; Untyped                                                                                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                             ;
; LPM_WIDTHD             ; 7              ; Untyped                                                                                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; lpm_divide_ptl ; Untyped                                                                                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod2 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                             ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; lpm_divide_qll ; Untyped                                                                                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Div2 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                             ;
; LPM_WIDTHD             ; 11             ; Untyped                                                                                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; lpm_divide_4vl ; Untyped                                                                                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod3 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                             ;
; LPM_WIDTHD             ; 11             ; Untyped                                                                                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; lpm_divide_7nl ; Untyped                                                                                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                               ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                            ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                            ;
; CBXI_PARAMETER         ; lpm_divide_qll ; Untyped                                                                                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                     ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                               ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                            ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                            ;
; CBXI_PARAMETER         ; lpm_divide_ntl ; Untyped                                                                                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                     ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                               ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                            ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                            ;
; CBXI_PARAMETER         ; lpm_divide_qll ; Untyped                                                                                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                     ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                               ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                            ;
; LPM_WIDTHD             ; 7              ; Untyped                                                                                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                            ;
; CBXI_PARAMETER         ; lpm_divide_ptl ; Untyped                                                                                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                     ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod2 ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                               ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                            ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                            ;
; CBXI_PARAMETER         ; lpm_divide_qll ; Untyped                                                                                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                     ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                            ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                         ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                         ;
; CBXI_PARAMETER         ; lpm_divide_ntl ; Untyped                                                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                  ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                            ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                         ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                         ;
; CBXI_PARAMETER         ; lpm_divide_ntl ; Untyped                                                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                  ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|Start:start|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                        ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                     ;
; LPM_WIDTHD             ; 3              ; Untyped                                                                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                     ;
; CBXI_PARAMETER         ; lpm_divide_ltl ; Untyped                                                                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                              ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|Start:start|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                        ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                     ;
; LPM_WIDTHD             ; 3              ; Untyped                                                                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                     ;
; CBXI_PARAMETER         ; lpm_divide_ltl ; Untyped                                                                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                              ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div63 ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                                ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_ktl ; Untyped                                                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                         ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div62 ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                                ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_ktl ; Untyped                                                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                         ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                                                             ;
; LPM_WIDTHD             ; 3              ; Untyped                                                                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                             ;
; CBXI_PARAMETER         ; lpm_divide_9kl ; Untyped                                                                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                      ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                                                             ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                             ;
; CBXI_PARAMETER         ; lpm_divide_5sl ; Untyped                                                                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                      ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                             ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                 ;
; Entity Instance            ; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                ;
; Entity Instance            ; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_b_module:tetris_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; tetris_soc:u0|tetris_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                          ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                         ;
+----------------+--------+----------+-------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                          ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                    ;
+----------------+--------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                           ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                      ;
+----------------+-------+----------+----------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                 ;
+----------------+-------+----------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                       ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                       ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                       ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                   ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                               ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                          ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                            ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                       ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                       ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                               ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                          ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                   ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[19..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[27..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                      ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                     ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_008:router_008|tetris_soc_mm_interconnect_0_router_008_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_003:router_003|tetris_soc_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_002|tetris_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_001:router_001|tetris_soc_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router:router|tetris_soc_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                           ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                    ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                               ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                  ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                             ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                     ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tetris_game_core_0_tetris_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                               ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tetris_game_core_0_tetris_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                       ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                  ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                       ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tetris_game_core_0_tetris_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                           ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                           ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                           ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_spi_0:spi_0"                                                                             ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; endofpacket   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_sdram_pll:sdram_pll|tetris_soc_sdram_pll_altpll_vg92:sd1" ;
+----------+-------+----------+---------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                         ;
+----------+-------+----------+---------------------------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                                                    ;
+----------+-------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_sdram_pll:sdram_pll" ;
+--------------------+--------+----------+---------------------------------+
; Port               ; Type   ; Severity ; Details                         ;
+--------------------+--------+----------+---------------------------------+
; scandone           ; Output ; Info     ; Explicitly unconnected          ;
; scandataout        ; Output ; Info     ; Explicitly unconnected          ;
; c2                 ; Output ; Info     ; Explicitly unconnected          ;
; c3                 ; Output ; Info     ; Explicitly unconnected          ;
; c4                 ; Output ; Info     ; Explicitly unconnected          ;
; areset             ; Input  ; Info     ; Stuck at GND                    ;
; locked             ; Output ; Info     ; Explicitly unconnected          ;
; phasedone          ; Output ; Info     ; Explicitly unconnected          ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                    ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                    ;
; phasestep          ; Input  ; Info     ; Stuck at GND                    ;
; scanclk            ; Input  ; Info     ; Stuck at GND                    ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                    ;
; scandata           ; Input  ; Info     ; Stuck at GND                    ;
; configupdate       ; Input  ; Info     ; Stuck at GND                    ;
+--------------------+--------+----------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_sdram:sdram|tetris_soc_sdram_input_efifo_module:the_tetris_soc_sdram_input_efifo_module" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                   ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                       ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                       ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                    ;
+--------+-------+----------+------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                               ;
+--------+-------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo|tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                               ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|tetris_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:tetris_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                            ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                      ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                 ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                               ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_test_bench:the_tetris_soc_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                    ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+--------------------------------------------+
; Port          ; Type   ; Severity ; Details                                    ;
+---------------+--------+----------+--------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                     ;
+---------------+--------+----------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic"                                           ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0"                                                                 ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Sprite:Sp" ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                          ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------+
; score_letters ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
; level_letters ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
; line_letters  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
; Game_Start    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
; press_start   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|Start:start|Sprite:Sp" ;
+---------------+--------+----------+----------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                ;
+---------------+--------+----------+----------------------------------------------------------------------------------------+
; score_letters ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
; level_letters ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
; line_letters  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
; zero          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
; one           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
; two           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
; three         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
; four          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
; five          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
; six           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
; seven         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
; eight         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
; nine          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
; gameover_text ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
; play_again    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
; high_score    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
; your_score    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
+---------------+--------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|Sprite:Sp" ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                       ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------+
; score_letters ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; line_letters  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; gameover_text ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; Game_Start    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; press_start   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; play_again    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; high_score    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; your_score    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd"                                                 ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|Sprite:Sp" ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                        ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------+
; score_letters ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; level_letters ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; gameover_text ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; Game_Start    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; press_start   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; play_again    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; high_score    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; your_score    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd"                                                ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|Sprite:Sp" ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                        ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------+
; level_letters ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; line_letters  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; gameover_text ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; Game_Start    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; press_start   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; play_again    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; high_score    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; your_score    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd"                                                ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2"                  ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Red[3..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Green[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Blue[3..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|vga_controller:u1"              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; pixel_clk ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sync      ; Output ; Info     ; Explicitly unconnected                                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|init:init_piece|Random:randT" ;
+------+--------+----------+----------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                ;
+------+--------+----------+----------------------------------------------------------------------------------------+
; T[3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
+------+--------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0"                                                                                                            ;
+-----------------------------------+---------+------------------+-------------------------------------------------------------------------------------+
; Port                              ; Type    ; Severity         ; Details                                                                             ;
+-----------------------------------+---------+------------------+-------------------------------------------------------------------------------------+
; altpll_0_locked_conduit_export    ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                              ;
; altpll_0_phasedone_conduit_export ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                              ;
; altpll_0_areset_conduit_export    ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                              ;
; game_export_new_signal[33..24]    ; Output  ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; usb_gpx_export                    ; Input   ; Info             ; Stuck at GND                                                                        ;
+-----------------------------------+---------+------------------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 164                         ;
; cycloneiii_ff         ; 4111                        ;
;     CLR               ; 1103                        ;
;     CLR SCLR          ; 2                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 88                          ;
;     ENA               ; 500                         ;
;     ENA CLR           ; 2113                        ;
;     ENA CLR SCLR      ; 21                          ;
;     ENA CLR SLD       ; 82                          ;
;     ENA SLD           ; 11                          ;
;     SLD               ; 10                          ;
;     plain             ; 134                         ;
; cycloneiii_io_obuf    ; 33                          ;
; cycloneiii_lcell_comb ; 44900                       ;
;     arith             ; 9194                        ;
;         1 data inputs ; 57                          ;
;         2 data inputs ; 901                         ;
;         3 data inputs ; 8236                        ;
;     normal            ; 35706                       ;
;         0 data inputs ; 1445                        ;
;         1 data inputs ; 616                         ;
;         2 data inputs ; 12855                       ;
;         3 data inputs ; 3050                        ;
;         4 data inputs ; 17740                       ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 144                         ;
;                       ;                             ;
; Max LUT depth         ; 87.20                       ;
; Average LUT depth     ; 53.05                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:02:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Dec 15 17:44:38 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tetris -c tetris
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file start.sv
    Info (12023): Found entity 1: Start File: C:/ECE_385/Tetris/Start.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file end_screen.sv
    Info (12023): Found entity 1: End_Screen File: C:/ECE_385/Tetris/End_Screen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file line_board.sv
    Info (12023): Found entity 1: line_board File: C:/ECE_385/Tetris/line_board.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file level_board.sv
    Info (12023): Found entity 1: level_board File: C:/ECE_385/Tetris/level_board.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/tetris_soc.v
    Info (12023): Found entity 1: tetris_soc File: C:/ECE_385/Tetris/tetris_soc/synthesis/tetris_soc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_irq_mapper.sv
    Info (12023): Found entity 1: tetris_soc_irq_mapper File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v
    Info (12023): Found entity 1: tetris_soc_mm_interconnect_0 File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_006.v
    Info (12023): Found entity 1: tetris_soc_mm_interconnect_0_avalon_st_adapter_006 File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_006.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv
    Info (12023): Found entity 1: tetris_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: tetris_soc_mm_interconnect_0_avalon_st_adapter File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: tetris_soc_mm_interconnect_0_rsp_mux_001 File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: tetris_soc_mm_interconnect_0_rsp_mux File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: tetris_soc_mm_interconnect_0_rsp_demux_001 File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: tetris_soc_mm_interconnect_0_rsp_demux File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: tetris_soc_mm_interconnect_0_cmd_mux_001 File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: tetris_soc_mm_interconnect_0_cmd_mux File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: tetris_soc_mm_interconnect_0_cmd_demux_001 File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: tetris_soc_mm_interconnect_0_cmd_demux File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_008.sv
    Info (12023): Found entity 1: tetris_soc_mm_interconnect_0_router_008_default_decode File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_008.sv Line: 45
    Info (12023): Found entity 2: tetris_soc_mm_interconnect_0_router_008 File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_008.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: tetris_soc_mm_interconnect_0_router_003_default_decode File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: tetris_soc_mm_interconnect_0_router_003 File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: tetris_soc_mm_interconnect_0_router_002_default_decode File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: tetris_soc_mm_interconnect_0_router_002 File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: tetris_soc_mm_interconnect_0_router_001_default_decode File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: tetris_soc_mm_interconnect_0_router_001 File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: tetris_soc_mm_interconnect_0_router_default_decode File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: tetris_soc_mm_interconnect_0_router File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_usb_rst.v
    Info (12023): Found entity 1: tetris_soc_usb_rst File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_usb_rst.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_usb_gpx.v
    Info (12023): Found entity 1: tetris_soc_usb_gpx File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_usb_gpx.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_timer_0.v
    Info (12023): Found entity 1: tetris_soc_timer_0 File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_timer_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_sysid_qsys_0.v
    Info (12023): Found entity 1: tetris_soc_sysid_qsys_0 File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_spi_0.v
    Info (12023): Found entity 1: tetris_soc_spi_0 File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_spi_0.v Line: 41
Info (12021): Found 4 design units, including 4 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v
    Info (12023): Found entity 1: tetris_soc_sdram_pll_dffpipe_l2c File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v Line: 37
    Info (12023): Found entity 2: tetris_soc_sdram_pll_stdsync_sv6 File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v Line: 98
    Info (12023): Found entity 3: tetris_soc_sdram_pll_altpll_vg92 File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v Line: 130
    Info (12023): Found entity 4: tetris_soc_sdram_pll File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v Line: 217
Info (12021): Found 2 design units, including 2 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_sdram.v
    Info (12023): Found entity 1: tetris_soc_sdram_input_efifo_module File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram.v Line: 21
    Info (12023): Found entity 2: tetris_soc_sdram File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_onchip_memory2_0.v
    Info (12023): Found entity 1: tetris_soc_onchip_memory2_0 File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0.v
    Info (12023): Found entity 1: tetris_soc_nios2_gen2_0 File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: tetris_soc_nios2_gen2_0_cpu_register_bank_a_module File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: tetris_soc_nios2_gen2_0_cpu_register_bank_b_module File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: tetris_soc_nios2_gen2_0_cpu_nios2_oci_break File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: tetris_soc_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: tetris_soc_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: tetris_soc_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: tetris_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: tetris_soc_nios2_gen2_0_cpu_nios2_oci_pib File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: tetris_soc_nios2_gen2_0_cpu_nios2_oci_im File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: tetris_soc_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: tetris_soc_nios2_gen2_0_cpu_nios2_ocimem File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: tetris_soc_nios2_gen2_0_cpu_nios2_oci File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: tetris_soc_nios2_gen2_0_cpu File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: tetris_soc_nios2_gen2_0_cpu_debug_slave_tck File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: tetris_soc_nios2_gen2_0_cpu_test_bench File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_leds.v
    Info (12023): Found entity 1: tetris_soc_leds File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_leds.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_key.v
    Info (12023): Found entity 1: tetris_soc_key File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_key.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v
    Info (12023): Found entity 1: tetris_soc_jtag_uart_0_sim_scfifo_w File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: tetris_soc_jtag_uart_0_scfifo_w File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: tetris_soc_jtag_uart_0_sim_scfifo_r File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: tetris_soc_jtag_uart_0_scfifo_r File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: tetris_soc_jtag_uart_0 File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/avalon_tetris_interface.sv
    Info (12023): Found entity 1: avalon_tetris_interface File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/avalon_tetris_interface.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: vga_controller File: C:/ECE_385/Tetris/VGA_controller.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file color_mapper.sv
    Info (12023): Found entity 1: color_mapper File: C:/ECE_385/Tetris/Color_Mapper.sv Line: 16
Warning (10275): Verilog HDL Module Instantiation warning at tetris.sv(100): ignored dangling comma in List of Port Connections File: C:/ECE_385/Tetris/tetris.sv Line: 100
Info (12021): Found 1 design units, including 1 entities, in source file tetris.sv
    Info (12023): Found entity 1: tetris File: C:/ECE_385/Tetris/tetris.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: C:/ECE_385/Tetris/HexDriver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file avalon_tetris_interface.sv
    Info (12023): Found entity 1: avalon_tetris_interface File: C:/ECE_385/Tetris/avalon_tetris_interface.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file board.sv
    Info (12023): Found entity 1: board File: C:/ECE_385/Tetris/board.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file random.sv
    Info (12023): Found entity 1: Random File: C:/ECE_385/Tetris/Random.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: testbench File: C:/ECE_385/Tetris/testbench.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file move.sv
    Info (12023): Found entity 1: move File: C:/ECE_385/Tetris/move.sv Line: 3
Warning (10229): Verilog HDL Expression warning at moving.sv(82): truncated literal to match 5 bits File: C:/ECE_385/Tetris/moving.sv Line: 82
Warning (10229): Verilog HDL Expression warning at moving.sv(84): truncated literal to match 5 bits File: C:/ECE_385/Tetris/moving.sv Line: 84
Warning (10229): Verilog HDL Expression warning at moving.sv(86): truncated literal to match 5 bits File: C:/ECE_385/Tetris/moving.sv Line: 86
Warning (10229): Verilog HDL Expression warning at moving.sv(88): truncated literal to match 5 bits File: C:/ECE_385/Tetris/moving.sv Line: 88
Warning (10229): Verilog HDL Expression warning at moving.sv(90): truncated literal to match 5 bits File: C:/ECE_385/Tetris/moving.sv Line: 90
Warning (10229): Verilog HDL Expression warning at moving.sv(92): truncated literal to match 5 bits File: C:/ECE_385/Tetris/moving.sv Line: 92
Info (12021): Found 1 design units, including 1 entities, in source file moving.sv
    Info (12023): Found entity 1: moving File: C:/ECE_385/Tetris/moving.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file current_blocks.sv
    Info (12023): Found entity 1: current_blocks File: C:/ECE_385/Tetris/current_blocks.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file init.sv
    Info (12023): Found entity 1: init File: C:/ECE_385/Tetris/init.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file update.sv
    Info (12023): Found entity 1: update File: C:/ECE_385/Tetris/update.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tetromino_color.sv
    Info (12023): Found entity 1: tetromino_color File: C:/ECE_385/Tetris/tetromino_color.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file score_board.sv
    Info (12023): Found entity 1: score_board File: C:/ECE_385/Tetris/score_board.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sprite.sv
    Info (12023): Found entity 1: Sprite File: C:/ECE_385/Tetris/Sprite.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hsram.sv
    Info (12023): Found entity 1: hsRAM File: C:/ECE_385/Tetris/hsRAM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hs.sv
    Info (12023): Found entity 1: hs File: C:/ECE_385/Tetris/hs.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at moving.sv(350): created implicit net for "ready_sig" File: C:/ECE_385/Tetris/moving.sv Line: 350
Warning (10236): Verilog HDL Implicit Net warning at moving.sv(351): created implicit net for "curr_state" File: C:/ECE_385/Tetris/moving.sv Line: 351
Warning (10236): Verilog HDL Implicit Net warning at moving.sv(352): created implicit net for "next_y" File: C:/ECE_385/Tetris/moving.sv Line: 352
Warning (10037): Verilog HDL or VHDL warning at tetris_soc_sdram.v(318): conditional expression evaluates to a constant File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at tetris_soc_sdram.v(328): conditional expression evaluates to a constant File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at tetris_soc_sdram.v(338): conditional expression evaluates to a constant File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at tetris_soc_sdram.v(682): conditional expression evaluates to a constant File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram.v Line: 682
Warning (10037): Verilog HDL or VHDL warning at tetris_soc_spi_0.v(402): conditional expression evaluates to a constant File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_spi_0.v Line: 402
Info (12127): Elaborating entity "tetris" for the top level hierarchy
Info (12128): Elaborating entity "tetris_soc" for hierarchy "tetris_soc:u0" File: C:/ECE_385/Tetris/tetris.sv Line: 100
Info (12128): Elaborating entity "avalon_tetris_interface" for hierarchy "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0" File: C:/ECE_385/Tetris/tetris_soc/synthesis/tetris_soc.v Line: 134
Info (12128): Elaborating entity "hs" for hierarchy "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|hs:high_score_rd_wr" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/avalon_tetris_interface.sv Line: 150
Info (12128): Elaborating entity "hsRAM" for hierarchy "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|hsRAM:high_score_RAM" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/avalon_tetris_interface.sv Line: 152
Warning (10175): Verilog HDL warning at hsRAM.sv(21): ignoring unsupported system task File: C:/ECE_385/Tetris/hsRAM.sv Line: 21
Info (12128): Elaborating entity "move" for hierarchy "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|move:move_state_machine" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/avalon_tetris_interface.sv Line: 154
Info (12128): Elaborating entity "init" for hierarchy "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|init:init_piece" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/avalon_tetris_interface.sv Line: 156
Warning (10230): Verilog HDL assignment warning at init.sv(51): truncated value with size 32 to match size of target (3) File: C:/ECE_385/Tetris/init.sv Line: 51
Info (12128): Elaborating entity "Random" for hierarchy "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|init:init_piece|Random:randT" File: C:/ECE_385/Tetris/init.sv Line: 12
Info (12128): Elaborating entity "moving" for hierarchy "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/avalon_tetris_interface.sv Line: 160
Warning (10036): Verilog HDL or VHDL warning at moving.sv(350): object "ready_sig" assigned a value but never read File: C:/ECE_385/Tetris/moving.sv Line: 350
Warning (10036): Verilog HDL or VHDL warning at moving.sv(351): object "curr_state" assigned a value but never read File: C:/ECE_385/Tetris/moving.sv Line: 351
Warning (10036): Verilog HDL or VHDL warning at moving.sv(352): object "next_y" assigned a value but never read File: C:/ECE_385/Tetris/moving.sv Line: 352
Warning (10230): Verilog HDL assignment warning at moving.sv(193): truncated value with size 32 to match size of target (6) File: C:/ECE_385/Tetris/moving.sv Line: 193
Warning (10230): Verilog HDL assignment warning at moving.sv(206): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/moving.sv Line: 206
Warning (10027): Verilog HDL or VHDL warning at the moving.sv(209): index expression is not wide enough to address all of the elements in the array File: C:/ECE_385/Tetris/moving.sv Line: 209
Warning (10027): Verilog HDL or VHDL warning at the moving.sv(211): index expression is not wide enough to address all of the elements in the array File: C:/ECE_385/Tetris/moving.sv Line: 211
Warning (10027): Verilog HDL or VHDL warning at the moving.sv(213): index expression is not wide enough to address all of the elements in the array File: C:/ECE_385/Tetris/moving.sv Line: 213
Warning (10230): Verilog HDL assignment warning at moving.sv(223): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/moving.sv Line: 223
Warning (10027): Verilog HDL or VHDL warning at the moving.sv(226): index expression is not wide enough to address all of the elements in the array File: C:/ECE_385/Tetris/moving.sv Line: 226
Warning (10027): Verilog HDL or VHDL warning at the moving.sv(228): index expression is not wide enough to address all of the elements in the array File: C:/ECE_385/Tetris/moving.sv Line: 228
Warning (10027): Verilog HDL or VHDL warning at the moving.sv(230): index expression is not wide enough to address all of the elements in the array File: C:/ECE_385/Tetris/moving.sv Line: 230
Warning (10230): Verilog HDL assignment warning at moving.sv(246): truncated value with size 32 to match size of target (2) File: C:/ECE_385/Tetris/moving.sv Line: 246
Warning (10027): Verilog HDL or VHDL warning at the moving.sv(249): index expression is not wide enough to address all of the elements in the array File: C:/ECE_385/Tetris/moving.sv Line: 249
Warning (10230): Verilog HDL assignment warning at moving.sv(255): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/moving.sv Line: 255
Warning (10027): Verilog HDL or VHDL warning at the moving.sv(261): index expression is not wide enough to address all of the elements in the array File: C:/ECE_385/Tetris/moving.sv Line: 261
Warning (10027): Verilog HDL or VHDL warning at the moving.sv(266): index expression is not wide enough to address all of the elements in the array File: C:/ECE_385/Tetris/moving.sv Line: 266
Warning (10027): Verilog HDL or VHDL warning at the moving.sv(271): index expression is not wide enough to address all of the elements in the array File: C:/ECE_385/Tetris/moving.sv Line: 271
Warning (10230): Verilog HDL assignment warning at moving.sv(282): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/moving.sv Line: 282
Warning (10230): Verilog HDL assignment warning at moving.sv(284): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/moving.sv Line: 284
Warning (10027): Verilog HDL or VHDL warning at the moving.sv(291): index expression is not wide enough to address all of the elements in the array File: C:/ECE_385/Tetris/moving.sv Line: 291
Warning (10027): Verilog HDL or VHDL warning at the moving.sv(296): index expression is not wide enough to address all of the elements in the array File: C:/ECE_385/Tetris/moving.sv Line: 296
Warning (10027): Verilog HDL or VHDL warning at the moving.sv(301): index expression is not wide enough to address all of the elements in the array File: C:/ECE_385/Tetris/moving.sv Line: 301
Warning (10270): Verilog HDL Case Statement warning at moving.sv(199): incomplete case statement has no default case item File: C:/ECE_385/Tetris/moving.sv Line: 199
Warning (10230): Verilog HDL assignment warning at moving.sv(319): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/moving.sv Line: 319
Warning (10027): Verilog HDL or VHDL warning at the moving.sv(320): index expression is not wide enough to address all of the elements in the array File: C:/ECE_385/Tetris/moving.sv Line: 320
Warning (10027): Verilog HDL or VHDL warning at the moving.sv(325): index expression is not wide enough to address all of the elements in the array File: C:/ECE_385/Tetris/moving.sv Line: 325
Warning (10027): Verilog HDL or VHDL warning at the moving.sv(330): index expression is not wide enough to address all of the elements in the array File: C:/ECE_385/Tetris/moving.sv Line: 330
Warning (10027): Verilog HDL or VHDL warning at the moving.sv(335): index expression is not wide enough to address all of the elements in the array File: C:/ECE_385/Tetris/moving.sv Line: 335
Warning (10230): Verilog HDL assignment warning at moving.sv(351): truncated value with size 3 to match size of target (1) File: C:/ECE_385/Tetris/moving.sv Line: 351
Info (12128): Elaborating entity "current_blocks" for hierarchy "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|current_blocks:l_blocks" File: C:/ECE_385/Tetris/moving.sv Line: 51
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(21): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 21
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(22): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 22
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(23): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 23
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(35): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 35
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(36): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 36
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(37): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 37
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(41): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 41
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(42): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 42
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(43): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 43
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(55): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 55
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(56): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 56
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(57): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 57
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(67): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 67
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(68): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 68
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(70): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 70
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(71): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 71
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(77): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 77
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(78): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 78
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(80): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 80
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(81): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 81
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(87): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 87
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(88): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 88
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(90): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 90
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(91): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 91
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(97): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 97
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(98): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 98
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(100): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 100
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(101): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 101
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(111): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 111
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(113): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 113
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(116): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 116
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(122): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 122
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(125): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 125
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(127): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 127
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(131): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 131
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(133): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 133
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(136): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 136
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(142): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 142
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(145): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 145
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(147): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 147
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(156): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 156
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(158): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 158
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(161): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 161
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(162): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 162
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(167): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 167
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(168): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 168
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(170): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 170
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(172): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 172
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(176): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 176
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(178): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 178
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(181): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 181
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(182): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 182
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(187): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 187
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(188): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 188
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(190): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 190
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(192): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 192
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(201): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 201
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(203): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 203
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(205): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 205
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(206): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 206
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(211): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 211
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(212): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 212
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(215): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 215
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(217): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 217
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(221): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 221
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(223): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 223
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(225): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 225
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(226): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 226
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(231): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 231
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(232): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 232
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(235): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 235
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(237): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 237
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(246): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 246
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(247): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 247
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(248): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 248
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(250): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 250
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(256): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 256
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(260): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 260
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(261): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 261
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(262): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 262
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(266): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 266
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(267): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 267
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(268): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 268
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(270): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 270
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(276): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 276
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(280): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 280
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(281): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 281
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(282): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 282
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(291): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 291
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(292): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 292
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(293): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 293
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(297): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 297
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(303): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 303
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(305): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 305
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(306): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 306
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(307): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 307
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(311): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 311
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(312): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 312
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(313): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 313
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(317): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 317
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(323): truncated value with size 32 to match size of target (4) File: C:/ECE_385/Tetris/current_blocks.sv Line: 323
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(325): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 325
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(326): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 326
Warning (10230): Verilog HDL assignment warning at current_blocks.sv(327): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/current_blocks.sv Line: 327
Info (12128): Elaborating entity "update" for hierarchy "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/avalon_tetris_interface.sv Line: 164
Info (12128): Elaborating entity "vga_controller" for hierarchy "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|vga_controller:u1" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/avalon_tetris_interface.sv Line: 177
Warning (10230): Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10) File: C:/ECE_385/Tetris/VGA_controller.sv Line: 76
Warning (10230): Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10) File: C:/ECE_385/Tetris/VGA_controller.sv Line: 79
Info (12128): Elaborating entity "color_mapper" for hierarchy "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/avalon_tetris_interface.sv Line: 201
Info (12128): Elaborating entity "tetromino_color" for hierarchy "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|tetromino_color:piece_color" File: C:/ECE_385/Tetris/Color_Mapper.sv Line: 60
Info (12128): Elaborating entity "score_board" for hierarchy "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd" File: C:/ECE_385/Tetris/Color_Mapper.sv Line: 71
Warning (10036): Verilog HDL or VHDL warning at score_board.sv(59): object "level_letters_size_x" assigned a value but never read File: C:/ECE_385/Tetris/score_board.sv Line: 59
Warning (10036): Verilog HDL or VHDL warning at score_board.sv(61): object "level_letters_size_y" assigned a value but never read File: C:/ECE_385/Tetris/score_board.sv Line: 61
Warning (10036): Verilog HDL or VHDL warning at score_board.sv(63): object "line_letters_x" assigned a value but never read File: C:/ECE_385/Tetris/score_board.sv Line: 63
Warning (10036): Verilog HDL or VHDL warning at score_board.sv(64): object "line_letters_size_x" assigned a value but never read File: C:/ECE_385/Tetris/score_board.sv Line: 64
Warning (10036): Verilog HDL or VHDL warning at score_board.sv(65): object "line_letters_y" assigned a value but never read File: C:/ECE_385/Tetris/score_board.sv Line: 65
Warning (10036): Verilog HDL or VHDL warning at score_board.sv(66): object "line_letters_size_y" assigned a value but never read File: C:/ECE_385/Tetris/score_board.sv Line: 66
Warning (10036): Verilog HDL or VHDL warning at score_board.sv(105): object "tetris_x" assigned a value but never read File: C:/ECE_385/Tetris/score_board.sv Line: 105
Warning (10036): Verilog HDL or VHDL warning at score_board.sv(106): object "tetris_y" assigned a value but never read File: C:/ECE_385/Tetris/score_board.sv Line: 106
Warning (10036): Verilog HDL or VHDL warning at score_board.sv(107): object "tetris_x2" assigned a value but never read File: C:/ECE_385/Tetris/score_board.sv Line: 107
Warning (10036): Verilog HDL or VHDL warning at score_board.sv(108): object "tetris_y2" assigned a value but never read File: C:/ECE_385/Tetris/score_board.sv Line: 108
Warning (10036): Verilog HDL or VHDL warning at score_board.sv(109): object "tetris_xh" assigned a value but never read File: C:/ECE_385/Tetris/score_board.sv Line: 109
Warning (10036): Verilog HDL or VHDL warning at score_board.sv(110): object "tetris_yh" assigned a value but never read File: C:/ECE_385/Tetris/score_board.sv Line: 110
Warning (10036): Verilog HDL or VHDL warning at score_board.sv(111): object "tetris_size_x" assigned a value but never read File: C:/ECE_385/Tetris/score_board.sv Line: 111
Warning (10036): Verilog HDL or VHDL warning at score_board.sv(112): object "tetris_size_y" assigned a value but never read File: C:/ECE_385/Tetris/score_board.sv Line: 112
Warning (10036): Verilog HDL or VHDL warning at score_board.sv(113): object "tetris_size_xh" assigned a value but never read File: C:/ECE_385/Tetris/score_board.sv Line: 113
Warning (10036): Verilog HDL or VHDL warning at score_board.sv(114): object "tetris_size_yh" assigned a value but never read File: C:/ECE_385/Tetris/score_board.sv Line: 114
Warning (10036): Verilog HDL or VHDL warning at score_board.sv(117): object "offset_level_x" assigned a value but never read File: C:/ECE_385/Tetris/score_board.sv Line: 117
Warning (10036): Verilog HDL or VHDL warning at score_board.sv(117): object "offset_level_y" assigned a value but never read File: C:/ECE_385/Tetris/score_board.sv Line: 117
Warning (10230): Verilog HDL assignment warning at score_board.sv(22): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/score_board.sv Line: 22
Warning (10230): Verilog HDL assignment warning at score_board.sv(23): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/score_board.sv Line: 23
Warning (10230): Verilog HDL assignment warning at score_board.sv(24): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/score_board.sv Line: 24
Warning (10230): Verilog HDL assignment warning at score_board.sv(25): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/score_board.sv Line: 25
Warning (10230): Verilog HDL assignment warning at score_board.sv(26): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/score_board.sv Line: 26
Warning (10230): Verilog HDL assignment warning at score_board.sv(27): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/score_board.sv Line: 27
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "score_letters" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "level_letters" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "line_letters" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "zero" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "one" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "two" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "three" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "four" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "five" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "six" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "seven" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "eight" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "nine" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "Game_Start" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "gameover_text" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "press_start" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "play_again" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "high_score" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "your_score" into its bus
Info (12128): Elaborating entity "Sprite" for hierarchy "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|Sprite:Sp" File: C:/ECE_385/Tetris/score_board.sv Line: 115
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "score_letters" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "level_letters" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "line_letters" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "zero" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "one" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "two" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "three" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "four" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "five" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "six" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "seven" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "eight" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "nine" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "gameover_text" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "Game_Start" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "press_start" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "play_again" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "high_score" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "your_score" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "score_letters" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "level_letters" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "line_letters" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "zero" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "one" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "two" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "three" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "four" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "five" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "six" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "seven" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "eight" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "nine" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "gameover_text" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "Game_Start" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "press_start" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "play_again" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "high_score" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "your_score" into its bus
Info (12128): Elaborating entity "line_board" for hierarchy "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd" File: C:/ECE_385/Tetris/Color_Mapper.sv Line: 72
Warning (10230): Verilog HDL assignment warning at line_board.sv(19): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/line_board.sv Line: 19
Warning (10230): Verilog HDL assignment warning at line_board.sv(20): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/line_board.sv Line: 20
Warning (10230): Verilog HDL assignment warning at line_board.sv(21): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/line_board.sv Line: 21
Warning (10230): Verilog HDL assignment warning at line_board.sv(22): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/line_board.sv Line: 22
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "score_letters" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "level_letters" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "line_letters" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "zero" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "one" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "two" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "three" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "four" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "five" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "six" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "seven" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "eight" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "nine" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "Game_Start" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "gameover_text" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "press_start" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "play_again" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "high_score" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "your_score" into its bus
Info (12128): Elaborating entity "level_board" for hierarchy "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd" File: C:/ECE_385/Tetris/Color_Mapper.sv Line: 73
Warning (10230): Verilog HDL assignment warning at level_board.sv(18): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/level_board.sv Line: 18
Warning (10230): Verilog HDL assignment warning at level_board.sv(19): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/level_board.sv Line: 19
Warning (10230): Verilog HDL assignment warning at level_board.sv(20): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/level_board.sv Line: 20
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "score_letters" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "level_letters" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "line_letters" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "zero" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "one" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "two" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "three" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "four" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "five" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "six" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "seven" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "eight" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "nine" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "Game_Start" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "gameover_text" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "press_start" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "play_again" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "high_score" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "your_score" into its bus
Info (12128): Elaborating entity "Start" for hierarchy "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|Start:start" File: C:/ECE_385/Tetris/Color_Mapper.sv Line: 80
Warning (10036): Verilog HDL or VHDL warning at Start.sv(28): object "Game_Start_x" assigned a value but never read File: C:/ECE_385/Tetris/Start.sv Line: 28
Warning (10036): Verilog HDL or VHDL warning at Start.sv(29): object "Game_Start_y" assigned a value but never read File: C:/ECE_385/Tetris/Start.sv Line: 29
Warning (10036): Verilog HDL or VHDL warning at Start.sv(30): object "Game_Start_size_x" assigned a value but never read File: C:/ECE_385/Tetris/Start.sv Line: 30
Warning (10036): Verilog HDL or VHDL warning at Start.sv(31): object "Game_Start_size_y" assigned a value but never read File: C:/ECE_385/Tetris/Start.sv Line: 31
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "score_letters" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "level_letters" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "line_letters" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "zero" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "one" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "two" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "three" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "four" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "five" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "six" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "seven" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "eight" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "nine" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "Game_Start" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "gameover_text" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "press_start" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "play_again" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "high_score" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "your_score" into its bus
Info (12128): Elaborating entity "End_Screen" for hierarchy "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen" File: C:/ECE_385/Tetris/Color_Mapper.sv Line: 83
Warning (10230): Verilog HDL assignment warning at End_Screen.sv(55): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/End_Screen.sv Line: 55
Warning (10230): Verilog HDL assignment warning at End_Screen.sv(56): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/End_Screen.sv Line: 56
Warning (10230): Verilog HDL assignment warning at End_Screen.sv(57): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/End_Screen.sv Line: 57
Warning (10230): Verilog HDL assignment warning at End_Screen.sv(58): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/End_Screen.sv Line: 58
Warning (10230): Verilog HDL assignment warning at End_Screen.sv(59): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/End_Screen.sv Line: 59
Warning (10230): Verilog HDL assignment warning at End_Screen.sv(60): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/End_Screen.sv Line: 60
Warning (10230): Verilog HDL assignment warning at End_Screen.sv(65): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/End_Screen.sv Line: 65
Warning (10230): Verilog HDL assignment warning at End_Screen.sv(66): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/End_Screen.sv Line: 66
Warning (10230): Verilog HDL assignment warning at End_Screen.sv(67): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/End_Screen.sv Line: 67
Warning (10230): Verilog HDL assignment warning at End_Screen.sv(68): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/End_Screen.sv Line: 68
Warning (10230): Verilog HDL assignment warning at End_Screen.sv(69): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/End_Screen.sv Line: 69
Warning (10230): Verilog HDL assignment warning at End_Screen.sv(70): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/End_Screen.sv Line: 70
Warning (10230): Verilog HDL assignment warning at End_Screen.sv(75): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/End_Screen.sv Line: 75
Warning (10230): Verilog HDL assignment warning at End_Screen.sv(76): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/End_Screen.sv Line: 76
Warning (10230): Verilog HDL assignment warning at End_Screen.sv(77): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/End_Screen.sv Line: 77
Warning (10230): Verilog HDL assignment warning at End_Screen.sv(78): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/End_Screen.sv Line: 78
Warning (10230): Verilog HDL assignment warning at End_Screen.sv(79): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/End_Screen.sv Line: 79
Warning (10230): Verilog HDL assignment warning at End_Screen.sv(80): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/End_Screen.sv Line: 80
Warning (10230): Verilog HDL assignment warning at End_Screen.sv(85): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/End_Screen.sv Line: 85
Warning (10230): Verilog HDL assignment warning at End_Screen.sv(86): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/End_Screen.sv Line: 86
Warning (10230): Verilog HDL assignment warning at End_Screen.sv(87): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/End_Screen.sv Line: 87
Warning (10230): Verilog HDL assignment warning at End_Screen.sv(88): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/End_Screen.sv Line: 88
Warning (10230): Verilog HDL assignment warning at End_Screen.sv(89): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/End_Screen.sv Line: 89
Warning (10230): Verilog HDL assignment warning at End_Screen.sv(90): truncated value with size 32 to match size of target (5) File: C:/ECE_385/Tetris/End_Screen.sv Line: 90
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "score_letters" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "level_letters" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "line_letters" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "zero" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "one" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "two" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "three" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "four" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "five" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "six" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "seven" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "eight" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "nine" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "Game_Start" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "gameover_text" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "press_start" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "play_again" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "high_score" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "your_score" into its bus
Info (12128): Elaborating entity "tetris_soc_jtag_uart_0" for hierarchy "tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0" File: C:/ECE_385/Tetris/tetris_soc/synthesis/tetris_soc.v Line: 147
Info (12128): Elaborating entity "tetris_soc_jtag_uart_0_scfifo_w" for hierarchy "tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf
    Info (12023): Found entity 1: scfifo_9621 File: C:/ECE_385/Tetris/db/scfifo_9621.tdf Line: 24
Info (12128): Elaborating entity "scfifo_9621" for hierarchy "tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf
    Info (12023): Found entity 1: a_dpfifo_bb01 File: C:/ECE_385/Tetris/db/a_dpfifo_bb01.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_bb01" for hierarchy "tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo" File: C:/ECE_385/Tetris/db/scfifo_9621.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/ECE_385/Tetris/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state" File: C:/ECE_385/Tetris/db/a_dpfifo_bb01.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: C:/ECE_385/Tetris/db/cntr_337.tdf Line: 25
Info (12128): Elaborating entity "cntr_337" for hierarchy "tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw" File: C:/ECE_385/Tetris/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf
    Info (12023): Found entity 1: altsyncram_dtn1 File: C:/ECE_385/Tetris/db/altsyncram_dtn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dtn1" for hierarchy "tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram" File: C:/ECE_385/Tetris/db/a_dpfifo_bb01.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: C:/ECE_385/Tetris/db/cntr_n2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count" File: C:/ECE_385/Tetris/db/a_dpfifo_bb01.tdf Line: 44
Info (12128): Elaborating entity "tetris_soc_jtag_uart_0_scfifo_r" for hierarchy "tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "tetris_soc_key" for hierarchy "tetris_soc:u0|tetris_soc_key:key" File: C:/ECE_385/Tetris/tetris_soc/synthesis/tetris_soc.v Line: 155
Info (12128): Elaborating entity "tetris_soc_leds" for hierarchy "tetris_soc:u0|tetris_soc_leds:leds" File: C:/ECE_385/Tetris/tetris_soc/synthesis/tetris_soc.v Line: 166
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0" File: C:/ECE_385/Tetris/tetris_soc/synthesis/tetris_soc.v Line: 195
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu_test_bench" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_test_bench:the_tetris_soc_nios2_gen2_0_cpu_test_bench" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 3545
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf
    Info (12023): Found entity 1: altsyncram_s0c1 File: C:/ECE_385/Tetris/db/altsyncram_s0c1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_s0c1" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_b_module:tetris_soc_nios2_gen2_0_cpu_register_bank_b" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 4079
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu_nios2_oci" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 4575
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_break:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_break" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|tetris_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:tetris_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo|tetris_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo|tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo|tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_im:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_im" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf
    Info (12023): Found entity 1: altsyncram_0n61 File: C:/ECE_385/Tetris/db/altsyncram_0n61.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0n61" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "tetris_soc_onchip_memory2_0" for hierarchy "tetris_soc:u0|tetris_soc_onchip_memory2_0:onchip_memory2_0" File: C:/ECE_385/Tetris/tetris_soc/synthesis/tetris_soc.v Line: 209
Info (12128): Elaborating entity "altsyncram" for hierarchy "tetris_soc:u0|tetris_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "tetris_soc:u0|tetris_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "tetris_soc:u0|tetris_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "tetris_soc_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6fg1.tdf
    Info (12023): Found entity 1: altsyncram_6fg1 File: C:/ECE_385/Tetris/db/altsyncram_6fg1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6fg1" for hierarchy "tetris_soc:u0|tetris_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_6fg1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "tetris_soc_sdram" for hierarchy "tetris_soc:u0|tetris_soc_sdram:sdram" File: C:/ECE_385/Tetris/tetris_soc/synthesis/tetris_soc.v Line: 232
Info (12128): Elaborating entity "tetris_soc_sdram_input_efifo_module" for hierarchy "tetris_soc:u0|tetris_soc_sdram:sdram|tetris_soc_sdram_input_efifo_module:the_tetris_soc_sdram_input_efifo_module" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram.v Line: 298
Info (12128): Elaborating entity "tetris_soc_sdram_pll" for hierarchy "tetris_soc:u0|tetris_soc_sdram_pll:sdram_pll" File: C:/ECE_385/Tetris/tetris_soc/synthesis/tetris_soc.v Line: 259
Info (12128): Elaborating entity "tetris_soc_sdram_pll_stdsync_sv6" for hierarchy "tetris_soc:u0|tetris_soc_sdram_pll:sdram_pll|tetris_soc_sdram_pll_stdsync_sv6:stdsync2" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v Line: 288
Info (12128): Elaborating entity "tetris_soc_sdram_pll_dffpipe_l2c" for hierarchy "tetris_soc:u0|tetris_soc_sdram_pll:sdram_pll|tetris_soc_sdram_pll_stdsync_sv6:stdsync2|tetris_soc_sdram_pll_dffpipe_l2c:dffpipe3" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v Line: 116
Info (12128): Elaborating entity "tetris_soc_sdram_pll_altpll_vg92" for hierarchy "tetris_soc:u0|tetris_soc_sdram_pll:sdram_pll|tetris_soc_sdram_pll_altpll_vg92:sd1" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v Line: 294
Info (12128): Elaborating entity "tetris_soc_spi_0" for hierarchy "tetris_soc:u0|tetris_soc_spi_0:spi_0" File: C:/ECE_385/Tetris/tetris_soc/synthesis/tetris_soc.v Line: 275
Info (12128): Elaborating entity "tetris_soc_sysid_qsys_0" for hierarchy "tetris_soc:u0|tetris_soc_sysid_qsys_0:sysid_qsys_0" File: C:/ECE_385/Tetris/tetris_soc/synthesis/tetris_soc.v Line: 282
Info (12128): Elaborating entity "tetris_soc_timer_0" for hierarchy "tetris_soc:u0|tetris_soc_timer_0:timer_0" File: C:/ECE_385/Tetris/tetris_soc/synthesis/tetris_soc.v Line: 293
Info (12128): Elaborating entity "tetris_soc_usb_gpx" for hierarchy "tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx" File: C:/ECE_385/Tetris/tetris_soc/synthesis/tetris_soc.v Line: 301
Info (12128): Elaborating entity "tetris_soc_usb_rst" for hierarchy "tetris_soc:u0|tetris_soc_usb_rst:usb_rst" File: C:/ECE_385/Tetris/tetris_soc/synthesis/tetris_soc.v Line: 320
Info (12128): Elaborating entity "tetris_soc_mm_interconnect_0" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0" File: C:/ECE_385/Tetris/tetris_soc/synthesis/tetris_soc.v Line: 410
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 1177
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 1237
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tetris_game_core_0_tetris_slave_translator" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 1301
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 1365
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 1429
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 1493
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 1557
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 1621
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 1685
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 1749
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 1813
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 2133
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 2214
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 2295
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tetris_game_core_0_tetris_slave_agent" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 2379
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tetris_game_core_0_tetris_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tetris_game_core_0_tetris_slave_agent_rsp_fifo" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 2420
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 3129
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 3170
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 3211
Info (12128): Elaborating entity "tetris_soc_mm_interconnect_0_router" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router:router" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 4102
Info (12128): Elaborating entity "tetris_soc_mm_interconnect_0_router_default_decode" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router:router|tetris_soc_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router.sv Line: 197
Info (12128): Elaborating entity "tetris_soc_mm_interconnect_0_router_001" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_001:router_001" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 4118
Info (12128): Elaborating entity "tetris_soc_mm_interconnect_0_router_001_default_decode" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_001:router_001|tetris_soc_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_001.sv Line: 193
Info (12128): Elaborating entity "tetris_soc_mm_interconnect_0_router_002" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_002" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 4134
Info (12128): Elaborating entity "tetris_soc_mm_interconnect_0_router_002_default_decode" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_002|tetris_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "tetris_soc_mm_interconnect_0_router_003" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_003:router_003" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 4150
Info (12128): Elaborating entity "tetris_soc_mm_interconnect_0_router_003_default_decode" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_003:router_003|tetris_soc_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "tetris_soc_mm_interconnect_0_router_008" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_008:router_008" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 4230
Info (12128): Elaborating entity "tetris_soc_mm_interconnect_0_router_008_default_decode" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_008:router_008|tetris_soc_mm_interconnect_0_router_008_default_decode:the_default_decode" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_008.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 4392
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "tetris_soc_mm_interconnect_0_cmd_demux" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 4487
Info (12128): Elaborating entity "tetris_soc_mm_interconnect_0_cmd_demux_001" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 4558
Info (12128): Elaborating entity "tetris_soc_mm_interconnect_0_cmd_mux" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 4575
Info (12128): Elaborating entity "tetris_soc_mm_interconnect_0_cmd_mux_001" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 4598
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "tetris_soc_mm_interconnect_0_rsp_demux" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 4873
Info (12128): Elaborating entity "tetris_soc_mm_interconnect_0_rsp_demux_001" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 4896
Info (12128): Elaborating entity "tetris_soc_mm_interconnect_0_rsp_mux" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 5249
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux.sv Line: 502
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "tetris_soc_mm_interconnect_0_rsp_mux_001" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 5320
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux_001.sv Line: 438
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 5386
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 5452
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 5486
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "tetris_soc_mm_interconnect_0_avalon_st_adapter" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 5617
Info (12128): Elaborating entity "tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "tetris_soc_mm_interconnect_0_avalon_st_adapter_006" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 5791
Info (12128): Elaborating entity "tetris_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006|tetris_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_006.v Line: 200
Info (12128): Elaborating entity "tetris_soc_irq_mapper" for hierarchy "tetris_soc:u0|tetris_soc_irq_mapper:irq_mapper" File: C:/ECE_385/Tetris/tetris_soc/synthesis/tetris_soc.v Line: 419
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "tetris_soc:u0|altera_reset_controller:rst_controller" File: C:/ECE_385/Tetris/tetris_soc/synthesis/tetris_soc.v Line: 482
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "tetris_soc:u0|altera_reset_controller:rst_controller_001" File: C:/ECE_385/Tetris/tetris_soc/synthesis/tetris_soc.v Line: 545
Info (12128): Elaborating entity "HexDriver" for hierarchy "HexDriver:hexdrv0" File: C:/ECE_385/Tetris/tetris.sv Line: 106
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.12.15.17:45:33 Progress: Loading sldb49e47d8/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb49e47d8/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/ECE_385/Tetris/db/ip/sldb49e47d8/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/ECE_385/Tetris/db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/ECE_385/Tetris/db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/ECE_385/Tetris/db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/ECE_385/Tetris/db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/ECE_385/Tetris/db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/ECE_385/Tetris/db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|hsRAM:high_score_RAM|mem" is uninferred due to inappropriate RAM size File: C:/ECE_385/Tetris/hsRAM.sv Line: 11
    Info (276004): RAM logic "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 108
Critical Warning (127005): Memory depth (4) in the design file differs from memory depth (3) in the Memory Initialization File "C:/ECE_385/Tetris/db/tetris.ram0_hsRAM_7b7ff2d.hdl.mif" -- setting initial value for remaining addresses to 0
Info (278001): Inferred 75 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|Mod0" File: C:/ECE_385/Tetris/score_board.sv Line: 22
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|Div0" File: C:/ECE_385/Tetris/score_board.sv Line: 23
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|Mod1" File: C:/ECE_385/Tetris/score_board.sv Line: 23
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|Div1" File: C:/ECE_385/Tetris/score_board.sv Line: 24
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|Mod2" File: C:/ECE_385/Tetris/score_board.sv Line: 24
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|Div2" File: C:/ECE_385/Tetris/score_board.sv Line: 25
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|Mod3" File: C:/ECE_385/Tetris/score_board.sv Line: 25
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|Div3" File: C:/ECE_385/Tetris/score_board.sv Line: 26
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|Mod4" File: C:/ECE_385/Tetris/score_board.sv Line: 26
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|Div4" File: C:/ECE_385/Tetris/score_board.sv Line: 27
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|Mod5" File: C:/ECE_385/Tetris/score_board.sv Line: 27
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Div69" File: C:/ECE_385/Tetris/End_Screen.sv Line: 213
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Div75" File: C:/ECE_385/Tetris/End_Screen.sv Line: 220
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Div68" File: C:/ECE_385/Tetris/End_Screen.sv Line: 212
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Div67" File: C:/ECE_385/Tetris/End_Screen.sv Line: 211
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Div66" File: C:/ECE_385/Tetris/End_Screen.sv Line: 210
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Div65" File: C:/ECE_385/Tetris/End_Screen.sv Line: 209
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Div64" File: C:/ECE_385/Tetris/End_Screen.sv Line: 208
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Div14" File: C:/ECE_385/Tetris/End_Screen.sv Line: 80
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Mod17" File: C:/ECE_385/Tetris/End_Screen.sv Line: 80
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Div61" File: C:/ECE_385/Tetris/End_Screen.sv Line: 203
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Div13" File: C:/ECE_385/Tetris/End_Screen.sv Line: 79
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Mod16" File: C:/ECE_385/Tetris/End_Screen.sv Line: 79
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Div12" File: C:/ECE_385/Tetris/End_Screen.sv Line: 78
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Mod15" File: C:/ECE_385/Tetris/End_Screen.sv Line: 78
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Div11" File: C:/ECE_385/Tetris/End_Screen.sv Line: 77
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Mod14" File: C:/ECE_385/Tetris/End_Screen.sv Line: 77
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Div10" File: C:/ECE_385/Tetris/End_Screen.sv Line: 76
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Mod13" File: C:/ECE_385/Tetris/End_Screen.sv Line: 76
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Mod12" File: C:/ECE_385/Tetris/End_Screen.sv Line: 75
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Div9" File: C:/ECE_385/Tetris/End_Screen.sv Line: 70
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Mod11" File: C:/ECE_385/Tetris/End_Screen.sv Line: 70
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Div49" File: C:/ECE_385/Tetris/End_Screen.sv Line: 189
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Div8" File: C:/ECE_385/Tetris/End_Screen.sv Line: 69
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Mod10" File: C:/ECE_385/Tetris/End_Screen.sv Line: 69
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Div7" File: C:/ECE_385/Tetris/End_Screen.sv Line: 68
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Mod9" File: C:/ECE_385/Tetris/End_Screen.sv Line: 68
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Div6" File: C:/ECE_385/Tetris/End_Screen.sv Line: 67
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Mod8" File: C:/ECE_385/Tetris/End_Screen.sv Line: 67
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Div5" File: C:/ECE_385/Tetris/End_Screen.sv Line: 66
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Mod7" File: C:/ECE_385/Tetris/End_Screen.sv Line: 66
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Mod6" File: C:/ECE_385/Tetris/End_Screen.sv Line: 65
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Div4" File: C:/ECE_385/Tetris/End_Screen.sv Line: 60
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Mod5" File: C:/ECE_385/Tetris/End_Screen.sv Line: 60
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Div37" File: C:/ECE_385/Tetris/End_Screen.sv Line: 175
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Div3" File: C:/ECE_385/Tetris/End_Screen.sv Line: 59
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Mod4" File: C:/ECE_385/Tetris/End_Screen.sv Line: 59
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Div2" File: C:/ECE_385/Tetris/End_Screen.sv Line: 58
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Mod3" File: C:/ECE_385/Tetris/End_Screen.sv Line: 58
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Div1" File: C:/ECE_385/Tetris/End_Screen.sv Line: 57
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Mod2" File: C:/ECE_385/Tetris/End_Screen.sv Line: 57
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Div0" File: C:/ECE_385/Tetris/End_Screen.sv Line: 56
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Mod1" File: C:/ECE_385/Tetris/End_Screen.sv Line: 56
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Mod0" File: C:/ECE_385/Tetris/End_Screen.sv Line: 55
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Div24" File: C:/ECE_385/Tetris/End_Screen.sv Line: 160
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|Mod0" File: C:/ECE_385/Tetris/line_board.sv Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|Div0" File: C:/ECE_385/Tetris/line_board.sv Line: 20
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|Mod1" File: C:/ECE_385/Tetris/line_board.sv Line: 20
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|Div1" File: C:/ECE_385/Tetris/line_board.sv Line: 21
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|Mod2" File: C:/ECE_385/Tetris/line_board.sv Line: 21
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|Div2" File: C:/ECE_385/Tetris/line_board.sv Line: 22
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|Mod3" File: C:/ECE_385/Tetris/line_board.sv Line: 22
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|Mod0" File: C:/ECE_385/Tetris/level_board.sv Line: 18
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|Div0" File: C:/ECE_385/Tetris/level_board.sv Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|Mod1" File: C:/ECE_385/Tetris/level_board.sv Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|Div1" File: C:/ECE_385/Tetris/level_board.sv Line: 20
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|Mod2" File: C:/ECE_385/Tetris/level_board.sv Line: 20
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|Div1" File: C:/ECE_385/Tetris/Color_Mapper.sv Line: 77
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|Div0" File: C:/ECE_385/Tetris/Color_Mapper.sv Line: 76
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|Start:start|Div1" File: C:/ECE_385/Tetris/Start.sv Line: 36
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|Start:start|Div0" File: C:/ECE_385/Tetris/Start.sv Line: 35
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Div63" File: C:/ECE_385/Tetris/End_Screen.sv Line: 206
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|Div62" File: C:/ECE_385/Tetris/End_Screen.sv Line: 205
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|Mod0" File: C:/ECE_385/Tetris/moving.sv Line: 220
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|Div0" File: C:/ECE_385/Tetris/moving.sv Line: 237
Info (12130): Elaborated megafunction instantiation "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod0" File: C:/ECE_385/Tetris/score_board.sv Line: 22
Info (12133): Instantiated megafunction "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod0" with the following parameter: File: C:/ECE_385/Tetris/score_board.sv Line: 22
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_qll.tdf
    Info (12023): Found entity 1: lpm_divide_qll File: C:/ECE_385/Tetris/db/lpm_divide_qll.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh File: C:/ECE_385/Tetris/db/sign_div_unsign_plh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf
    Info (12023): Found entity 1: alt_u_div_she File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/ECE_385/Tetris/db/add_sub_t3c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/ECE_385/Tetris/db/add_sub_u3c.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Div0" File: C:/ECE_385/Tetris/score_board.sv Line: 23
Info (12133): Instantiated megafunction "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Div0" with the following parameter: File: C:/ECE_385/Tetris/score_board.sv Line: 23
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ntl.tdf
    Info (12023): Found entity 1: lpm_divide_ntl File: C:/ECE_385/Tetris/db/lpm_divide_ntl.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Div1" File: C:/ECE_385/Tetris/score_board.sv Line: 24
Info (12133): Instantiated megafunction "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Div1" with the following parameter: File: C:/ECE_385/Tetris/score_board.sv Line: 24
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ptl.tdf
    Info (12023): Found entity 1: lpm_divide_ptl File: C:/ECE_385/Tetris/db/lpm_divide_ptl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_rlh File: C:/ECE_385/Tetris/db/sign_div_unsign_rlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_0ie.tdf
    Info (12023): Found entity 1: alt_u_div_0ie File: C:/ECE_385/Tetris/db/alt_u_div_0ie.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Div2" File: C:/ECE_385/Tetris/score_board.sv Line: 25
Info (12133): Instantiated megafunction "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Div2" with the following parameter: File: C:/ECE_385/Tetris/score_board.sv Line: 25
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "11"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4vl.tdf
    Info (12023): Found entity 1: lpm_divide_4vl File: C:/ECE_385/Tetris/db/lpm_divide_4vl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_6nh File: C:/ECE_385/Tetris/db/sign_div_unsign_6nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mke.tdf
    Info (12023): Found entity 1: alt_u_div_mke File: C:/ECE_385/Tetris/db/alt_u_div_mke.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Div3" File: C:/ECE_385/Tetris/score_board.sv Line: 26
Info (12133): Instantiated megafunction "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Div3" with the following parameter: File: C:/ECE_385/Tetris/score_board.sv Line: 26
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "15"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_8vl.tdf
    Info (12023): Found entity 1: lpm_divide_8vl File: C:/ECE_385/Tetris/db/lpm_divide_8vl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info (12023): Found entity 1: sign_div_unsign_anh File: C:/ECE_385/Tetris/db/sign_div_unsign_anh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uke.tdf
    Info (12023): Found entity 1: alt_u_div_uke File: C:/ECE_385/Tetris/db/alt_u_div_uke.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Div4" File: C:/ECE_385/Tetris/score_board.sv Line: 27
Info (12133): Instantiated megafunction "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Div4" with the following parameter: File: C:/ECE_385/Tetris/score_board.sv Line: 27
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "18"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_bvl.tdf
    Info (12023): Found entity 1: lpm_divide_bvl File: C:/ECE_385/Tetris/db/lpm_divide_bvl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dnh File: C:/ECE_385/Tetris/db/sign_div_unsign_dnh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_4le.tdf
    Info (12023): Found entity 1: alt_u_div_4le File: C:/ECE_385/Tetris/db/alt_u_div_4le.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div69" File: C:/ECE_385/Tetris/End_Screen.sv Line: 213
Info (12133): Instantiated megafunction "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div69" with the following parameter: File: C:/ECE_385/Tetris/End_Screen.sv Line: 213
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ktl.tdf
    Info (12023): Found entity 1: lpm_divide_ktl File: C:/ECE_385/Tetris/db/lpm_divide_ktl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh File: C:/ECE_385/Tetris/db/sign_div_unsign_mlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mhe.tdf
    Info (12023): Found entity 1: alt_u_div_mhe File: C:/ECE_385/Tetris/db/alt_u_div_mhe.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod3" File: C:/ECE_385/Tetris/line_board.sv Line: 22
Info (12133): Instantiated megafunction "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod3" with the following parameter: File: C:/ECE_385/Tetris/line_board.sv Line: 22
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "11"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_7nl.tdf
    Info (12023): Found entity 1: lpm_divide_7nl File: C:/ECE_385/Tetris/db/lpm_divide_7nl.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|lpm_divide:Div1" File: C:/ECE_385/Tetris/Color_Mapper.sv Line: 77
Info (12133): Instantiated megafunction "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|lpm_divide:Div1" with the following parameter: File: C:/ECE_385/Tetris/Color_Mapper.sv Line: 77
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|lpm_divide:Div0" File: C:/ECE_385/Tetris/Color_Mapper.sv Line: 76
Info (12133): Instantiated megafunction "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|lpm_divide:Div0" with the following parameter: File: C:/ECE_385/Tetris/Color_Mapper.sv Line: 76
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|Start:start|lpm_divide:Div1" File: C:/ECE_385/Tetris/Start.sv Line: 36
Info (12133): Instantiated megafunction "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|Start:start|lpm_divide:Div1" with the following parameter: File: C:/ECE_385/Tetris/Start.sv Line: 36
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ltl.tdf
    Info (12023): Found entity 1: lpm_divide_ltl File: C:/ECE_385/Tetris/db/lpm_divide_ltl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: C:/ECE_385/Tetris/db/sign_div_unsign_nlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf
    Info (12023): Found entity 1: alt_u_div_ohe File: C:/ECE_385/Tetris/db/alt_u_div_ohe.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|Start:start|lpm_divide:Div0" File: C:/ECE_385/Tetris/Start.sv Line: 35
Info (12133): Instantiated megafunction "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|Start:start|lpm_divide:Div0" with the following parameter: File: C:/ECE_385/Tetris/Start.sv Line: 35
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div62" File: C:/ECE_385/Tetris/End_Screen.sv Line: 205
Info (12133): Instantiated megafunction "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Div62" with the following parameter: File: C:/ECE_385/Tetris/End_Screen.sv Line: 205
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|lpm_divide:Mod0" File: C:/ECE_385/Tetris/moving.sv Line: 220
Info (12133): Instantiated megafunction "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|lpm_divide:Mod0" with the following parameter: File: C:/ECE_385/Tetris/moving.sv Line: 220
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_9kl.tdf
    Info (12023): Found entity 1: lpm_divide_9kl File: C:/ECE_385/Tetris/db/lpm_divide_9kl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_8kh File: C:/ECE_385/Tetris/db/sign_div_unsign_8kh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qee.tdf
    Info (12023): Found entity 1: alt_u_div_qee File: C:/ECE_385/Tetris/db/alt_u_div_qee.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|lpm_divide:Div0" File: C:/ECE_385/Tetris/moving.sv Line: 237
Info (12133): Instantiated megafunction "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|moving:moving_piece|lpm_divide:Div0" with the following parameter: File: C:/ECE_385/Tetris/moving.sv Line: 237
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5sl.tdf
    Info (12023): Found entity 1: lpm_divide_5sl File: C:/ECE_385/Tetris/db/lpm_divide_5sl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7kh File: C:/ECE_385/Tetris/db/sign_div_unsign_7kh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_oee.tdf
    Info (12023): Found entity 1: alt_u_div_oee File: C:/ECE_385/Tetris/db/alt_u_div_oee.tdf Line: 26
Warning (12241): 9 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[7]" and its non-tri-state driver. File: C:/ECE_385/Tetris/tetris.sv Line: 40
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[10]" and its non-tri-state driver. File: C:/ECE_385/Tetris/tetris.sv Line: 40
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[11]" and its non-tri-state driver. File: C:/ECE_385/Tetris/tetris.sv Line: 40
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[13]" and its non-tri-state driver. File: C:/ECE_385/Tetris/tetris.sv Line: 40
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_RESET_N" and its non-tri-state driver. File: C:/ECE_385/Tetris/tetris.sv Line: 42
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: C:/ECE_385/Tetris/tetris.sv Line: 40
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: C:/ECE_385/Tetris/tetris.sv Line: 40
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: C:/ECE_385/Tetris/tetris.sv Line: 40
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: C:/ECE_385/Tetris/tetris.sv Line: 40
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: C:/ECE_385/Tetris/tetris.sv Line: 40
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: C:/ECE_385/Tetris/tetris.sv Line: 40
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: C:/ECE_385/Tetris/tetris.sv Line: 40
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: C:/ECE_385/Tetris/tetris.sv Line: 40
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "ARDUINO_IO[6]" is fed by VCC File: C:/ECE_385/Tetris/tetris.sv Line: 40
Info (13000): Registers with preset signals will power-up high File: C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][10]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][10]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][10]~1" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][9]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][9]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][9]~5" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][8]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][8]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][8]~9" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][11]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][11]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][11]~13" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][5]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][5]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][5]~17" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][6]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][6]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][6]~21" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][4]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][4]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][4]~25" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][7]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][7]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][7]~29" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][2]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][2]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][2]~33" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][1]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][1]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][1]~37" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][0]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][0]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][0]~41" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][3]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][3]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][3]~45" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][13]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][13]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][13]~49" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][14]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][14]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][14]~53" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][12]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][12]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][12]~57" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][15]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][15]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][15]~61" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][22]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][22]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][22]~65" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][26]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][26]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][26]~69" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][18]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][18]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][18]~73" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][30]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][30]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][30]~77" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][25]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][25]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][25]~81" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][21]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][21]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][21]~85" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][17]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][17]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][17]~89" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][29]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][29]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][29]~93" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][20]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][20]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][20]~97" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][24]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][24]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][24]~101" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][16]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][16]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][16]~105" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][28]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][28]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][28]~109" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][27]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][27]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][27]~113" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][23]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][23]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][23]~117" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][19]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][19]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][19]~121" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][31]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][31]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[9][31]~125" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][6]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][6]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][6]~129" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][5]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][5]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][5]~133" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][4]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][4]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][4]~137" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][7]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][7]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][7]~141" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][9]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][9]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][9]~145" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][10]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][10]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][10]~149" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][8]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][8]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][8]~153" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][11]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][11]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][11]~157" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][1]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][1]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][1]~161" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][2]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][2]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][2]~165" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][0]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][0]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][0]~169" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][3]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][3]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][3]~173" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][14]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][14]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][14]~177" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][13]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][13]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][13]~181" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][12]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][12]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][12]~185" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][15]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][15]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][15]~189" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][21]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][21]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][21]~193" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][25]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][25]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][25]~197" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][17]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][17]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][17]~201" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][29]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][29]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][29]~205" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][26]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][26]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][26]~209" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][22]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][22]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][22]~213" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][18]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][18]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][18]~217" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][30]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][30]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][30]~221" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][24]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][24]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][24]~225" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][20]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][20]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][20]~229" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][16]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][16]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][16]~233" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][28]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][28]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][28]~237" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][23]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][23]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][23]~241" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][27]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][27]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][27]~245" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][19]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][19]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][19]~249" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][31]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][31]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[10][31]~253" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][6]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][6]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][6]~257" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][5]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][5]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][5]~261" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][4]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][4]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][4]~265" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][7]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][7]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][7]~269" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][9]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][9]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][9]~273" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][10]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][10]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][10]~277" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][8]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][8]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][8]~281" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][11]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][11]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][11]~285" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][1]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][1]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][1]~289" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][2]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][2]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][2]~293" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][0]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][0]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][0]~297" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][3]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][3]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][3]~301" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][14]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][14]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][14]~305" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][13]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][13]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][13]~309" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][12]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][12]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][12]~313" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][15]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][15]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][15]~317" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][21]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][21]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][21]~321" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][25]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][25]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][25]~325" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][17]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][17]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][17]~329" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][29]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][29]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][29]~333" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][26]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][26]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][26]~337" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][22]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][22]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][22]~341" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][18]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][18]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][18]~345" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][30]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][30]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][30]~349" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][24]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][24]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][24]~353" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][20]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][20]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][20]~357" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][16]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][16]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][16]~361" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][28]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][28]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][28]~365" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][23]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][23]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][23]~369" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][27]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][27]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][27]~373" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][19]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][19]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][19]~377" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][31]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][31]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[8][31]~381" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][10]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][10]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][10]~385" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][9]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][9]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][9]~389" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][8]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][8]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][8]~393" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][11]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][11]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][11]~397" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][5]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][5]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][5]~401" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][6]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][6]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][6]~405" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][4]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][4]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][4]~409" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][7]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][7]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][7]~413" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][2]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][2]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][2]~417" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][1]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][1]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][1]~421" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][0]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][0]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][0]~425" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][3]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][3]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][3]~429" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][13]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][13]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][13]~433" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][14]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][14]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][14]~437" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][12]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][12]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][12]~441" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][15]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][15]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][15]~445" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][22]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][22]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][22]~449" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][26]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][26]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][26]~453" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][18]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][18]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][18]~457" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][30]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][30]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][30]~461" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][25]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][25]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][25]~465" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][21]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][21]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][21]~469" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][17]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][17]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][17]~473" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][29]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][29]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][29]~477" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][20]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][20]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][20]~481" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][24]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][24]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][24]~485" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][16]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][16]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][16]~489" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][28]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][28]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][28]~493" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][27]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][27]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][27]~497" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][23]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][23]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][23]~501" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][19]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][19]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][19]~505" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][31]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][31]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[11][31]~509" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][6]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][6]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][6]~513" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][5]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][5]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][5]~517" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][4]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][4]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][4]~521" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][7]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][7]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][7]~525" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][9]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][9]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][9]~529" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][10]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][10]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][10]~533" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][8]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][8]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][8]~537" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][11]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][11]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][11]~541" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][1]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][1]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][1]~545" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][2]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][2]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][2]~549" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][0]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][0]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][0]~553" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][3]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][3]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][3]~557" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][14]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][14]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][14]~561" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][13]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][13]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][13]~565" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][12]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][12]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][12]~569" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][15]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][15]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][15]~573" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][21]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][21]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][21]~577" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][25]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][25]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][25]~581" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][17]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][17]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][17]~585" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][29]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][29]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][29]~589" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][26]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][26]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][26]~593" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][22]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][22]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][22]~597" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][18]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][18]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][18]~601" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][30]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][30]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][30]~605" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][24]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][24]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][24]~609" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][20]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][20]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][20]~613" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][16]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][16]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][16]~617" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][28]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][28]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][28]~621" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][23]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][23]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][23]~625" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][27]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][27]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][27]~629" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][19]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][19]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][19]~633" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][31]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][31]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[6][31]~637" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][10]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][10]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][10]~641" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][9]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][9]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][9]~645" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][8]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][8]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][8]~649" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][11]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][11]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][11]~653" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][5]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][5]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][5]~657" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][6]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][6]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][6]~661" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][4]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][4]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][4]~665" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][7]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][7]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][7]~669" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][2]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][2]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][2]~673" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][1]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][1]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][1]~677" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][0]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][0]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][0]~681" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][3]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][3]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][3]~685" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][13]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][13]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][13]~689" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][14]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][14]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][14]~693" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][12]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][12]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][12]~697" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][15]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][15]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][15]~701" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][22]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][22]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][22]~705" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][26]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][26]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][26]~709" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][18]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][18]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][18]~713" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][30]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][30]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][30]~717" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][25]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][25]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][25]~721" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][21]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][21]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][21]~725" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][17]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][17]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][17]~729" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][29]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][29]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][29]~733" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][20]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][20]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][20]~737" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][24]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][24]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][24]~741" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][16]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][16]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][16]~745" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][28]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][28]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][28]~749" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][27]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][27]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][27]~753" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][23]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][23]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][23]~757" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][19]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][19]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][19]~761" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][31]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][31]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[5][31]~765" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][6]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][6]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][6]~769" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][5]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][5]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][5]~773" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][4]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][4]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][4]~777" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][7]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][7]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][7]~781" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][9]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][9]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][9]~785" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][10]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][10]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][10]~789" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][8]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][8]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][8]~793" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][11]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][11]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][11]~797" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][1]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][1]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][1]~801" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][2]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][2]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][2]~805" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][0]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][0]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][0]~809" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][3]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][3]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][3]~813" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][14]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][14]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][14]~817" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][13]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][13]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][13]~821" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][12]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][12]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][12]~825" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][15]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][15]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][15]~829" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][21]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][21]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][21]~833" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][25]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][25]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][25]~837" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][17]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][17]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][17]~841" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][29]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][29]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][29]~845" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][26]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][26]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][26]~849" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][22]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][22]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][22]~853" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][18]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][18]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][18]~857" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][30]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][30]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][30]~861" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][24]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][24]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][24]~865" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][20]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][20]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][20]~869" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][16]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][16]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][16]~873" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][28]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][28]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][28]~877" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][23]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][23]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][23]~881" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][27]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][27]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][27]~885" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][19]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][19]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][19]~889" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][31]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][31]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[4][31]~893" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][10]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][10]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][10]~897" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][9]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][9]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][9]~901" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][8]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][8]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][8]~905" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][11]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][11]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][11]~909" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][5]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][5]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][5]~913" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][6]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][6]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][6]~917" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][4]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][4]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][4]~921" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][7]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][7]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][7]~925" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][2]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][2]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][2]~929" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][1]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][1]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][1]~933" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][0]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][0]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][0]~937" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][3]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][3]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][3]~941" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][13]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][13]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][13]~945" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][14]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][14]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][14]~949" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][12]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][12]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][12]~953" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][15]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][15]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][15]~957" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][22]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][22]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][22]~961" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][26]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][26]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][26]~965" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][18]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][18]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][18]~969" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][30]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][30]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][30]~973" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][25]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][25]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][25]~977" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][21]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][21]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][21]~981" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][17]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][17]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][17]~985" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][29]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][29]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][29]~989" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][20]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][20]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][20]~993" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][24]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][24]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][24]~997" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][16]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][16]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][16]~1001" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][28]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][28]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][28]~1005" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][27]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][27]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][27]~1009" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][23]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][23]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][23]~1013" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][19]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][19]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][19]~1017" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][31]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][31]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[7][31]~1021" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][10]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][10]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][10]~1025" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][9]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][9]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][9]~1029" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][8]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][8]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][8]~1033" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][11]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][11]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][11]~1037" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][5]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][5]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][5]~1041" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][6]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][6]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][6]~1045" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][4]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][4]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][4]~1049" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][7]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][7]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][7]~1053" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][2]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][2]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][2]~1057" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][1]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][1]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][1]~1061" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][0]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][0]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][0]~1065" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][3]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][3]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][3]~1069" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][13]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][13]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][13]~1073" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][14]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][14]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][14]~1077" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][12]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][12]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][12]~1081" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][15]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][15]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][15]~1085" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][22]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][22]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][22]~1089" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][26]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][26]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][26]~1093" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][18]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][18]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][18]~1097" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][30]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][30]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][30]~1101" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][25]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][25]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][25]~1105" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][21]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][21]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][21]~1109" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][17]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][17]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][17]~1113" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][29]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][29]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][29]~1117" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][20]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][20]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][20]~1121" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][24]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][24]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][24]~1125" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][16]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][16]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][16]~1129" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][28]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][28]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][28]~1133" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][27]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][27]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][27]~1137" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][23]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][23]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][23]~1141" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][19]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][19]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][19]~1145" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][31]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][31]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[1][31]~1149" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][6]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][6]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][6]~1153" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][5]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][5]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][5]~1157" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][4]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][4]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][4]~1161" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][7]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][7]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][7]~1165" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][9]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][9]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][9]~1169" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][10]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][10]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][10]~1173" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][8]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][8]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][8]~1177" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][11]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][11]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][11]~1181" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][1]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][1]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][1]~1185" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][2]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][2]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][2]~1189" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][0]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][0]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][0]~1193" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][3]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][3]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][3]~1197" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][14]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][14]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][14]~1201" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][13]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][13]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][13]~1205" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][12]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][12]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][12]~1209" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][15]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][15]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][15]~1213" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][21]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][21]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][21]~1217" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][25]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][25]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][25]~1221" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][17]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][17]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][17]~1225" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][29]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][29]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][29]~1229" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][26]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][26]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][26]~1233" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][22]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][22]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][22]~1237" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][18]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][18]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][18]~1241" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][30]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][30]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][30]~1245" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][24]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][24]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][24]~1249" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][20]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][20]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][20]~1253" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][16]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][16]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][16]~1257" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][28]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][28]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][28]~1261" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][23]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][23]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][23]~1265" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][27]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][27]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][27]~1269" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][19]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][19]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][19]~1273" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][31]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][31]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[2][31]~1277" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][6]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][6]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][6]~1281" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][5]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][5]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][5]~1285" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][4]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][4]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][4]~1289" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][7]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][7]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][7]~1293" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][9]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][9]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][9]~1297" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][10]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][10]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][10]~1301" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][8]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][8]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][8]~1305" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][11]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][11]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][11]~1309" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][1]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][1]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][1]~1313" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][2]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][2]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][2]~1317" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][0]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][0]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][0]~1321" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][3]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][3]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][3]~1325" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][14]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][14]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][14]~1329" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][13]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][13]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][13]~1333" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][12]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][12]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][12]~1337" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][15]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][15]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][15]~1341" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][21]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][21]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][21]~1345" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][25]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][25]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][25]~1349" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][17]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][17]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][17]~1353" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][29]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][29]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][29]~1357" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][26]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][26]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][26]~1361" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][22]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][22]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][22]~1365" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][18]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][18]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][18]~1369" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][30]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][30]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][30]~1373" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][24]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][24]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][24]~1377" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][20]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][20]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][20]~1381" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][16]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][16]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][16]~1385" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][28]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][28]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][28]~1389" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][23]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][23]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][23]~1393" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][27]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][27]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][27]~1397" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][19]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][19]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][19]~1401" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][31]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][31]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[0][31]~1405" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][10]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][10]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][10]~1409" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][9]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][9]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][9]~1413" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][8]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][8]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][8]~1417" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][11]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][11]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][11]~1421" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][5]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][5]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][5]~1425" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][6]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][6]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][6]~1429" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][4]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][4]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][4]~1433" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][7]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][7]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][7]~1437" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][2]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][2]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][2]~1441" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][1]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][1]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][1]~1445" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][0]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][0]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][0]~1449" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][3]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][3]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][3]~1453" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][13]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][13]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][13]~1457" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][14]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][14]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][14]~1461" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][12]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][12]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][12]~1465" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][15]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][15]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][15]~1469" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][22]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][22]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][22]~1473" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][26]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][26]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][26]~1477" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][18]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][18]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][18]~1481" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][30]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][30]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][30]~1485" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][25]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][25]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][25]~1489" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][21]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][21]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][21]~1493" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][17]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][17]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][17]~1497" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][29]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][29]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][29]~1501" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][20]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][20]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][20]~1505" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][24]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][24]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][24]~1509" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][16]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][16]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][16]~1513" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][28]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][28]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][28]~1517" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][27]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][27]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][27]~1521" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][23]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][23]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][23]~1525" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][19]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][19]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][19]~1529" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][31]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][31]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[3][31]~1533" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][6]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][6]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][6]~1537" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][5]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][5]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][5]~1541" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][4]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][4]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][4]~1545" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][7]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][7]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][7]~1549" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][9]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][9]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][9]~1553" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][10]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][10]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][10]~1557" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][8]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][8]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][8]~1561" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][11]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][11]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][11]~1565" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][1]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][1]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][1]~1569" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][2]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][2]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][2]~1573" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][0]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][0]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][0]~1577" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][3]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][3]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][3]~1581" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][14]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][14]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][14]~1585" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][13]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][13]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][13]~1589" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][12]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][12]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][12]~1593" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][15]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][15]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][15]~1597" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][21]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][21]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][21]~1601" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][25]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][25]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][25]~1605" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][17]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][17]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][17]~1609" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][29]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][29]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][29]~1613" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][26]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][26]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][26]~1617" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][22]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][22]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][22]~1621" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][18]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][18]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][18]~1625" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][30]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][30]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][30]~1629" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][24]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][24]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][24]~1633" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][20]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][20]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][20]~1637" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][16]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][16]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][16]~1641" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][28]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][28]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][28]~1645" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][23]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][23]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][23]~1649" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][27]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][27]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][27]~1653" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][19]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][19]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][19]~1657" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][31]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][31]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[14][31]~1661" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][10]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][10]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][10]~1665" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][9]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][9]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][9]~1669" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][8]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][8]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][8]~1673" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][11]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][11]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][11]~1677" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][5]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][5]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][5]~1681" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][6]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][6]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][6]~1685" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][4]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][4]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][4]~1689" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][7]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][7]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][7]~1693" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][2]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][2]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][2]~1697" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][1]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][1]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][1]~1701" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][0]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][0]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][0]~1705" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][3]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][3]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][3]~1709" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][13]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][13]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][13]~1713" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][14]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][14]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][14]~1717" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][12]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][12]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][12]~1721" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][15]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][15]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][15]~1725" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][22]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][22]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][22]~1729" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][26]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][26]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][26]~1733" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][18]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][18]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][18]~1737" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][30]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][30]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][30]~1741" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][25]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][25]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][25]~1745" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][21]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][21]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][21]~1749" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][17]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][17]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][17]~1753" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][29]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][29]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][29]~1757" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][20]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][20]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][20]~1761" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][24]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][24]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][24]~1765" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][16]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][16]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][16]~1769" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][28]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][28]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][28]~1773" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][27]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][27]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][27]~1777" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][23]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][23]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][23]~1781" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][19]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][19]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][19]~1785" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][31]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][31]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[13][31]~1789" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][6]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][6]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][6]~1793" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][5]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][5]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][5]~1797" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][4]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][4]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][4]~1801" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][7]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][7]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][7]~1805" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][9]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][9]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][9]~1809" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][10]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][10]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][10]~1813" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][8]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][8]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][8]~1817" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][11]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][11]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][11]~1821" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][1]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][1]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][1]~1825" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][2]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][2]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][2]~1829" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][0]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][0]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][0]~1833" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][3]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][3]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][3]~1837" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][14]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][14]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][14]~1841" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][13]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][13]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][13]~1845" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][12]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][12]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][12]~1849" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][15]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][15]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][15]~1853" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][21]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][21]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][21]~1857" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][25]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][25]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][25]~1861" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][17]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][17]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][17]~1865" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][29]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][29]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][29]~1869" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][26]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][26]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][26]~1873" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][22]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][22]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][22]~1877" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][18]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][18]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][18]~1881" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][30]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][30]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][30]~1885" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][24]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][24]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][24]~1889" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][20]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][20]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][20]~1893" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][16]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][16]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][16]~1897" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][28]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][28]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][28]~1901" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][23]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][23]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][23]~1905" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][27]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][27]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][27]~1909" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][19]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][19]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][19]~1913" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][31]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][31]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[12][31]~1917" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][10]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][10]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][10]~1921" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][9]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][9]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][9]~1925" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][8]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][8]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][8]~1929" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][11]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][11]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][11]~1933" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][5]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][5]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][5]~1937" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][6]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][6]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][6]~1941" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][4]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][4]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][4]~1945" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][7]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][7]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][7]~1949" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][2]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][2]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][2]~1953" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][1]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][1]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][1]~1957" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][0]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][0]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][0]~1961" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][3]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][3]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][3]~1965" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][13]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][13]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][13]~1969" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][14]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][14]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][14]~1973" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][12]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][12]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][12]~1977" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][15]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][15]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][15]~1981" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][22]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][22]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][22]~1985" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][26]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][26]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][26]~1989" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][18]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][18]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][18]~1993" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][30]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][30]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][30]~1997" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][25]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][25]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][25]~2001" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][21]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][21]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][21]~2005" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][17]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][17]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][17]~2009" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][29]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][29]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][29]~2013" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][20]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][20]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][20]~2017" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][24]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][24]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][24]~2021" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][16]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][16]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][16]~2025" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][28]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][28]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][28]~2029" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][27]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][27]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][27]~2033" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][23]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][23]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][23]~2037" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][19]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][19]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][19]~2041" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][31]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][31]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[15][31]~2045" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][6]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][6]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][6]~2049" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][5]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][5]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][5]~2053" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][4]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][4]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][4]~2057" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][7]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][7]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][7]~2061" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][9]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][9]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][9]~2065" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][10]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][10]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][10]~2069" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][8]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][8]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][8]~2073" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][11]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][11]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][11]~2077" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][1]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][1]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][1]~2081" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][2]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][2]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][2]~2085" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][0]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][0]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][0]~2089" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][3]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][3]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][3]~2093" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][14]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][14]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][14]~2097" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][13]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][13]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][13]~2101" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][12]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][12]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][12]~2105" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][15]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][15]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][15]~2109" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][21]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][21]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][21]~2113" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][25]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][25]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][25]~2117" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][17]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][17]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][17]~2121" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][29]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][29]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][29]~2125" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][26]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][26]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][26]~2129" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][22]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][22]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][22]~2133" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][18]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][18]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][18]~2137" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][30]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][30]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][30]~2141" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][24]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][24]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][24]~2145" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][20]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][20]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][20]~2149" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][16]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][16]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][16]~2153" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][28]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][28]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][28]~2157" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][23]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][23]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][23]~2161" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][27]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][27]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][27]~2165" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][19]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][19]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][19]~2169" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][31]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][31]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[18][31]~2173" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][10]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][10]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][10]~2177" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][9]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][9]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][9]~2181" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][8]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][8]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][8]~2185" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][11]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][11]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][11]~2189" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][5]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][5]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][5]~2193" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][6]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][6]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][6]~2197" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][4]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][4]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][4]~2201" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][7]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][7]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][7]~2205" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][2]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][2]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][2]~2209" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][1]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][1]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][1]~2213" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][0]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][0]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][0]~2217" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][3]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][3]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][3]~2221" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][13]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][13]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][13]~2225" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][14]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][14]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][14]~2229" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][12]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][12]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][12]~2233" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][15]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][15]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][15]~2237" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][22]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][22]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][22]~2241" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][26]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][26]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][26]~2245" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][18]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][18]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][18]~2249" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][30]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][30]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][30]~2253" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][25]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][25]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][25]~2257" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][21]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][21]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][21]~2261" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][17]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][17]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][17]~2265" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][29]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][29]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][29]~2269" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][20]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][20]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][20]~2273" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][24]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][24]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][24]~2277" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][16]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][16]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][16]~2281" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][28]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][28]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][28]~2285" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][27]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][27]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][27]~2289" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][23]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][23]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][23]~2293" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][19]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][19]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][19]~2297" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][31]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][31]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[17][31]~2301" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][6]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][6]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][6]~2305" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][5]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][5]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][5]~2309" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][4]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][4]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][4]~2313" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][7]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][7]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][7]~2317" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][9]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][9]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][9]~2321" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][10]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][10]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][10]~2325" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][8]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][8]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][8]~2329" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][11]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][11]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][11]~2333" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][1]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][1]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][1]~2337" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][2]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][2]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][2]~2341" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][0]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][0]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][0]~2345" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][3]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][3]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][3]~2349" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][14]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][14]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][14]~2353" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][13]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][13]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][13]~2357" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][12]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][12]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][12]~2361" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][15]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][15]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][15]~2365" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][21]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][21]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][21]~2369" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][25]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][25]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][25]~2373" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][17]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][17]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][17]~2377" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][29]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][29]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][29]~2381" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][26]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][26]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][26]~2385" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][22]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][22]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][22]~2389" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][18]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][18]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][18]~2393" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][30]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][30]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][30]~2397" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][24]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][24]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][24]~2401" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][20]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][20]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][20]~2405" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][16]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][16]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][16]~2409" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][28]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][28]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][28]~2413" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][23]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][23]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][23]~2417" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][27]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][27]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][27]~2421" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][19]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][19]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][19]~2425" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][31]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][31]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[16][31]~2429" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][10]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][10]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][10]~2433" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][9]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][9]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][9]~2437" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][8]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][8]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][8]~2441" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][11]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][11]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][11]~2445" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][5]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][5]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][5]~2449" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][6]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][6]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][6]~2453" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][4]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][4]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][4]~2457" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][7]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][7]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][7]~2461" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][2]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][2]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][2]~2465" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][1]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][1]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][1]~2469" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][0]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][0]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][0]~2473" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][3]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][3]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][3]~2477" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][13]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][13]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][13]~2481" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][14]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][14]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][14]~2485" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][12]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][12]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][12]~2489" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][15]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][15]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][15]~2493" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][22]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][22]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][22]~2497" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][26]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][26]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][26]~2501" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][18]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][18]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][18]~2505" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][30]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][30]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][30]~2509" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][25]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][25]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][25]~2513" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][21]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][21]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][21]~2517" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][17]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][17]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][17]~2521" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][29]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][29]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][29]~2525" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][20]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][20]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][20]~2529" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][24]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][24]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][24]~2533" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][16]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][16]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][16]~2537" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][28]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][28]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][28]~2541" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][27]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][27]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][27]~2545" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][23]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][23]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][23]~2549" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][19]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][19]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][19]~2553" File: C:/ECE_385/Tetris/update.sv Line: 39
    Warning (13310): Register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][31]" is converted into an equivalent circuit using register "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][31]~_emulated" and latch "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|update:update_piece|temp_board[19][31]~2557" File: C:/ECE_385/Tetris/update.sv Line: 39
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "ARDUINO_IO[6]~synth" File: C:/ECE_385/Tetris/tetris.sv Line: 40
    Warning (13010): Node "ARDUINO_IO[7]~synth" File: C:/ECE_385/Tetris/tetris.sv Line: 40
    Warning (13010): Node "ARDUINO_IO[10]~synth" File: C:/ECE_385/Tetris/tetris.sv Line: 40
    Warning (13010): Node "ARDUINO_IO[11]~synth" File: C:/ECE_385/Tetris/tetris.sv Line: 40
    Warning (13010): Node "ARDUINO_IO[13]~synth" File: C:/ECE_385/Tetris/tetris.sv Line: 40
    Warning (13010): Node "ARDUINO_RESET_N~synth" File: C:/ECE_385/Tetris/tetris.sv Line: 42
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/ECE_385/Tetris/tetris.sv Line: 26
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 357 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_31_result_int[0]~0" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 151
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_6_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 166
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_7_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 171
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_8_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 176
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_9_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 181
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_10_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 36
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_11_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 41
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_12_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 46
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_13_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 51
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_14_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 56
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_15_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 61
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_16_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 66
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_17_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 71
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_18_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 76
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_19_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 81
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_20_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 91
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_21_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 96
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_22_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 101
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_23_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 106
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_24_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 111
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_25_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 116
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_26_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 121
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_27_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 126
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_28_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 131
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_29_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 136
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_30_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 146
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_31_result_int[0]~0" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 151
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_9_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 181
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_10_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 36
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_11_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 41
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_12_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 46
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_13_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 51
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_14_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 56
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_15_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 61
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_16_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 66
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_17_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 71
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_18_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 76
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_19_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 81
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_20_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 91
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_21_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 96
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_22_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 101
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_23_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 106
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_24_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 111
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_25_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 116
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_26_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 121
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_27_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 126
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_28_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 131
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_29_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 136
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_30_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 146
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod3|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_31_result_int[0]~0" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 151
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod3|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_12_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 46
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod3|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_13_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 51
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod3|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_14_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 56
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod3|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_15_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 61
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod3|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_16_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 66
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod3|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_17_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 71
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod3|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_18_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 76
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod3|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_19_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 81
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod3|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_20_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 91
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod3|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_21_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 96
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod3|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_22_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 101
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod3|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_23_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 106
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod3|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_24_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 111
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod3|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_25_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 116
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod3|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_26_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 121
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod3|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_27_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 126
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod3|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_28_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 131
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod3|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_29_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 136
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod3|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_30_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 146
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod4|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_31_result_int[0]~0" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 151
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod4|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_16_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 66
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod4|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_17_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 71
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod4|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_18_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 76
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod4|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_19_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 81
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod4|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_20_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 91
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod4|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_21_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 96
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod4|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_22_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 101
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod4|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_23_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 106
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod4|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_24_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 111
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod4|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_25_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 116
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod4|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_26_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 121
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod4|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_27_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 126
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod4|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_28_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 131
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod4|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_29_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 136
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod4|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_30_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 146
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod5|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_31_result_int[0]~0" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 151
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod5|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_19_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 81
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod5|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_20_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 91
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod5|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_21_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 96
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod5|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_22_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 101
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod5|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_23_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 106
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod5|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_24_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 111
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod5|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_25_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 116
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod5|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_26_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 121
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod5|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_27_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 126
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod5|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_28_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 131
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod5|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_29_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 136
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|score_board:scr_brd|lpm_divide:Mod5|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_30_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 146
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod16|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_16_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 66
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod16|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_17_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 71
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod16|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_18_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 76
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod16|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_19_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 81
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod16|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_20_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 91
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod16|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_21_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 96
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod16|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_22_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 101
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod16|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_23_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 106
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod16|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_24_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 111
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod16|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_25_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 116
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod16|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_26_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 121
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod16|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_27_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 126
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod16|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_28_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 131
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod16|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_29_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 136
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod16|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_30_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 146
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod16|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_31_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 151
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod15|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_12_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 46
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod15|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_13_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 51
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod15|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_14_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 56
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod15|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_15_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 61
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod15|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_16_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 66
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod15|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_17_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 71
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod15|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_18_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 76
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod15|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_19_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 81
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod15|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_20_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 91
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod15|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_21_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 96
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod15|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_22_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 101
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod15|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_23_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 106
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod15|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_24_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 111
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod15|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_25_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 116
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod15|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_26_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 121
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod15|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_27_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 126
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod15|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_28_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 131
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod15|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_29_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 136
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod15|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_30_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 146
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod15|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_31_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 151
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod17|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_31_result_int[0]~0" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 151
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod17|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_19_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 81
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod17|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_20_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 91
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod17|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_21_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 96
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod17|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_22_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 101
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod17|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_23_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 106
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod17|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_24_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 111
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod17|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_25_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 116
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod17|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_26_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 121
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod17|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_27_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 126
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod17|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_28_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 131
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod17|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_29_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 136
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod17|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_30_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 146
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod13|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_31_result_int[0]~0" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 151
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod13|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_6_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 166
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod13|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_7_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 171
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod13|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_8_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 176
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod13|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_9_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 181
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod13|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_10_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 36
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod13|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_11_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 41
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod13|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_12_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 46
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod13|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_13_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 51
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod13|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_14_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 56
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod13|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_15_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 61
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod13|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_16_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 66
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod13|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_17_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 71
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod13|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_18_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 76
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod13|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_19_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 81
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod13|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_20_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 91
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod13|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_21_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 96
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod13|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_22_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 101
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod13|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_23_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 106
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod13|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_24_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 111
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod13|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_25_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 116
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod13|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_26_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 121
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod13|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_27_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 126
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod13|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_28_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 131
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod13|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_29_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 136
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod13|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_30_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 146
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod14|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_9_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 181
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod14|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_10_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 36
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod14|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_11_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 41
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod14|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_12_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 46
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod14|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_13_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 51
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod14|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_14_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 56
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod14|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_15_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 61
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod14|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_16_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 66
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod14|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_17_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 71
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod14|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_18_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 76
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod14|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_19_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 81
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod14|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_20_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 91
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod14|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_21_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 96
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod14|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_22_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 101
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod14|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_23_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 106
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod14|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_24_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 111
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod14|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_25_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 116
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod14|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_26_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 121
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod14|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_27_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 126
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod14|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_28_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 131
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod14|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_29_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 136
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod14|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_30_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 146
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod14|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_31_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 151
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod11|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_19_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 81
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod11|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_20_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 91
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod11|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_21_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 96
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod11|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_22_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 101
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod11|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_23_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 106
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod11|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_24_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 111
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod11|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_25_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 116
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod11|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_26_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 121
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod11|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_27_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 126
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod11|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_28_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 131
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod11|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_29_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 136
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod11|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_30_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 146
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod11|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_31_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 151
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod9|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_12_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 46
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod9|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_13_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 51
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod9|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_14_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 56
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod9|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_15_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 61
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod9|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_16_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 66
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod9|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_17_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 71
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod9|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_18_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 76
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod9|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_19_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 81
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod9|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_20_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 91
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod9|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_21_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 96
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod9|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_22_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 101
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod9|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_23_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 106
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod9|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_24_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 111
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod9|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_25_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 116
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod9|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_26_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 121
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod9|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_27_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 126
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod9|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_28_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 131
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod9|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_29_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 136
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod9|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_30_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 146
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod9|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_31_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 151
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod10|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_31_result_int[0]~0" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 151
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod10|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_16_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 66
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod10|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_17_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 71
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod10|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_18_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 76
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod10|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_19_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 81
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod10|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_20_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 91
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod10|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_21_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 96
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod10|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_22_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 101
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod10|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_23_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 106
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod10|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_24_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 111
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod10|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_25_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 116
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod10|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_26_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 121
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod10|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_27_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 126
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod10|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_28_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 131
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod10|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_29_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 136
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod10|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_30_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 146
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod7|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_6_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 166
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod7|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_7_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 171
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod7|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_8_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 176
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod7|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_9_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 181
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod7|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_10_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 36
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod7|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_11_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 41
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod7|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_12_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 46
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod7|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_13_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 51
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod7|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_14_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 56
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod7|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_15_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 61
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod7|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_16_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 66
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod7|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_17_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 71
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod7|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_18_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 76
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod7|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_19_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 81
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod7|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_20_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 91
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod7|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_21_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 96
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod7|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_22_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 101
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod7|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_23_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 106
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod7|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_24_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 111
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod7|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_25_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 116
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod7|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_26_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 121
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod7|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_27_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 126
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod7|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_28_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 131
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod7|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_29_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 136
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod7|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_30_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 146
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod7|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_31_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 151
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod8|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_31_result_int[0]~0" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 151
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod8|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_9_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 181
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod8|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_10_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 36
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod8|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_11_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 41
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod8|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_12_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 46
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod8|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_13_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 51
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod8|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_14_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 56
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod8|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_15_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 61
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod8|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_16_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 66
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod8|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_17_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 71
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod8|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_18_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 76
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod8|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_19_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 81
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod8|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_20_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 91
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod8|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_21_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 96
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod8|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_22_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 101
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod8|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_23_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 106
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod8|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_24_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 111
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod8|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_25_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 116
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod8|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_26_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 121
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod8|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_27_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 126
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod8|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_28_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 131
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod8|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_29_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 136
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod8|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_30_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 146
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod5|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_31_result_int[0]~0" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 151
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod5|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_19_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 81
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod5|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_20_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 91
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod5|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_21_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 96
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod5|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_22_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 101
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod5|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_23_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 106
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod5|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_24_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 111
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod5|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_25_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 116
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod5|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_26_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 121
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod5|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_27_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 126
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod5|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_28_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 131
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod5|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_29_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 136
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod5|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_30_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 146
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod4|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_31_result_int[0]~0" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 151
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod4|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_16_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 66
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod4|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_17_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 71
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod4|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_18_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 76
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod4|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_19_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 81
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod4|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_20_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 91
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod4|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_21_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 96
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod4|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_22_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 101
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod4|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_23_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 106
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod4|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_24_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 111
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod4|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_25_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 116
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod4|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_26_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 121
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod4|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_27_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 126
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod4|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_28_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 131
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod4|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_29_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 136
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod4|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_30_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 146
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_6_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 166
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_7_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 171
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_8_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 176
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_9_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 181
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_10_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 36
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_11_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 41
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_12_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 46
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_13_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 51
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_14_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 56
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_15_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 61
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_16_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 66
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_17_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 71
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_18_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 76
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_19_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 81
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_20_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 91
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_21_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 96
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_22_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 101
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_23_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 106
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_24_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 111
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_25_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 116
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_26_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 121
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_27_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 126
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_28_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 131
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_29_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 136
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_30_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 146
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_31_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 151
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod3|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_31_result_int[0]~0" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 151
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod3|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_12_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 46
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod3|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_13_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 51
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod3|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_14_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 56
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod3|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_15_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 61
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod3|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_16_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 66
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod3|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_17_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 71
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod3|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_18_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 76
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod3|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_19_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 81
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod3|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_20_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 91
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod3|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_21_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 96
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod3|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_22_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 101
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod3|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_23_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 106
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod3|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_24_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 111
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod3|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_25_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 116
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod3|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_26_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 121
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod3|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_27_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 126
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod3|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_28_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 131
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod3|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_29_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 136
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod3|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_30_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 146
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_31_result_int[0]~0" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 151
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_9_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 181
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_10_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 36
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_11_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 41
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_12_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 46
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_13_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 51
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_14_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 56
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_15_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 61
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_16_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 66
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_17_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 71
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_18_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 76
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_19_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 81
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_20_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 91
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_21_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 96
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_22_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 101
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_23_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 106
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_24_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 111
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_25_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 116
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_26_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 121
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_27_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 126
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_28_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 131
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_29_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 136
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|End_Screen:end_screen|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_30_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 146
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|lpm_divide:Div1|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_24_result_int[1]~10" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 111
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|lpm_divide:Div0|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_24_result_int[1]~10" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 111
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod3|lpm_divide_7nl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_mke:divider|add_sub_18_result_int[2]~20" File: C:/ECE_385/Tetris/db/alt_u_div_mke.tdf Line: 76
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod3|lpm_divide_7nl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_mke:divider|add_sub_18_result_int[1]~22" File: C:/ECE_385/Tetris/db/alt_u_div_mke.tdf Line: 76
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod3|lpm_divide_7nl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_mke:divider|add_sub_18_result_int[0]~24" File: C:/ECE_385/Tetris/db/alt_u_div_mke.tdf Line: 76
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod3|lpm_divide_7nl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_mke:divider|add_sub_19_result_int[0]~24" File: C:/ECE_385/Tetris/db/alt_u_div_mke.tdf Line: 81
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod3|lpm_divide_7nl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_mke:divider|add_sub_20_result_int[0]~24" File: C:/ECE_385/Tetris/db/alt_u_div_mke.tdf Line: 91
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod3|lpm_divide_7nl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_mke:divider|add_sub_21_result_int[0]~24" File: C:/ECE_385/Tetris/db/alt_u_div_mke.tdf Line: 96
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod3|lpm_divide_7nl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_mke:divider|add_sub_22_result_int[0]~24" File: C:/ECE_385/Tetris/db/alt_u_div_mke.tdf Line: 101
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod3|lpm_divide_7nl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_mke:divider|add_sub_23_result_int[0]~24" File: C:/ECE_385/Tetris/db/alt_u_div_mke.tdf Line: 106
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod3|lpm_divide_7nl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_mke:divider|add_sub_24_result_int[0]~24" File: C:/ECE_385/Tetris/db/alt_u_div_mke.tdf Line: 111
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod3|lpm_divide_7nl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_mke:divider|add_sub_25_result_int[0]~24" File: C:/ECE_385/Tetris/db/alt_u_div_mke.tdf Line: 116
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod3|lpm_divide_7nl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_mke:divider|add_sub_26_result_int[0]~24" File: C:/ECE_385/Tetris/db/alt_u_div_mke.tdf Line: 121
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod3|lpm_divide_7nl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_mke:divider|add_sub_27_result_int[0]~24" File: C:/ECE_385/Tetris/db/alt_u_div_mke.tdf Line: 126
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod3|lpm_divide_7nl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_mke:divider|add_sub_28_result_int[0]~24" File: C:/ECE_385/Tetris/db/alt_u_div_mke.tdf Line: 131
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod3|lpm_divide_7nl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_mke:divider|add_sub_31_result_int[0]~20" File: C:/ECE_385/Tetris/db/alt_u_div_mke.tdf Line: 151
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod3|lpm_divide_7nl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_mke:divider|add_sub_30_result_int[0]~22" File: C:/ECE_385/Tetris/db/alt_u_div_mke.tdf Line: 146
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod3|lpm_divide_7nl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_mke:divider|add_sub_29_result_int[0]~24" File: C:/ECE_385/Tetris/db/alt_u_div_mke.tdf Line: 136
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_9_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 181
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_10_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 36
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_11_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 41
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_12_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 46
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_13_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 51
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_14_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 56
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_15_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 61
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_16_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 66
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_17_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 71
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_18_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 76
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_19_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 81
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_20_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 91
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_21_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 96
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_22_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 101
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_23_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 106
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_24_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 111
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_25_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 116
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_26_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 121
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_27_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 126
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_28_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 131
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_29_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 136
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_30_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 146
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_31_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 151
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_6_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 166
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_7_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 171
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_8_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 176
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_9_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 181
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_10_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 36
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_11_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 41
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_12_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 46
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_13_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 51
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_14_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 56
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_15_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 61
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_16_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 66
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_17_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 71
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_18_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 76
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_19_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 81
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_20_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 91
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_21_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 96
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_22_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 101
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_23_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 106
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_24_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 111
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_25_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 116
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_26_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 121
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_27_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 126
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_28_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 131
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_29_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 136
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_30_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 146
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|line_board:line_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_31_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 151
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_31_result_int[0]~0" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 151
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_9_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 181
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_10_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 36
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_11_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 41
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_12_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 46
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_13_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 51
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_14_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 56
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_15_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 61
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_16_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 66
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_17_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 71
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_18_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 76
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_19_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 81
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_20_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 91
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_21_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 96
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_22_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 101
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_23_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 106
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_24_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 111
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_25_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 116
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_26_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 121
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_27_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 126
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_28_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 131
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_29_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 136
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod2|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_30_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 146
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_6_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 166
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_7_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 171
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_8_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 176
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_9_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 181
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_10_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 36
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_11_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 41
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_12_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 46
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_13_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 51
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_14_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 56
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_15_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 61
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_16_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 66
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_17_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 71
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_18_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 76
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_19_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 81
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_20_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 91
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_21_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 96
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_22_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 101
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_23_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 106
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_24_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 111
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_25_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 116
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_26_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 121
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_27_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 126
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_28_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 131
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_29_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 136
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_30_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 146
    Info (17048): Logic cell "tetris_soc:u0|avalon_tetris_interface:tetris_game_core_0|color_mapper:u2|level_board:lv_brd|lpm_divide:Mod1|lpm_divide_qll:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_31_result_int[0]~12" File: C:/ECE_385/Tetris/db/alt_u_div_she.tdf Line: 151
Warning (20013): Ignored 24 assignments for entity "DE10_LITE_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/ECE_385/Tetris/output_files/tetris.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 46998 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 90 output pins
    Info (21060): Implemented 33 bidirectional pins
    Info (21061): Implemented 46723 logic cells
    Info (21064): Implemented 144 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 910 warnings
    Info: Peak virtual memory: 5256 megabytes
    Info: Processing ended: Tue Dec 15 17:48:00 2020
    Info: Elapsed time: 00:03:22
    Info: Total CPU time (on all processors): 00:03:14


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/ECE_385/Tetris/output_files/tetris.map.smsg.


