(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param13 = (^{(~((8'hac) ? (8'ha6) : (8'ha3)))}))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h40):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h4):(1'h0)] wire3;
  input wire signed [(4'h9):(1'h0)] wire2;
  input wire [(2'h2):(1'h0)] wire1;
  input wire [(4'ha):(1'h0)] wire0;
  wire signed [(4'h9):(1'h0)] wire12;
  wire [(4'ha):(1'h0)] wire11;
  wire signed [(4'h8):(1'h0)] wire10;
  wire [(3'h6):(1'h0)] wire9;
  wire [(3'h6):(1'h0)] wire8;
  wire signed [(3'h5):(1'h0)] wire7;
  wire [(4'hb):(1'h0)] wire6;
  wire signed [(2'h2):(1'h0)] wire5;
  wire [(3'h6):(1'h0)] wire4;
  assign y = {wire12,
                 wire11,
                 wire10,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 (1'h0)};
  assign wire4 = $unsigned(wire3);
  assign wire5 = (((8'ha8) ?
                         {(~^wire0)} : ((wire4 ? wire2 : wire4) ?
                             $signed(wire0) : wire4[(2'h2):(1'h1)])) ?
                     $unsigned(($unsigned(wire4) ?
                         {wire4} : wire1[(1'h1):(1'h0)])) : (~^wire1[(1'h0):(1'h0)]));
  assign wire6 = ($unsigned($signed(wire2)) ^ wire5[(2'h2):(1'h1)]);
  assign wire7 = $signed((($unsigned(wire6) ? wire4 : {wire0}) ?
                     (wire0[(4'ha):(1'h0)] ?
                         {(8'h9e)} : wire2) : {$unsigned(wire5)}));
  assign wire8 = $unsigned(((wire7[(1'h0):(1'h0)] ?
                     wire5[(1'h1):(1'h0)] : $unsigned(wire1)) | (wire3 ?
                     $unsigned((8'hb0)) : wire2)));
  assign wire9 = $unsigned((~|(~|{(8'ha0)})));
  assign wire10 = wire5[(2'h2):(1'h0)];
  assign wire11 = $signed(wire0);
  assign wire12 = ((wire8[(1'h1):(1'h1)] || wire9[(2'h2):(1'h0)]) >>> ($unsigned((wire7 ~^ wire10)) ?
                      ($unsigned(wire2) >= (wire5 >= wire10)) : ((wire10 - (8'ha1)) != wire0)));
endmodule