OpenROAD 41a51eaf4ca2171c92ff38afb91eb37bbd3f36da 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
>>> read_verilog ripple_adder_with_lib.v
... 
>>> read_lef /home/jagadeesh97/OpenROAD-flow-scripts/flow/platforms/sky130hs/lef/sky130_fd_sc_hs.tlef
... 
[INFO ODB-0222] Reading LEF file: /home/jagadeesh97/OpenROAD-flow-scripts/flow/platforms/sky130hs/lef/sky130_fd_sc_hs.tlef
[INFO ODB-0223]     Created 11 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0226] Finished LEF file:  /home/jagadeesh97/OpenROAD-flow-scripts/flow/platforms/sky130hs/lef/sky130_fd_sc_hs.tlef
>>> read_lef /home/jagadeesh97/OpenROAD-flow-scripts/flow/platforms/sky130hs/lef/sky130_fd_sc_hs_merged.lef
... 
[INFO ODB-0222] Reading LEF file: /home/jagadeesh97/OpenROAD-flow-scripts/flow/platforms/sky130hs/lef/sky130_fd_sc_hs_merged.lef
[WARNING ODB-0220] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/jagadeesh97/OpenROAD-flow-scripts/flow/platforms/sky130hs/lef/sky130_fd_sc_hs_merged.lef at line 18.

[INFO ODB-0225]     Created 390 library cells
[INFO ODB-0226] Finished LEF file:  /home/jagadeesh97/OpenROAD-flow-scripts/flow/platforms/sky130hs/lef/sky130_fd_sc_hs_merged.lef
>>> read_liberty /home/jagadeesh97/OpenROAD-flow-scripts/flow/platforms/sky130hs/lib/sky130_fd_sc_hs__tt_025C_1v80.lib
... 
1
>>> link_design ripple_carry_adder_4bit
... 
>>> initialize_floorplan -die_area {0 0 20 20} -core_area {1 1 19 19} -sites "unit"
... 
[WARNING IFP-0028] Core area lower left (1.000, 1.000) snapped to (1.440, 3.330).
[INFO IFP-0001] Added 4 rows of 36 site unit with height 1.
>>> source /home/jagadeesh97/OpenROAD-flow-scripts/flow/platforms/sky130hs/make_tracks.tcl
... 
>>> place_pins -hor_layers 6 -ver_layers 8
... 
Found 0 macro blocks.
Using 1u default distance from corners.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0010] Tentative 0 to set up sections.
[INFO PPL-0001] Number of slots          50
[INFO PPL-0002] Number of I/O            14
[INFO PPL-0003] Number of I/O w/sink     14
[INFO PPL-0004] Number of I/O w/o sink   0
[INFO PPL-0005] Slots per section        200
[INFO PPL-0006] Slots increase factor    0.01
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 201.60 um.
>>> global_placement -density 0.9
... 
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 480 3330
[INFO GPL-0004] CoreAreaLxLy: 1440 3330
[INFO GPL-0005] CoreAreaUxUy: 18720 16650
[INFO GPL-0006] NumInstances: 12
[INFO GPL-0007] NumPlaceInstances: 12
[INFO GPL-0008] NumFixedInstances: 0
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 21
[INFO GPL-0011] NumPins: 54
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 20000 20000
[INFO GPL-0014] CoreAreaLxLy: 1440 3330
[INFO GPL-0015] CoreAreaUxUy: 18720 16650
[INFO GPL-0016] CoreArea: 230169600
[INFO GPL-0017] NonPlaceInstsArea: 0
[INFO GPL-0018] PlaceInstsArea: 140659200
[INFO GPL-0019] Util(%): 61.11
[INFO GPL-0020] StdInstsArea: 140659200
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00000002 HPWL: 292140
[InitialPlace]  Iter: 2 CG residual: 0.00000009 HPWL: 267723
[InitialPlace]  Iter: 3 CG residual: 0.00000002 HPWL: 250358
[InitialPlace]  Iter: 4 CG residual: 0.00000008 HPWL: 248980
[InitialPlace]  Iter: 5 CG residual: 0.00000010 HPWL: 249334
[INFO GPL-0031] FillerInit: NumGCells: 17
[INFO GPL-0032] FillerInit: NumGNets: 21
[INFO GPL-0033] FillerInit: NumGPins: 54
[INFO GPL-0023] TargetDensity: 0.90
[INFO GPL-0024] AveragePlaceInstArea: 11721600
[INFO GPL-0025] IdealBinArea: 13024000
[INFO GPL-0026] IdealBinCnt: 17
[INFO GPL-0027] TotalBinArea: 230169600
[INFO GPL-0028] BinCnt: 4 4
[INFO GPL-0029] BinSize: 4320 3330
[INFO GPL-0030] NumBins: 16
[NesterovSolve] Iter: 1 overflow: 0.597816 HPWL: 184662
[NesterovSolve] Iter: 10 overflow: 0.583171 HPWL: 187826
[NesterovSolve] Iter: 20 overflow: 0.583117 HPWL: 187805
[NesterovSolve] Iter: 30 overflow: 0.583104 HPWL: 187802
[NesterovSolve] Iter: 40 overflow: 0.583223 HPWL: 187784
[NesterovSolve] Iter: 50 overflow: 0.583238 HPWL: 187791
[NesterovSolve] Iter: 60 overflow: 0.583359 HPWL: 187785
[NesterovSolve] Iter: 70 overflow: 0.583518 HPWL: 187764
[NesterovSolve] Iter: 80 overflow: 0.583836 HPWL: 187729
[NesterovSolve] Iter: 90 overflow: 0.584273 HPWL: 187684
[NesterovSolve] Iter: 100 overflow: 0.58435 HPWL: 187708
[NesterovSolve] Iter: 110 overflow: 0.582412 HPWL: 187971
[NesterovSolve] Iter: 120 overflow: 0.581882 HPWL: 188095
[NesterovSolve] Iter: 130 overflow: 0.581071 HPWL: 188282
[NesterovSolve] Iter: 140 overflow: 0.579868 HPWL: 188565
[NesterovSolve] Iter: 150 overflow: 0.578119 HPWL: 188998
[NesterovSolve] Iter: 160 overflow: 0.574383 HPWL: 189633
[NesterovSolve] Iter: 170 overflow: 0.566354 HPWL: 190722
[NesterovSolve] Iter: 180 overflow: 0.553266 HPWL: 192120
[NesterovSolve] Iter: 190 overflow: 0.532584 HPWL: 193859
[NesterovSolve] Iter: 200 overflow: 0.503802 HPWL: 195837
[NesterovSolve] Iter: 210 overflow: 0.466164 HPWL: 197874
[NesterovSolve] Iter: 220 overflow: 0.423187 HPWL: 199710
[NesterovSolve] Iter: 230 overflow: 0.374494 HPWL: 202308
[NesterovSolve] Iter: 240 overflow: 0.320602 HPWL: 204718
[NesterovSolve] Iter: 250 overflow: 0.264637 HPWL: 204756
[NesterovSolve] Iter: 260 overflow: 0.203137 HPWL: 207632
[NesterovSolve] Iter: 270 overflow: 0.171036 HPWL: 208363
[NesterovSolve] Finished with Overflow: 0.096895
>>> detailed_placement
... 
Placement Analysis
---------------------------------
total displacement         39.2 u
average displacement        3.3 u
max displacement            9.4 u
original HPWL             210.6 u
legalized HPWL            273.6 u
delta HPWL                   30 %

>>> detailed_route
... 
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     390
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   ripple_carry_adder_4bit
Die area:                 ( 0 0 ) ( 20000 20000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     12
Number of terminals:      14
Number of snets:          0
Number of nets:           21

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 4.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 348.
[INFO DRT-0033] mcon shape region query size = 176.
[INFO DRT-0033] met1 shape region query size = 48.
[INFO DRT-0033] via shape region query size = 0.
[INFO DRT-0033] met2 shape region query size = 0.
[INFO DRT-0033] via2 shape region query size = 0.
[INFO DRT-0033] met3 shape region query size = 0.
[INFO DRT-0033] via3 shape region query size = 0.
[INFO DRT-0033] met4 shape region query size = 14.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 14 pins.
[INFO DRT-0081]   Complete 4 unique inst patterns.
[INFO DRT-0084]   Complete 7 groups.
#scanned instances     = 12
#unique  instances     = 4
#stdCellGenAp          = 156
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 66
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 40
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 194.55 (MB), peak = 194.55 (MB)

Number of guides:     0

[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 195.25 (MB), peak = 195.25 (MB)
[INFO DRT-0032] FR_MASTERSLICE grObj region query size = 0.
[INFO DRT-0032] FR_VIA grObj region query size = 0.
[INFO DRT-0032] li1 grObj region query size = 23.
[INFO DRT-0032] mcon grObj region query size = 0.
[INFO DRT-0032] met1 grObj region query size = 0.
[INFO DRT-0032] via grObj region query size = 0.
[INFO DRT-0032] met2 grObj region query size = 0.
[INFO DRT-0032] via2 grObj region query size = 0.
[INFO DRT-0032] met3 grObj region query size = 0.
[INFO DRT-0032] via3 grObj region query size = 0.
[INFO DRT-0032] met4 grObj region query size = 0.
[INFO DRT-0032] via4 grObj region query size = 0.
[INFO DRT-0032] met5 grObj region query size = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 213.14 (MB), peak = 213.14 (MB)
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 213.39 (MB), peak = 213.39 (MB)
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 213.39 (MB), peak = 213.39 (MB)
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 213.39 (MB), peak = 213.39 (MB)

Number of guides:     195

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X -5610 DO 2 STEP 12805 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 1 STEP 12805 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 25.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 15.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 14.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 14.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 14.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 53 vertical wires in 1 frboxes and 29 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 0 vertical wires in 1 frboxes and 3 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 213.39 (MB), peak = 213.39 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 213.77 (MB), peak = 213.77 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 213.78 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 205.85 (MB), peak = 560.12 (MB)
Total wire length = 274 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 87 um.
Total wire length on LAYER met2 = 84 um.
Total wire length on LAYER met3 = 44 um.
Total wire length on LAYER met4 = 58 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 98.
Up-via summary (total 98):.

---------------------
 FR_MASTERSLICE     0
            li1    40
           met1    30
           met2    14
           met3    14
           met4     0
---------------------
                   98


[INFO DRT-0198] Complete detail routing.
Total wire length = 274 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 87 um.
Total wire length on LAYER met2 = 84 um.
Total wire length on LAYER met3 = 44 um.
Total wire length on LAYER met4 = 58 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 98.
Up-via summary (total 98):.

---------------------
 FR_MASTERSLICE     0
            li1    40
           met1    30
           met2    14
           met3    14
           met4     0
---------------------
                   98


[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 205.85 (MB), peak = 560.12 (MB)
[INFO DRT-0180] Post processing.