0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab8-IntellectualProperty/lab8_1_2/BintoBCD/BintoBCD.sim/sim_1/behav/xsim/glbl.v,1544155482,verilog,,,,glbl,,,,,,,,
C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab8-IntellectualProperty/lab8_1_2/BintoBCD/BintoBCD.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1557423515,verilog,,C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab8-IntellectualProperty/lab8_1_2/bcdto7segment_dataflow.v,,clk_wiz_0,,,../../../../BintoBCD.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab8-IntellectualProperty/lab8_1_2/BintoBCD/BintoBCD.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1557423514,verilog,,C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab8-IntellectualProperty/lab8_1_2/BintoBCD/BintoBCD.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../BintoBCD.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab8-IntellectualProperty/lab8_1_2/bcdto7segment_dataflow.v,1557418832,verilog,,C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab8-IntellectualProperty/lab8_1_2/clk_divider_about_500hz_refresh_rate_2display.v,,bcdto7segment_dataflow,,,../../../../BintoBCD.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab8-IntellectualProperty/lab8_1_2/binary2bcd_on_2_7segment_Nexys4ddr.v,1557423275,verilog,,,,binary2bcd_on_2_7segment,,,../../../../BintoBCD.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab8-IntellectualProperty/lab8_1_2/clk_divider_about_500hz_refresh_rate_2display.v,1557418832,verilog,,C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab8-IntellectualProperty/lab8_1_2/comparator_dataflow.v,,clk_divider_about_500hz_refresh_rate_2display,,,../../../../BintoBCD.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab8-IntellectualProperty/lab8_1_2/comparator_dataflow.v,1557418832,verilog,,C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab8-IntellectualProperty/lab8_1_2/lab2_2_1_partA.v,,comparator_dataflow,,,../../../../BintoBCD.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab8-IntellectualProperty/lab8_1_2/lab2_2_1_partA.v,1557418832,verilog,,C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab8-IntellectualProperty/lab8_1_2/lab2_circuitA_dataflow.v,,lab2_2_1_partA,,,../../../../BintoBCD.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab8-IntellectualProperty/lab8_1_2/lab2_circuitA_dataflow.v,1557418832,verilog,,C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab8-IntellectualProperty/lab8_1_2/mux_2_to_1_behavior.v,,lab2_circuitA_dataflow,,,../../../../BintoBCD.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab8-IntellectualProperty/lab8_1_2/mux_2_to_1_behavior.v,1557418832,verilog,,C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab8-IntellectualProperty/lab8_1_2/two_bcd_2_7segment_display.v,,mux_2_to_1_behavior,,,../../../../BintoBCD.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab8-IntellectualProperty/lab8_1_2/two_bcd_2_7segment_display.v,1557418832,verilog,,C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab8-IntellectualProperty/lab8_1_2/binary2bcd_on_2_7segment_Nexys4ddr.v,,two_bcd_2_7segment_display,,,../../../../BintoBCD.srcs/sources_1/ip/clk_wiz_0,,,,,
