#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Nov 20 03:16:46 2019
# Process ID: 28344
# Current directory: C:/Users/pc/Desktop/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20800 C:\Users\pc\Desktop\project_1\project_1.xpr
# Log file: C:/Users/pc/Desktop/project_1/vivado.log
# Journal file: C:/Users/pc/Desktop/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pc/Desktop/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/botta633/Desktop/project_1' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/pc/Desktop/MS4_MemWorkin/DataPath_behav.wcfg', nor could it be found using path 'C:/Users/botta633/Desktop/MS4_MemWorkin/DataPath_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'project_1.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DataPath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj DataPath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ALU_ctrlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_ctrlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/JALR_PC2mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JALR_PC2mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/MUXflush.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUXflush
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/Mul_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/RD_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RD_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladd
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/andgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/Desktop/branch_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ctrlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/fulladd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladd
WARNING: [VRFC 10-1195] overwriting previous definition of module fulladd [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/fulladd.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/mux3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/muxx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 99c0248d76d946eb8fe89f2723586d2e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DataPath_behav xil_defaultlib.DataPath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:101]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:103]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/regs.v:7]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port num [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:139]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:142]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:151]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port num [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:157]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port num [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:158]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port A [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:160]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.nbit_default
Compiling module xil_defaultlib.nbit(n=64)
Compiling module xil_defaultlib.ctrlunit
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.regs_default
Compiling module xil_defaultlib.MUXflush
Compiling module xil_defaultlib.nbit(n=163)
Compiling module xil_defaultlib.MUX(n=32)
Compiling module xil_defaultlib.ALU_ctrlunit
Compiling module xil_defaultlib.Mul_unit
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib.mux3to1
Compiling module xil_defaultlib.JALR_PC2mux
Compiling module xil_defaultlib.RD_mux
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.shift(n=32)
Compiling module xil_defaultlib.fulladd
Compiling module xil_defaultlib.adder_default
Compiling module xil_defaultlib.branch_mux
Compiling module xil_defaultlib.nbit(n=181)
Compiling module xil_defaultlib.andgate
Compiling module xil_defaultlib.nbit(n=174)
Compiling module xil_defaultlib.MUX(n=8)
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.glbl
Built simulation snapshot DataPath_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav/xsim.dir/DataPath_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 20 03:22:23 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 928.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/pc/Desktop/MS4_MemWorkin/DataPath_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/pc/Desktop/MS4_MemWorkin/DataPath_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "DataPath_behav -key {Behavioral:sim_1:Functional:DataPath} -tclbatch {DataPath.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source DataPath.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DataPath_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 969.930 ; gain = 40.941
add_force {/DataPath/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force1
add_force {/DataPath/rst} -radix hex {1 0ns}
force2
run 10 ns
add_force {/DataPath/rst} -radix hex {0 0ns}
force3
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DataPath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj DataPath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ALU_ctrlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_ctrlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/JALR_PC2mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JALR_PC2mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/MUXflush.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUXflush
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/Mul_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/RD_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RD_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladd
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/andgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/Desktop/branch_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ctrlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/fulladd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladd
WARNING: [VRFC 10-1195] overwriting previous definition of module fulladd [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/fulladd.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/mux3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/muxx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 99c0248d76d946eb8fe89f2723586d2e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DataPath_behav xil_defaultlib.DataPath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:101]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:103]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/regs.v:7]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port num [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:139]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:142]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:151]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port num [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:157]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port num [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:158]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port A [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:160]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.nbit_default
Compiling module xil_defaultlib.nbit(n=64)
Compiling module xil_defaultlib.ctrlunit
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.regs_default
Compiling module xil_defaultlib.MUXflush
Compiling module xil_defaultlib.nbit(n=163)
Compiling module xil_defaultlib.MUX(n=32)
Compiling module xil_defaultlib.ALU_ctrlunit
Compiling module xil_defaultlib.Mul_unit
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib.mux3to1
Compiling module xil_defaultlib.JALR_PC2mux
Compiling module xil_defaultlib.RD_mux
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.shift(n=32)
Compiling module xil_defaultlib.fulladd
Compiling module xil_defaultlib.adder_default
Compiling module xil_defaultlib.branch_mux
Compiling module xil_defaultlib.nbit(n=181)
Compiling module xil_defaultlib.andgate
Compiling module xil_defaultlib.nbit(n=174)
Compiling module xil_defaultlib.MUX(n=8)
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.glbl
Built simulation snapshot DataPath_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav/xsim.dir/DataPath_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 20 03:38:57 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1024.453 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/pc/Desktop/MS4_MemWorkin/DataPath_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/pc/Desktop/MS4_MemWorkin/DataPath_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "DataPath_behav -key {Behavioral:sim_1:Functional:DataPath} -tclbatch {DataPath.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source DataPath.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DataPath_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1024.453 ; gain = 0.000
add_force {/DataPath/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force4
add_force {/DataPath/rst} -radix hex {1 0ns}
force5
run 10 ns
add_force {/DataPath/rst} -radix hex {0 0ns}
force6
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DataPath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj DataPath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ALU_ctrlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_ctrlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/JALR_PC2mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JALR_PC2mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/MUXflush.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUXflush
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/Mul_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/RD_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RD_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladd
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/andgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/Desktop/branch_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ctrlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/fulladd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladd
WARNING: [VRFC 10-1195] overwriting previous definition of module fulladd [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/fulladd.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/mux3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/muxx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 99c0248d76d946eb8fe89f2723586d2e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DataPath_behav xil_defaultlib.DataPath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:101]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:103]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/regs.v:7]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port num [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:139]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:142]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:151]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port num [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:157]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port num [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:158]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port A [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:160]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.nbit_default
Compiling module xil_defaultlib.nbit(n=64)
Compiling module xil_defaultlib.ctrlunit
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.regs_default
Compiling module xil_defaultlib.MUXflush
Compiling module xil_defaultlib.nbit(n=163)
Compiling module xil_defaultlib.MUX(n=32)
Compiling module xil_defaultlib.ALU_ctrlunit
Compiling module xil_defaultlib.Mul_unit
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib.mux3to1
Compiling module xil_defaultlib.JALR_PC2mux
Compiling module xil_defaultlib.RD_mux
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.shift(n=32)
Compiling module xil_defaultlib.fulladd
Compiling module xil_defaultlib.adder_default
Compiling module xil_defaultlib.branch_mux
Compiling module xil_defaultlib.nbit(n=181)
Compiling module xil_defaultlib.andgate
Compiling module xil_defaultlib.nbit(n=174)
Compiling module xil_defaultlib.MUX(n=8)
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.glbl
Built simulation snapshot DataPath_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav/xsim.dir/DataPath_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 20 03:56:19 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1040.445 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/pc/Desktop/MS4_MemWorkin/DataPath_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/pc/Desktop/MS4_MemWorkin/DataPath_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "DataPath_behav -key {Behavioral:sim_1:Functional:DataPath} -tclbatch {DataPath.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source DataPath.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DataPath_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1040.445 ; gain = 0.000
add_force {/DataPath/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force7
add_force {/DataPath/rst} -radix hex {1 0ns}
force8
run 10 ns
add_force {/DataPath/rst} -radix hex {0 0ns}
force9
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/COMPinstruction_mux.v w ]
add_files C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/COMPinstruction_mux.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DataPath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj DataPath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ALU_ctrlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_ctrlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/COMPinstruction_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CI_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/JALR_PC2mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JALR_PC2mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/MUXflush.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUXflush
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/Mul_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/RD_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RD_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/RVC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compressed_ctrl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/RVC.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/RVC.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladd
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/andgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/Desktop/branch_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ctrlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/fulladd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladd
WARNING: [VRFC 10-1195] overwriting previous definition of module fulladd [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/fulladd.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/mux3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/muxx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 99c0248d76d946eb8fe89f2723586d2e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DataPath_behav xil_defaultlib.DataPath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:102]
ERROR: [VRFC 10-2063] Module <ctrlunit> not found while processing module instance <cu> [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:106]
ERROR: [VRFC 10-2063] Module <ImmGen> not found while processing module instance <ig> [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:107]
ERROR: [VRFC 10-2063] Module <regs> not found while processing module instance <regi> [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:108]
ERROR: [VRFC 10-2063] Module <MUXflush> not found while processing module instance <mxflush> [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:110]
ERROR: [VRFC 10-2063] Module <MUX> not found while processing module instance <mux1> [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:121]
ERROR: [VRFC 10-2063] Module <ALU_ctrlunit> not found while processing module instance <aluc> [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:122]
ERROR: [VRFC 10-2063] Module <Mul_unit> not found while processing module instance <MU> [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:126]
ERROR: [VRFC 10-2063] Module <ForwardUnit> not found while processing module instance <FU> [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:129]
ERROR: [VRFC 10-2063] Module <mux3to1> not found while processing module instance <ALUmux1> [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:130]
ERROR: [VRFC 10-2063] Module <JALR_PC2mux> not found while processing module instance <mux3> [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:133]
ERROR: [VRFC 10-2063] Module <RD_mux> not found while processing module instance <rdmux> [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:136]
ERROR: [VRFC 10-2063] Module <prv32_ALU> not found while processing module instance <al> [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:138]
ERROR: [VRFC 10-2063] Module <shift> not found while processing module instance <shift> [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:139]
ERROR: [VRFC 10-2063] Module <adder> not found while processing module instance <adder2> [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:140]
ERROR: [VRFC 10-2063] Module <branch_mux> not found while processing module instance <d> [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:142]
ERROR: [VRFC 10-2063] Module <andgate> not found while processing module instance <andg> [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:150]
ERROR: [VRFC 10-2063] Module <memory> not found while processing module instance <mem> [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:162]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DataPath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj DataPath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ALU_ctrlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_ctrlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/COMPinstruction_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CI_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/JALR_PC2mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JALR_PC2mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/MUXflush.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUXflush
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/Mul_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/RD_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RD_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/RVC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compressed_ctrl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/RVC.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/RVC.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladd
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/andgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/Desktop/branch_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ctrlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/fulladd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladd
WARNING: [VRFC 10-1195] overwriting previous definition of module fulladd [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/fulladd.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/mux3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/muxx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 99c0248d76d946eb8fe89f2723586d2e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DataPath_behav xil_defaultlib.DataPath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:99]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:104]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/regs.v:7]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:116]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port num [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:140]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:143]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:152]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port num [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:158]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port num [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:159]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port A [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:161]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/RVC.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/RVC.v:71]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.nbit_default
Compiling module xil_defaultlib.compressed_ctrl
Compiling module xil_defaultlib.CI_mux
Compiling module xil_defaultlib.nbit(n=64)
Compiling module xil_defaultlib.ctrlunit
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.regs_default
Compiling module xil_defaultlib.MUXflush
Compiling module xil_defaultlib.nbit(n=163)
Compiling module xil_defaultlib.MUX(n=32)
Compiling module xil_defaultlib.ALU_ctrlunit
Compiling module xil_defaultlib.Mul_unit
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib.mux3to1
Compiling module xil_defaultlib.JALR_PC2mux
Compiling module xil_defaultlib.RD_mux
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.shift(n=32)
Compiling module xil_defaultlib.fulladd
Compiling module xil_defaultlib.adder_default
Compiling module xil_defaultlib.branch_mux
Compiling module xil_defaultlib.nbit(n=181)
Compiling module xil_defaultlib.andgate
Compiling module xil_defaultlib.nbit(n=174)
Compiling module xil_defaultlib.MUX(n=8)
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.glbl
Built simulation snapshot DataPath_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav/xsim.dir/DataPath_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 20 04:36:55 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1040.445 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/pc/Desktop/MS4_MemWorkin/DataPath_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/pc/Desktop/MS4_MemWorkin/DataPath_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "DataPath_behav -key {Behavioral:sim_1:Functional:DataPath} -tclbatch {DataPath.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source DataPath.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DataPath_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1040.445 ; gain = 0.000
add_force {/DataPath/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force10
add_force {/DataPath/rst} -radix hex {1 0ns}
force11
run 10 ns
add_force {/DataPath/rst} -radix hex {0 0ns}
force12
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/DataPath/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force13
add_force {/DataPath/rst} -radix hex {1 0ns}
force14
run 10 ns
add_force {/DataPath/rst} -radix hex {0 0ns}
force15
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DataPath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj DataPath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ALU_ctrlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_ctrlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/COMPinstruction_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CI_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/JALR_PC2mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JALR_PC2mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/MUXflush.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUXflush
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/Mul_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/RD_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RD_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/RVC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compressed_ctrl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/RVC.v:96]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/RVC.v:100]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladd
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/andgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/Desktop/branch_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ctrlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/fulladd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladd
WARNING: [VRFC 10-1195] overwriting previous definition of module fulladd [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/fulladd.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/mux3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/muxx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 99c0248d76d946eb8fe89f2723586d2e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DataPath_behav xil_defaultlib.DataPath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:99]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:104]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/regs.v:7]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:116]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port num [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:140]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:143]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:152]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port num [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:158]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port num [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:159]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port A [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:161]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/RVC.v:96]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/RVC.v:100]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.nbit_default
Compiling module xil_defaultlib.compressed_ctrl
Compiling module xil_defaultlib.CI_mux
Compiling module xil_defaultlib.nbit(n=64)
Compiling module xil_defaultlib.ctrlunit
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.regs_default
Compiling module xil_defaultlib.MUXflush
Compiling module xil_defaultlib.nbit(n=163)
Compiling module xil_defaultlib.MUX(n=32)
Compiling module xil_defaultlib.ALU_ctrlunit
Compiling module xil_defaultlib.Mul_unit
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib.mux3to1
Compiling module xil_defaultlib.JALR_PC2mux
Compiling module xil_defaultlib.RD_mux
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.shift(n=32)
Compiling module xil_defaultlib.fulladd
Compiling module xil_defaultlib.adder_default
Compiling module xil_defaultlib.branch_mux
Compiling module xil_defaultlib.nbit(n=181)
Compiling module xil_defaultlib.andgate
Compiling module xil_defaultlib.nbit(n=174)
Compiling module xil_defaultlib.MUX(n=8)
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.glbl
Built simulation snapshot DataPath_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav/xsim.dir/DataPath_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 20 04:48:01 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1151.070 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/pc/Desktop/MS4_MemWorkin/DataPath_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/pc/Desktop/MS4_MemWorkin/DataPath_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "DataPath_behav -key {Behavioral:sim_1:Functional:DataPath} -tclbatch {DataPath.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source DataPath.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DataPath_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1151.070 ; gain = 0.000
add_force {/DataPath/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force16
add_force {/DataPath/rst} -radix hex {1 0ns}
force17
run 10 ns
add_force {/DataPath/rst} -radix hex {0 0ns}
force18
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DataPath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj DataPath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ALU_ctrlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_ctrlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/COMPinstruction_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CI_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/JALR_PC2mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JALR_PC2mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/MUXflush.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUXflush
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/Mul_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/RD_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RD_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/RVC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compressed_ctrl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/RVC.v:96]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/RVC.v:100]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladd
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/andgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/Desktop/branch_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ctrlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/fulladd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladd
WARNING: [VRFC 10-1195] overwriting previous definition of module fulladd [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/fulladd.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/mux3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/muxx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 99c0248d76d946eb8fe89f2723586d2e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DataPath_behav xil_defaultlib.DataPath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:99]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:104]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/regs.v:7]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:116]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port num [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:140]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:143]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:152]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port num [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:158]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port num [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:159]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port A [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:161]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/RVC.v:96]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/RVC.v:100]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.nbit_default
Compiling module xil_defaultlib.compressed_ctrl
Compiling module xil_defaultlib.CI_mux
Compiling module xil_defaultlib.nbit(n=64)
Compiling module xil_defaultlib.ctrlunit
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.regs_default
Compiling module xil_defaultlib.MUXflush
Compiling module xil_defaultlib.nbit(n=163)
Compiling module xil_defaultlib.MUX(n=32)
Compiling module xil_defaultlib.ALU_ctrlunit
Compiling module xil_defaultlib.Mul_unit
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib.mux3to1
Compiling module xil_defaultlib.JALR_PC2mux
Compiling module xil_defaultlib.RD_mux
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.shift(n=32)
Compiling module xil_defaultlib.fulladd
Compiling module xil_defaultlib.adder_default
Compiling module xil_defaultlib.branch_mux
Compiling module xil_defaultlib.nbit(n=181)
Compiling module xil_defaultlib.andgate
Compiling module xil_defaultlib.nbit(n=174)
Compiling module xil_defaultlib.MUX(n=8)
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.glbl
Built simulation snapshot DataPath_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav/xsim.dir/DataPath_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 20 04:57:12 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1151.070 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/pc/Desktop/MS4_MemWorkin/DataPath_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/pc/Desktop/MS4_MemWorkin/DataPath_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "DataPath_behav -key {Behavioral:sim_1:Functional:DataPath} -tclbatch {DataPath.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source DataPath.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DataPath_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1151.070 ; gain = 0.000
add_force {/DataPath/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force19
add_force {/DataPath/rst} -radix hex {1 0ns}
force20
run 10 ns
add_force {/DataPath/rst} -radix hex {0 0ns}
force21
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 6
WARNING: [HDL 9-687] Illegal redeclaration of module <adder>. [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/alu.v:11]
WARNING: [HDL 9-687] Illegal redeclaration of module <fulladd>. [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/fulladd.v:1]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'adder()' found in library 'xil_defaultlib'
Duplicate found at line 2 of file C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/adder.v
	(Active) Duplicate found at line 11 of file C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/alu.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'fulladd()' found in library 'xil_defaultlib'
Duplicate found at line 1 of file C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/alu.v
	(Active) Duplicate found at line 1 of file C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/fulladd.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'MUX()' found in library 'xil_defaultlib'
Duplicate found in file C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/mux.v
	(Active) Duplicate found at line 24 of file C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/muxx.v
[Wed Nov 20 05:15:56 2019] Launched synth_1...
Run output will be captured here: C:/Users/pc/Desktop/project_1/project_1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/pc/Desktop/project_1/project_1.srcs/constrs_1/new/consss.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk'. [C:/Users/pc/Desktop/project_1/project_1.srcs/constrs_1/new/consss.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pc/Desktop/project_1/project_1.srcs/constrs_1/new/consss.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/pc/Desktop/project_1/project_1.srcs/constrs_1/new/consss.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1434.168 ; gain = 283.098
close_design
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DataPath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj DataPath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ALU_ctrlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_ctrlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/COMPinstruction_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CI_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/JALR_PC2mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JALR_PC2mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/MUXflush.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUXflush
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/Mul_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/RD_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RD_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/RVC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compressed_ctrl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/RVC.v:96]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/RVC.v:100]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladd
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/andgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/Desktop/branch_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ctrlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/fulladd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladd
WARNING: [VRFC 10-1195] overwriting previous definition of module fulladd [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/fulladd.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/mux3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/muxx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 99c0248d76d946eb8fe89f2723586d2e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DataPath_behav xil_defaultlib.DataPath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port fun3 on this module [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:141]
ERROR: [VRFC 10-2063] Module <ForwardUnit> not found while processing module instance <FU> [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:146]
ERROR: [VRFC 10-2063] Module <mux3to1> not found while processing module instance <ALUmux1> [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:147]
ERROR: [VRFC 10-2063] Module <JALR_PC2mux> not found while processing module instance <mux3> [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:150]
ERROR: [VRFC 10-2063] Module <RD_mux> not found while processing module instance <rdmux> [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:153]
ERROR: [VRFC 10-2063] Module <prv32_ALU> not found while processing module instance <al> [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:155]
ERROR: [VRFC 10-2063] Module <shift> not found while processing module instance <shift> [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:156]
ERROR: [VRFC 10-2063] Module <adder> not found while processing module instance <adder2> [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:157]
ERROR: [VRFC 10-2063] Module <branch_mux> not found while processing module instance <d> [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:159]
ERROR: [VRFC 10-2063] Module <andgate> not found while processing module instance <andg> [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:167]
ERROR: [VRFC 10-2063] Module <memory> not found while processing module instance <mem> [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:179]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DataPath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj DataPath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ALU_ctrlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_ctrlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/COMPinstruction_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CI_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/JALR_PC2mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JALR_PC2mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/MUXflush.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUXflush
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/Mul_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/RD_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RD_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/RVC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compressed_ctrl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/RVC.v:96]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/RVC.v:100]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladd
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/andgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/Desktop/branch_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ctrlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/fulladd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladd
WARNING: [VRFC 10-1195] overwriting previous definition of module fulladd [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/fulladd.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/mux3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/muxx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 99c0248d76d946eb8fe89f2723586d2e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DataPath_behav xil_defaultlib.DataPath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:101]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/regs.v:7]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:127]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port opcode5 [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:133]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port num [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:157]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:160]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:169]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port num [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:175]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port num [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:176]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port A [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:178]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/RVC.v:96]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/RVC.v:100]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.nbit_default
Compiling module xil_defaultlib.compressed_ctrl
Compiling module xil_defaultlib.CI_mux
Compiling module xil_defaultlib.nbit(n=64)
Compiling module xil_defaultlib.ctrlunit
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.regs_default
Compiling module xil_defaultlib.MUXflush
Compiling module xil_defaultlib.nbit(n=163)
Compiling module xil_defaultlib.MUX(n=32)
Compiling module xil_defaultlib.ALU_ctrlunit
Compiling module xil_defaultlib.Mul_unit
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib.mux3to1
Compiling module xil_defaultlib.JALR_PC2mux
Compiling module xil_defaultlib.RD_mux
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.shift(n=32)
Compiling module xil_defaultlib.fulladd
Compiling module xil_defaultlib.adder_default
Compiling module xil_defaultlib.branch_mux
Compiling module xil_defaultlib.nbit(n=181)
Compiling module xil_defaultlib.andgate
Compiling module xil_defaultlib.nbit(n=174)
Compiling module xil_defaultlib.MUX(n=8)
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.glbl
Built simulation snapshot DataPath_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav/xsim.dir/DataPath_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 20 05:46:07 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1824.160 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/pc/Desktop/MS4_MemWorkin/DataPath_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/pc/Desktop/MS4_MemWorkin/DataPath_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "DataPath_behav -key {Behavioral:sim_1:Functional:DataPath} -tclbatch {DataPath.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source DataPath.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DataPath_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1858.438 ; gain = 34.277
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DataPath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj DataPath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ALU_ctrlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_ctrlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/COMPinstruction_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CI_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/JALR_PC2mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JALR_PC2mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/MUXflush.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUXflush
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/Mul_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/RD_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RD_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/RVC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compressed_ctrl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/RVC.v:96]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/RVC.v:100]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladd
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/andgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/Desktop/branch_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ctrlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/fulladd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladd
WARNING: [VRFC 10-1195] overwriting previous definition of module fulladd [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/fulladd.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/mux3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/muxx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 99c0248d76d946eb8fe89f2723586d2e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DataPath_behav xil_defaultlib.DataPath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:112]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/regs.v:7]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:124]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port opcode5 [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:130]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port num [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:154]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:157]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:166]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port num [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:172]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port num [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:173]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port A [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:175]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/RVC.v:96]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/RVC.v:100]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.nbit_default
Compiling module xil_defaultlib.compressed_ctrl
Compiling module xil_defaultlib.CI_mux
Compiling module xil_defaultlib.nbit(n=64)
Compiling module xil_defaultlib.ctrlunit
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.regs_default
Compiling module xil_defaultlib.MUXflush
Compiling module xil_defaultlib.nbit(n=163)
Compiling module xil_defaultlib.MUX(n=32)
Compiling module xil_defaultlib.ALU_ctrlunit
Compiling module xil_defaultlib.Mul_unit
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib.mux3to1
Compiling module xil_defaultlib.JALR_PC2mux
Compiling module xil_defaultlib.RD_mux
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.shift(n=32)
Compiling module xil_defaultlib.fulladd
Compiling module xil_defaultlib.adder_default
Compiling module xil_defaultlib.branch_mux
Compiling module xil_defaultlib.nbit(n=181)
Compiling module xil_defaultlib.andgate
Compiling module xil_defaultlib.nbit(n=174)
Compiling module xil_defaultlib.MUX(n=8)
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.glbl
Built simulation snapshot DataPath_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav/xsim.dir/DataPath_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 20 06:02:44 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1858.438 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/pc/Desktop/MS4_MemWorkin/DataPath_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/pc/Desktop/MS4_MemWorkin/DataPath_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "DataPath_behav -key {Behavioral:sim_1:Functional:DataPath} -tclbatch {DataPath.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source DataPath.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DataPath_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1858.438 ; gain = 0.000
add_force {/DataPath/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force22
add_force {/DataPath/rst} -radix hex {1 0ns}
force23
run 10 ns
add_force {/DataPath/rst} -radix hex {0 0ns}
force24
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DataPath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj DataPath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ALU_ctrlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_ctrlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/COMPinstruction_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CI_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/JALR_PC2mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JALR_PC2mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/MUXflush.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUXflush
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/Mul_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/RD_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RD_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/RVC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compressed_ctrl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/RVC.v:96]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/RVC.v:100]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladd
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/andgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/Desktop/branch_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ctrlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/fulladd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladd
WARNING: [VRFC 10-1195] overwriting previous definition of module fulladd [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/fulladd.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/mux3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/muxx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 99c0248d76d946eb8fe89f2723586d2e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DataPath_behav xil_defaultlib.DataPath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:112]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/regs.v:7]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:124]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port opcode5 [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:130]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port num [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:154]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:157]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:166]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port num [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:172]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port num [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:173]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port A [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:175]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/RVC.v:96]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/RVC.v:100]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.nbit_default
Compiling module xil_defaultlib.compressed_ctrl
Compiling module xil_defaultlib.CI_mux
Compiling module xil_defaultlib.nbit(n=64)
Compiling module xil_defaultlib.ctrlunit
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.regs_default
Compiling module xil_defaultlib.MUXflush
Compiling module xil_defaultlib.nbit(n=163)
Compiling module xil_defaultlib.MUX(n=32)
Compiling module xil_defaultlib.ALU_ctrlunit
Compiling module xil_defaultlib.Mul_unit
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib.mux3to1
Compiling module xil_defaultlib.JALR_PC2mux
Compiling module xil_defaultlib.RD_mux
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.shift(n=32)
Compiling module xil_defaultlib.fulladd
Compiling module xil_defaultlib.adder_default
Compiling module xil_defaultlib.branch_mux
Compiling module xil_defaultlib.nbit(n=181)
Compiling module xil_defaultlib.andgate
Compiling module xil_defaultlib.nbit(n=174)
Compiling module xil_defaultlib.MUX(n=8)
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.glbl
Built simulation snapshot DataPath_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav/xsim.dir/DataPath_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 20 06:08:30 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1892.043 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/pc/Desktop/MS4_MemWorkin/DataPath_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/pc/Desktop/MS4_MemWorkin/DataPath_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "DataPath_behav -key {Behavioral:sim_1:Functional:DataPath} -tclbatch {DataPath.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source DataPath.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DataPath_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1892.043 ; gain = 0.000
add_force {/DataPath/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force25
add_force {/DataPath/rst} -radix hex {1 0ns}
force26
run 10 ns
add_force {/DataPath/rst} -radix hex {0 0ns}
force27
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DataPath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj DataPath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ALU_ctrlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_ctrlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/COMPinstruction_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CI_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/JALR_PC2mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JALR_PC2mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/MUXflush.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUXflush
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/Mul_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/RD_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RD_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/RVC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compressed_ctrl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/RVC.v:96]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/RVC.v:100]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladd
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/andgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/Desktop/branch_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ctrlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/fulladd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladd
WARNING: [VRFC 10-1195] overwriting previous definition of module fulladd [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/fulladd.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/mux3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/muxx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 99c0248d76d946eb8fe89f2723586d2e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DataPath_behav xil_defaultlib.DataPath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:99]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:113]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/regs.v:7]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:125]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port num [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:158]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port loadline [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:167]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port num [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:173]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port num [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:174]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port A [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v:176]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/RVC.v:96]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/RVC.v:100]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" Line 23. Module dflipflop has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.nbit_default
Compiling module xil_defaultlib.compressed_ctrl
Compiling module xil_defaultlib.CI_mux
Compiling module xil_defaultlib.nbit(n=64)
Compiling module xil_defaultlib.ctrlunit
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.regs_default
Compiling module xil_defaultlib.MUXflush
Compiling module xil_defaultlib.nbit(n=164)
Compiling module xil_defaultlib.MUX(n=32)
Compiling module xil_defaultlib.ALU_ctrlunit
Compiling module xil_defaultlib.Mul_unit
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib.mux3to1
Compiling module xil_defaultlib.JALR_PC2mux
Compiling module xil_defaultlib.RD_mux
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.shift(n=32)
Compiling module xil_defaultlib.fulladd
Compiling module xil_defaultlib.adder_default
Compiling module xil_defaultlib.branch_mux
Compiling module xil_defaultlib.nbit(n=181)
Compiling module xil_defaultlib.andgate
Compiling module xil_defaultlib.nbit(n=174)
Compiling module xil_defaultlib.MUX(n=8)
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.glbl
Built simulation snapshot DataPath_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav/xsim.dir/DataPath_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 20 06:14:34 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1909.375 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/pc/Desktop/MS4_MemWorkin/DataPath_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/pc/Desktop/MS4_MemWorkin/DataPath_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "DataPath_behav -key {Behavioral:sim_1:Functional:DataPath} -tclbatch {DataPath.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source DataPath.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DataPath_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1909.375 ; gain = 0.000
add_force {/DataPath/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force28
add_force {/DataPath/rst} -radix hex {1 0ns}
force29
run 10 ns
add_force {/DataPath/rst} -radix hex {0 0ns}
force30
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 20 06:42:03 2019...
