set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {register_array.vho register_array_vhd.sdo}}
	{{"Fast Model"} {register_array_fast.vho register_array_vhd_fast.sdo}}
}
