# Benchmark "faults\fault_U72__true_8_frames" written by ABC on Tue Dec 06 01:11:21 2011
INPUT(ACKOUT_REG_WFCIRCUIT)
INPUT(STATE_REG_2__WFCIRCUIT)
INPUT(STATE_REG_1__WFCIRCUIT)
INPUT(STATE_REG_0__WFCIRCUIT)
INPUT(CC_MUX_REG_2__WFCIRCUIT)
INPUT(CC_MUX_REG_1__WFCIRCUIT)
INPUT(USCITE_REG_2__WFCIRCUIT)
INPUT(USCITE_REG_1__WFCIRCUIT)
INPUT(ENABLE_COUNT_REG_WFCIRCUIT)
INPUT(EQL_00)
INPUT(CONT_EQL_00)
INPUT(EQL_01)
INPUT(CONT_EQL_01)
INPUT(EQL_02)
INPUT(CONT_EQL_02)
INPUT(EQL_03)
INPUT(CONT_EQL_03)
INPUT(EQL_04)
INPUT(CONT_EQL_04)
INPUT(EQL_05)
INPUT(CONT_EQL_05)
INPUT(EQL_06)
INPUT(CONT_EQL_06)
INPUT(EQL_07)
INPUT(CONT_EQL_07)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_00)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_00)
OUTPUT(USCITE_REG_2__WFCIRCUIT_00)
OUTPUT(USCITE_REG_1__WFCIRCUIT_00)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_00)
OUTPUT(ACKOUT_REG_WFCIRCUIT_00)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_01)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_01)
OUTPUT(USCITE_REG_2__WFCIRCUIT_01)
OUTPUT(USCITE_REG_1__WFCIRCUIT_01)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_01)
OUTPUT(ACKOUT_REG_WFCIRCUIT_01)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_02)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_02)
OUTPUT(USCITE_REG_2__WFCIRCUIT_02)
OUTPUT(USCITE_REG_1__WFCIRCUIT_02)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_02)
OUTPUT(ACKOUT_REG_WFCIRCUIT_02)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_03)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_03)
OUTPUT(USCITE_REG_2__WFCIRCUIT_03)
OUTPUT(USCITE_REG_1__WFCIRCUIT_03)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_03)
OUTPUT(ACKOUT_REG_WFCIRCUIT_03)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_04)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_04)
OUTPUT(USCITE_REG_2__WFCIRCUIT_04)
OUTPUT(USCITE_REG_1__WFCIRCUIT_04)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_04)
OUTPUT(ACKOUT_REG_WFCIRCUIT_04)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_05)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_05)
OUTPUT(USCITE_REG_2__WFCIRCUIT_05)
OUTPUT(USCITE_REG_1__WFCIRCUIT_05)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_05)
OUTPUT(ACKOUT_REG_WFCIRCUIT_05)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_06)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_06)
OUTPUT(USCITE_REG_2__WFCIRCUIT_06)
OUTPUT(USCITE_REG_1__WFCIRCUIT_06)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_06)
OUTPUT(ACKOUT_REG_WFCIRCUIT_06)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_07)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_07)
OUTPUT(USCITE_REG_2__WFCIRCUIT_07)
OUTPUT(USCITE_REG_1__WFCIRCUIT_07)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_07)
OUTPUT(ACKOUT_REG_WFCIRCUIT_07)
USCITE_REG_2__WFCIRCUIT_01 = vdd
n74         = LUT 0x8 ( STATE_REG_2__WFCIRCUIT, STATE_REG_1__WFCIRCUIT )
n75         = LUT 0x8 ( STATE_REG_0__WFCIRCUIT, n74 )
n76         = LUT 0x1 ( CONT_EQL_00, n75 )
n77         = LUT 0x1 ( STATE_REG_2__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
n78         = LUT 0x2 ( STATE_REG_1__WFCIRCUIT, EQL_00 )
n79         = LUT 0x8 ( n77, n78 )
n80         = LUT 0x1 ( n76, n79 )
n81         = LUT 0x1 ( STATE_REG_1__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
n82         = LUT 0x1 ( EQL_00, n81 )
n83         = LUT 0x2 ( STATE_REG_2__WFCIRCUIT, n82 )
n84         = LUT 0x1 ( STATE_REG_2__WFCIRCUIT, STATE_REG_1__WFCIRCUIT )
n85         = LUT 0x8 ( STATE_REG_0__WFCIRCUIT, n84 )
n86         = LUT 0x4 ( EQL_00, n85 )
n87         = LUT 0x1 ( n83, n86 )
n88         = LUT 0x8 ( STATE_REG_1__WFCIRCUIT, EQL_00 )
n89         = LUT 0x8 ( STATE_REG_1__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
n90         = LUT 0x4 ( STATE_REG_1__WFCIRCUIT, n77 )
n91         = LUT 0x1 ( n89, n90 )
n92         = LUT 0x4 ( n82, n91 )
n93         = LUT 0x4 ( STATE_REG_0__WFCIRCUIT, n88 )
n94         = LUT 0x1 ( n83, n85 )
n95         = LUT 0x4 ( n93, n94 )
n96         = LUT 0x8 ( STATE_REG_2__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
n97         = LUT 0x4 ( STATE_REG_0__WFCIRCUIT, EQL_00 )
n98         = LUT 0x2 ( STATE_REG_1__WFCIRCUIT, n97 )
n99         = LUT 0x4 ( STATE_REG_1__WFCIRCUIT, EQL_00 )
n100        = LUT 0x1 ( n77, n96 )
n101        = LUT 0x4 ( n98, n100 )
n102        = LUT 0x4 ( n99, n101 )
n103        = LUT 0x2 ( EQL_00, n74 )
n104        = LUT 0x8 ( n91, n103 )
n105        = LUT 0x1 ( n87, n92 )
n106        = LUT 0x1 ( CONT_EQL_01, n105 )
n107        = LUT 0x8 ( n87, n92 )
n108        = LUT 0x4 ( EQL_01, n107 )
n109        = LUT 0x1 ( n106, n108 )
n110        = LUT 0x4 ( n87, EQL_01 )
n111        = LUT 0x8 ( n87, EQL_01 )
n112        = LUT 0x8 ( n92, EQL_01 )
n113        = LUT 0x1 ( n110, n112 )
n114        = LUT 0x1 ( n105, n107 )
n115        = LUT 0x8 ( n112, n114 )
n116        = LUT 0x8 ( n92, n111 )
n117        = LUT 0x2 ( n110, n112 )
n118        = LUT 0x1 ( CONT_EQL_02, n117 )
n119        = LUT 0x4 ( n110, n112 )
n120        = LUT 0x4 ( EQL_02, n119 )
n121        = LUT 0x1 ( n118, n120 )
n122        = LUT 0x8 ( n110, EQL_02 )
n123        = LUT 0x4 ( n110, EQL_02 )
n124        = LUT 0x8 ( n112, EQL_02 )
n125        = LUT 0x1 ( n122, n124 )
n126        = LUT 0x1 ( n117, n119 )
n127        = LUT 0x8 ( n124, n126 )
n128        = LUT 0x8 ( n112, n123 )
n129        = LUT 0x2 ( n122, n124 )
n130        = LUT 0x1 ( CONT_EQL_03, n129 )
n131        = LUT 0x4 ( n122, n124 )
n132        = LUT 0x4 ( EQL_03, n131 )
n133        = LUT 0x1 ( n130, n132 )
n134        = LUT 0x8 ( n122, EQL_03 )
n135        = LUT 0x4 ( n122, EQL_03 )
n136        = LUT 0x8 ( n124, EQL_03 )
n137        = LUT 0x1 ( n134, n136 )
n138        = LUT 0x1 ( n129, n131 )
n139        = LUT 0x8 ( n136, n138 )
n140        = LUT 0x8 ( n124, n135 )
n141        = LUT 0x2 ( n134, n136 )
n142        = LUT 0x1 ( CONT_EQL_04, n141 )
n143        = LUT 0x4 ( n134, n136 )
n144        = LUT 0x4 ( EQL_04, n143 )
n145        = LUT 0x1 ( n142, n144 )
n146        = LUT 0x8 ( n134, EQL_04 )
n147        = LUT 0x4 ( n134, EQL_04 )
n148        = LUT 0x8 ( n136, EQL_04 )
n149        = LUT 0x1 ( n146, n148 )
n150        = LUT 0x1 ( n141, n143 )
n151        = LUT 0x8 ( n148, n150 )
n152        = LUT 0x8 ( n136, n147 )
n153        = LUT 0x2 ( n146, n148 )
n154        = LUT 0x1 ( CONT_EQL_05, n153 )
n155        = LUT 0x4 ( n146, n148 )
n156        = LUT 0x4 ( EQL_05, n155 )
n157        = LUT 0x1 ( n154, n156 )
n158        = LUT 0x8 ( n146, EQL_05 )
n159        = LUT 0x4 ( n146, EQL_05 )
n160        = LUT 0x8 ( n148, EQL_05 )
n161        = LUT 0x1 ( n158, n160 )
n162        = LUT 0x1 ( n153, n155 )
n163        = LUT 0x8 ( n160, n162 )
n164        = LUT 0x8 ( n148, n159 )
n165        = LUT 0x2 ( n158, n160 )
n166        = LUT 0x1 ( CONT_EQL_06, n165 )
n167        = LUT 0x4 ( n158, n160 )
n168        = LUT 0x4 ( EQL_06, n167 )
n169        = LUT 0x1 ( n166, n168 )
n170        = LUT 0x8 ( n158, EQL_06 )
n171        = LUT 0x4 ( n158, EQL_06 )
n172        = LUT 0x8 ( n160, EQL_06 )
n173        = LUT 0x1 ( n170, n172 )
n174        = LUT 0x1 ( n165, n167 )
n175        = LUT 0x8 ( n172, n174 )
n176        = LUT 0x8 ( n160, n171 )
CC_MUX_REG_2__WFCIRCUIT_00 = LUT 0x2 ( CC_MUX_REG_2__WFCIRCUIT )
CC_MUX_REG_1__WFCIRCUIT_00 = LUT 0x2 ( CC_MUX_REG_1__WFCIRCUIT )
USCITE_REG_2__WFCIRCUIT_00 = LUT 0x2 ( USCITE_REG_2__WFCIRCUIT )
USCITE_REG_1__WFCIRCUIT_00 = LUT 0x2 ( USCITE_REG_1__WFCIRCUIT )
ENABLE_COUNT_REG_WFCIRCUIT_00 = LUT 0x2 ( ENABLE_COUNT_REG_WFCIRCUIT )
ACKOUT_REG_WFCIRCUIT_00 = LUT 0x2 ( ACKOUT_REG_WFCIRCUIT )
CC_MUX_REG_2__WFCIRCUIT_01 = LUT 0x1 ( n95 )
CC_MUX_REG_1__WFCIRCUIT_01 = LUT 0x1 ( n102 )
USCITE_REG_1__WFCIRCUIT_01 = LUT 0x1 ( n104 )
ENABLE_COUNT_REG_WFCIRCUIT_01 = LUT 0x1 ( n80 )
ACKOUT_REG_WFCIRCUIT_01 = LUT 0x1 ( n80 )
CC_MUX_REG_2__WFCIRCUIT_02 = LUT 0x1 ( n113 )
CC_MUX_REG_1__WFCIRCUIT_02 = LUT 0x1 ( n115 )
USCITE_REG_2__WFCIRCUIT_02 = LUT 0x2 ( USCITE_REG_2__WFCIRCUIT_01 )
USCITE_REG_1__WFCIRCUIT_02 = LUT 0x1 ( n116 )
ENABLE_COUNT_REG_WFCIRCUIT_02 = LUT 0x1 ( n109 )
ACKOUT_REG_WFCIRCUIT_02 = LUT 0x1 ( n109 )
CC_MUX_REG_2__WFCIRCUIT_03 = LUT 0x1 ( n125 )
CC_MUX_REG_1__WFCIRCUIT_03 = LUT 0x1 ( n127 )
USCITE_REG_2__WFCIRCUIT_03 = LUT 0x2 ( USCITE_REG_2__WFCIRCUIT_01 )
USCITE_REG_1__WFCIRCUIT_03 = LUT 0x1 ( n128 )
ENABLE_COUNT_REG_WFCIRCUIT_03 = LUT 0x1 ( n121 )
ACKOUT_REG_WFCIRCUIT_03 = LUT 0x1 ( n121 )
CC_MUX_REG_2__WFCIRCUIT_04 = LUT 0x1 ( n137 )
CC_MUX_REG_1__WFCIRCUIT_04 = LUT 0x1 ( n139 )
USCITE_REG_2__WFCIRCUIT_04 = LUT 0x2 ( USCITE_REG_2__WFCIRCUIT_01 )
USCITE_REG_1__WFCIRCUIT_04 = LUT 0x1 ( n140 )
ENABLE_COUNT_REG_WFCIRCUIT_04 = LUT 0x1 ( n133 )
ACKOUT_REG_WFCIRCUIT_04 = LUT 0x1 ( n133 )
CC_MUX_REG_2__WFCIRCUIT_05 = LUT 0x1 ( n149 )
CC_MUX_REG_1__WFCIRCUIT_05 = LUT 0x1 ( n151 )
USCITE_REG_2__WFCIRCUIT_05 = LUT 0x2 ( USCITE_REG_2__WFCIRCUIT_01 )
USCITE_REG_1__WFCIRCUIT_05 = LUT 0x1 ( n152 )
ENABLE_COUNT_REG_WFCIRCUIT_05 = LUT 0x1 ( n145 )
ACKOUT_REG_WFCIRCUIT_05 = LUT 0x1 ( n145 )
CC_MUX_REG_2__WFCIRCUIT_06 = LUT 0x1 ( n161 )
CC_MUX_REG_1__WFCIRCUIT_06 = LUT 0x1 ( n163 )
USCITE_REG_2__WFCIRCUIT_06 = LUT 0x2 ( USCITE_REG_2__WFCIRCUIT_01 )
USCITE_REG_1__WFCIRCUIT_06 = LUT 0x1 ( n164 )
ENABLE_COUNT_REG_WFCIRCUIT_06 = LUT 0x1 ( n157 )
ACKOUT_REG_WFCIRCUIT_06 = LUT 0x1 ( n157 )
CC_MUX_REG_2__WFCIRCUIT_07 = LUT 0x1 ( n173 )
CC_MUX_REG_1__WFCIRCUIT_07 = LUT 0x1 ( n175 )
USCITE_REG_2__WFCIRCUIT_07 = LUT 0x2 ( USCITE_REG_2__WFCIRCUIT_01 )
USCITE_REG_1__WFCIRCUIT_07 = LUT 0x1 ( n176 )
ENABLE_COUNT_REG_WFCIRCUIT_07 = LUT 0x1 ( n169 )
ACKOUT_REG_WFCIRCUIT_07 = LUT 0x1 ( n169 )
