
Joystick.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006260  08000000  0c000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000010  08006260  0c006260  0000e260  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       00000128  08006270  0c006270  0000e270  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 Stack         00000800  10000000  10000000  00018000  2**0
                  ALLOC
  4 .data         00000014  20000000  0c0063a0  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          000000bc  20000014  0c0063b4  00010014  2**2
                  ALLOC
  6 .debug_aranges 00000780  00000000  00000000  00010018  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000d0ff  00000000  00000000  00010798  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001bfb  00000000  00000000  0001d897  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000de25  00000000  00000000  0001f492  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00001374  00000000  00000000  0002d2b8  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0009a048  00000000  00000000  0002e62c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000022e6  00000000  00000000  000c8674  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000005c0  00000000  00000000  000ca960  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .build_attributes 00000574  00000000  00000000  000caf20  2**0
                  CONTENTS, READONLY
 15 .debug_macro  0001ace9  00000000  00000000  000cb494  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000000 <__Xmc4500_interrupt_vector_cortex_m>:
 8000000:	00 08 00 10 01 02 00 08 c9 02 00 08 cb 02 00 08     ................
 8000010:	cd 02 00 08 cf 02 00 08 d1 02 00 08 00 00 00 00     ................
	...
 800002c:	d3 02 00 08 d5 02 00 08 00 00 00 00 d7 02 00 08     ................
 800003c:	d9 02 00 08 db 02 00 08 dd 02 00 08 df 02 00 08     ................
 800004c:	e1 02 00 08 e3 02 00 08 e5 02 00 08 e7 02 00 08     ................
 800005c:	e9 02 00 08 eb 02 00 08 00 00 00 00 00 00 00 00     ................
 800006c:	00 00 00 00 ed 02 00 08 00 00 00 00 ef 02 00 08     ................
 800007c:	f1 02 00 08 b9 15 00 08 f5 02 00 08 f7 02 00 08     ................
 800008c:	f9 02 00 08 fb 02 00 08 fd 02 00 08 ff 02 00 08     ................
 800009c:	01 03 00 08 03 03 00 08 05 03 00 08 07 03 00 08     ................
 80000ac:	09 03 00 08 0b 03 00 08 0d 03 00 08 0f 03 00 08     ................
 80000bc:	11 03 00 08 13 03 00 08 15 03 00 08 17 03 00 08     ................
 80000cc:	19 03 00 08 1b 03 00 08 1d 03 00 08 1f 03 00 08     ................
 80000dc:	21 03 00 08 23 03 00 08 25 03 00 08 27 03 00 08     !...#...%...'...
 80000ec:	29 03 00 08 2b 03 00 08 2d 03 00 08 2f 03 00 08     )...+...-.../...
 80000fc:	31 03 00 08 33 03 00 08 35 03 00 08 37 03 00 08     1...3...5...7...
 800010c:	39 03 00 08 3b 03 00 08 3d 03 00 08 3f 03 00 08     9...;...=...?...
 800011c:	41 03 00 08 43 03 00 08 45 03 00 08 47 03 00 08     A...C...E...G...
 800012c:	49 03 00 08 4b 03 00 08 4d 03 00 08 4f 03 00 08     I...K...M...O...
 800013c:	51 03 00 08 53 03 00 08 55 03 00 08 57 03 00 08     Q...S...U...W...
 800014c:	59 03 00 08 5b 03 00 08 5d 03 00 08 5f 03 00 08     Y...[...]..._...
 800015c:	61 03 00 08 00 00 00 00 00 00 00 00 00 00 00 00     a...............
 800016c:	00 00 00 00 63 03 00 08 65 03 00 08 67 03 00 08     ....c...e...g...
 800017c:	69 03 00 08 6b 03 00 08 6d 03 00 08 6f 03 00 08     i...k...m...o...
 800018c:	71 03 00 08 73 03 00 08 75 03 00 08 77 03 00 08     q...s...u...w...
 800019c:	79 03 00 08 7b 03 00 08 7d 03 00 08 7f 03 00 08     y...{...}.......
 80001ac:	81 03 00 08 83 03 00 08 85 03 00 08 87 03 00 08     ................
 80001bc:	89 03 00 08 8b 03 00 08 8d 03 00 08 8f 03 00 08     ................
 80001cc:	91 03 00 08 93 03 00 08 95 03 00 08 97 03 00 08     ................
 80001dc:	00 00 00 00 99 03 00 08 9b 03 00 08 9d 03 00 08     ................
 80001ec:	9f 03 00 08 a1 03 00 08 00 00 00 00 a3 03 00 08     ................
 80001fc:	00 00 00 00                                         ....

08000200 <__Xmc4500_reset_cortex_m>:
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000200:	f8df d00c 	ldr.w	sp, [pc, #12]	; 8000210 <__Xmc4500_reset_cortex_m+0x10>

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <__Xmc4500_reset_cortex_m+0x14>)
    BLX     R0
 8000206:	4780      	blx	r0

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000208:	4803      	ldr	r0, [pc, #12]	; (8000218 <__Xmc4500_reset_cortex_m+0x18>)
    BLX     R0
 800020a:	4780      	blx	r0

    B       __Xmc4500_Program_Loader 
 800020c:	f000 b817 	b.w	800023e <__Xmc4500_Program_Loader>
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000210:	10000800 	.word	0x10000800

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000214:	080003ad 	.word	0x080003ad

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000218:	08003409 	.word	0x08003409

0800021c <__COPY_FLASH2RAM>:
   .section .Xmc4500.postreset,"x",%progbits
__COPY_FLASH2RAM:
   .fnstart:
   
   /* Is there anything to be copied? */
   CMP R2,#0
 800021c:	2a00      	cmp	r2, #0
   BEQ SKIPCOPY
 800021e:	f000 800d 	beq.w	800023c <SKIPCOPY>

08000222 <STARTCOPY>:
STARTCOPY:
   /* 
      R2 contains byte count. Change it to word count. It is ensured in the 
      linker script that the length is always word aligned.
   */
   LSR R2,R2,#2 /* Divide by 4 to obtain word count */
 8000222:	ea4f 0292 	mov.w	r2, r2, lsr #2

08000226 <COPYLOOP>:

   /* The proverbial loop from the schooldays */
COPYLOOP:
   LDR R3,[R0]
 8000226:	6803      	ldr	r3, [r0, #0]
   STR R3,[R1]
 8000228:	600b      	str	r3, [r1, #0]
   SUBS R2,#1
 800022a:	3a01      	subs	r2, #1
   BEQ SKIPCOPY
 800022c:	f000 8006 	beq.w	800023c <SKIPCOPY>
   ADD R0,#4
 8000230:	f100 0004 	add.w	r0, r0, #4
   ADD R1,#4
 8000234:	f101 0104 	add.w	r1, r1, #4
   B COPYLOOP
 8000238:	f7ff bff5 	b.w	8000226 <COPYLOOP>

0800023c <SKIPCOPY>:
   
SKIPCOPY:
   BX LR
 800023c:	4770      	bx	lr

0800023e <__Xmc4500_Program_Loader>:
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 800023e:	4814      	ldr	r0, [pc, #80]	; (8000290 <SKIPCLEAR+0x1c>)
   LDR R1, =__Xmc4500_sData
 8000240:	4914      	ldr	r1, [pc, #80]	; (8000294 <SKIPCLEAR+0x20>)
   LDR R2, =__Xmc4500_Data_Size
 8000242:	4a15      	ldr	r2, [pc, #84]	; (8000298 <SKIPCLEAR+0x24>)
   BL __COPY_FLASH2RAM
 8000244:	f7ff ffea 	bl	800021c <__COPY_FLASH2RAM>

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
 8000248:	4814      	ldr	r0, [pc, #80]	; (800029c <SKIPCLEAR+0x28>)
   LDR R1, =__ram_code_start
 800024a:	4915      	ldr	r1, [pc, #84]	; (80002a0 <SKIPCLEAR+0x2c>)
   LDR R2, =__ram_code_size
 800024c:	4a15      	ldr	r2, [pc, #84]	; (80002a4 <SKIPCLEAR+0x30>)
   BL __COPY_FLASH2RAM
 800024e:	f7ff ffe5 	bl	800021c <__COPY_FLASH2RAM>

   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 8000252:	4815      	ldr	r0, [pc, #84]	; (80002a8 <SKIPCLEAR+0x34>)
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 8000254:	4915      	ldr	r1, [pc, #84]	; (80002ac <SKIPCLEAR+0x38>)

   /* Find out if there are items assigned to BSS */   
   CMP R1,#0 
 8000256:	2900      	cmp	r1, #0
   BEQ SKIPCLEAR
 8000258:	f000 800c 	beq.w	8000274 <SKIPCLEAR>

0800025c <STARTCLEAR>:

STARTCLEAR:
   LSR R1,R1,#2            /* BSS size in words */
 800025c:	ea4f 0191 	mov.w	r1, r1, lsr #2
   
   MOV R2,#0
 8000260:	f04f 0200 	mov.w	r2, #0

08000264 <CLEARLOOP>:
CLEARLOOP:
   STR R2,[R0]
 8000264:	6002      	str	r2, [r0, #0]
   SUBS R1,#1
 8000266:	3901      	subs	r1, #1
   BEQ SKIPCLEAR
 8000268:	f000 8004 	beq.w	8000274 <SKIPCLEAR>
   ADD R0,#4
 800026c:	f100 0004 	add.w	r0, r0, #4
   B CLEARLOOP
 8000270:	f7ff bff8 	b.w	8000264 <CLEARLOOP>

08000274 <SKIPCLEAR>:
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 8000274:	480e      	ldr	r0, [pc, #56]	; (80002b0 <SKIPCLEAR+0x3c>)
   LDR R1, =SCB_VTOR
 8000276:	490f      	ldr	r1, [pc, #60]	; (80002b4 <SKIPCLEAR+0x40>)
   STR R0,[R1]
 8000278:	6008      	str	r0, [r1, #0]
   
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 800027a:	480f      	ldr	r0, [pc, #60]	; (80002b8 <SKIPCLEAR+0x44>)
   BLX R0
 800027c:	4780      	blx	r0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 800027e:	f8df d03c 	ldr.w	sp, [pc, #60]	; 80002bc <SKIPCLEAR+0x48>
   MOV R0,#0
 8000282:	f04f 0000 	mov.w	r0, #0
   MOV R1,#0
 8000286:	f04f 0100 	mov.w	r1, #0
   LDR PC, =main
 800028a:	f8df f034 	ldr.w	pc, [pc, #52]	; 80002c0 <SKIPCLEAR+0x4c>
 800028e:	0000      	.short	0x0000
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 8000290:	0c0063a0 	.word	0x0c0063a0
   LDR R1, =__Xmc4500_sData
 8000294:	20000000 	.word	0x20000000
   LDR R2, =__Xmc4500_Data_Size
 8000298:	00000014 	.word	0x00000014
   BL __COPY_FLASH2RAM

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
 800029c:	0c0063b4 	.word	0x0c0063b4
   LDR R1, =__ram_code_start
 80002a0:	10000800 	.word	0x10000800
   LDR R2, =__ram_code_size
 80002a4:	00000000 	.word	0x00000000
   BL __COPY_FLASH2RAM

   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 80002a8:	20000014 	.word	0x20000014
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 80002ac:	000000bc 	.word	0x000000bc
   B CLEARLOOP
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 80002b0:	08000000 	.word	0x08000000
   LDR R1, =SCB_VTOR
 80002b4:	e000ed08 	.word	0xe000ed08
   STR R0,[R1]
   
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 80002b8:	080061cd 	.word	0x080061cd
   BLX R0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 80002bc:	10000800 	.word	0x10000800
   MOV R0,#0
   MOV R1,#0
   LDR PC, =main
 80002c0:	08000a5d 	.word	0x08000a5d
*/
     .section ".XmcStartup"
     .weak SystemInit_DAVE3
     .type SystemInit_DAVE3, %function
SystemInit_DAVE3:
     NOP
 80002c4:	bf00      	nop
     BX LR
 80002c6:	4770      	bx	lr

080002c8 <NMI_Handler>:
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 80002c8:	e7fe      	b.n	80002c8 <NMI_Handler>

080002ca <HardFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 80002ca:	e7fe      	b.n	80002ca <HardFault_Handler>

080002cc <MemManage_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 80002cc:	e7fe      	b.n	80002cc <MemManage_Handler>

080002ce <BusFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 80002ce:	e7fe      	b.n	80002ce <BusFault_Handler>

080002d0 <UsageFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 80002d0:	e7fe      	b.n	80002d0 <UsageFault_Handler>

080002d2 <SVC_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 80002d2:	e7fe      	b.n	80002d2 <SVC_Handler>

080002d4 <DebugMon_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 80002d4:	e7fe      	b.n	80002d4 <DebugMon_Handler>

080002d6 <PendSV_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 80002d6:	e7fe      	b.n	80002d6 <PendSV_Handler>

080002d8 <SysTick_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 80002d8:	e7fe      	b.n	80002d8 <SysTick_Handler>

080002da <SCU_0_IRQHandler>:
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 80002da:	e7fe      	b.n	80002da <SCU_0_IRQHandler>

080002dc <ERU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 80002dc:	e7fe      	b.n	80002dc <ERU0_0_IRQHandler>

080002de <ERU0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 80002de:	e7fe      	b.n	80002de <ERU0_1_IRQHandler>

080002e0 <ERU0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 80002e0:	e7fe      	b.n	80002e0 <ERU0_2_IRQHandler>

080002e2 <ERU0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 80002e2:	e7fe      	b.n	80002e2 <ERU0_3_IRQHandler>

080002e4 <ERU1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 80002e4:	e7fe      	b.n	80002e4 <ERU1_0_IRQHandler>

080002e6 <ERU1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 80002e6:	e7fe      	b.n	80002e6 <ERU1_1_IRQHandler>

080002e8 <ERU1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 80002e8:	e7fe      	b.n	80002e8 <ERU1_2_IRQHandler>

080002ea <ERU1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 80002ea:	e7fe      	b.n	80002ea <ERU1_3_IRQHandler>

080002ec <PMU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 80002ec:	e7fe      	b.n	80002ec <PMU0_0_IRQHandler>

080002ee <VADC0_C0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 80002ee:	e7fe      	b.n	80002ee <VADC0_C0_0_IRQHandler>

080002f0 <VADC0_C0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 80002f0:	e7fe      	b.n	80002f0 <VADC0_C0_1_IRQHandler>
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 80002f2:	e7fe      	b.n	80002f2 <VADC0_C0_1_IRQHandler+0x2>

080002f4 <VADC0_C0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 80002f4:	e7fe      	b.n	80002f4 <VADC0_C0_3_IRQHandler>

080002f6 <VADC0_G0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 80002f6:	e7fe      	b.n	80002f6 <VADC0_G0_0_IRQHandler>

080002f8 <VADC0_G0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 80002f8:	e7fe      	b.n	80002f8 <VADC0_G0_1_IRQHandler>

080002fa <VADC0_G0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 80002fa:	e7fe      	b.n	80002fa <VADC0_G0_2_IRQHandler>

080002fc <VADC0_G0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 80002fc:	e7fe      	b.n	80002fc <VADC0_G0_3_IRQHandler>

080002fe <VADC0_G1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 80002fe:	e7fe      	b.n	80002fe <VADC0_G1_0_IRQHandler>

08000300 <VADC0_G1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 8000300:	e7fe      	b.n	8000300 <VADC0_G1_1_IRQHandler>

08000302 <VADC0_G1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 8000302:	e7fe      	b.n	8000302 <VADC0_G1_2_IRQHandler>

08000304 <VADC0_G1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 8000304:	e7fe      	b.n	8000304 <VADC0_G1_3_IRQHandler>

08000306 <VADC0_G2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 8000306:	e7fe      	b.n	8000306 <VADC0_G2_0_IRQHandler>

08000308 <VADC0_G2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 8000308:	e7fe      	b.n	8000308 <VADC0_G2_1_IRQHandler>

0800030a <VADC0_G2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 800030a:	e7fe      	b.n	800030a <VADC0_G2_2_IRQHandler>

0800030c <VADC0_G2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 800030c:	e7fe      	b.n	800030c <VADC0_G2_3_IRQHandler>

0800030e <VADC0_G3_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 800030e:	e7fe      	b.n	800030e <VADC0_G3_0_IRQHandler>

08000310 <VADC0_G3_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 8000310:	e7fe      	b.n	8000310 <VADC0_G3_1_IRQHandler>

08000312 <VADC0_G3_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 8000312:	e7fe      	b.n	8000312 <VADC0_G3_2_IRQHandler>

08000314 <VADC0_G3_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 8000314:	e7fe      	b.n	8000314 <VADC0_G3_3_IRQHandler>

08000316 <DSD0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 8000316:	e7fe      	b.n	8000316 <DSD0_0_IRQHandler>

08000318 <DSD0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 8000318:	e7fe      	b.n	8000318 <DSD0_1_IRQHandler>

0800031a <DSD0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 800031a:	e7fe      	b.n	800031a <DSD0_2_IRQHandler>

0800031c <DSD0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 800031c:	e7fe      	b.n	800031c <DSD0_3_IRQHandler>

0800031e <DSD0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 800031e:	e7fe      	b.n	800031e <DSD0_4_IRQHandler>

08000320 <DSD0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 8000320:	e7fe      	b.n	8000320 <DSD0_5_IRQHandler>

08000322 <DSD0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 8000322:	e7fe      	b.n	8000322 <DSD0_6_IRQHandler>

08000324 <DSD0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 8000324:	e7fe      	b.n	8000324 <DSD0_7_IRQHandler>

08000326 <DAC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 8000326:	e7fe      	b.n	8000326 <DAC0_0_IRQHandler>

08000328 <DAC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 8000328:	e7fe      	b.n	8000328 <DAC0_1_IRQHandler>

0800032a <CCU40_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 800032a:	e7fe      	b.n	800032a <CCU40_0_IRQHandler>

0800032c <CCU40_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 800032c:	e7fe      	b.n	800032c <CCU40_1_IRQHandler>

0800032e <CCU40_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 800032e:	e7fe      	b.n	800032e <CCU40_2_IRQHandler>

08000330 <CCU40_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 8000330:	e7fe      	b.n	8000330 <CCU40_3_IRQHandler>

08000332 <CCU41_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 8000332:	e7fe      	b.n	8000332 <CCU41_0_IRQHandler>

08000334 <CCU41_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 8000334:	e7fe      	b.n	8000334 <CCU41_1_IRQHandler>

08000336 <CCU41_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 8000336:	e7fe      	b.n	8000336 <CCU41_2_IRQHandler>

08000338 <CCU41_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 8000338:	e7fe      	b.n	8000338 <CCU41_3_IRQHandler>

0800033a <CCU42_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 800033a:	e7fe      	b.n	800033a <CCU42_0_IRQHandler>

0800033c <CCU42_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 800033c:	e7fe      	b.n	800033c <CCU42_1_IRQHandler>

0800033e <CCU42_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 800033e:	e7fe      	b.n	800033e <CCU42_2_IRQHandler>

08000340 <CCU42_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 8000340:	e7fe      	b.n	8000340 <CCU42_3_IRQHandler>

08000342 <CCU43_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 8000342:	e7fe      	b.n	8000342 <CCU43_0_IRQHandler>

08000344 <CCU43_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 8000344:	e7fe      	b.n	8000344 <CCU43_1_IRQHandler>

08000346 <CCU43_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 8000346:	e7fe      	b.n	8000346 <CCU43_2_IRQHandler>

08000348 <CCU43_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 8000348:	e7fe      	b.n	8000348 <CCU43_3_IRQHandler>

0800034a <CCU80_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 800034a:	e7fe      	b.n	800034a <CCU80_0_IRQHandler>

0800034c <CCU80_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 800034c:	e7fe      	b.n	800034c <CCU80_1_IRQHandler>

0800034e <CCU80_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 800034e:	e7fe      	b.n	800034e <CCU80_2_IRQHandler>

08000350 <CCU80_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 8000350:	e7fe      	b.n	8000350 <CCU80_3_IRQHandler>

08000352 <CCU81_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 8000352:	e7fe      	b.n	8000352 <CCU81_0_IRQHandler>

08000354 <CCU81_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 8000354:	e7fe      	b.n	8000354 <CCU81_1_IRQHandler>

08000356 <CCU81_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 8000356:	e7fe      	b.n	8000356 <CCU81_2_IRQHandler>

08000358 <CCU81_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 8000358:	e7fe      	b.n	8000358 <CCU81_3_IRQHandler>

0800035a <POSIF0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 800035a:	e7fe      	b.n	800035a <POSIF0_0_IRQHandler>

0800035c <POSIF0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 800035c:	e7fe      	b.n	800035c <POSIF0_1_IRQHandler>

0800035e <POSIF1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 800035e:	e7fe      	b.n	800035e <POSIF1_0_IRQHandler>

08000360 <POSIF1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 8000360:	e7fe      	b.n	8000360 <POSIF1_1_IRQHandler>

08000362 <CAN0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 8000362:	e7fe      	b.n	8000362 <CAN0_0_IRQHandler>

08000364 <CAN0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 8000364:	e7fe      	b.n	8000364 <CAN0_1_IRQHandler>

08000366 <CAN0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 8000366:	e7fe      	b.n	8000366 <CAN0_2_IRQHandler>

08000368 <CAN0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 8000368:	e7fe      	b.n	8000368 <CAN0_3_IRQHandler>

0800036a <CAN0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 800036a:	e7fe      	b.n	800036a <CAN0_4_IRQHandler>

0800036c <CAN0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 800036c:	e7fe      	b.n	800036c <CAN0_5_IRQHandler>

0800036e <CAN0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 800036e:	e7fe      	b.n	800036e <CAN0_6_IRQHandler>

08000370 <CAN0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 8000370:	e7fe      	b.n	8000370 <CAN0_7_IRQHandler>

08000372 <USIC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 8000372:	e7fe      	b.n	8000372 <USIC0_0_IRQHandler>

08000374 <USIC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 8000374:	e7fe      	b.n	8000374 <USIC0_1_IRQHandler>

08000376 <USIC0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 8000376:	e7fe      	b.n	8000376 <USIC0_2_IRQHandler>

08000378 <USIC0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 8000378:	e7fe      	b.n	8000378 <USIC0_3_IRQHandler>

0800037a <USIC0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 800037a:	e7fe      	b.n	800037a <USIC0_4_IRQHandler>

0800037c <USIC0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 800037c:	e7fe      	b.n	800037c <USIC0_5_IRQHandler>

0800037e <USIC1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 800037e:	e7fe      	b.n	800037e <USIC1_0_IRQHandler>

08000380 <USIC1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 8000380:	e7fe      	b.n	8000380 <USIC1_1_IRQHandler>

08000382 <USIC1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 8000382:	e7fe      	b.n	8000382 <USIC1_2_IRQHandler>

08000384 <USIC1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 8000384:	e7fe      	b.n	8000384 <USIC1_3_IRQHandler>

08000386 <USIC1_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8000386:	e7fe      	b.n	8000386 <USIC1_4_IRQHandler>

08000388 <USIC1_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 8000388:	e7fe      	b.n	8000388 <USIC1_5_IRQHandler>

0800038a <USIC2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 800038a:	e7fe      	b.n	800038a <USIC2_0_IRQHandler>

0800038c <USIC2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 800038c:	e7fe      	b.n	800038c <USIC2_1_IRQHandler>

0800038e <USIC2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 800038e:	e7fe      	b.n	800038e <USIC2_2_IRQHandler>

08000390 <USIC2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 8000390:	e7fe      	b.n	8000390 <USIC2_3_IRQHandler>

08000392 <USIC2_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 8000392:	e7fe      	b.n	8000392 <USIC2_4_IRQHandler>

08000394 <USIC2_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 8000394:	e7fe      	b.n	8000394 <USIC2_5_IRQHandler>

08000396 <LEDTS0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 8000396:	e7fe      	b.n	8000396 <LEDTS0_0_IRQHandler>

08000398 <FCE0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 8000398:	e7fe      	b.n	8000398 <FCE0_0_IRQHandler>

0800039a <GPDMA0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 800039a:	e7fe      	b.n	800039a <GPDMA0_0_IRQHandler>

0800039c <SDMMC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 800039c:	e7fe      	b.n	800039c <SDMMC0_0_IRQHandler>

0800039e <USB0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 800039e:	e7fe      	b.n	800039e <USB0_0_IRQHandler>

080003a0 <ETH0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 80003a0:	e7fe      	b.n	80003a0 <ETH0_0_IRQHandler>

080003a2 <GPDMA1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 80003a2:	e7fe      	b.n	80003a2 <GPDMA1_0_IRQHandler>
   returns FALSE indicating that the code engine has performed the clock setup
*/   
    .weak   AllowPLLInitByStartup
    .type   AllowPLLInitByStartup, %function
AllowPLLInitByStartup:
    MOV R0,#1
 80003a4:	f04f 0001 	mov.w	r0, #1
    BX LR
 80003a8:	4770      	bx	lr
	...

080003ac <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80003ac:	b580      	push	{r7, lr}
 80003ae:	b082      	sub	sp, #8
 80003b0:	af00      	add	r7, sp, #0
int temp;
	
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 80003b2:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80003b6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80003ba:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 80003be:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80003c2:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 80003c6:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80003ca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
               (3UL << 11*2)  );               /* set CP11 Full Access */
#endif

/* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 80003ce:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80003d2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80003d6:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 80003da:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80003de:	6952      	ldr	r2, [r2, #20]
 80003e0:	f022 0208 	bic.w	r2, r2, #8
 80003e4:	615a      	str	r2, [r3, #20]
	
/* Setup the WDT */
#if WDT_SETUP

WDT->CTR &= ~WDTENB_nVal; 
 80003e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80003ea:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80003ee:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80003f2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80003f6:	6852      	ldr	r2, [r2, #4]
 80003f8:	f022 0201 	bic.w	r2, r2, #1
 80003fc:	605a      	str	r2, [r3, #4]

#endif

/* Setup the Flash Wait State */
#if PMU_FLASH
temp = FLASH0->FCON; 
 80003fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000402:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8000406:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800040a:	f103 0314 	add.w	r3, r3, #20
 800040e:	681b      	ldr	r3, [r3, #0]
 8000410:	607b      	str	r3, [r7, #4]
temp &= ~FLASH_FCON_WSPFLASH_Msk;
 8000412:	687b      	ldr	r3, [r7, #4]
 8000414:	f023 030f 	bic.w	r3, r3, #15
 8000418:	607b      	str	r3, [r7, #4]
temp |= PMU_FLASH_WS+3;
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	f043 0303 	orr.w	r3, r3, #3
 8000420:	607b      	str	r3, [r7, #4]
FLASH0->FCON = temp;
 8000422:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000426:	f6c5 0300 	movt	r3, #22528	; 0x5800
 800042a:	687a      	ldr	r2, [r7, #4]
 800042c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000430:	f103 0314 	add.w	r3, r3, #20
 8000434:	601a      	str	r2, [r3, #0]
#endif


/* Setup the System clock */ 
#if SCU_CLOCK_SETUP
SystemClockSetup();
 8000436:	f000 f8ab 	bl	8000590 <SystemClockSetup>
#endif

/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
SystemCoreClockUpdate();/*!< System Clock Frequency (Core Clock)*/
 800043a:	f000 f805 	bl	8000448 <SystemCoreClockUpdate>
USBClockSetup();
#endif



}
 800043e:	f107 0708 	add.w	r7, r7, #8
 8000442:	46bd      	mov	sp, r7
 8000444:	bd80      	pop	{r7, pc}
 8000446:	bf00      	nop

08000448 <SystemCoreClockUpdate>:
  * @note   -  
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000448:	b480      	push	{r7}
 800044a:	b085      	sub	sp, #20
 800044c:	af00      	add	r7, sp, #0


/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
if (SCU_CLK->SYSCLKCR ==  0x00010000)
 800044e:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000452:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000456:	68db      	ldr	r3, [r3, #12]
 8000458:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800045c:	f040 8089 	bne.w	8000572 <SystemCoreClockUpdate+0x12a>
{
	if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk){
 8000460:	f244 7310 	movw	r3, #18192	; 0x4710
 8000464:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000468:	681b      	ldr	r3, [r3, #0]
 800046a:	f003 0304 	and.w	r3, r3, #4
 800046e:	2b00      	cmp	r3, #0
 8000470:	f000 8088 	beq.w	8000584 <SystemCoreClockUpdate+0x13c>
		/* check if PLL is locked */
		/* read back divider settings */
		 PDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>24)+1;
 8000474:	f244 7310 	movw	r3, #18192	; 0x4710
 8000478:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800047c:	689b      	ldr	r3, [r3, #8]
 800047e:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8000482:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8000486:	f103 0301 	add.w	r3, r3, #1
 800048a:	60fb      	str	r3, [r7, #12]
		 NDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>8)+1;
 800048c:	f244 7310 	movw	r3, #18192	; 0x4710
 8000490:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000494:	689b      	ldr	r3, [r3, #8]
 8000496:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 800049a:	ea4f 2313 	mov.w	r3, r3, lsr #8
 800049e:	f103 0301 	add.w	r3, r3, #1
 80004a2:	60bb      	str	r3, [r7, #8]
		 K2DIV  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>16)+1;
 80004a4:	f244 7310 	movw	r3, #18192	; 0x4710
 80004a8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80004ac:	689b      	ldr	r3, [r3, #8]
 80004ae:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80004b2:	ea4f 4313 	mov.w	r3, r3, lsr #16
 80004b6:	f103 0301 	add.w	r3, r3, #1
 80004ba:	607b      	str	r3, [r7, #4]

		if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk){
 80004bc:	f244 7310 	movw	r3, #18192	; 0x4710
 80004c0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80004c4:	68db      	ldr	r3, [r3, #12]
 80004c6:	f003 0301 	and.w	r3, r3, #1
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d028      	beq.n	8000520 <SystemCoreClockUpdate+0xd8>
		/* the selected clock is the Backup clock fofi */
		VCO = (CLOCK_BACK_UP/PDIV)*NDIV;
 80004ce:	f44f 5358 	mov.w	r3, #13824	; 0x3600
 80004d2:	f2c0 136e 	movt	r3, #366	; 0x16e
 80004d6:	68fa      	ldr	r2, [r7, #12]
 80004d8:	fbb3 f3f2 	udiv	r3, r3, r2
 80004dc:	68ba      	ldr	r2, [r7, #8]
 80004de:	fb02 f303 	mul.w	r3, r2, r3
 80004e2:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 80004e4:	683a      	ldr	r2, [r7, #0]
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80004ec:	f240 0300 	movw	r3, #0
 80004f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004f4:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 80004f6:	f240 0300 	movw	r3, #0
 80004fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004fe:	681a      	ldr	r2, [r3, #0]
 8000500:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000504:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000508:	68db      	ldr	r3, [r3, #12]
 800050a:	b2db      	uxtb	r3, r3
 800050c:	f103 0301 	add.w	r3, r3, #1
 8000510:	fbb2 f2f3 	udiv	r2, r2, r3
 8000514:	f240 0300 	movw	r3, #0
 8000518:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800051c:	601a      	str	r2, [r3, #0]
 800051e:	e031      	b.n	8000584 <SystemCoreClockUpdate+0x13c>
		
		}
		else
		{
		/* the selected clock is the PLL external oscillator */		
		VCO = (CLOCK_CRYSTAL_FREQUENCY/PDIV)*NDIV;
 8000520:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 8000524:	f2c0 03b7 	movt	r3, #183	; 0xb7
 8000528:	68fa      	ldr	r2, [r7, #12]
 800052a:	fbb3 f3f2 	udiv	r3, r3, r2
 800052e:	68ba      	ldr	r2, [r7, #8]
 8000530:	fb02 f303 	mul.w	r3, r2, r3
 8000534:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8000536:	683a      	ldr	r2, [r7, #0]
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	fbb2 f2f3 	udiv	r2, r2, r3
 800053e:	f240 0300 	movw	r3, #0
 8000542:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000546:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8000548:	f240 0300 	movw	r3, #0
 800054c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000550:	681a      	ldr	r2, [r3, #0]
 8000552:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000556:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800055a:	68db      	ldr	r3, [r3, #12]
 800055c:	b2db      	uxtb	r3, r3
 800055e:	f103 0301 	add.w	r3, r3, #1
 8000562:	fbb2 f2f3 	udiv	r2, r2, r3
 8000566:	f240 0300 	movw	r3, #0
 800056a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800056e:	601a      	str	r2, [r3, #0]
 8000570:	e008      	b.n	8000584 <SystemCoreClockUpdate+0x13c>
	
	}
}
else
{
SystemCoreClock = CLOCK_BACK_UP;
 8000572:	f240 0300 	movw	r3, #0
 8000576:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800057a:	f44f 5258 	mov.w	r2, #13824	; 0x3600
 800057e:	f2c0 126e 	movt	r2, #366	; 0x16e
 8000582:	601a      	str	r2, [r3, #0]
}


}
 8000584:	f107 0714 	add.w	r7, r7, #20
 8000588:	46bd      	mov	sp, r7
 800058a:	bc80      	pop	{r7}
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <SystemClockSetup>:
  * @param  None
  * @retval None
  */
#if (SCU_CLOCK_SETUP == 1)
static int SystemClockSetup(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b082      	sub	sp, #8
 8000594:	af00      	add	r7, sp, #0
int temp;
unsigned int long VCO;
int stepping_K2DIV;	

/* this weak function enables DAVE3 clock App usage */	
if(AllowPLLInitByStartup()){
 8000596:	f003 fae3 	bl	8003b60 <AllowPLLInitByStartup>
 800059a:	4603      	mov	r3, r0
 800059c:	2b00      	cmp	r3, #0
 800059e:	f000 8255 	beq.w	8000a4c <SystemClockSetup+0x4bc>
	
/* check if PLL is switched on */
if ((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk)) != 0){
 80005a2:	f244 7310 	movw	r3, #18192	; 0x4710
 80005a6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80005aa:	685a      	ldr	r2, [r3, #4]
 80005ac:	f04f 0302 	mov.w	r3, #2
 80005b0:	f2c0 0301 	movt	r3, #1
 80005b4:	4013      	ands	r3, r2
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d00d      	beq.n	80005d6 <SystemClockSetup+0x46>
/* enable PLL first */
  SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 80005ba:	f244 7310 	movw	r3, #18192	; 0x4710
 80005be:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80005c2:	f244 7210 	movw	r2, #18192	; 0x4710
 80005c6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80005ca:	6852      	ldr	r2, [r2, #4]
 80005cc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80005d0:	f022 0202 	bic.w	r2, r2, #2
 80005d4:	605a      	str	r2, [r3, #4]
  {
	/********************************************************************************************************************/
	/*   Use external crystal for PLL clock input                                                                            */
	/********************************************************************************************************************/

   if (SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk){
 80005d6:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 80005da:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80005de:	685b      	ldr	r3, [r3, #4]
 80005e0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d072      	beq.n	80006ce <SystemClockSetup+0x13e>
	   SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_HP_MODE);	 /*enable the OSC_HP*/
 80005e8:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 80005ec:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80005f0:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 80005f4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80005f8:	6852      	ldr	r2, [r2, #4]
 80005fa:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80005fe:	605a      	str	r2, [r3, #4]
	   /* setup OSC WDG devider */
	   SCU_OSC->OSCHPCTRL |= (SCU_OSCHPWDGDIV<<16);         
 8000600:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000604:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000608:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 800060c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000610:	6852      	ldr	r2, [r2, #4]
 8000612:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000616:	605a      	str	r2, [r3, #4]
	   /* select external OSC as PLL input */
	   SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 8000618:	f244 7310 	movw	r3, #18192	; 0x4710
 800061c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000620:	f244 7210 	movw	r2, #18192	; 0x4710
 8000624:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000628:	68d2      	ldr	r2, [r2, #12]
 800062a:	f022 0201 	bic.w	r2, r2, #1
 800062e:	60da      	str	r2, [r3, #12]
	   /* restart OSC Watchdog */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;  
 8000630:	f244 7310 	movw	r3, #18192	; 0x4710
 8000634:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000638:	f244 7210 	movw	r2, #18192	; 0x4710
 800063c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000640:	6852      	ldr	r2, [r2, #4]
 8000642:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000646:	605a      	str	r2, [r3, #4]

       /* Timeout for wait loop ~150ms */
	   /********************************/
	   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8000648:	f24e 0310 	movw	r3, #57360	; 0xe010
 800064c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000650:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8000654:	f2c0 024c 	movt	r2, #76	; 0x4c
 8000658:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 800065a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800065e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000662:	f04f 0200 	mov.w	r2, #0
 8000666:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000668:	f24e 0310 	movw	r3, #57360	; 0xe010
 800066c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000670:	f04f 0205 	mov.w	r2, #5
 8000674:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
	   do 
	   {
       ;/* wait for ~150ms  */
	   }while((((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)&&(SysTick->VAL >= 500)); 
 8000676:	f244 7310 	movw	r3, #18192	; 0x4710
 800067a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8000684:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8000688:	d008      	beq.n	800069c <SystemClockSetup+0x10c>
 800068a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800068e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000692:	689a      	ldr	r2, [r3, #8]
 8000694:	f240 13f3 	movw	r3, #499	; 0x1f3
 8000698:	429a      	cmp	r2, r3
 800069a:	d8ec      	bhi.n	8000676 <SystemClockSetup+0xe6>

	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 800069c:	f24e 0310 	movw	r3, #57360	; 0xe010
 80006a0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80006a4:	f24e 0210 	movw	r2, #57360	; 0xe010
 80006a8:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80006ac:	6812      	ldr	r2, [r2, #0]
 80006ae:	f022 0201 	bic.w	r2, r2, #1
 80006b2:	601a      	str	r2, [r3, #0]
	   if (((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)
 80006b4:	f244 7310 	movw	r3, #18192	; 0x4710
 80006b8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	f403 7360 	and.w	r3, r3, #896	; 0x380
 80006c2:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 80006c6:	d002      	beq.n	80006ce <SystemClockSetup+0x13e>
	   return(0);/* Return Error */
 80006c8:	f04f 0300 	mov.w	r3, #0
 80006cc:	e1c0      	b.n	8000a50 <SystemClockSetup+0x4c0>

	/********************************************************************************************************************/
	/*   Setup and look the main PLL                                                                                    */
	/********************************************************************************************************************/

if (!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)){
 80006ce:	f244 7310 	movw	r3, #18192	; 0x4710
 80006d2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	f003 0304 	and.w	r3, r3, #4
 80006dc:	2b00      	cmp	r3, #0
 80006de:	f040 81b5 	bne.w	8000a4c <SystemClockSetup+0x4bc>
	/* Systen is still running from internal clock */
		   /* select FOFI as system clock */
		   if((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk) != 0x0)SCU_CLK->SYSCLKCR &= ~SCU_CLK_SYSCLKCR_SYSSEL_Msk; /*Select FOFI*/
 80006e2:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 80006e6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80006ea:	68db      	ldr	r3, [r3, #12]
 80006ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d00b      	beq.n	800070c <SystemClockSetup+0x17c>
 80006f4:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 80006f8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80006fc:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8000700:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000704:	68d2      	ldr	r2, [r2, #12]
 8000706:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800070a:	60da      	str	r2, [r3, #12]


			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 800070c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000710:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8000714:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/24000000)-1;	
 8000716:	687a      	ldr	r2, [r7, #4]
 8000718:	f649 7381 	movw	r3, #40833	; 0x9f81
 800071c:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8000720:	fba3 1302 	umull	r1, r3, r3, r2
 8000724:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8000728:	f103 33ff 	add.w	r3, r3, #4294967295
 800072c:	603b      	str	r3, [r7, #0]
			 /* Go to bypass the Main PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 800072e:	f244 7310 	movw	r3, #18192	; 0x4710
 8000732:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000736:	f244 7210 	movw	r2, #18192	; 0x4710
 800073a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800073e:	6852      	ldr	r2, [r2, #4]
 8000740:	f042 0201 	orr.w	r2, r2, #1
 8000744:	605a      	str	r2, [r3, #4]
		   /* disconnect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 8000746:	f244 7310 	movw	r3, #18192	; 0x4710
 800074a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800074e:	f244 7210 	movw	r2, #18192	; 0x4710
 8000752:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000756:	6852      	ldr	r2, [r2, #4]
 8000758:	f042 0210 	orr.w	r2, r2, #16
 800075c:	605a      	str	r2, [r3, #4]
		   /* Setup devider settings for main PLL */
		   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 800075e:	f244 7210 	movw	r2, #18192	; 0x4710
 8000762:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000766:	683b      	ldr	r3, [r7, #0]
 8000768:	ea4f 4103 	mov.w	r1, r3, lsl #16
 800076c:	f644 7301 	movw	r3, #20225	; 0x4f01
 8000770:	f2c0 1300 	movt	r3, #256	; 0x100
 8000774:	430b      	orrs	r3, r1
 8000776:	6093      	str	r3, [r2, #8]
		   /* we may have to set OSCDISCDIS */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8000778:	f244 7310 	movw	r3, #18192	; 0x4710
 800077c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000780:	f244 7210 	movw	r2, #18192	; 0x4710
 8000784:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000788:	6852      	ldr	r2, [r2, #4]
 800078a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800078e:	605a      	str	r2, [r3, #4]
		   /* connect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 8000790:	f244 7310 	movw	r3, #18192	; 0x4710
 8000794:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000798:	f244 7210 	movw	r2, #18192	; 0x4710
 800079c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80007a0:	6852      	ldr	r2, [r2, #4]
 80007a2:	f022 0210 	bic.w	r2, r2, #16
 80007a6:	605a      	str	r2, [r3, #4]
		   /* restart PLL Lock detection */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 80007a8:	f244 7310 	movw	r3, #18192	; 0x4710
 80007ac:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80007b0:	f244 7210 	movw	r2, #18192	; 0x4710
 80007b4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80007b8:	6852      	ldr	r2, [r2, #4]
 80007ba:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80007be:	605a      	str	r2, [r3, #4]
		   /* wait for PLL Lock */
		   /* setup time out loop */
	       /* Timeout for wait loo ~150ms */
		   /********************************/
		   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 80007c0:	f24e 0310 	movw	r3, #57360	; 0xe010
 80007c4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80007c8:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 80007cc:	f2c0 024c 	movt	r2, #76	; 0x4c
 80007d0:	605a      	str	r2, [r3, #4]
		   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 80007d2:	f24e 0310 	movw	r3, #57360	; 0xe010
 80007d6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80007da:	f04f 0200 	mov.w	r2, #0
 80007de:	609a      	str	r2, [r3, #8]
		   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007e0:	f24e 0310 	movw	r3, #57360	; 0xe010
 80007e4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80007e8:	f04f 0205 	mov.w	r2, #5
 80007ec:	601a      	str	r2, [r3, #0]
		                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
		   
		   while ((!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk))&&(SysTick->VAL >= 500));
 80007ee:	bf00      	nop
 80007f0:	f244 7310 	movw	r3, #18192	; 0x4710
 80007f4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	f003 0304 	and.w	r3, r3, #4
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d108      	bne.n	8000814 <SystemClockSetup+0x284>
 8000802:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000806:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800080a:	689a      	ldr	r2, [r3, #8]
 800080c:	f240 13f3 	movw	r3, #499	; 0x1f3
 8000810:	429a      	cmp	r2, r3
 8000812:	d8ed      	bhi.n	80007f0 <SystemClockSetup+0x260>
	       SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8000814:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000818:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800081c:	f24e 0210 	movw	r2, #57360	; 0xe010
 8000820:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000824:	6812      	ldr	r2, [r2, #0]
 8000826:	f022 0201 	bic.w	r2, r2, #1
 800082a:	601a      	str	r2, [r3, #0]

		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 800082c:	f244 7310 	movw	r3, #18192	; 0x4710
 8000830:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	f003 0304 	and.w	r3, r3, #4
 800083a:	2b00      	cmp	r3, #0
 800083c:	d04e      	beq.n	80008dc <SystemClockSetup+0x34c>
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 800083e:	f244 7310 	movw	r3, #18192	; 0x4710
 8000842:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000846:	f244 7210 	movw	r2, #18192	; 0x4710
 800084a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800084e:	6852      	ldr	r2, [r2, #4]
 8000850:	f022 0201 	bic.w	r2, r2, #1
 8000854:	605a      	str	r2, [r3, #4]
	
	   /*********************************************************
	   here we need to setup the system clock divider
	   *********************************************************/
	
		SCU_CLK->CPUCLKCR = SCU_CPUCLKCR_DIV;
 8000856:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 800085a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800085e:	f04f 0200 	mov.w	r2, #0
 8000862:	611a      	str	r2, [r3, #16]
		SCU_CLK->PBCLKCR = SCU_PBCLKCR_DIV;	
 8000864:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000868:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800086c:	f04f 0200 	mov.w	r2, #0
 8000870:	615a      	str	r2, [r3, #20]
		SCU_CLK->CCUCLKCR = SCU_CCUCLKCR_DIV;
 8000872:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000876:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800087a:	f04f 0200 	mov.w	r2, #0
 800087e:	621a      	str	r2, [r3, #32]
	

		 /* Switch system clock to PLL */
	   SCU_CLK->SYSCLKCR |=  0x00010000; 
 8000880:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000884:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000888:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 800088c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000890:	68d2      	ldr	r2, [r2, #12]
 8000892:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000896:	60da      	str	r2, [r3, #12]
				
	   /* we may have to reset OSCDISCDIS */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8000898:	f244 7310 	movw	r3, #18192	; 0x4710
 800089c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80008a0:	f244 7210 	movw	r2, #18192	; 0x4710
 80008a4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80008a8:	6852      	ldr	r2, [r2, #4]
 80008aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80008ae:	605a      	str	r2, [r3, #4]
				
																  
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 80008b0:	f24e 0310 	movw	r3, #57360	; 0xe010
 80008b4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80008b8:	f240 5245 	movw	r2, #1349	; 0x545
 80008bc:	605a      	str	r2, [r3, #4]
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 80008be:	f24e 0310 	movw	r3, #57360	; 0xe010
 80008c2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80008c6:	f04f 0200 	mov.w	r2, #0
 80008ca:	609a      	str	r2, [r3, #8]
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008cc:	f24e 0310 	movw	r3, #57360	; 0xe010
 80008d0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80008d4:	f04f 0205 	mov.w	r2, #5
 80008d8:	601a      	str	r2, [r3, #0]
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 80008da:	e002      	b.n	80008e2 <SystemClockSetup+0x352>
		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
				}
				else return(0);
 80008dc:	f04f 0300 	mov.w	r3, #0
 80008e0:	e0b6      	b.n	8000a50 <SystemClockSetup+0x4c0>
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 80008e2:	f24e 0310 	movw	r3, #57360	; 0xe010
 80008e6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80008ea:	689b      	ldr	r3, [r3, #8]
 80008ec:	2b63      	cmp	r3, #99	; 0x63
 80008ee:	d8f8      	bhi.n	80008e2 <SystemClockSetup+0x352>
		 SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 80008f0:	f24e 0310 	movw	r3, #57360	; 0xe010
 80008f4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80008f8:	f24e 0210 	movw	r2, #57360	; 0xe010
 80008fc:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000900:	6812      	ldr	r2, [r2, #0]
 8000902:	f022 0201 	bic.w	r2, r2, #1
 8000906:	601a      	str	r2, [r3, #0]
	   /*********************************************************
	   here the ramp up of the system clock starts FSys < 60MHz
	   *********************************************************/
		if (CLOCK_FSYS > 60000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8000908:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800090c:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8000910:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/60000000)-1;	
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	ea4f 2213 	mov.w	r2, r3, lsr #8
 8000918:	f245 43c7 	movw	r3, #21703	; 0x54c7
 800091c:	f2c0 131e 	movt	r3, #286	; 0x11e
 8000920:	fba3 1302 	umull	r1, r3, r3, r2
 8000924:	ea4f 2393 	mov.w	r3, r3, lsr #10
 8000928:	f103 33ff 	add.w	r3, r3, #4294967295
 800092c:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 800092e:	f244 7210 	movw	r2, #18192	; 0x4710
 8000932:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000936:	683b      	ldr	r3, [r7, #0]
 8000938:	ea4f 4103 	mov.w	r1, r3, lsl #16
 800093c:	f644 7301 	movw	r3, #20225	; 0x4f01
 8000940:	f2c0 1300 	movt	r3, #256	; 0x100
 8000944:	430b      	orrs	r3, r1
 8000946:	6093      	str	r3, [r2, #8]
		 }

		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((3000+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 8000948:	f24e 0310 	movw	r3, #57360	; 0xe010
 800094c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000950:	f640 421b 	movw	r2, #3099	; 0xc1b
 8000954:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8000956:	f24e 0310 	movw	r3, #57360	; 0xe010
 800095a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800095e:	f04f 0200 	mov.w	r2, #0
 8000962:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000964:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000968:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800096c:	f04f 0205 	mov.w	r2, #5
 8000970:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8000972:	bf00      	nop
 8000974:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000978:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800097c:	689b      	ldr	r3, [r3, #8]
 800097e:	2b63      	cmp	r3, #99	; 0x63
 8000980:	d8f8      	bhi.n	8000974 <SystemClockSetup+0x3e4>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8000982:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000986:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800098a:	f24e 0210 	movw	r2, #57360	; 0xe010
 800098e:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000992:	6812      	ldr	r2, [r2, #0]
 8000994:	f022 0201 	bic.w	r2, r2, #1
 8000998:	601a      	str	r2, [r3, #0]
   /*********************************************************
	   here the ramp up of the system clock starts FSys < 90MHz
	   *********************************************************/
		if (CLOCK_FSYS > 90000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 800099a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800099e:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 80009a2:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);

			 stepping_K2DIV = (VCO/90000000)-1;			
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 80009aa:	f24e 332f 	movw	r3, #58159	; 0xe32f
 80009ae:	f2c0 03be 	movt	r3, #190	; 0xbe
 80009b2:	fba3 1302 	umull	r1, r3, r3, r2
 80009b6:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009ba:	f103 33ff 	add.w	r3, r3, #4294967295
 80009be:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 80009c0:	f244 7210 	movw	r2, #18192	; 0x4710
 80009c4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80009c8:	683b      	ldr	r3, [r7, #0]
 80009ca:	ea4f 4103 	mov.w	r1, r3, lsl #16
 80009ce:	f644 7301 	movw	r3, #20225	; 0x4f01
 80009d2:	f2c0 1300 	movt	r3, #256	; 0x100
 80009d6:	430b      	orrs	r3, r1
 80009d8:	6093      	str	r3, [r2, #8]
		 }
	
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((4800+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 80009da:	f24e 0310 	movw	r3, #57360	; 0xe010
 80009de:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80009e2:	f241 3223 	movw	r2, #4899	; 0x1323
 80009e6:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 80009e8:	f24e 0310 	movw	r3, #57360	; 0xe010
 80009ec:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80009f0:	f04f 0200 	mov.w	r2, #0
 80009f4:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009f6:	f24e 0310 	movw	r3, #57360	; 0xe010
 80009fa:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80009fe:	f04f 0205 	mov.w	r2, #5
 8000a02:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8000a04:	bf00      	nop
 8000a06:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000a0a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000a0e:	689b      	ldr	r3, [r3, #8]
 8000a10:	2b63      	cmp	r3, #99	; 0x63
 8000a12:	d8f8      	bhi.n	8000a06 <SystemClockSetup+0x476>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8000a14:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000a18:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000a1c:	f24e 0210 	movw	r2, #57360	; 0xe010
 8000a20:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000a24:	6812      	ldr	r2, [r2, #0]
 8000a26:	f022 0201 	bic.w	r2, r2, #1
 8000a2a:	601a      	str	r2, [r3, #0]
	   /********************************/
	
	   /* Setup devider settings for main PLL */
	   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (SCU_PLL_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8000a2c:	f244 7310 	movw	r3, #18192	; 0x4710
 8000a30:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000a34:	f644 7201 	movw	r2, #20225	; 0x4f01
 8000a38:	f2c0 1203 	movt	r2, #259	; 0x103
 8000a3c:	609a      	str	r2, [r3, #8]
	
	   SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
 8000a3e:	f244 1360 	movw	r3, #16736	; 0x4160
 8000a42:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000a46:	f04f 0205 	mov.w	r2, #5
 8000a4a:	60da      	str	r2, [r3, #12]
	}
 }/* end this weak function enables DAVE3 clock App usage */	
   return(1);
 8000a4c:	f04f 0301 	mov.w	r3, #1

}
 8000a50:	4618      	mov	r0, r3
 8000a52:	f107 0708 	add.w	r7, r7, #8
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	bf00      	nop

08000a5c <main>:
/***************************************************/
/***********************MAIN************************/
/***************************************************/

int main(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	af00      	add	r7, sp, #0
//	status_t status;		// Declaration of return variable for DAVE3 APIs (toggle comment if required)
	DAVE_Init();			// Initialization of DAVE Apps
 8000a60:	f002 fcb6 	bl	80033d0 <DAVE_Init>
	/*Etapa de inicializacao*/
	configure_E(); //Configura transceptor como emissor
 8000a64:	f000 f88c 	bl	8000b80 <configure_E>
	//IO004_SetPin(LED2);
	//VER COMOFAS pra ligar analog do controle aqui ja

	while (1)
	{
		write_E();
 8000a68:	f000 f972 	bl	8000d50 <write_E>
	}
 8000a6c:	e7fc      	b.n	8000a68 <main+0xc>
 8000a6e:	bf00      	nop

08000a70 <read_R>:
/***************************************************/
/***************FUNCOES DO TRANSCEPTOR**************/
/***************************************************/

void read_R()
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b082      	sub	sp, #8
 8000a74:	af00      	add	r7, sp, #0
	int i;
	IO004_ResetPin(CE);
 8000a76:	f246 23e0 	movw	r3, #25312	; 0x62e0
 8000a7a:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000a7e:	685a      	ldr	r2, [r3, #4]
 8000a80:	f246 23e0 	movw	r3, #25312	; 0x62e0
 8000a84:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000a88:	785b      	ldrb	r3, [r3, #1]
 8000a8a:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8000a8e:	fa01 f303 	lsl.w	r3, r1, r3
 8000a92:	6053      	str	r3, [r2, #4]
	delay(50000);
 8000a94:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000a98:	f000 fd04 	bl	80014a4 <delay>
	uint8_t temp = 0;
 8000a9c:	f04f 0300 	mov.w	r3, #0
 8000aa0:	70fb      	strb	r3, [r7, #3]

	for (i = 7; i > -1; i --)
 8000aa2:	f04f 0307 	mov.w	r3, #7
 8000aa6:	607b      	str	r3, [r7, #4]
 8000aa8:	e020      	b.n	8000aec <read_R+0x7c>
	{
		if (IO004_ReadPin(DATA)) temp |= (1<<i);
 8000aaa:	f246 23d0 	movw	r3, #25296	; 0x62d0
 8000aae:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000ab2:	685b      	ldr	r3, [r3, #4]
 8000ab4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ab6:	f246 23d0 	movw	r3, #25296	; 0x62d0
 8000aba:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000abe:	785b      	ldrb	r3, [r3, #1]
 8000ac0:	fa22 f303 	lsr.w	r3, r2, r3
 8000ac4:	f003 0301 	and.w	r3, r3, #1
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d009      	beq.n	8000ae0 <read_R+0x70>
 8000acc:	f04f 0201 	mov.w	r2, #1
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ad6:	b2da      	uxtb	r2, r3
 8000ad8:	78fb      	ldrb	r3, [r7, #3]
 8000ada:	4313      	orrs	r3, r2
 8000adc:	b2db      	uxtb	r3, r3
 8000ade:	70fb      	strb	r3, [r7, #3]
		pulse_R();
 8000ae0:	f000 f824 	bl	8000b2c <pulse_R>
	int i;
	IO004_ResetPin(CE);
	delay(50000);
	uint8_t temp = 0;

	for (i = 7; i > -1; i --)
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	f103 33ff 	add.w	r3, r3, #4294967295
 8000aea:	607b      	str	r3, [r7, #4]
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	dadb      	bge.n	8000aaa <read_R+0x3a>
	{
		if (IO004_ReadPin(DATA)) temp |= (1<<i);
		pulse_R();
	}
	data_R = temp;
 8000af2:	f240 0304 	movw	r3, #4
 8000af6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000afa:	78fa      	ldrb	r2, [r7, #3]
 8000afc:	701a      	strb	r2, [r3, #0]
	IO004_SetPin(CE);
 8000afe:	f246 23e0 	movw	r3, #25312	; 0x62e0
 8000b02:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000b06:	685a      	ldr	r2, [r3, #4]
 8000b08:	f246 23e0 	movw	r3, #25312	; 0x62e0
 8000b0c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000b10:	785b      	ldrb	r3, [r3, #1]
 8000b12:	f04f 0101 	mov.w	r1, #1
 8000b16:	fa01 f303 	lsl.w	r3, r1, r3
 8000b1a:	6053      	str	r3, [r2, #4]
	delay(50000);
 8000b1c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000b20:	f000 fcc0 	bl	80014a4 <delay>
}
 8000b24:	f107 0708 	add.w	r7, r7, #8
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bd80      	pop	{r7, pc}

08000b2c <pulse_R>:

void pulse_R()
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	af00      	add	r7, sp, #0
	delay(300);
 8000b30:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000b34:	f000 fcb6 	bl	80014a4 <delay>
	IO004_SetPin(CLK1);
 8000b38:	f246 23c8 	movw	r3, #25288	; 0x62c8
 8000b3c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000b40:	685a      	ldr	r2, [r3, #4]
 8000b42:	f246 23c8 	movw	r3, #25288	; 0x62c8
 8000b46:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000b4a:	785b      	ldrb	r3, [r3, #1]
 8000b4c:	f04f 0101 	mov.w	r1, #1
 8000b50:	fa01 f303 	lsl.w	r3, r1, r3
 8000b54:	6053      	str	r3, [r2, #4]
	delay(300);
 8000b56:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000b5a:	f000 fca3 	bl	80014a4 <delay>
	IO004_ResetPin(CLK1);
 8000b5e:	f246 23c8 	movw	r3, #25288	; 0x62c8
 8000b62:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000b66:	685a      	ldr	r2, [r3, #4]
 8000b68:	f246 23c8 	movw	r3, #25288	; 0x62c8
 8000b6c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000b70:	785b      	ldrb	r3, [r3, #1]
 8000b72:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8000b76:	fa01 f303 	lsl.w	r3, r1, r3
 8000b7a:	6053      	str	r3, [r2, #4]
}
 8000b7c:	bd80      	pop	{r7, pc}
 8000b7e:	bf00      	nop

08000b80 <configure_E>:

void configure_E()
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b082      	sub	sp, #8
 8000b84:	af00      	add	r7, sp, #0
	/*Atribuicao de valores ao vetor de configuracao do transceptor*/
	configuration[0] = 0xC4;//RF_CH# e OP_MODE 0b11011110
 8000b86:	f240 039c 	movw	r3, #156	; 0x9c
 8000b8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b8e:	f04f 02c4 	mov.w	r2, #196	; 0xc4
 8000b92:	701a      	strb	r2, [r3, #0]
	configuration[1] = 0x4F;//RX2_EN, CM, RFDR_SB13, X0_F, RF_PWR 0b01101111
 8000b94:	f240 039c 	movw	r3, #156	; 0x9c
 8000b98:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b9c:	f04f 024f 	mov.w	r2, #79	; 0x4f
 8000ba0:	705a      	strb	r2, [r3, #1]
	configuration[2] = 0xA3;//addr_w
 8000ba2:	f240 039c 	movw	r3, #156	; 0x9c
 8000ba6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000baa:	f04f 02a3 	mov.w	r2, #163	; 0xa3
 8000bae:	709a      	strb	r2, [r3, #2]
	configuration[3] = 0xEE;//Comeco enderco CH1 00000001
 8000bb0:	f240 039c 	movw	r3, #156	; 0x9c
 8000bb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000bb8:	f04f 02ee 	mov.w	r2, #238	; 0xee
 8000bbc:	70da      	strb	r2, [r3, #3]
	configuration[4] = 0xDD;//0b00000000
 8000bbe:	f240 039c 	movw	r3, #156	; 0x9c
 8000bc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000bc6:	f04f 02dd 	mov.w	r2, #221	; 0xdd
 8000bca:	711a      	strb	r2, [r3, #4]
	configuration[5] = 0xCC;//0b11010100
 8000bcc:	f240 039c 	movw	r3, #156	; 0x9c
 8000bd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000bd4:	f04f 02cc 	mov.w	r2, #204	; 0xcc
 8000bd8:	715a      	strb	r2, [r3, #5]
	configuration[6] = 0xBB;//0b11011111
 8000bda:	f240 039c 	movw	r3, #156	; 0x9c
 8000bde:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000be2:	f04f 02bb 	mov.w	r2, #187	; 0xbb
 8000be6:	719a      	strb	r2, [r3, #6]
	configuration[7] = 0xAA;//Fim enderco CH1 0b11101010
 8000be8:	f240 039c 	movw	r3, #156	; 0x9c
 8000bec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000bf0:	f04f 02aa 	mov.w	r2, #170	; 0xaa
 8000bf4:	71da      	strb	r2, [r3, #7]
	configuration[8] = 0b00000000;//Comeco enderco CH2
 8000bf6:	f240 039c 	movw	r3, #156	; 0x9c
 8000bfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000bfe:	f04f 0200 	mov.w	r2, #0
 8000c02:	721a      	strb	r2, [r3, #8]
	configuration[9] = 0b00000000;
 8000c04:	f240 039c 	movw	r3, #156	; 0x9c
 8000c08:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c0c:	f04f 0200 	mov.w	r2, #0
 8000c10:	725a      	strb	r2, [r3, #9]
	configuration[10] = 0b00000000;
 8000c12:	f240 039c 	movw	r3, #156	; 0x9c
 8000c16:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c1a:	f04f 0200 	mov.w	r2, #0
 8000c1e:	729a      	strb	r2, [r3, #10]
	configuration[11] = 0b00000000;
 8000c20:	f240 039c 	movw	r3, #156	; 0x9c
 8000c24:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c28:	f04f 0200 	mov.w	r2, #0
 8000c2c:	72da      	strb	r2, [r3, #11]
	configuration[12] = 0b00000000;//Fim enderco CH2
 8000c2e:	f240 039c 	movw	r3, #156	; 0x9c
 8000c32:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c36:	f04f 0200 	mov.w	r2, #0
 8000c3a:	731a      	strb	r2, [r3, #12]
	configuration[13] = 0x8;//num bits enviados (1 byte nesse ex) TODO arrumar
 8000c3c:	f240 039c 	movw	r3, #156	; 0x9c
 8000c40:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c44:	f04f 0208 	mov.w	r2, #8
 8000c48:	735a      	strb	r2, [r3, #13]
	configuration[14] = 0b00000000;
 8000c4a:	f240 039c 	movw	r3, #156	; 0x9c
 8000c4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c52:	f04f 0200 	mov.w	r2, #0
 8000c56:	739a      	strb	r2, [r3, #14]

	IO004_ResetPin(CE);
 8000c58:	f246 23e0 	movw	r3, #25312	; 0x62e0
 8000c5c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000c60:	685a      	ldr	r2, [r3, #4]
 8000c62:	f246 23e0 	movw	r3, #25312	; 0x62e0
 8000c66:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000c6a:	785b      	ldrb	r3, [r3, #1]
 8000c6c:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8000c70:	fa01 f303 	lsl.w	r3, r1, r3
 8000c74:	6053      	str	r3, [r2, #4]
	IO004_SetPin(CS);
 8000c76:	f246 23a8 	movw	r3, #25256	; 0x62a8
 8000c7a:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000c7e:	685a      	ldr	r2, [r3, #4]
 8000c80:	f246 23a8 	movw	r3, #25256	; 0x62a8
 8000c84:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000c88:	785b      	ldrb	r3, [r3, #1]
 8000c8a:	f04f 0101 	mov.w	r1, #1
 8000c8e:	fa01 f303 	lsl.w	r3, r1, r3
 8000c92:	6053      	str	r3, [r2, #4]
	int i, j;
	for (i = 14; i > -1; i--)
 8000c94:	f04f 030e 	mov.w	r3, #14
 8000c98:	607b      	str	r3, [r7, #4]
 8000c9a:	e03f      	b.n	8000d1c <configure_E+0x19c>
	{
		for (j = 7; j > -1; j--)
 8000c9c:	f04f 0307 	mov.w	r3, #7
 8000ca0:	603b      	str	r3, [r7, #0]
 8000ca2:	e034      	b.n	8000d0e <configure_E+0x18e>
		{
			if ((configuration[i]&(1<<j))>0) IO004_SetPin(DATA);
 8000ca4:	f240 039c 	movw	r3, #156	; 0x9c
 8000ca8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000cac:	687a      	ldr	r2, [r7, #4]
 8000cae:	189b      	adds	r3, r3, r2
 8000cb0:	781b      	ldrb	r3, [r3, #0]
 8000cb2:	461a      	mov	r2, r3
 8000cb4:	f04f 0101 	mov.w	r1, #1
 8000cb8:	683b      	ldr	r3, [r7, #0]
 8000cba:	fa01 f303 	lsl.w	r3, r1, r3
 8000cbe:	4013      	ands	r3, r2
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	dd0f      	ble.n	8000ce4 <configure_E+0x164>
 8000cc4:	f246 23d0 	movw	r3, #25296	; 0x62d0
 8000cc8:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000ccc:	685a      	ldr	r2, [r3, #4]
 8000cce:	f246 23d0 	movw	r3, #25296	; 0x62d0
 8000cd2:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000cd6:	785b      	ldrb	r3, [r3, #1]
 8000cd8:	f04f 0101 	mov.w	r1, #1
 8000cdc:	fa01 f303 	lsl.w	r3, r1, r3
 8000ce0:	6053      	str	r3, [r2, #4]
 8000ce2:	e00e      	b.n	8000d02 <configure_E+0x182>
			else IO004_ResetPin(DATA);;
 8000ce4:	f246 23d0 	movw	r3, #25296	; 0x62d0
 8000ce8:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000cec:	685a      	ldr	r2, [r3, #4]
 8000cee:	f246 23d0 	movw	r3, #25296	; 0x62d0
 8000cf2:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000cf6:	785b      	ldrb	r3, [r3, #1]
 8000cf8:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8000cfc:	fa01 f303 	lsl.w	r3, r1, r3
 8000d00:	6053      	str	r3, [r2, #4]
			pulse_R();
 8000d02:	f7ff ff13 	bl	8000b2c <pulse_R>
	IO004_ResetPin(CE);
	IO004_SetPin(CS);
	int i, j;
	for (i = 14; i > -1; i--)
	{
		for (j = 7; j > -1; j--)
 8000d06:	683b      	ldr	r3, [r7, #0]
 8000d08:	f103 33ff 	add.w	r3, r3, #4294967295
 8000d0c:	603b      	str	r3, [r7, #0]
 8000d0e:	683b      	ldr	r3, [r7, #0]
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	dac7      	bge.n	8000ca4 <configure_E+0x124>
	configuration[14] = 0b00000000;

	IO004_ResetPin(CE);
	IO004_SetPin(CS);
	int i, j;
	for (i = 14; i > -1; i--)
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	f103 33ff 	add.w	r3, r3, #4294967295
 8000d1a:	607b      	str	r3, [r7, #4]
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	dabc      	bge.n	8000c9c <configure_E+0x11c>
			if ((configuration[i]&(1<<j))>0) IO004_SetPin(DATA);
			else IO004_ResetPin(DATA);;
			pulse_R();
		}
	}
	IO004_ResetPin(CS);
 8000d22:	f246 23a8 	movw	r3, #25256	; 0x62a8
 8000d26:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000d2a:	685a      	ldr	r2, [r3, #4]
 8000d2c:	f246 23a8 	movw	r3, #25256	; 0x62a8
 8000d30:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000d34:	785b      	ldrb	r3, [r3, #1]
 8000d36:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8000d3a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d3e:	6053      	str	r3, [r2, #4]
	delay(50000);
 8000d40:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000d44:	f000 fbae 	bl	80014a4 <delay>
}
 8000d48:	f107 0708 	add.w	r7, r7, #8
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bd80      	pop	{r7, pc}

08000d50 <write_E>:
void write_E()
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b082      	sub	sp, #8
 8000d54:	af00      	add	r7, sp, #0
	int i, j;
	IO004_SetPin(CE);
 8000d56:	f246 23e0 	movw	r3, #25312	; 0x62e0
 8000d5a:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000d5e:	685a      	ldr	r2, [r3, #4]
 8000d60:	f246 23e0 	movw	r3, #25312	; 0x62e0
 8000d64:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000d68:	785b      	ldrb	r3, [r3, #1]
 8000d6a:	f04f 0101 	mov.w	r1, #1
 8000d6e:	fa01 f303 	lsl.w	r3, r1, r3
 8000d72:	6053      	str	r3, [r2, #4]
	delay(1000);
 8000d74:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d78:	f000 fb94 	bl	80014a4 <delay>
	for (i = 7; i > 2 ; i --)
 8000d7c:	f04f 0307 	mov.w	r3, #7
 8000d80:	607b      	str	r3, [r7, #4]
 8000d82:	e03f      	b.n	8000e04 <write_E+0xb4>
	{
		for (j = 7; j > -1; j --)
 8000d84:	f04f 0307 	mov.w	r3, #7
 8000d88:	603b      	str	r3, [r7, #0]
 8000d8a:	e034      	b.n	8000df6 <write_E+0xa6>
		{
			if ((configuration[i]&(1<<j))>0) IO004_SetPin(DATA);
 8000d8c:	f240 039c 	movw	r3, #156	; 0x9c
 8000d90:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d94:	687a      	ldr	r2, [r7, #4]
 8000d96:	189b      	adds	r3, r3, r2
 8000d98:	781b      	ldrb	r3, [r3, #0]
 8000d9a:	461a      	mov	r2, r3
 8000d9c:	f04f 0101 	mov.w	r1, #1
 8000da0:	683b      	ldr	r3, [r7, #0]
 8000da2:	fa01 f303 	lsl.w	r3, r1, r3
 8000da6:	4013      	ands	r3, r2
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	dd0f      	ble.n	8000dcc <write_E+0x7c>
 8000dac:	f246 23d0 	movw	r3, #25296	; 0x62d0
 8000db0:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000db4:	685a      	ldr	r2, [r3, #4]
 8000db6:	f246 23d0 	movw	r3, #25296	; 0x62d0
 8000dba:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000dbe:	785b      	ldrb	r3, [r3, #1]
 8000dc0:	f04f 0101 	mov.w	r1, #1
 8000dc4:	fa01 f303 	lsl.w	r3, r1, r3
 8000dc8:	6053      	str	r3, [r2, #4]
 8000dca:	e00e      	b.n	8000dea <write_E+0x9a>
			else IO004_ResetPin(DATA);
 8000dcc:	f246 23d0 	movw	r3, #25296	; 0x62d0
 8000dd0:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000dd4:	685a      	ldr	r2, [r3, #4]
 8000dd6:	f246 23d0 	movw	r3, #25296	; 0x62d0
 8000dda:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000dde:	785b      	ldrb	r3, [r3, #1]
 8000de0:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8000de4:	fa01 f303 	lsl.w	r3, r1, r3
 8000de8:	6053      	str	r3, [r2, #4]
			pulse_R();
 8000dea:	f7ff fe9f 	bl	8000b2c <pulse_R>
	int i, j;
	IO004_SetPin(CE);
	delay(1000);
	for (i = 7; i > 2 ; i --)
	{
		for (j = 7; j > -1; j --)
 8000dee:	683b      	ldr	r3, [r7, #0]
 8000df0:	f103 33ff 	add.w	r3, r3, #4294967295
 8000df4:	603b      	str	r3, [r7, #0]
 8000df6:	683b      	ldr	r3, [r7, #0]
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	dac7      	bge.n	8000d8c <write_E+0x3c>
void write_E()
{
	int i, j;
	IO004_SetPin(CE);
	delay(1000);
	for (i = 7; i > 2 ; i --)
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	f103 33ff 	add.w	r3, r3, #4294967295
 8000e02:	607b      	str	r3, [r7, #4]
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	2b02      	cmp	r3, #2
 8000e08:	dcbc      	bgt.n	8000d84 <write_E+0x34>
			if ((configuration[i]&(1<<j))>0) IO004_SetPin(DATA);
			else IO004_ResetPin(DATA);
			pulse_R();
		}
	}
	for (i = 0; i < BYTES_TO_SEND; i++)
 8000e0a:	f04f 0300 	mov.w	r3, #0
 8000e0e:	607b      	str	r3, [r7, #4]
 8000e10:	e03f      	b.n	8000e92 <write_E+0x142>
	{
		for (j = 7; j > -1; j --)
 8000e12:	f04f 0307 	mov.w	r3, #7
 8000e16:	603b      	str	r3, [r7, #0]
 8000e18:	e034      	b.n	8000e84 <write_E+0x134>
		{
			if ((data_E[i] & (1<<j))>0) IO004_SetPin(DATA);
 8000e1a:	f240 03b0 	movw	r3, #176	; 0xb0
 8000e1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e22:	687a      	ldr	r2, [r7, #4]
 8000e24:	189b      	adds	r3, r3, r2
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	461a      	mov	r2, r3
 8000e2a:	f04f 0101 	mov.w	r1, #1
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	fa01 f303 	lsl.w	r3, r1, r3
 8000e34:	4013      	ands	r3, r2
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	dd0f      	ble.n	8000e5a <write_E+0x10a>
 8000e3a:	f246 23d0 	movw	r3, #25296	; 0x62d0
 8000e3e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000e42:	685a      	ldr	r2, [r3, #4]
 8000e44:	f246 23d0 	movw	r3, #25296	; 0x62d0
 8000e48:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000e4c:	785b      	ldrb	r3, [r3, #1]
 8000e4e:	f04f 0101 	mov.w	r1, #1
 8000e52:	fa01 f303 	lsl.w	r3, r1, r3
 8000e56:	6053      	str	r3, [r2, #4]
 8000e58:	e00e      	b.n	8000e78 <write_E+0x128>
			else IO004_ResetPin(DATA);
 8000e5a:	f246 23d0 	movw	r3, #25296	; 0x62d0
 8000e5e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000e62:	685a      	ldr	r2, [r3, #4]
 8000e64:	f246 23d0 	movw	r3, #25296	; 0x62d0
 8000e68:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000e6c:	785b      	ldrb	r3, [r3, #1]
 8000e6e:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8000e72:	fa01 f303 	lsl.w	r3, r1, r3
 8000e76:	6053      	str	r3, [r2, #4]
			pulse_R();
 8000e78:	f7ff fe58 	bl	8000b2c <pulse_R>
			pulse_R();
		}
	}
	for (i = 0; i < BYTES_TO_SEND; i++)
	{
		for (j = 7; j > -1; j --)
 8000e7c:	683b      	ldr	r3, [r7, #0]
 8000e7e:	f103 33ff 	add.w	r3, r3, #4294967295
 8000e82:	603b      	str	r3, [r7, #0]
 8000e84:	683b      	ldr	r3, [r7, #0]
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	dac7      	bge.n	8000e1a <write_E+0xca>
			if ((configuration[i]&(1<<j))>0) IO004_SetPin(DATA);
			else IO004_ResetPin(DATA);
			pulse_R();
		}
	}
	for (i = 0; i < BYTES_TO_SEND; i++)
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	f103 0301 	add.w	r3, r3, #1
 8000e90:	607b      	str	r3, [r7, #4]
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	ddbc      	ble.n	8000e12 <write_E+0xc2>
			if ((data_E[i] & (1<<j))>0) IO004_SetPin(DATA);
			else IO004_ResetPin(DATA);
			pulse_R();
		}
	}//termina de enviar dados
	IO004_ResetPin(CE);
 8000e98:	f246 23e0 	movw	r3, #25312	; 0x62e0
 8000e9c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000ea0:	685a      	ldr	r2, [r3, #4]
 8000ea2:	f246 23e0 	movw	r3, #25312	; 0x62e0
 8000ea6:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000eaa:	785b      	ldrb	r3, [r3, #1]
 8000eac:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8000eb0:	fa01 f303 	lsl.w	r3, r1, r3
 8000eb4:	6053      	str	r3, [r2, #4]
	delay(5000);
 8000eb6:	f241 3088 	movw	r0, #5000	; 0x1388
 8000eba:	f000 faf3 	bl	80014a4 <delay>
}
 8000ebe:	f107 0708 	add.w	r7, r7, #8
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop

08000ec8 <psxConfiguraControle>:
/***************************************************/
/****************FUNCOES DO CONTROLE****************/
/***************************************************/
void psxConfiguraControle()
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	af00      	add	r7, sp, #0
	psxEnterConfigMode();
 8000ecc:	f000 f806 	bl	8000edc <psxEnterConfigMode>
	psxSetAnalogMode();
 8000ed0:	f000 f86c 	bl	8000fac <psxSetAnalogMode>
	psxExitConfigMode();
 8000ed4:	f000 f8ea 	bl	80010ac <psxExitConfigMode>
}
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop

08000edc <psxEnterConfigMode>:

void psxEnterConfigMode()
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b082      	sub	sp, #8
 8000ee0:	af00      	add	r7, sp, #0
	int psxByte = 0;
 8000ee2:	f04f 0300 	mov.w	r3, #0
 8000ee6:	607b      	str	r3, [r7, #4]
	IO004_SetPin(CMD);
 8000ee8:	f246 23c0 	movw	r3, #25280	; 0x62c0
 8000eec:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000ef0:	685a      	ldr	r2, [r3, #4]
 8000ef2:	f246 23c0 	movw	r3, #25280	; 0x62c0
 8000ef6:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000efa:	785b      	ldrb	r3, [r3, #1]
 8000efc:	f04f 0101 	mov.w	r1, #1
 8000f00:	fa01 f303 	lsl.w	r3, r1, r3
 8000f04:	6053      	str	r3, [r2, #4]
	IO004_SetPin(CONT_CLK);
 8000f06:	f246 23b0 	movw	r3, #25264	; 0x62b0
 8000f0a:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000f0e:	685a      	ldr	r2, [r3, #4]
 8000f10:	f246 23b0 	movw	r3, #25264	; 0x62b0
 8000f14:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000f18:	785b      	ldrb	r3, [r3, #1]
 8000f1a:	f04f 0101 	mov.w	r1, #1
 8000f1e:	fa01 f303 	lsl.w	r3, r1, r3
 8000f22:	6053      	str	r3, [r2, #4]
	IO004_ResetPin(ATT);
 8000f24:	f246 23b8 	movw	r3, #25272	; 0x62b8
 8000f28:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000f2c:	685a      	ldr	r2, [r3, #4]
 8000f2e:	f246 23b8 	movw	r3, #25272	; 0x62b8
 8000f32:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000f36:	785b      	ldrb	r3, [r3, #1]
 8000f38:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8000f3c:	fa01 f303 	lsl.w	r3, r1, r3
 8000f40:	6053      	str	r3, [r2, #4]
	delay(tempoInicio);
 8000f42:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000f46:	f000 faad 	bl	80014a4 <delay>

	psxByte = 1;
 8000f4a:	f04f 0301 	mov.w	r3, #1
 8000f4e:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8000f50:	6878      	ldr	r0, [r7, #4]
 8000f52:	f000 fa15 	bl	8001380 <psxTrocaByte>

	psxByte = 0x43;
 8000f56:	f04f 0343 	mov.w	r3, #67	; 0x43
 8000f5a:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8000f5c:	6878      	ldr	r0, [r7, #4]
 8000f5e:	f000 fa0f 	bl	8001380 <psxTrocaByte>

	psxByte = 0;
 8000f62:	f04f 0300 	mov.w	r3, #0
 8000f66:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8000f68:	6878      	ldr	r0, [r7, #4]
 8000f6a:	f000 fa09 	bl	8001380 <psxTrocaByte>

	psxByte = 0x1;
 8000f6e:	f04f 0301 	mov.w	r3, #1
 8000f72:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8000f74:	6878      	ldr	r0, [r7, #4]
 8000f76:	f000 fa03 	bl	8001380 <psxTrocaByte>

	psxByte = 0;
 8000f7a:	f04f 0300 	mov.w	r3, #0
 8000f7e:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8000f80:	6878      	ldr	r0, [r7, #4]
 8000f82:	f000 f9fd 	bl	8001380 <psxTrocaByte>

	IO004_SetPin(ATT);
 8000f86:	f246 23b8 	movw	r3, #25272	; 0x62b8
 8000f8a:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000f8e:	685a      	ldr	r2, [r3, #4]
 8000f90:	f246 23b8 	movw	r3, #25272	; 0x62b8
 8000f94:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000f98:	785b      	ldrb	r3, [r3, #1]
 8000f9a:	f04f 0101 	mov.w	r1, #1
 8000f9e:	fa01 f303 	lsl.w	r3, r1, r3
 8000fa2:	6053      	str	r3, [r2, #4]
}
 8000fa4:	f107 0708 	add.w	r7, r7, #8
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}

08000fac <psxSetAnalogMode>:

void psxSetAnalogMode()
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0
	int psxByte = 0;
 8000fb2:	f04f 0300 	mov.w	r3, #0
 8000fb6:	607b      	str	r3, [r7, #4]
	IO004_SetPin(CMD);
 8000fb8:	f246 23c0 	movw	r3, #25280	; 0x62c0
 8000fbc:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000fc0:	685a      	ldr	r2, [r3, #4]
 8000fc2:	f246 23c0 	movw	r3, #25280	; 0x62c0
 8000fc6:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000fca:	785b      	ldrb	r3, [r3, #1]
 8000fcc:	f04f 0101 	mov.w	r1, #1
 8000fd0:	fa01 f303 	lsl.w	r3, r1, r3
 8000fd4:	6053      	str	r3, [r2, #4]
	IO004_SetPin(CONT_CLK);
 8000fd6:	f246 23b0 	movw	r3, #25264	; 0x62b0
 8000fda:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000fde:	685a      	ldr	r2, [r3, #4]
 8000fe0:	f246 23b0 	movw	r3, #25264	; 0x62b0
 8000fe4:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000fe8:	785b      	ldrb	r3, [r3, #1]
 8000fea:	f04f 0101 	mov.w	r1, #1
 8000fee:	fa01 f303 	lsl.w	r3, r1, r3
 8000ff2:	6053      	str	r3, [r2, #4]
	IO004_ResetPin(ATT);
 8000ff4:	f246 23b8 	movw	r3, #25272	; 0x62b8
 8000ff8:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000ffc:	685a      	ldr	r2, [r3, #4]
 8000ffe:	f246 23b8 	movw	r3, #25272	; 0x62b8
 8001002:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001006:	785b      	ldrb	r3, [r3, #1]
 8001008:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800100c:	fa01 f303 	lsl.w	r3, r1, r3
 8001010:	6053      	str	r3, [r2, #4]
	delay(tempoInicio);
 8001012:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001016:	f000 fa45 	bl	80014a4 <delay>

	psxByte = 1;
 800101a:	f04f 0301 	mov.w	r3, #1
 800101e:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8001020:	6878      	ldr	r0, [r7, #4]
 8001022:	f000 f9ad 	bl	8001380 <psxTrocaByte>

	psxByte = 0x44;
 8001026:	f04f 0344 	mov.w	r3, #68	; 0x44
 800102a:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 800102c:	6878      	ldr	r0, [r7, #4]
 800102e:	f000 f9a7 	bl	8001380 <psxTrocaByte>

	psxByte = 0;
 8001032:	f04f 0300 	mov.w	r3, #0
 8001036:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8001038:	6878      	ldr	r0, [r7, #4]
 800103a:	f000 f9a1 	bl	8001380 <psxTrocaByte>

	psxByte = 0x1;
 800103e:	f04f 0301 	mov.w	r3, #1
 8001042:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8001044:	6878      	ldr	r0, [r7, #4]
 8001046:	f000 f99b 	bl	8001380 <psxTrocaByte>

	psxByte = 0x3;
 800104a:	f04f 0303 	mov.w	r3, #3
 800104e:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8001050:	6878      	ldr	r0, [r7, #4]
 8001052:	f000 f995 	bl	8001380 <psxTrocaByte>

	psxByte = 0;
 8001056:	f04f 0300 	mov.w	r3, #0
 800105a:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 800105c:	6878      	ldr	r0, [r7, #4]
 800105e:	f000 f98f 	bl	8001380 <psxTrocaByte>

	psxByte = 0;
 8001062:	f04f 0300 	mov.w	r3, #0
 8001066:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8001068:	6878      	ldr	r0, [r7, #4]
 800106a:	f000 f989 	bl	8001380 <psxTrocaByte>

	psxByte = 0;
 800106e:	f04f 0300 	mov.w	r3, #0
 8001072:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8001074:	6878      	ldr	r0, [r7, #4]
 8001076:	f000 f983 	bl	8001380 <psxTrocaByte>

	psxByte = 0;
 800107a:	f04f 0300 	mov.w	r3, #0
 800107e:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8001080:	6878      	ldr	r0, [r7, #4]
 8001082:	f000 f97d 	bl	8001380 <psxTrocaByte>

	IO004_SetPin(ATT);
 8001086:	f246 23b8 	movw	r3, #25272	; 0x62b8
 800108a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800108e:	685a      	ldr	r2, [r3, #4]
 8001090:	f246 23b8 	movw	r3, #25272	; 0x62b8
 8001094:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001098:	785b      	ldrb	r3, [r3, #1]
 800109a:	f04f 0101 	mov.w	r1, #1
 800109e:	fa01 f303 	lsl.w	r3, r1, r3
 80010a2:	6053      	str	r3, [r2, #4]
}
 80010a4:	f107 0708 	add.w	r7, r7, #8
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}

080010ac <psxExitConfigMode>:

void psxExitConfigMode()
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
	int psxByte = 0;
 80010b2:	f04f 0300 	mov.w	r3, #0
 80010b6:	607b      	str	r3, [r7, #4]
	IO004_SetPin(CMD);
 80010b8:	f246 23c0 	movw	r3, #25280	; 0x62c0
 80010bc:	f6c0 0300 	movt	r3, #2048	; 0x800
 80010c0:	685a      	ldr	r2, [r3, #4]
 80010c2:	f246 23c0 	movw	r3, #25280	; 0x62c0
 80010c6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80010ca:	785b      	ldrb	r3, [r3, #1]
 80010cc:	f04f 0101 	mov.w	r1, #1
 80010d0:	fa01 f303 	lsl.w	r3, r1, r3
 80010d4:	6053      	str	r3, [r2, #4]
	IO004_SetPin(CONT_CLK);
 80010d6:	f246 23b0 	movw	r3, #25264	; 0x62b0
 80010da:	f6c0 0300 	movt	r3, #2048	; 0x800
 80010de:	685a      	ldr	r2, [r3, #4]
 80010e0:	f246 23b0 	movw	r3, #25264	; 0x62b0
 80010e4:	f6c0 0300 	movt	r3, #2048	; 0x800
 80010e8:	785b      	ldrb	r3, [r3, #1]
 80010ea:	f04f 0101 	mov.w	r1, #1
 80010ee:	fa01 f303 	lsl.w	r3, r1, r3
 80010f2:	6053      	str	r3, [r2, #4]
	IO004_ResetPin(ATT);
 80010f4:	f246 23b8 	movw	r3, #25272	; 0x62b8
 80010f8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80010fc:	685a      	ldr	r2, [r3, #4]
 80010fe:	f246 23b8 	movw	r3, #25272	; 0x62b8
 8001102:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001106:	785b      	ldrb	r3, [r3, #1]
 8001108:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800110c:	fa01 f303 	lsl.w	r3, r1, r3
 8001110:	6053      	str	r3, [r2, #4]
	delay(tempoInicio);
 8001112:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001116:	f000 f9c5 	bl	80014a4 <delay>

	psxByte = 1;
 800111a:	f04f 0301 	mov.w	r3, #1
 800111e:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8001120:	6878      	ldr	r0, [r7, #4]
 8001122:	f000 f92d 	bl	8001380 <psxTrocaByte>

	psxByte = 0x43;
 8001126:	f04f 0343 	mov.w	r3, #67	; 0x43
 800112a:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 800112c:	6878      	ldr	r0, [r7, #4]
 800112e:	f000 f927 	bl	8001380 <psxTrocaByte>

	psxByte = 0;
 8001132:	f04f 0300 	mov.w	r3, #0
 8001136:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8001138:	6878      	ldr	r0, [r7, #4]
 800113a:	f000 f921 	bl	8001380 <psxTrocaByte>

	psxByte = 0;
 800113e:	f04f 0300 	mov.w	r3, #0
 8001142:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8001144:	6878      	ldr	r0, [r7, #4]
 8001146:	f000 f91b 	bl	8001380 <psxTrocaByte>

	psxByte = 0x5A;
 800114a:	f04f 035a 	mov.w	r3, #90	; 0x5a
 800114e:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8001150:	6878      	ldr	r0, [r7, #4]
 8001152:	f000 f915 	bl	8001380 <psxTrocaByte>

	psxByte = 0x5A;
 8001156:	f04f 035a 	mov.w	r3, #90	; 0x5a
 800115a:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 800115c:	6878      	ldr	r0, [r7, #4]
 800115e:	f000 f90f 	bl	8001380 <psxTrocaByte>

	psxByte = 0x5A;
 8001162:	f04f 035a 	mov.w	r3, #90	; 0x5a
 8001166:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8001168:	6878      	ldr	r0, [r7, #4]
 800116a:	f000 f909 	bl	8001380 <psxTrocaByte>

	psxByte = 0x5A;
 800116e:	f04f 035a 	mov.w	r3, #90	; 0x5a
 8001172:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8001174:	6878      	ldr	r0, [r7, #4]
 8001176:	f000 f903 	bl	8001380 <psxTrocaByte>

	psxByte = 0x5A;
 800117a:	f04f 035a 	mov.w	r3, #90	; 0x5a
 800117e:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8001180:	6878      	ldr	r0, [r7, #4]
 8001182:	f000 f8fd 	bl	8001380 <psxTrocaByte>

	IO004_SetPin(ATT);
 8001186:	f246 23b8 	movw	r3, #25272	; 0x62b8
 800118a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800118e:	685a      	ldr	r2, [r3, #4]
 8001190:	f246 23b8 	movw	r3, #25272	; 0x62b8
 8001194:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001198:	785b      	ldrb	r3, [r3, #1]
 800119a:	f04f 0101 	mov.w	r1, #1
 800119e:	fa01 f303 	lsl.w	r3, r1, r3
 80011a2:	6053      	str	r3, [r2, #4]
}
 80011a4:	f107 0708 	add.w	r7, r7, #8
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}

080011ac <psxLeControle>:

void psxLeControle()
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b082      	sub	sp, #8
 80011b0:	af00      	add	r7, sp, #0
	int psxByte = 0;
 80011b2:	f04f 0300 	mov.w	r3, #0
 80011b6:	603b      	str	r3, [r7, #0]
	int psxCont;

	IO004_SetPin(CMD);
 80011b8:	f246 23c0 	movw	r3, #25280	; 0x62c0
 80011bc:	f6c0 0300 	movt	r3, #2048	; 0x800
 80011c0:	685a      	ldr	r2, [r3, #4]
 80011c2:	f246 23c0 	movw	r3, #25280	; 0x62c0
 80011c6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80011ca:	785b      	ldrb	r3, [r3, #1]
 80011cc:	f04f 0101 	mov.w	r1, #1
 80011d0:	fa01 f303 	lsl.w	r3, r1, r3
 80011d4:	6053      	str	r3, [r2, #4]
	IO004_SetPin(CONT_CLK);
 80011d6:	f246 23b0 	movw	r3, #25264	; 0x62b0
 80011da:	f6c0 0300 	movt	r3, #2048	; 0x800
 80011de:	685a      	ldr	r2, [r3, #4]
 80011e0:	f246 23b0 	movw	r3, #25264	; 0x62b0
 80011e4:	f6c0 0300 	movt	r3, #2048	; 0x800
 80011e8:	785b      	ldrb	r3, [r3, #1]
 80011ea:	f04f 0101 	mov.w	r1, #1
 80011ee:	fa01 f303 	lsl.w	r3, r1, r3
 80011f2:	6053      	str	r3, [r2, #4]
	IO004_ResetPin(ATT);
 80011f4:	f246 23b8 	movw	r3, #25272	; 0x62b8
 80011f8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80011fc:	685a      	ldr	r2, [r3, #4]
 80011fe:	f246 23b8 	movw	r3, #25272	; 0x62b8
 8001202:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001206:	785b      	ldrb	r3, [r3, #1]
 8001208:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800120c:	fa01 f303 	lsl.w	r3, r1, r3
 8001210:	6053      	str	r3, [r2, #4]
	delay(tempoInicio);
 8001212:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001216:	f000 f945 	bl	80014a4 <delay>

	psxByte = 1;
 800121a:	f04f 0301 	mov.w	r3, #1
 800121e:	603b      	str	r3, [r7, #0]
	psxTrocaByte(psxByte);
 8001220:	6838      	ldr	r0, [r7, #0]
 8001222:	f000 f8ad 	bl	8001380 <psxTrocaByte>

	psxByte = 0x42;
 8001226:	f04f 0342 	mov.w	r3, #66	; 0x42
 800122a:	603b      	str	r3, [r7, #0]
	psx_status = psxTrocaByte(psxByte);
 800122c:	6838      	ldr	r0, [r7, #0]
 800122e:	f000 f8a7 	bl	8001380 <psxTrocaByte>
 8001232:	4603      	mov	r3, r0
 8001234:	b2da      	uxtb	r2, r3
 8001236:	f240 03ac 	movw	r3, #172	; 0xac
 800123a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800123e:	701a      	strb	r2, [r3, #0]

	psxByte = 0;
 8001240:	f04f 0300 	mov.w	r3, #0
 8001244:	603b      	str	r3, [r7, #0]
	psxTrocaByte(psxByte);
 8001246:	6838      	ldr	r0, [r7, #0]
 8001248:	f000 f89a 	bl	8001380 <psxTrocaByte>

	for (psxCont = 0; psxCont<6; psxCont++)
 800124c:	f04f 0300 	mov.w	r3, #0
 8001250:	607b      	str	r3, [r7, #4]
 8001252:	e00f      	b.n	8001274 <psxLeControle+0xc8>
		psxDado[psxCont] = psxTrocaByte(0);
 8001254:	f04f 0000 	mov.w	r0, #0
 8001258:	f000 f892 	bl	8001380 <psxTrocaByte>
 800125c:	4601      	mov	r1, r0
 800125e:	f240 03b4 	movw	r3, #180	; 0xb4
 8001262:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001266:	687a      	ldr	r2, [r7, #4]
 8001268:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	psx_status = psxTrocaByte(psxByte);

	psxByte = 0;
	psxTrocaByte(psxByte);

	for (psxCont = 0; psxCont<6; psxCont++)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	f103 0301 	add.w	r3, r3, #1
 8001272:	607b      	str	r3, [r7, #4]
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	2b05      	cmp	r3, #5
 8001278:	ddec      	ble.n	8001254 <psxLeControle+0xa8>
		psxDado[psxCont] = psxTrocaByte(0);

	IO004_SetPin(ATT);
 800127a:	f246 23b8 	movw	r3, #25272	; 0x62b8
 800127e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001282:	685a      	ldr	r2, [r3, #4]
 8001284:	f246 23b8 	movw	r3, #25272	; 0x62b8
 8001288:	f6c0 0300 	movt	r3, #2048	; 0x800
 800128c:	785b      	ldrb	r3, [r3, #1]
 800128e:	f04f 0101 	mov.w	r1, #1
 8001292:	fa01 f303 	lsl.w	r3, r1, r3
 8001296:	6053      	str	r3, [r2, #4]
}
 8001298:	f107 0708 	add.w	r7, r7, #8
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}

080012a0 <psxHandShake>:

void psxHandShake()
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b082      	sub	sp, #8
 80012a4:	af00      	add	r7, sp, #0
	int psxByte = 0;
 80012a6:	f04f 0300 	mov.w	r3, #0
 80012aa:	607b      	str	r3, [r7, #4]

	IO004_SetPin(CMD);
 80012ac:	f246 23c0 	movw	r3, #25280	; 0x62c0
 80012b0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80012b4:	685a      	ldr	r2, [r3, #4]
 80012b6:	f246 23c0 	movw	r3, #25280	; 0x62c0
 80012ba:	f6c0 0300 	movt	r3, #2048	; 0x800
 80012be:	785b      	ldrb	r3, [r3, #1]
 80012c0:	f04f 0101 	mov.w	r1, #1
 80012c4:	fa01 f303 	lsl.w	r3, r1, r3
 80012c8:	6053      	str	r3, [r2, #4]
	IO004_SetPin(CONT_CLK);
 80012ca:	f246 23b0 	movw	r3, #25264	; 0x62b0
 80012ce:	f6c0 0300 	movt	r3, #2048	; 0x800
 80012d2:	685a      	ldr	r2, [r3, #4]
 80012d4:	f246 23b0 	movw	r3, #25264	; 0x62b0
 80012d8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80012dc:	785b      	ldrb	r3, [r3, #1]
 80012de:	f04f 0101 	mov.w	r1, #1
 80012e2:	fa01 f303 	lsl.w	r3, r1, r3
 80012e6:	6053      	str	r3, [r2, #4]
	IO004_ResetPin(ATT);
 80012e8:	f246 23b8 	movw	r3, #25272	; 0x62b8
 80012ec:	f6c0 0300 	movt	r3, #2048	; 0x800
 80012f0:	685a      	ldr	r2, [r3, #4]
 80012f2:	f246 23b8 	movw	r3, #25272	; 0x62b8
 80012f6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80012fa:	785b      	ldrb	r3, [r3, #1]
 80012fc:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8001300:	fa01 f303 	lsl.w	r3, r1, r3
 8001304:	6053      	str	r3, [r2, #4]
	delay(tempoInicio);
 8001306:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800130a:	f000 f8cb 	bl	80014a4 <delay>

	psxByte = 1;
 800130e:	f04f 0301 	mov.w	r3, #1
 8001312:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8001314:	6878      	ldr	r0, [r7, #4]
 8001316:	f000 f833 	bl	8001380 <psxTrocaByte>

	psxByte = 0x42;
 800131a:	f04f 0342 	mov.w	r3, #66	; 0x42
 800131e:	607b      	str	r3, [r7, #4]
	psx_status = psxTrocaByte(psxByte);
 8001320:	6878      	ldr	r0, [r7, #4]
 8001322:	f000 f82d 	bl	8001380 <psxTrocaByte>
 8001326:	4603      	mov	r3, r0
 8001328:	b2da      	uxtb	r2, r3
 800132a:	f240 03ac 	movw	r3, #172	; 0xac
 800132e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001332:	701a      	strb	r2, [r3, #0]

	psxByte = 0;
 8001334:	f04f 0300 	mov.w	r3, #0
 8001338:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 800133a:	6878      	ldr	r0, [r7, #4]
 800133c:	f000 f820 	bl	8001380 <psxTrocaByte>

	psxByte = 0;
 8001340:	f04f 0300 	mov.w	r3, #0
 8001344:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8001346:	6878      	ldr	r0, [r7, #4]
 8001348:	f000 f81a 	bl	8001380 <psxTrocaByte>

	psxByte = 0;
 800134c:	f04f 0300 	mov.w	r3, #0
 8001350:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8001352:	6878      	ldr	r0, [r7, #4]
 8001354:	f000 f814 	bl	8001380 <psxTrocaByte>

	IO004_SetPin(ATT);
 8001358:	f246 23b8 	movw	r3, #25272	; 0x62b8
 800135c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001360:	685a      	ldr	r2, [r3, #4]
 8001362:	f246 23b8 	movw	r3, #25272	; 0x62b8
 8001366:	f6c0 0300 	movt	r3, #2048	; 0x800
 800136a:	785b      	ldrb	r3, [r3, #1]
 800136c:	f04f 0101 	mov.w	r1, #1
 8001370:	fa01 f303 	lsl.w	r3, r1, r3
 8001374:	6053      	str	r3, [r2, #4]
}
 8001376:	f107 0708 	add.w	r7, r7, #8
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop

08001380 <psxTrocaByte>:

int psxTrocaByte(int byteDado)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b084      	sub	sp, #16
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
	int c;
	int aux = 0;
 8001388:	f04f 0300 	mov.w	r3, #0
 800138c:	60bb      	str	r3, [r7, #8]
	for (c=0;c<=7;c++)
 800138e:	f04f 0300 	mov.w	r3, #0
 8001392:	60fb      	str	r3, [r7, #12]
 8001394:	e069      	b.n	800146a <psxTrocaByte+0xea>
	{

		if(byteDado & (0x01<<c))
 8001396:	687a      	ldr	r2, [r7, #4]
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	fa42 f303 	asr.w	r3, r2, r3
 800139e:	f003 0301 	and.w	r3, r3, #1
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d00f      	beq.n	80013c6 <psxTrocaByte+0x46>
			IO004_SetPin(CMD);
 80013a6:	f246 23c0 	movw	r3, #25280	; 0x62c0
 80013aa:	f6c0 0300 	movt	r3, #2048	; 0x800
 80013ae:	685a      	ldr	r2, [r3, #4]
 80013b0:	f246 23c0 	movw	r3, #25280	; 0x62c0
 80013b4:	f6c0 0300 	movt	r3, #2048	; 0x800
 80013b8:	785b      	ldrb	r3, [r3, #1]
 80013ba:	f04f 0101 	mov.w	r1, #1
 80013be:	fa01 f303 	lsl.w	r3, r1, r3
 80013c2:	6053      	str	r3, [r2, #4]
 80013c4:	e00e      	b.n	80013e4 <psxTrocaByte+0x64>
		else
			IO004_ResetPin(CMD);
 80013c6:	f246 23c0 	movw	r3, #25280	; 0x62c0
 80013ca:	f6c0 0300 	movt	r3, #2048	; 0x800
 80013ce:	685a      	ldr	r2, [r3, #4]
 80013d0:	f246 23c0 	movw	r3, #25280	; 0x62c0
 80013d4:	f6c0 0300 	movt	r3, #2048	; 0x800
 80013d8:	785b      	ldrb	r3, [r3, #1]
 80013da:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 80013de:	fa01 f303 	lsl.w	r3, r1, r3
 80013e2:	6053      	str	r3, [r2, #4]
		IO004_ResetPin(CONT_CLK);
 80013e4:	f246 23b0 	movw	r3, #25264	; 0x62b0
 80013e8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80013ec:	685a      	ldr	r2, [r3, #4]
 80013ee:	f246 23b0 	movw	r3, #25264	; 0x62b0
 80013f2:	f6c0 0300 	movt	r3, #2048	; 0x800
 80013f6:	785b      	ldrb	r3, [r3, #1]
 80013f8:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 80013fc:	fa01 f303 	lsl.w	r3, r1, r3
 8001400:	6053      	str	r3, [r2, #4]
		delay(tempoClk);
 8001402:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001406:	f000 f84d 	bl	80014a4 <delay>
		if (!IO004_ReadPin(CONT_DADO))
 800140a:	f246 23f8 	movw	r3, #25336	; 0x62f8
 800140e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001412:	685b      	ldr	r3, [r3, #4]
 8001414:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001416:	f246 23f8 	movw	r3, #25336	; 0x62f8
 800141a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800141e:	785b      	ldrb	r3, [r3, #1]
 8001420:	fa22 f303 	lsr.w	r3, r2, r3
 8001424:	f003 0301 	and.w	r3, r3, #1
 8001428:	2b00      	cmp	r3, #0
 800142a:	d107      	bne.n	800143c <psxTrocaByte+0xbc>
			aux = aux | (1 << c);
 800142c:	f04f 0201 	mov.w	r2, #1
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	fa02 f303 	lsl.w	r3, r2, r3
 8001436:	68ba      	ldr	r2, [r7, #8]
 8001438:	4313      	orrs	r3, r2
 800143a:	60bb      	str	r3, [r7, #8]
		IO004_SetPin(CONT_CLK);
 800143c:	f246 23b0 	movw	r3, #25264	; 0x62b0
 8001440:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001444:	685a      	ldr	r2, [r3, #4]
 8001446:	f246 23b0 	movw	r3, #25264	; 0x62b0
 800144a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800144e:	785b      	ldrb	r3, [r3, #1]
 8001450:	f04f 0101 	mov.w	r1, #1
 8001454:	fa01 f303 	lsl.w	r3, r1, r3
 8001458:	6053      	str	r3, [r2, #4]
		delay(tempoClk);
 800145a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800145e:	f000 f821 	bl	80014a4 <delay>

int psxTrocaByte(int byteDado)
{
	int c;
	int aux = 0;
	for (c=0;c<=7;c++)
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	f103 0301 	add.w	r3, r3, #1
 8001468:	60fb      	str	r3, [r7, #12]
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	2b07      	cmp	r3, #7
 800146e:	dd92      	ble.n	8001396 <psxTrocaByte+0x16>
		if (!IO004_ReadPin(CONT_DADO))
			aux = aux | (1 << c);
		IO004_SetPin(CONT_CLK);
		delay(tempoClk);
	}
	IO004_SetPin(CMD);
 8001470:	f246 23c0 	movw	r3, #25280	; 0x62c0
 8001474:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001478:	685a      	ldr	r2, [r3, #4]
 800147a:	f246 23c0 	movw	r3, #25280	; 0x62c0
 800147e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001482:	785b      	ldrb	r3, [r3, #1]
 8001484:	f04f 0101 	mov.w	r1, #1
 8001488:	fa01 f303 	lsl.w	r3, r1, r3
 800148c:	6053      	str	r3, [r2, #4]
	delay(tempoEntreByte);
 800148e:	f04f 0064 	mov.w	r0, #100	; 0x64
 8001492:	f000 f807 	bl	80014a4 <delay>
	return aux;
 8001496:	68bb      	ldr	r3, [r7, #8]
}
 8001498:	4618      	mov	r0, r3
 800149a:	f107 0710 	add.w	r7, r7, #16
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop

080014a4 <delay>:
/***************************************************/
/*****************FUNCOES GERAIS********************/
/***************************************************/

void delay(long unsigned int i)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b083      	sub	sp, #12
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
	while(i--)
 80014ac:	e000      	b.n	80014b0 <delay+0xc>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 80014ae:	bf00      	nop
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	bf0c      	ite	eq
 80014b6:	2300      	moveq	r3, #0
 80014b8:	2301      	movne	r3, #1
 80014ba:	b2db      	uxtb	r3, r3
 80014bc:	687a      	ldr	r2, [r7, #4]
 80014be:	f102 32ff 	add.w	r2, r2, #4294967295
 80014c2:	607a      	str	r2, [r7, #4]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d1f2      	bne.n	80014ae <delay+0xa>
	{
		__NOP();
	}
}
 80014c8:	f107 070c 	add.w	r7, r7, #12
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bc80      	pop	{r7}
 80014d0:	4770      	bx	lr
 80014d2:	bf00      	nop

080014d4 <printByteToInt>:
void printByteToInt(char a)
{
 80014d4:	b480      	push	{r7}
 80014d6:	b085      	sub	sp, #20
 80014d8:	af00      	add	r7, sp, #0
 80014da:	4603      	mov	r3, r0
 80014dc:	71fb      	strb	r3, [r7, #7]
	char c = a%10 + '0';
 80014de:	79fa      	ldrb	r2, [r7, #7]
 80014e0:	f64c 43cd 	movw	r3, #52429	; 0xcccd
 80014e4:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
 80014e8:	fba3 1302 	umull	r1, r3, r3, r2
 80014ec:	ea4f 01d3 	mov.w	r1, r3, lsr #3
 80014f0:	460b      	mov	r3, r1
 80014f2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80014f6:	185b      	adds	r3, r3, r1
 80014f8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80014fc:	1ad3      	subs	r3, r2, r3
 80014fe:	b2db      	uxtb	r3, r3
 8001500:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8001504:	73fb      	strb	r3, [r7, #15]
	a /=10;
 8001506:	79fa      	ldrb	r2, [r7, #7]
 8001508:	f64c 43cd 	movw	r3, #52429	; 0xcccd
 800150c:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
 8001510:	fba3 1302 	umull	r1, r3, r3, r2
 8001514:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8001518:	71fb      	strb	r3, [r7, #7]
	char d = a%10 + '0';
 800151a:	79fa      	ldrb	r2, [r7, #7]
 800151c:	f64c 43cd 	movw	r3, #52429	; 0xcccd
 8001520:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
 8001524:	fba3 1302 	umull	r1, r3, r3, r2
 8001528:	ea4f 01d3 	mov.w	r1, r3, lsr #3
 800152c:	460b      	mov	r3, r1
 800152e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001532:	185b      	adds	r3, r3, r1
 8001534:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001538:	1ad3      	subs	r3, r2, r3
 800153a:	b2db      	uxtb	r3, r3
 800153c:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8001540:	73bb      	strb	r3, [r7, #14]
	a /=10;
 8001542:	79fa      	ldrb	r2, [r7, #7]
 8001544:	f64c 43cd 	movw	r3, #52429	; 0xcccd
 8001548:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
 800154c:	fba3 1302 	umull	r1, r3, r3, r2
 8001550:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8001554:	71fb      	strb	r3, [r7, #7]
	char e = a%10 + '0';
 8001556:	79fa      	ldrb	r2, [r7, #7]
 8001558:	f64c 43cd 	movw	r3, #52429	; 0xcccd
 800155c:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
 8001560:	fba3 1302 	umull	r1, r3, r3, r2
 8001564:	ea4f 01d3 	mov.w	r1, r3, lsr #3
 8001568:	460b      	mov	r3, r1
 800156a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800156e:	185b      	adds	r3, r3, r1
 8001570:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001574:	1ad3      	subs	r3, r2, r3
 8001576:	b2db      	uxtb	r3, r3
 8001578:	f103 0330 	add.w	r3, r3, #48	; 0x30
 800157c:	737b      	strb	r3, [r7, #13]
	UART001_WriteData(UART001_Handle0, e);
 800157e:	f246 2370 	movw	r3, #25200	; 0x6270
 8001582:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	7b7a      	ldrb	r2, [r7, #13]
 800158a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
	UART001_WriteData(UART001_Handle0, d);
 800158e:	f246 2370 	movw	r3, #25200	; 0x6270
 8001592:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	7bba      	ldrb	r2, [r7, #14]
 800159a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
	UART001_WriteData(UART001_Handle0, c);
 800159e:	f246 2370 	movw	r3, #25200	; 0x6270
 80015a2:	f6c0 0300 	movt	r3, #2048	; 0x800
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	7bfa      	ldrb	r2, [r7, #15]
 80015aa:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180

}
 80015ae:	f107 0714 	add.w	r7, r7, #20
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bc80      	pop	{r7}
 80015b6:	4770      	bx	lr

080015b8 <VADC0_C0_2_IRQHandler>:

void adc_event(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	af00      	add	r7, sp, #0
	ADC001_GetResult(&ADC001_Handle0, &result);
 80015bc:	f246 3044 	movw	r0, #25412	; 0x6344
 80015c0:	f6c0 0000 	movt	r0, #2048	; 0x800
 80015c4:	f240 01cc 	movw	r1, #204	; 0xcc
 80015c8:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80015cc:	f003 ff56 	bl	800547c <ADC001_GetResult>
}
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop

080015d4 <updateButtonStates>:
/***************************************************/
/*****************FUNCOES BOTOES********************/
/***************************************************/

void updateButtonStates()
{
 80015d4:	b480      	push	{r7}
 80015d6:	af00      	add	r7, sp, #0
	l_um_state_before = l_um_state;
 80015d8:	f240 0354 	movw	r3, #84	; 0x54
 80015dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015e0:	781a      	ldrb	r2, [r3, #0]
 80015e2:	f240 0364 	movw	r3, #100	; 0x64
 80015e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015ea:	701a      	strb	r2, [r3, #0]
	l_dois_state_before = l_dois_state;
 80015ec:	f240 0355 	movw	r3, #85	; 0x55
 80015f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015f4:	781a      	ldrb	r2, [r3, #0]
 80015f6:	f240 0365 	movw	r3, #101	; 0x65
 80015fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015fe:	701a      	strb	r2, [r3, #0]
	l_tres_state_before = l_tres_state;
 8001600:	f240 0356 	movw	r3, #86	; 0x56
 8001604:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001608:	781a      	ldrb	r2, [r3, #0]
 800160a:	f240 0366 	movw	r3, #102	; 0x66
 800160e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001612:	701a      	strb	r2, [r3, #0]
	r_um_state_before = r_um_state;
 8001614:	f240 0357 	movw	r3, #87	; 0x57
 8001618:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800161c:	781a      	ldrb	r2, [r3, #0]
 800161e:	f240 0367 	movw	r3, #103	; 0x67
 8001622:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001626:	701a      	strb	r2, [r3, #0]
	r_dois_state_before = r_dois_state;
 8001628:	f240 0358 	movw	r3, #88	; 0x58
 800162c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001630:	781a      	ldrb	r2, [r3, #0]
 8001632:	f240 0368 	movw	r3, #104	; 0x68
 8001636:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800163a:	701a      	strb	r2, [r3, #0]
	r_tres_state_before = r_tres_state;
 800163c:	f240 0359 	movw	r3, #89	; 0x59
 8001640:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001644:	781a      	ldrb	r2, [r3, #0]
 8001646:	f240 0369 	movw	r3, #105	; 0x69
 800164a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800164e:	701a      	strb	r2, [r3, #0]
	cross_state_before = cross_state;
 8001650:	f240 035a 	movw	r3, #90	; 0x5a
 8001654:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001658:	781a      	ldrb	r2, [r3, #0]
 800165a:	f240 036a 	movw	r3, #106	; 0x6a
 800165e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001662:	701a      	strb	r2, [r3, #0]
	sqr_state_before = sqr_state;
 8001664:	f240 035b 	movw	r3, #91	; 0x5b
 8001668:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800166c:	781a      	ldrb	r2, [r3, #0]
 800166e:	f240 036b 	movw	r3, #107	; 0x6b
 8001672:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001676:	701a      	strb	r2, [r3, #0]
	triangle_state_before = triangle_state;
 8001678:	f240 035c 	movw	r3, #92	; 0x5c
 800167c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001680:	781a      	ldrb	r2, [r3, #0]
 8001682:	f240 036c 	movw	r3, #108	; 0x6c
 8001686:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800168a:	701a      	strb	r2, [r3, #0]
	circle_state_before = circle_state;
 800168c:	f240 035d 	movw	r3, #93	; 0x5d
 8001690:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001694:	781a      	ldrb	r2, [r3, #0]
 8001696:	f240 036d 	movw	r3, #109	; 0x6d
 800169a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800169e:	701a      	strb	r2, [r3, #0]
	left_state_before = left_state;
 80016a0:	f240 035e 	movw	r3, #94	; 0x5e
 80016a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016a8:	781a      	ldrb	r2, [r3, #0]
 80016aa:	f240 036e 	movw	r3, #110	; 0x6e
 80016ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016b2:	701a      	strb	r2, [r3, #0]
	right_state_before = right_state;
 80016b4:	f240 035f 	movw	r3, #95	; 0x5f
 80016b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016bc:	781a      	ldrb	r2, [r3, #0]
 80016be:	f240 036f 	movw	r3, #111	; 0x6f
 80016c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016c6:	701a      	strb	r2, [r3, #0]
	up_state_before = up_state;
 80016c8:	f240 0360 	movw	r3, #96	; 0x60
 80016cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016d0:	781a      	ldrb	r2, [r3, #0]
 80016d2:	f240 0370 	movw	r3, #112	; 0x70
 80016d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016da:	701a      	strb	r2, [r3, #0]
	down_state_before = down_state;
 80016dc:	f240 0361 	movw	r3, #97	; 0x61
 80016e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016e4:	781a      	ldrb	r2, [r3, #0]
 80016e6:	f240 0371 	movw	r3, #113	; 0x71
 80016ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016ee:	701a      	strb	r2, [r3, #0]
	start_state_before = start_state;
 80016f0:	f240 0362 	movw	r3, #98	; 0x62
 80016f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016f8:	781a      	ldrb	r2, [r3, #0]
 80016fa:	f240 0372 	movw	r3, #114	; 0x72
 80016fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001702:	701a      	strb	r2, [r3, #0]
	select_state_before = select_state;
 8001704:	f240 0363 	movw	r3, #99	; 0x63
 8001708:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800170c:	781a      	ldrb	r2, [r3, #0]
 800170e:	f240 0373 	movw	r3, #115	; 0x73
 8001712:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001716:	701a      	strb	r2, [r3, #0]

	l_um_state = 0;
 8001718:	f240 0354 	movw	r3, #84	; 0x54
 800171c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001720:	f04f 0200 	mov.w	r2, #0
 8001724:	701a      	strb	r2, [r3, #0]
	l_dois_state = 0;
 8001726:	f240 0355 	movw	r3, #85	; 0x55
 800172a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800172e:	f04f 0200 	mov.w	r2, #0
 8001732:	701a      	strb	r2, [r3, #0]
	l_tres_state = 0;
 8001734:	f240 0356 	movw	r3, #86	; 0x56
 8001738:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800173c:	f04f 0200 	mov.w	r2, #0
 8001740:	701a      	strb	r2, [r3, #0]
	r_um_state = 0;
 8001742:	f240 0357 	movw	r3, #87	; 0x57
 8001746:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800174a:	f04f 0200 	mov.w	r2, #0
 800174e:	701a      	strb	r2, [r3, #0]
	r_dois_state = 0;
 8001750:	f240 0358 	movw	r3, #88	; 0x58
 8001754:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001758:	f04f 0200 	mov.w	r2, #0
 800175c:	701a      	strb	r2, [r3, #0]
	r_tres_state = 0;
 800175e:	f240 0359 	movw	r3, #89	; 0x59
 8001762:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001766:	f04f 0200 	mov.w	r2, #0
 800176a:	701a      	strb	r2, [r3, #0]
	cross_state = 0;
 800176c:	f240 035a 	movw	r3, #90	; 0x5a
 8001770:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001774:	f04f 0200 	mov.w	r2, #0
 8001778:	701a      	strb	r2, [r3, #0]
	sqr_state = 0;
 800177a:	f240 035b 	movw	r3, #91	; 0x5b
 800177e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001782:	f04f 0200 	mov.w	r2, #0
 8001786:	701a      	strb	r2, [r3, #0]
	triangle_state = 0;
 8001788:	f240 035c 	movw	r3, #92	; 0x5c
 800178c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001790:	f04f 0200 	mov.w	r2, #0
 8001794:	701a      	strb	r2, [r3, #0]
	circle_state = 0;
 8001796:	f240 035d 	movw	r3, #93	; 0x5d
 800179a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800179e:	f04f 0200 	mov.w	r2, #0
 80017a2:	701a      	strb	r2, [r3, #0]
	left_state = 0;
 80017a4:	f240 035e 	movw	r3, #94	; 0x5e
 80017a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017ac:	f04f 0200 	mov.w	r2, #0
 80017b0:	701a      	strb	r2, [r3, #0]
	right_state = 0;
 80017b2:	f240 035f 	movw	r3, #95	; 0x5f
 80017b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017ba:	f04f 0200 	mov.w	r2, #0
 80017be:	701a      	strb	r2, [r3, #0]
	up_state = 0;
 80017c0:	f240 0360 	movw	r3, #96	; 0x60
 80017c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017c8:	f04f 0200 	mov.w	r2, #0
 80017cc:	701a      	strb	r2, [r3, #0]
	down_state = 0;
 80017ce:	f240 0361 	movw	r3, #97	; 0x61
 80017d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017d6:	f04f 0200 	mov.w	r2, #0
 80017da:	701a      	strb	r2, [r3, #0]
	start_state = 0;
 80017dc:	f240 0362 	movw	r3, #98	; 0x62
 80017e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017e4:	f04f 0200 	mov.w	r2, #0
 80017e8:	701a      	strb	r2, [r3, #0]
	select_state = 0;
 80017ea:	f240 0363 	movw	r3, #99	; 0x63
 80017ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017f2:	f04f 0200 	mov.w	r2, #0
 80017f6:	701a      	strb	r2, [r3, #0]
}
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bc80      	pop	{r7}
 80017fc:	4770      	bx	lr
 80017fe:	bf00      	nop

08001800 <turbo>:

void turbo(void)
{
 8001800:	b480      	push	{r7}
 8001802:	af00      	add	r7, sp, #0
	pwm_max = 95;
 8001804:	f240 03ab 	movw	r3, #171	; 0xab
 8001808:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800180c:	f04f 025f 	mov.w	r2, #95	; 0x5f
 8001810:	701a      	strb	r2, [r3, #0]
}
 8001812:	46bd      	mov	sp, r7
 8001814:	bc80      	pop	{r7}
 8001816:	4770      	bx	lr

08001818 <shunt>:

void shunt(void)
{
 8001818:	b480      	push	{r7}
 800181a:	af00      	add	r7, sp, #0
	pwm_max = 40;
 800181c:	f240 03ab 	movw	r3, #171	; 0xab
 8001820:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001824:	f04f 0228 	mov.w	r2, #40	; 0x28
 8001828:	701a      	strb	r2, [r3, #0]
}
 800182a:	46bd      	mov	sp, r7
 800182c:	bc80      	pop	{r7}
 800182e:	4770      	bx	lr

08001830 <flip>:

void flip(void)
{
 8001830:	b480      	push	{r7}
 8001832:	af00      	add	r7, sp, #0
	flipped = !flipped;
 8001834:	f240 0374 	movw	r3, #116	; 0x74
 8001838:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800183c:	781b      	ldrb	r3, [r3, #0]
 800183e:	2b00      	cmp	r3, #0
 8001840:	bf14      	ite	ne
 8001842:	2300      	movne	r3, #0
 8001844:	2301      	moveq	r3, #1
 8001846:	b2db      	uxtb	r3, r3
 8001848:	461a      	mov	r2, r3
 800184a:	f240 0374 	movw	r3, #116	; 0x74
 800184e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001852:	701a      	strb	r2, [r3, #0]
}
 8001854:	46bd      	mov	sp, r7
 8001856:	bc80      	pop	{r7}
 8001858:	4770      	bx	lr
 800185a:	bf00      	nop

0800185c <_open>:
/* ========================================================================= */
/*
 * File open
 */
__attribute__((weak)) int _open(const char *name, int flags, int mode)
{
 800185c:	b480      	push	{r7}
 800185e:	b085      	sub	sp, #20
 8001860:	af00      	add	r7, sp, #0
 8001862:	60f8      	str	r0, [r7, #12]
 8001864:	60b9      	str	r1, [r7, #8]
 8001866:	607a      	str	r2, [r7, #4]
 flags = flags;
 mode = mode;
 return -1;
 8001868:	f04f 33ff 	mov.w	r3, #4294967295
}
 800186c:	4618      	mov	r0, r3
 800186e:	f107 0714 	add.w	r7, r7, #20
 8001872:	46bd      	mov	sp, r7
 8001874:	bc80      	pop	{r7}
 8001876:	4770      	bx	lr

08001878 <_lseek>:

/*
 * File position seek
 */
__attribute__((weak)) int _lseek(int file, int offset, int whence)
{
 8001878:	b480      	push	{r7}
 800187a:	b085      	sub	sp, #20
 800187c:	af00      	add	r7, sp, #0
 800187e:	60f8      	str	r0, [r7, #12]
 8001880:	60b9      	str	r1, [r7, #8]
 8001882:	607a      	str	r2, [r7, #4]
 file = file;
 offset = offset;
 whence = whence;
 return -1;
 8001884:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001888:	4618      	mov	r0, r3
 800188a:	f107 0714 	add.w	r7, r7, #20
 800188e:	46bd      	mov	sp, r7
 8001890:	bc80      	pop	{r7}
 8001892:	4770      	bx	lr

08001894 <_read>:

/*
 * File read
 */
__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001894:	b480      	push	{r7}
 8001896:	b085      	sub	sp, #20
 8001898:	af00      	add	r7, sp, #0
 800189a:	60f8      	str	r0, [r7, #12]
 800189c:	60b9      	str	r1, [r7, #8]
 800189e:	607a      	str	r2, [r7, #4]
 file = file;
 len  = len;
 return 0;
 80018a0:	f04f 0300 	mov.w	r3, #0
}
 80018a4:	4618      	mov	r0, r3
 80018a6:	f107 0714 	add.w	r7, r7, #20
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bc80      	pop	{r7}
 80018ae:	4770      	bx	lr

080018b0 <_write>:

/*
 * File write
 */
__attribute__((weak)) int _write(int file, char *buf, int nbytes)
{
 80018b0:	b480      	push	{r7}
 80018b2:	b085      	sub	sp, #20
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	60f8      	str	r0, [r7, #12]
 80018b8:	60b9      	str	r1, [r7, #8]
 80018ba:	607a      	str	r2, [r7, #4]
 return -1;
 80018bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	f107 0714 	add.w	r7, r7, #20
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bc80      	pop	{r7}
 80018ca:	4770      	bx	lr

080018cc <_close>:

/*
 * File close
 */
__attribute__((weak)) int _close(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
 return -1;
 80018d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018d4:	4618      	mov	r0, r3
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bc80      	pop	{r7}
 80018da:	4770      	bx	lr

080018dc <_fstat>:

/*
 * File status
 */
__attribute__((weak)) int _fstat(int file, struct stat *st)
{
 80018dc:	b480      	push	{r7}
 80018de:	b083      	sub	sp, #12
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
 80018e4:	6039      	str	r1, [r7, #0]
 file = file;
 if(st)
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d002      	beq.n	80018f2 <_fstat+0x16>
  return -1;
 80018ec:	f04f 33ff 	mov.w	r3, #4294967295
 80018f0:	e001      	b.n	80018f6 <_fstat+0x1a>
 else
  return -2;
 80018f2:	f06f 0301 	mvn.w	r3, #1
}
 80018f6:	4618      	mov	r0, r3
 80018f8:	f107 070c 	add.w	r7, r7, #12
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bc80      	pop	{r7}
 8001900:	4770      	bx	lr
 8001902:	bf00      	nop

08001904 <_link>:
/*
 * File linking
 */
__attribute__((weak)) int _link (char *old, char *new)
{
 8001904:	b480      	push	{r7}
 8001906:	b083      	sub	sp, #12
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
 800190c:	6039      	str	r1, [r7, #0]
 if (old == new)
 800190e:	687a      	ldr	r2, [r7, #4]
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	429a      	cmp	r2, r3
 8001914:	d102      	bne.n	800191c <_link+0x18>
  return -1;
 8001916:	f04f 33ff 	mov.w	r3, #4294967295
 800191a:	e001      	b.n	8001920 <_link+0x1c>
 else
  return -2;
 800191c:	f06f 0301 	mvn.w	r3, #1
}
 8001920:	4618      	mov	r0, r3
 8001922:	f107 070c 	add.w	r7, r7, #12
 8001926:	46bd      	mov	sp, r7
 8001928:	bc80      	pop	{r7}
 800192a:	4770      	bx	lr

0800192c <_unlink>:

/*
 * Unlinking directory entry
 */
__attribute__((weak)) int _unlink(char *name)
{
 800192c:	b480      	push	{r7}
 800192e:	b083      	sub	sp, #12
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
 return -1;
 8001934:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001938:	4618      	mov	r0, r3
 800193a:	f107 070c 	add.w	r7, r7, #12
 800193e:	46bd      	mov	sp, r7
 8001940:	bc80      	pop	{r7}
 8001942:	4770      	bx	lr

08001944 <_sbrk>:
/* ========================================================================= */
/*
 * Heap break (position)
 */
__attribute__((weak)) void *_sbrk(int RequestedSize)
{
 8001944:	b480      	push	{r7}
 8001946:	b087      	sub	sp, #28
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
 unsigned int  HeapSize;
 static unsigned char *HeapBound;
 static unsigned char * heap= (unsigned char *)NULL;


 HeapSize   = (unsigned int)(&Heap_Bank1_Size);
 800194c:	f64f 7330 	movw	r3, #65328	; 0xff30
 8001950:	f2c0 0300 	movt	r3, #0
 8001954:	617b      	str	r3, [r7, #20]

 /*
  * If this is the first time malloc() was invoked, we start with the
  * begining of the heap.
  */
 if(heap == (unsigned char *)NULL)
 8001956:	f240 037c 	movw	r3, #124	; 0x7c
 800195a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	2b00      	cmp	r3, #0
 8001962:	d114      	bne.n	800198e <_sbrk+0x4a>
  {
   heap = (unsigned char *)&Heap_Bank1_Start;
 8001964:	f240 037c 	movw	r3, #124	; 0x7c
 8001968:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800196c:	f240 02d0 	movw	r2, #208	; 0xd0
 8001970:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8001974:	601a      	str	r2, [r3, #0]
   HeapBound  = (unsigned char *) (heap + HeapSize);
 8001976:	f240 037c 	movw	r3, #124	; 0x7c
 800197a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800197e:	681a      	ldr	r2, [r3, #0]
 8001980:	697b      	ldr	r3, [r7, #20]
 8001982:	18d2      	adds	r2, r2, r3
 8001984:	f240 0380 	movw	r3, #128	; 0x80
 8001988:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800198c:	601a      	str	r2, [r3, #0]
  }

 /* Super duper algo to find out if we have memory for the latest request */
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;
 800198e:	f240 037c 	movw	r3, #124	; 0x7c
 8001992:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	613b      	str	r3, [r7, #16]

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 800199a:	f240 037c 	movw	r3, #124	; 0x7c
 800199e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	461a      	mov	r2, r3
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	18d3      	adds	r3, r2, r3
 80019aa:	f103 0307 	add.w	r3, r3, #7
                                          & 0xFFFFFFF8);
 80019ae:	f023 0307 	bic.w	r3, r3, #7
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 80019b2:	60fb      	str	r3, [r7, #12]
                                          & 0xFFFFFFF8);

 /* Return no memory condition if we sense we are crossing the limit */
 if (NextBreak >=  HeapBound )
 80019b4:	f240 0380 	movw	r3, #128	; 0x80
 80019b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	68fa      	ldr	r2, [r7, #12]
 80019c0:	429a      	cmp	r2, r3
 80019c2:	d302      	bcc.n	80019ca <_sbrk+0x86>
  return ((unsigned char *)NULL);
 80019c4:	f04f 0300 	mov.w	r3, #0
 80019c8:	e006      	b.n	80019d8 <_sbrk+0x94>
 else
 {
  heap = NextBreak;
 80019ca:	f240 037c 	movw	r3, #124	; 0x7c
 80019ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019d2:	68fa      	ldr	r2, [r7, #12]
 80019d4:	601a      	str	r2, [r3, #0]
  return CurrBreak;
 80019d6:	693b      	ldr	r3, [r7, #16]
 }
}
 80019d8:	4618      	mov	r0, r3
 80019da:	f107 071c 	add.w	r7, r7, #28
 80019de:	46bd      	mov	sp, r7
 80019e0:	bc80      	pop	{r7}
 80019e2:	4770      	bx	lr

080019e4 <_times>:
/* ========================================================================= */
/*
 * Process timing information
 */
__attribute__((weak)) int _times(struct tms *buf)
{
 80019e4:	b480      	push	{r7}
 80019e6:	b083      	sub	sp, #12
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
 return -1;
 80019ec:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	f107 070c 	add.w	r7, r7, #12
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bc80      	pop	{r7}
 80019fa:	4770      	bx	lr

080019fc <_wait>:
/*
 * Waiting for a child process to complete
 */
__attribute__((weak)) int _wait(int *status)
{
 80019fc:	b480      	push	{r7}
 80019fe:	b083      	sub	sp, #12
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
 return -1;
 8001a04:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f107 070c 	add.w	r7, r7, #12
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bc80      	pop	{r7}
 8001a12:	4770      	bx	lr

08001a14 <_kill>:

/*
 * Kill a process
 */
__attribute__((weak)) int _kill(int pid,int sig)
{
 8001a14:	b480      	push	{r7}
 8001a16:	b083      	sub	sp, #12
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
 8001a1c:	6039      	str	r1, [r7, #0]
 pid = pid;
 sig = sig;
 return -1;
 8001a1e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a22:	4618      	mov	r0, r3
 8001a24:	f107 070c 	add.w	r7, r7, #12
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bc80      	pop	{r7}
 8001a2c:	4770      	bx	lr
 8001a2e:	bf00      	nop

08001a30 <_fork>:

/*
 * Forking a child process
 */
__attribute__((weak)) int _fork(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0
 return -1;
 8001a34:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bc80      	pop	{r7}
 8001a3e:	4770      	bx	lr

08001a40 <_getpid>:

/*
 * Process ID
 */
__attribute__((weak)) int _getpid(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0
 return -1;
 8001a44:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bc80      	pop	{r7}
 8001a4e:	4770      	bx	lr

08001a50 <_exit>:

/*
 * Program/process exit
 */
__attribute__((weak)) void _exit(int rc)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b083      	sub	sp, #12
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
 rc = rc;
 while(1){}
 8001a58:	e7fe      	b.n	8001a58 <_exit+0x8>
 8001a5a:	bf00      	nop

08001a5c <_init>:
}

/* Init */
__attribute__((weak)) void _init(void)
{}
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bc80      	pop	{r7}
 8001a64:	4770      	bx	lr
 8001a66:	bf00      	nop

08001a68 <_isatty>:

/*
 * Terminal type evaluation
 */
__attribute__((weak)) int _isatty(int file)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b083      	sub	sp, #12
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
 file = file;
 return -1;
 8001a70:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	f107 070c 	add.w	r7, r7, #12
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bc80      	pop	{r7}
 8001a7e:	4770      	bx	lr

08001a80 <UART001_lInit>:
 * @return  None <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/ 
void UART001_lInit (const UART001_HandleType* Handle)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b085      	sub	sp, #20
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	60fb      	str	r3, [r7, #12]
 
  /** UART initialisation  */

  /* Disable UART mode before configuring all USIC registers to avoid 
   * unintended edges */ 
  UartRegs->CCR &= ~( ((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk))); 
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a92:	f023 0202 	bic.w	r2, r3, #2
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable the USIC Channel */
  UartRegs->KSCFG |= ((((uint32_t)MASK_ONE  & USIC_CH_KSCFG_MODEN_Msk)) | \
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	68db      	ldr	r3, [r3, #12]
 8001a9e:	f043 0203 	orr.w	r2, r3, #3
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	60da      	str	r2, [r3, #12]
                         USIC_CH_KSCFG_BPMODEN_Msk)); 
   
  /* Configuration of USIC Channel Fractional Divider */

  /* Fractional divider mode selected */
  UartRegs->FDR |= (((uint32_t)SHIFT_TWO << USIC_CH_FDR_DM_Pos) \
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	691b      	ldr	r3, [r3, #16]
 8001aaa:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	611a      	str	r2, [r3, #16]
                                                     & USIC_CH_FDR_DM_Msk);
  
  /* Step value */
  UartRegs->FDR |= ((Handle->BGR_STEP) & USIC_CH_FDR_STEP_Msk);
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	691a      	ldr	r2, [r3, #16]
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001aba:	ea4f 5383 	mov.w	r3, r3, lsl #22
 8001abe:	ea4f 5393 	mov.w	r3, r3, lsr #22
 8001ac2:	431a      	orrs	r2, r3
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	611a      	str	r2, [r3, #16]
          
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	695a      	ldr	r2, [r3, #20]
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001ad2:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001ad6:	f403 7140 	and.w	r1, r3, #768	; 0x300
		  	     USIC_CH_BRG_PCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8001ade:	ea4f 2383 	mov.w	r3, r3, lsl #10
 8001ae2:	f403 43f8 	and.w	r3, r3, #31744	; 0x7c00
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
		  	     USIC_CH_BRG_PCTQ_Msk) | \
 8001ae6:	4319      	orrs	r1, r3
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
	     USIC_CH_BRG_DCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_PDIV) << USIC_CH_BRG_PDIV_Pos) &  \
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001aec:	ea4f 4003 	mov.w	r0, r3, lsl #16
 8001af0:	f04f 0300 	mov.w	r3, #0
 8001af4:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 8001af8:	4003      	ands	r3, r0
    
  UartRegs->BRG |= \
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
		  	     USIC_CH_BRG_PCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
	     USIC_CH_BRG_DCTQ_Msk) | \
 8001afa:	430b      	orrs	r3, r1
  UartRegs->FDR |= ((Handle->BGR_STEP) & USIC_CH_FDR_STEP_Msk);
          
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
 8001afc:	431a      	orrs	r2, r3
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	615a      	str	r2, [r3, #20]
  /* Configuration of USIC Shift Control */
  
  /* Transmit/Receive LSB first is selected  */
  /* Transmission Mode (TRM) = 1  */
  /* Passive Data Level (PDL) = 1 */
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b06:	f443 7281 	orr.w	r2, r3, #258	; 0x102
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	635a      	str	r2, [r3, #52]	; 0x34
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	8b9b      	ldrh	r3, [r3, #28]
 8001b16:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8001b1a:	f403 117c 	and.w	r1, r3, #4128768	; 0x3f0000
                      USIC_CH_SCTR_FLE_Msk ) | \
                     (((uint32_t)Handle->DataBits  << USIC_CH_SCTR_WLE_Pos) & \
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	8b9b      	ldrh	r3, [r3, #28]
 8001b22:	ea4f 6303 	mov.w	r3, r3, lsl #24
 8001b26:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
                      USIC_CH_SCTR_FLE_Msk ) | \
 8001b2a:	430b      	orrs	r3, r1
  /* Passive Data Level (PDL) = 1 */
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
 8001b2c:	431a      	orrs	r2, r3
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	635a      	str	r2, [r3, #52]	; 0x34
       
  /* Configuration of USIC Transmit Control/Status Register */ 
  /* TBUF Data Enable (TDEN) = 1 */
  /* TBUF Data Single Shot Mode (TDSSM) = 1 */
	
  UartRegs->TCSR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_TCSR_TDEN_Pos) & \
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b36:	f443 62a0 	orr.w	r2, r3, #1280	; 0x500
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	639a      	str	r2, [r3, #56]	; 0x38
  /* Sample Mode (SMD) = 1 */
  /* 1 Stop bit is selected */   
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	7d5b      	ldrb	r3, [r3, #21]
 8001b46:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001b4a:	f003 0102 	and.w	r1, r3, #2
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
    (((uint32_t)(Handle->BGR_SP) << USIC_CH_PCR_ASCMode_SP_Pos) & \
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001b52:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001b56:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
 8001b5a:	430b      	orrs	r3, r1
  /* Sample Mode (SMD) = 1 */
  /* 1 Stop bit is selected */   
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
 8001b5c:	4313      	orrs	r3, r2
 8001b5e:	f043 0201 	orr.w	r2, r3, #1
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	63da      	str	r2, [r3, #60]	; 0x3c
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
    (((uint32_t)(Handle->BGR_SP) << USIC_CH_PCR_ASCMode_SP_Pos) & \
    USIC_CH_PCR_ASCMode_SP_Msk));
      
  if(Handle->RecvNoiseEn)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d005      	beq.n	8001b7c <UART001_lInit+0xfc>
  {
   	/* Enable Receiver Noise Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR5_Pos) & \
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b74:	f043 0220 	orr.w	r2, r3, #32
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	63da      	str	r2, [r3, #60]	; 0x3c
		  	  	  	  	  USIC_CH_PCR_CTR5_Msk); 
  }
  
  if(Handle->FormatErrEn)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d005      	beq.n	8001b92 <UART001_lInit+0x112>
  {
   	/* Enable Format Error Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR6_Pos) & \
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b8a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	63da      	str	r2, [r3, #60]	; 0x3c
		  	  	  	  	                             USIC_CH_PCR_CTR6_Msk); 
  }
  
  if(Handle->FrameFinEn)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d005      	beq.n	8001ba8 <UART001_lInit+0x128>
  {
   	/* Enable Frame Finished Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR7_Pos) & \
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ba0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	63da      	str	r2, [r3, #60]	; 0x3c
		  	                                   	  	 USIC_CH_PCR_CTR7_Msk); 
  } 
  
  if (Handle->TxFifoEn)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	7f9b      	ldrb	r3, [r3, #30]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d00e      	beq.n	8001bce <UART001_lInit+0x14e>
  {	
	  /* Configuration of Transmitter Buffer Control Register */ 
	  UartRegs->TBCTR |= ((((uint32_t)Handle->TxLimit  << \
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001bbc:	ea4f 2303 	mov.w	r3, r3, lsl #8
						USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk));
 8001bc0:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
  } 
  
  if (Handle->TxFifoEn)
  {	
	  /* Configuration of Transmitter Buffer Control Register */ 
	  UartRegs->TBCTR |= ((((uint32_t)Handle->TxLimit  << \
 8001bc4:	431a      	orrs	r2, r3
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 8001bcc:	e005      	b.n	8001bda <UART001_lInit+0x15a>
						USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk));
  }
  else
  {
	  /* TBIF is set to simplify polling*/
	  UartRegs->PSR_ASCMode |= (((uint32_t)SHIFT_ONE  << USIC_CH_PSR_TBIF_Pos) & \
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001bd2:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	649a      	str	r2, [r3, #72]	; 0x48
	 		  (uint32_t)USIC_CH_PSR_TBIF_Msk);
  }
  
  if (Handle->RxFifoEn)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	7fdb      	ldrb	r3, [r3, #31]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d00f      	beq.n	8001c02 <UART001_lInit+0x182>
  {
	  /* Configuration of Receiver Buffer Control Register */ 
	  UartRegs->RBCTR |= ((((uint32_t)Handle->RxLimit  << \
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001bee:	ea4f 2303 	mov.w	r3, r3, lsl #8
						   USIC_CH_RBCTR_LIMIT_Pos) & USIC_CH_RBCTR_LIMIT_Msk) | \
 8001bf2:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
  }
  
  if (Handle->RxFifoEn)
  {
	  /* Configuration of Receiver Buffer Control Register */ 
	  UartRegs->RBCTR |= ((((uint32_t)Handle->RxLimit  << \
 8001bf6:	4313      	orrs	r3, r2
 8001bf8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
							(((uint32_t)SHIFT_ONE << USIC_CH_RBCTR_LOF_Pos) & \
						   USIC_CH_RBCTR_LOF_Msk));
  }else{}
  
  /* Configuration of Channel Control Register */ 
  UartRegs->CCR |= (((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                    (((uint32_t)Handle->Parity  << USIC_CH_CCR_PM_Pos) & \
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	7d9b      	ldrb	r3, [r3, #22]
 8001c0a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001c0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
							(((uint32_t)SHIFT_ONE << USIC_CH_RBCTR_LOF_Pos) & \
						   USIC_CH_RBCTR_LOF_Msk));
  }else{}
  
  /* Configuration of Channel Control Register */ 
  UartRegs->CCR |= (((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 8001c12:	4313      	orrs	r3, r2
 8001c14:	f043 0202 	orr.w	r2, r3, #2
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	641a      	str	r2, [r3, #64]	; 0x40
                    (((uint32_t)Handle->Parity  << USIC_CH_CCR_PM_Pos) & \
                     USIC_CH_CCR_PM_Msk));

}
 8001c1c:	f107 0714 	add.w	r7, r7, #20
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bc80      	pop	{r7}
 8001c24:	4770      	bx	lr
 8001c26:	bf00      	nop

08001c28 <UART001_lConfigTXPin>:
 * @return  None <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/ 
void UART001_lConfigTXPin(const UART001_HandleType* Handle)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b085      	sub	sp, #20
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
	uint32_t TempPortPin;

    /* set the TX portpin to '1' */
    Handle->PinHandle.TX_PortBase->OMR |= (uint32_t)SHIFT_ONE << \
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	687a      	ldr	r2, [r7, #4]
 8001c36:	6852      	ldr	r2, [r2, #4]
 8001c38:	6851      	ldr	r1, [r2, #4]
   		                                (uint32_t)Handle->PinHandle.TX_Pin;
 8001c3a:	687a      	ldr	r2, [r7, #4]
 8001c3c:	7a12      	ldrb	r2, [r2, #8]
void UART001_lConfigTXPin(const UART001_HandleType* Handle)
{
	uint32_t TempPortPin;

    /* set the TX portpin to '1' */
    Handle->PinHandle.TX_PortBase->OMR |= (uint32_t)SHIFT_ONE << \
 8001c3e:	f04f 0001 	mov.w	r0, #1
 8001c42:	fa00 f202 	lsl.w	r2, r0, r2
 8001c46:	430a      	orrs	r2, r1
 8001c48:	605a      	str	r2, [r3, #4]
   		                                (uint32_t)Handle->PinHandle.TX_Pin;
     
	/* Configure TX portpin as Open-drain General-purpose output */
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	7a1b      	ldrb	r3, [r3, #8]
 8001c4e:	60fb      	str	r3, [r7, #12]

    if (FIRST_NIBBLE > TempPortPin)
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	2b03      	cmp	r3, #3
 8001c54:	d810      	bhi.n	8001c78 <UART001_lConfigTXPin+0x50>
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	687a      	ldr	r2, [r7, #4]
 8001c5c:	6852      	ldr	r2, [r2, #4]
 8001c5e:	6911      	ldr	r1, [r2, #16]
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 8001c60:	68fa      	ldr	r2, [r7, #12]
 8001c62:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;

    if (FIRST_NIBBLE > TempPortPin)
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 8001c66:	f102 0203 	add.w	r2, r2, #3
 8001c6a:	f04f 0018 	mov.w	r0, #24
 8001c6e:	fa00 f202 	lsl.w	r2, r0, r2
	/* Configure TX portpin as Open-drain General-purpose output */
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;

    if (FIRST_NIBBLE > TempPortPin)
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
 8001c72:	430a      	orrs	r2, r1
 8001c74:	611a      	str	r2, [r3, #16]
 8001c76:	e04f      	b.n	8001d18 <UART001_lConfigTXPin+0xf0>
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	2b03      	cmp	r3, #3
 8001c7c:	d917      	bls.n	8001cae <UART001_lConfigTXPin+0x86>
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	2b07      	cmp	r3, #7
 8001c82:	d814      	bhi.n	8001cae <UART001_lConfigTXPin+0x86>
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	f1a3 0304 	sub.w	r3, r3, #4
 8001c8a:	60fb      	str	r3, [r7, #12]
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	687a      	ldr	r2, [r7, #4]
 8001c92:	6852      	ldr	r2, [r2, #4]
 8001c94:	6951      	ldr	r1, [r2, #20]
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 8001c96:	68fa      	ldr	r2, [r7, #12]
 8001c98:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 8001c9c:	f102 0203 	add.w	r2, r2, #3
 8001ca0:	f04f 0018 	mov.w	r0, #24
 8001ca4:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
 8001ca8:	430a      	orrs	r2, r1
 8001caa:	615a      	str	r2, [r3, #20]
 8001cac:	e034      	b.n	8001d18 <UART001_lConfigTXPin+0xf0>
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	2b07      	cmp	r3, #7
 8001cb2:	d917      	bls.n	8001ce4 <UART001_lConfigTXPin+0xbc>
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	2b0b      	cmp	r3, #11
 8001cb8:	d814      	bhi.n	8001ce4 <UART001_lConfigTXPin+0xbc>
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	f1a3 0308 	sub.w	r3, r3, #8
 8001cc0:	60fb      	str	r3, [r7, #12]
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	687a      	ldr	r2, [r7, #4]
 8001cc8:	6852      	ldr	r2, [r2, #4]
 8001cca:	6991      	ldr	r1, [r2, #24]
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 8001ccc:	68fa      	ldr	r2, [r7, #12]
 8001cce:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 8001cd2:	f102 0203 	add.w	r2, r2, #3
 8001cd6:	f04f 0018 	mov.w	r0, #24
 8001cda:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 8001cde:	430a      	orrs	r2, r1
 8001ce0:	619a      	str	r2, [r3, #24]
 8001ce2:	e019      	b.n	8001d18 <UART001_lConfigTXPin+0xf0>
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	2b0b      	cmp	r3, #11
 8001ce8:	d916      	bls.n	8001d18 <UART001_lConfigTXPin+0xf0>
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	2b0f      	cmp	r3, #15
 8001cee:	d813      	bhi.n	8001d18 <UART001_lConfigTXPin+0xf0>
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	f1a3 030c 	sub.w	r3, r3, #12
 8001cf6:	60fb      	str	r3, [r7, #12]
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	687a      	ldr	r2, [r7, #4]
 8001cfe:	6852      	ldr	r2, [r2, #4]
 8001d00:	69d1      	ldr	r1, [r2, #28]
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 8001d02:	68fa      	ldr	r2, [r7, #12]
 8001d04:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 8001d08:	f102 0203 	add.w	r2, r2, #3
 8001d0c:	f04f 0018 	mov.w	r0, #24
 8001d10:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
 8001d14:	430a      	orrs	r2, r1
 8001d16:	61da      	str	r2, [r3, #28]
							(TempPortPin * 8U)));
    }
	else
	{}

}
 8001d18:	f107 0714 	add.w	r7, r7, #20
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bc80      	pop	{r7}
 8001d20:	4770      	bx	lr
 8001d22:	bf00      	nop

08001d24 <UART001_labsRealType>:
 * 				 -ve float value if Number is >= 0.0 <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/
float UART001_labsRealType(float Number)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b085      	sub	sp, #20
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
   float return_value;
	if (Number < 0.0F){
 8001d2c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d30:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001d34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d38:	d506      	bpl.n	8001d48 <UART001_labsRealType+0x24>
		return_value = -Number;
 8001d3a:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d3e:	eef1 7a67 	vneg.f32	s15, s15
 8001d42:	edc7 7a03 	vstr	s15, [r7, #12]
 8001d46:	e001      	b.n	8001d4c <UART001_labsRealType+0x28>
	}
	else{
		return_value = Number;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	60fb      	str	r3, [r7, #12]
	}
	return return_value;
 8001d4c:	68fb      	ldr	r3, [r7, #12]
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f107 0714 	add.w	r7, r7, #20
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bc80      	pop	{r7}
 8001d58:	4770      	bx	lr
 8001d5a:	bf00      	nop

08001d5c <UART001_lConfigureBaudRate>:
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/
void UART001_lConfigureBaudRate\
                              (uint32_t BaudRate,uint32_t* Pdiv,uint32_t* Step)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	ed2d 8b02 	vpush	{d8}
 8001d62:	b0ae      	sub	sp, #184	; 0xb8
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	60f8      	str	r0, [r7, #12]
 8001d68:	60b9      	str	r1, [r7, #8]
 8001d6a:	607a      	str	r2, [r7, #4]
	uint32_t fdr_step = 0x00U;
 8001d6c:	f04f 0300 	mov.w	r3, #0
 8001d70:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	uint32_t brg_pdiv = 0x00U;
 8001d74:	f04f 0300 	mov.w	r3, #0
 8001d78:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	uint32_t divisor_in = BaudRate ;
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	/* fPB / 1024 * (Brg_dctq + 1) */
	uint32_t dividend_in = 0U;
 8001d82:	f04f 0300 	mov.w	r3, #0
 8001d86:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	uint32_t divisor_array[4];
	uint32_t dividend_array[4];
	uint32_t div_array[4];
	uint32_t max, frac,divisor1,divisor2,dividend1,dividend2;
	uint32_t array_count,array_count_1,array_count_2;
	uint32_t do_while_break = 0U;
 8001d8a:	f04f 0300 	mov.w	r3, #0
 8001d8e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	uint32_t temp = 0U;
 8001d92:	f04f 0300 	mov.w	r3, #0
 8001d96:	67fb      	str	r3, [r7, #124]	; 0x7c
	float div_factor;
	uint32_t loop_cnt;
	bool swapped;
	dividend_in = (uint32_t)((uint32_t)(UART001_CLOCK * 1000000)/ \
 8001d98:	f642 53c6 	movw	r3, #11718	; 0x2dc6
 8001d9c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
                    	(UART001_MAX_VALUE * UART001_DCTQ_VALUE)); 
	/* swap if divisor_in/dividend_in > max_divisor/max_dividend */
	div_factor = (float) divisor_in/(float) dividend_in;
 8001da0:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8001da4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001da8:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8001dac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001db0:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8001db4:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
	if ( div_factor > 1.0F)
 8001db8:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8001dbc:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8001dc0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001dc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dc8:	dd12      	ble.n	8001df0 <UART001_lConfigureBaudRate+0x94>
	{
		max = UART001_MAX_VALUE;
 8001dca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001dce:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		swapped = 1U;
 8001dd2:	f04f 0301 	mov.w	r3, #1
 8001dd6:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		temp = divisor_in;
 8001dda:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001dde:	67fb      	str	r3, [r7, #124]	; 0x7c
		divisor_in = dividend_in;
 8001de0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001de4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		dividend_in = temp;
 8001de8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001dea:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8001dee:	e007      	b.n	8001e00 <UART001_lConfigureBaudRate+0xa4>
	}
	else
	{
		swapped = 0U;
 8001df0:	f04f 0300 	mov.w	r3, #0
 8001df4:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		max = UART001_MAX_VALUE;
 8001df8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001dfc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	}
	/*Init parameters*/
	loop_cnt = 0U;
 8001e00:	f04f 0300 	mov.w	r3, #0
 8001e04:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	array_count = 0U;
 8001e08:	f04f 0300 	mov.w	r3, #0
 8001e0c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	array_count_1 = 0U;
 8001e10:	f04f 0300 	mov.w	r3, #0
 8001e14:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	divisor[0] = divisor_in;
 8001e18:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001e1c:	663b      	str	r3, [r7, #96]	; 0x60
	remainder[0] = dividend_in;
 8001e1e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001e22:	643b      	str	r3, [r7, #64]	; 0x40
	divisor_array[0] = 1U;
 8001e24:	f04f 0301 	mov.w	r3, #1
 8001e28:	633b      	str	r3, [r7, #48]	; 0x30
	dividend_array[0] = 0U;
 8001e2a:	f04f 0300 	mov.w	r3, #0
 8001e2e:	623b      	str	r3, [r7, #32]
	do {
			++loop_cnt;
 8001e30:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001e34:	f103 0301 	add.w	r3, r3, #1
 8001e38:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			array_count_2 = array_count_1; /* on first loop is not used */
 8001e3c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001e40:	677b      	str	r3, [r7, #116]	; 0x74
			array_count_1 = array_count;
 8001e42:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001e46:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
			array_count = loop_cnt % 4U;
 8001e4a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001e4e:	f003 0303 	and.w	r3, r3, #3
 8001e52:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
			dividend[array_count] = divisor[array_count_1];
 8001e56:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001e5a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001e5e:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8001e62:	18cb      	adds	r3, r1, r3
 8001e64:	f853 2c58 	ldr.w	r2, [r3, #-88]
 8001e68:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001e6c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001e70:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8001e74:	18cb      	adds	r3, r1, r3
 8001e76:	f843 2c68 	str.w	r2, [r3, #-104]
			
			divisor[array_count] = remainder[array_count_1];
 8001e7a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001e7e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001e82:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8001e86:	18d3      	adds	r3, r2, r3
 8001e88:	f853 2c78 	ldr.w	r2, [r3, #-120]
 8001e8c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001e90:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001e94:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8001e98:	18cb      	adds	r3, r1, r3
 8001e9a:	f843 2c58 	str.w	r2, [r3, #-88]
			
			div_array[array_count] = \
			                       dividend[array_count] / divisor[array_count];
 8001e9e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001ea2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001ea6:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8001eaa:	18d3      	adds	r3, r2, r3
 8001eac:	f853 2c68 	ldr.w	r2, [r3, #-104]
 8001eb0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001eb4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001eb8:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8001ebc:	18cb      	adds	r3, r1, r3
 8001ebe:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8001ec2:	fbb2 f2f3 	udiv	r2, r2, r3
			array_count = loop_cnt % 4U;
			dividend[array_count] = divisor[array_count_1];
			
			divisor[array_count] = remainder[array_count_1];
			
			div_array[array_count] = \
 8001ec6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001eca:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001ece:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8001ed2:	18cb      	adds	r3, r1, r3
 8001ed4:	f843 2ca8 	str.w	r2, [r3, #-168]
			                       dividend[array_count] / divisor[array_count];
			
			remainder[array_count] = \
			                       dividend[array_count] % divisor[array_count];
 8001ed8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001edc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001ee0:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8001ee4:	18d3      	adds	r3, r2, r3
 8001ee6:	f853 2c68 	ldr.w	r2, [r3, #-104]
 8001eea:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001eee:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001ef2:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8001ef6:	18cb      	adds	r3, r1, r3
 8001ef8:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8001efc:	fbb2 f1f3 	udiv	r1, r2, r3
 8001f00:	fb03 f301 	mul.w	r3, r3, r1
 8001f04:	1ad2      	subs	r2, r2, r3
			divisor[array_count] = remainder[array_count_1];
			
			div_array[array_count] = \
			                       dividend[array_count] / divisor[array_count];
			
			remainder[array_count] = \
 8001f06:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001f0a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001f0e:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8001f12:	18cb      	adds	r3, r1, r3
 8001f14:	f843 2c78 	str.w	r2, [r3, #-120]
			                       dividend[array_count] % divisor[array_count];
			
			/* This executed only on first loop */
			if (loop_cnt == 1U)
 8001f18:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001f1c:	2b01      	cmp	r3, #1
 8001f1e:	d105      	bne.n	8001f2c <UART001_lConfigureBaudRate+0x1d0>
			{ 
				divisor_array[1] = div_array[1];
 8001f20:	697b      	ldr	r3, [r7, #20]
 8001f22:	637b      	str	r3, [r7, #52]	; 0x34
				dividend_array[1] = 1U;
 8001f24:	f04f 0301 	mov.w	r3, #1
 8001f28:	627b      	str	r3, [r7, #36]	; 0x24
 8001f2a:	e04b      	b.n	8001fc4 <UART001_lConfigureBaudRate+0x268>
			}
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
 8001f2c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001f30:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001f34:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8001f38:	18d3      	adds	r3, r2, r3
 8001f3a:	f853 2ca8 	ldr.w	r2, [r3, #-168]
 8001f3e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001f42:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001f46:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8001f4a:	18cb      	adds	r3, r1, r3
 8001f4c:	f853 3c88 	ldr.w	r3, [r3, #-136]
 8001f50:	fb03 f202 	mul.w	r2, r3, r2
				       divisor_array[array_count_2];
 8001f54:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001f56:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001f5a:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8001f5e:	18cb      	adds	r3, r1, r3
 8001f60:	f853 3c88 	ldr.w	r3, [r3, #-136]
				dividend_array[1] = 1U;
			}
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
 8001f64:	18d2      	adds	r2, r2, r3
				divisor_array[1] = div_array[1];
				dividend_array[1] = 1U;
			}
			else
			{
				divisor_array[array_count] = \
 8001f66:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001f6a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001f6e:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8001f72:	18cb      	adds	r3, r1, r3
 8001f74:	f843 2c88 	str.w	r2, [r3, #-136]
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
				      (div_array[array_count] * dividend_array[array_count_1]) + \
 8001f78:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001f7c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001f80:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8001f84:	18d3      	adds	r3, r2, r3
 8001f86:	f853 2ca8 	ldr.w	r2, [r3, #-168]
 8001f8a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001f8e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001f92:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8001f96:	18cb      	adds	r3, r1, r3
 8001f98:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8001f9c:	fb03 f202 	mul.w	r2, r3, r2
				       dividend_array[array_count_2];
 8001fa0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001fa2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001fa6:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8001faa:	18cb      	adds	r3, r1, r3
 8001fac:	f853 3c98 	ldr.w	r3, [r3, #-152]
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
				      (div_array[array_count] * dividend_array[array_count_1]) + \
 8001fb0:	18d2      	adds	r2, r2, r3
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
 8001fb2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001fb6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001fba:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8001fbe:	18cb      	adds	r3, r1, r3
 8001fc0:	f843 2c98 	str.w	r2, [r3, #-152]
				      (div_array[array_count] * dividend_array[array_count_1]) + \
				       dividend_array[array_count_2];
			}
			if (dividend_array[array_count] > max) 
 8001fc4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001fc8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001fcc:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8001fd0:	18d3      	adds	r3, r2, r3
 8001fd2:	f853 2c98 	ldr.w	r2, [r3, #-152]
 8001fd6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001fda:	429a      	cmp	r2, r3
 8001fdc:	f240 80df 	bls.w	800219e <UART001_lConfigureBaudRate+0x442>
			{
				divisor1 = divisor_array[array_count_1];
 8001fe0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001fe4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001fe8:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8001fec:	18cb      	adds	r3, r1, r3
 8001fee:	f853 3c88 	ldr.w	r3, [r3, #-136]
 8001ff2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
				dividend1 = dividend_array[array_count_1];
 8001ff6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001ffa:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001ffe:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8002002:	18d3      	adds	r3, r2, r3
 8002004:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8002008:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
				frac = (max - dividend_array[array_count_2]) / \
 800200c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800200e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002012:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8002016:	18cb      	adds	r3, r1, r3
 8002018:	f853 3c98 	ldr.w	r3, [r3, #-152]
 800201c:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8002020:	1ad2      	subs	r2, r2, r3
				                               dividend_array[array_count_1];
 8002022:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002026:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800202a:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800202e:	18cb      	adds	r3, r1, r3
 8002030:	f853 3c98 	ldr.w	r3, [r3, #-152]
			}
			if (dividend_array[array_count] > max) 
			{
				divisor1 = divisor_array[array_count_1];
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
 8002034:	fbb2 f3f3 	udiv	r3, r2, r3
 8002038:	673b      	str	r3, [r7, #112]	; 0x70
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
 800203a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800203e:	f103 33ff 	add.w	r3, r3, #4294967295
 8002042:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002046:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 800204a:	18d3      	adds	r3, r2, r3
 800204c:	f853 3c88 	ldr.w	r3, [r3, #-136]
 8002050:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8002052:	fb02 f203 	mul.w	r2, r2, r3
				                                divisor_array[array_count-2U];
 8002056:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800205a:	f1a3 0302 	sub.w	r3, r3, #2
 800205e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002062:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8002066:	18cb      	adds	r3, r1, r3
 8002068:	f853 3c88 	ldr.w	r3, [r3, #-136]
			{
				divisor1 = divisor_array[array_count_1];
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
 800206c:	18d3      	adds	r3, r2, r3
 800206e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
				                                divisor_array[array_count-2U];
				dividend2 = (frac * dividend_array[array_count-1U]) + \
 8002072:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002076:	f103 33ff 	add.w	r3, r3, #4294967295
 800207a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800207e:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8002082:	18d3      	adds	r3, r2, r3
 8002084:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8002088:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800208a:	fb02 f203 	mul.w	r2, r2, r3
				                               dividend_array[array_count_2];
 800208e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002090:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002094:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8002098:	18cb      	adds	r3, r1, r3
 800209a:	f853 3c98 	ldr.w	r3, [r3, #-152]
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
				                                divisor_array[array_count-2U];
				dividend2 = (frac * dividend_array[array_count-1U]) + \
 800209e:	18d3      	adds	r3, r2, r3
 80020a0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
				                               dividend_array[array_count_2];
				/* Swap if required */
				if (swapped) {
 80020a4:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d013      	beq.n	80020d4 <UART001_lConfigureBaudRate+0x378>
						/* Swap divisor1 and dividend1 */
						temp = divisor1;
 80020ac:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80020b0:	67fb      	str	r3, [r7, #124]	; 0x7c
						divisor1 = dividend1;
 80020b2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80020b6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
						dividend1 = temp;
 80020ba:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80020bc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
						/* Swap divisor2 and dividend2 */
						temp = divisor2;
 80020c0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80020c4:	67fb      	str	r3, [r7, #124]	; 0x7c
						divisor2 = dividend2;
 80020c6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80020ca:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
						dividend2 = temp;
 80020ce:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80020d0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
					}
				/* Remove if one of has divisor 0 */
				if ((dividend1 == 0U) || (divisor1 == 0U)) {
 80020d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d003      	beq.n	80020e4 <UART001_lConfigureBaudRate+0x388>
 80020dc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d108      	bne.n	80020f6 <UART001_lConfigureBaudRate+0x39a>
					fdr_step = divisor2;
 80020e4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80020e8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = dividend2;
 80020ec:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80020f0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80020f4:	e04e      	b.n	8002194 <UART001_lConfigureBaudRate+0x438>
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
 80020f6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d003      	beq.n	8002106 <UART001_lConfigureBaudRate+0x3aa>
 80020fe:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002102:	2b00      	cmp	r3, #0
 8002104:	d108      	bne.n	8002118 <UART001_lConfigureBaudRate+0x3bc>
					fdr_step = divisor1;
 8002106:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800210a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = dividend1;
 800210e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002112:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002116:	e03d      	b.n	8002194 <UART001_lConfigureBaudRate+0x438>
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
					    ((float) divisor1 / (float) dividend1 )) > \
 8002118:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 800211c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002120:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8002124:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002128:	eec7 7a27 	vdiv.f32	s15, s14, s15
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
					fdr_step = divisor1;
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
 800212c:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8002130:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002134:	ee17 0a90 	vmov	r0, s15
 8002138:	f7ff fdf4 	bl	8001d24 <UART001_labsRealType>
 800213c:	ee08 0a10 	vmov	s16, r0
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
					    ((float) divisor2 / (float) dividend2 ))) 
 8002140:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8002144:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002148:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 800214c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002150:	eec7 7a27 	vdiv.f32	s15, s14, s15
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
 8002154:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8002158:	ee77 7a67 	vsub.f32	s15, s14, s15
 800215c:	ee17 0a90 	vmov	r0, s15
 8002160:	f7ff fde0 	bl	8001d24 <UART001_labsRealType>
 8002164:	ee07 0a90 	vmov	s15, r0
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
					fdr_step = divisor1;
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
 8002168:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800216c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002170:	dd08      	ble.n	8002184 <UART001_lConfigureBaudRate+0x428>
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
					    ((float) divisor2 / (float) dividend2 ))) 
					{
						fdr_step = divisor2;
 8002172:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002176:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
						brg_pdiv = dividend2;
 800217a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800217e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002182:	e007      	b.n	8002194 <UART001_lConfigureBaudRate+0x438>
					}else {
						fdr_step = divisor1;
 8002184:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002188:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
						brg_pdiv = dividend1;
 800218c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002190:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
					}
				}
				do_while_break = 0x05U;
 8002194:	f04f 0305 	mov.w	r3, #5
 8002198:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800219c:	e032      	b.n	8002204 <UART001_lConfigureBaudRate+0x4a8>
			}
			else if (remainder[array_count]== 0U) 
 800219e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80021a2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80021a6:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80021aa:	18d3      	adds	r3, r2, r3
 80021ac:	f853 3c78 	ldr.w	r3, [r3, #-120]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d127      	bne.n	8002204 <UART001_lConfigureBaudRate+0x4a8>
			{
				fdr_step = divisor_array[array_count];
 80021b4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80021b8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80021bc:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80021c0:	18cb      	adds	r3, r1, r3
 80021c2:	f853 3c88 	ldr.w	r3, [r3, #-136]
 80021c6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
				brg_pdiv = dividend_array[array_count];
 80021ca:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80021ce:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80021d2:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80021d6:	18d3      	adds	r3, r2, r3
 80021d8:	f853 3c98 	ldr.w	r3, [r3, #-152]
 80021dc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
				if (swapped)
 80021e0:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d009      	beq.n	80021fc <UART001_lConfigureBaudRate+0x4a0>
				{
					/* Swap fdr_step and brg_pdiv */
					temp = fdr_step;
 80021e8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80021ec:	67fb      	str	r3, [r7, #124]	; 0x7c
					fdr_step = brg_pdiv;
 80021ee:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80021f2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = temp;
 80021f6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80021f8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
				}
				do_while_break = 0x05U;
 80021fc:	f04f 0305 	mov.w	r3, #5
 8002200:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			}
			else {
			  /* Do Nothing */
			}
		} while (do_while_break != 0x05U);
 8002204:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002208:	2b05      	cmp	r3, #5
 800220a:	f47f ae11 	bne.w	8001e30 <UART001_lConfigureBaudRate+0xd4>

	if(fdr_step >= UART001_MAX_VALUE)
 800220e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002212:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8002216:	429a      	cmp	r2, r3
 8002218:	d903      	bls.n	8002222 <UART001_lConfigureBaudRate+0x4c6>
	{
	   fdr_step = 1023U;
 800221a:	f240 33ff 	movw	r3, #1023	; 0x3ff
 800221e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	}

	*Step = fdr_step;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002228:	601a      	str	r2, [r3, #0]

	*Pdiv = brg_pdiv - 1U;
 800222a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800222e:	f103 32ff 	add.w	r2, r3, #4294967295
 8002232:	68bb      	ldr	r3, [r7, #8]
 8002234:	601a      	str	r2, [r3, #0]
}
 8002236:	f107 07b8 	add.w	r7, r7, #184	; 0xb8
 800223a:	46bd      	mov	sp, r7
 800223c:	ecbd 8b02 	vpop	{d8}
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop

08002244 <UART001_Init>:
 *
 * <b>Reentrant: No </b><BR>
 *
 ******************************************************************************/
void UART001_Init(void)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b082      	sub	sp, #8
 8002248:	af00      	add	r7, sp, #0
	  /* Reset the Peripheral*/
   #if defined(UART001_PER0_USIC0_ENABLED)
	  RESET001_DeassertReset(PER0_USIC0);
   #endif
   #if defined(UART001_PER1_USIC1_ENABLED)
	  RESET001_DeassertReset(PER1_USIC1); 
 800224a:	f04f 0080 	mov.w	r0, #128	; 0x80
 800224e:	f2c1 0000 	movt	r0, #4096	; 0x1000
 8002252:	f000 fa83 	bl	800275c <RESET001_DeassertReset>
   #if defined(UART001_PER1_USIC2_ENABLED)
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
 8002256:	f04f 0300 	mov.w	r3, #0
 800225a:	607b      	str	r3, [r7, #4]
 800225c:	e021      	b.n	80022a2 <UART001_Init+0x5e>
	                           LoopIndex++)
   {
	  if (UART001_HandleArray[LoopIndex]->Mode == UART_HALFDUPLEX)
 800225e:	f240 0308 	movw	r3, #8
 8002262:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002266:	687a      	ldr	r2, [r7, #4]
 8002268:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800226c:	7d1b      	ldrb	r3, [r3, #20]
 800226e:	2b01      	cmp	r3, #1
 8002270:	d109      	bne.n	8002286 <UART001_Init+0x42>
	  {
	   /*Configure TX Pin in Open-drain mode to allow the Wired-AND connection*/
		UART001_lConfigTXPin(UART001_HandleArray[LoopIndex]);
 8002272:	f240 0308 	movw	r3, #8
 8002276:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800227a:	687a      	ldr	r2, [r7, #4]
 800227c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002280:	4618      	mov	r0, r3
 8002282:	f7ff fcd1 	bl	8001c28 <UART001_lConfigTXPin>
	  }
	  
	  UART001_lInit(UART001_HandleArray[LoopIndex]);
 8002286:	f240 0308 	movw	r3, #8
 800228a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800228e:	687a      	ldr	r2, [r7, #4]
 8002290:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002294:	4618      	mov	r0, r3
 8002296:	f7ff fbf3 	bl	8001a80 <UART001_lInit>
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
	                           LoopIndex++)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	f103 0301 	add.w	r3, r3, #1
 80022a0:	607b      	str	r3, [r7, #4]
   #if defined(UART001_PER1_USIC2_ENABLED)
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d0da      	beq.n	800225e <UART001_Init+0x1a>
	  }
	  
	  UART001_lInit(UART001_HandleArray[LoopIndex]);
   }
   
}
 80022a8:	f107 0708 	add.w	r7, r7, #8
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd80      	pop	{r7, pc}

080022b0 <UART001_DeInit>:
 *
 * <b>Reentrant: No </b><BR>
 *
 ******************************************************************************/
 void  UART001_DeInit (const UART001_HandleType* Handle)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b083      	sub	sp, #12
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  /* <<<DD_UART001_API_2>>> */
  /* Place holder function */      
}
 80022b8:	f107 070c 	add.w	r7, r7, #12
 80022bc:	46bd      	mov	sp, r7
 80022be:	bc80      	pop	{r7}
 80022c0:	4770      	bx	lr
 80022c2:	bf00      	nop

080022c4 <UART001_Configure>:
  const UART001_HandleType* Handle,
  uint32_t BaudRate,
  UART_ParityType Parity,
  UART_StopBitType Stopbit
)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b08a      	sub	sp, #40	; 0x28
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	60f8      	str	r0, [r7, #12]
 80022cc:	60b9      	str	r1, [r7, #8]
 80022ce:	71fa      	strb	r2, [r7, #7]
 80022d0:	71bb      	strb	r3, [r7, #6]
   uint32_t Brg_Pdiv = 0x00U;
 80022d2:	f04f 0300 	mov.w	r3, #0
 80022d6:	617b      	str	r3, [r7, #20]
   uint32_t Fdr_Step = 0x00U;
 80022d8:	f04f 0300 	mov.w	r3, #0
 80022dc:	613b      	str	r3, [r7, #16]
   uint32_t TXIDLE_status;
   uint32_t RXIDLE_status;
   USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	623b      	str	r3, [r7, #32]
   status_t Status = (status_t)UART001_ERROR;
 80022e4:	f04f 0305 	mov.w	r3, #5
 80022e8:	627b      	str	r3, [r7, #36]	; 0x24
   
   /* <<<DD_UART001_API_3>>>*/

   TXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
 80022ea:	6a3b      	ldr	r3, [r7, #32]
 80022ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
   status_t Status = (status_t)UART001_ERROR;
   
   /* <<<DD_UART001_API_3>>>*/

   TXIDLE_status = (uint32_t)\
 80022ee:	f003 0301 	and.w	r3, r3, #1
 80022f2:	61fb      	str	r3, [r7, #28]
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_TXIDLE_Pos);

   RXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_RXIDLE_Msk, \
 80022f4:	6a3b      	ldr	r3, [r7, #32]
 80022f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80022f8:	f003 0302 	and.w	r3, r3, #2

   TXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_TXIDLE_Pos);

   RXIDLE_status = (uint32_t)\
 80022fc:	ea4f 0353 	mov.w	r3, r3, lsr #1
 8002300:	61bb      	str	r3, [r7, #24]
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_RXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_RXIDLE_Pos);
   if(( TXIDLE_status & RXIDLE_status) == 0x01U)
 8002302:	69fa      	ldr	r2, [r7, #28]
 8002304:	69bb      	ldr	r3, [r7, #24]
 8002306:	4013      	ands	r3, r2
 8002308:	2b01      	cmp	r3, #1
 800230a:	d15b      	bne.n	80023c4 <UART001_Configure+0x100>
    {
      /* Disable UART mode before configuring all USIC registers to avoid 
       * unintended edges */ 
      UartRegs->CCR &= ~( ((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)));  
 800230c:	6a3b      	ldr	r3, [r7, #32]
 800230e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002310:	f023 0202 	bic.w	r2, r3, #2
 8002314:	6a3b      	ldr	r3, [r7, #32]
 8002316:	641a      	str	r2, [r3, #64]	; 0x40
	  
      /* Configuration of USIC Channel Fractional Divider */
      UART001_lConfigureBaudRate(BaudRate,&Brg_Pdiv,&Fdr_Step);
 8002318:	f107 0214 	add.w	r2, r7, #20
 800231c:	f107 0310 	add.w	r3, r7, #16
 8002320:	68b8      	ldr	r0, [r7, #8]
 8002322:	4611      	mov	r1, r2
 8002324:	461a      	mov	r2, r3
 8002326:	f7ff fd19 	bl	8001d5c <UART001_lConfigureBaudRate>

      /* Step value: 0x3FF */
      UartRegs->FDR &= ~(USIC_CH_FDR_STEP_Msk);
 800232a:	6a3b      	ldr	r3, [r7, #32]
 800232c:	691b      	ldr	r3, [r3, #16]
 800232e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002332:	f023 0303 	bic.w	r3, r3, #3
 8002336:	6a3a      	ldr	r2, [r7, #32]
 8002338:	6113      	str	r3, [r2, #16]
      UartRegs->FDR |= ( Fdr_Step & USIC_CH_FDR_STEP_Msk);
 800233a:	6a3b      	ldr	r3, [r7, #32]
 800233c:	691a      	ldr	r2, [r3, #16]
 800233e:	693b      	ldr	r3, [r7, #16]
 8002340:	ea4f 5383 	mov.w	r3, r3, lsl #22
 8002344:	ea4f 5393 	mov.w	r3, r3, lsr #22
 8002348:	431a      	orrs	r2, r3
 800234a:	6a3b      	ldr	r3, [r7, #32]
 800234c:	611a      	str	r2, [r3, #16]
              
      /* The PreDivider for CTQ, PCTQ = 0  */
      /* The Denominator for CTQ, DCTQ = 16 */

      UartRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk);
 800234e:	6a3b      	ldr	r3, [r7, #32]
 8002350:	695b      	ldr	r3, [r3, #20]
 8002352:	f023 737f 	bic.w	r3, r3, #66846720	; 0x3fc0000
 8002356:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800235a:	6a3a      	ldr	r2, [r7, #32]
 800235c:	6153      	str	r3, [r2, #20]
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
 800235e:	6a3b      	ldr	r3, [r7, #32]
 8002360:	695a      	ldr	r2, [r3, #20]
 8002362:	697b      	ldr	r3, [r7, #20]
 8002364:	ea4f 4103 	mov.w	r1, r3, lsl #16
    		                                          &  USIC_CH_BRG_PDIV_Msk));
 8002368:	f04f 0300 	mov.w	r3, #0
 800236c:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 8002370:	400b      	ands	r3, r1
              
      /* The PreDivider for CTQ, PCTQ = 0  */
      /* The Denominator for CTQ, DCTQ = 16 */

      UartRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk);
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
 8002372:	431a      	orrs	r2, r3
 8002374:	6a3b      	ldr	r3, [r7, #32]
 8002376:	615a      	str	r2, [r3, #20]
    		                                          &  USIC_CH_BRG_PDIV_Msk));

      /* Configure StopBit */
      UartRegs->PCR_ASCMode &= ~(USIC_CH_PCR_ASCMode_STPB_Msk);
 8002378:	6a3b      	ldr	r3, [r7, #32]
 800237a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800237c:	f023 0202 	bic.w	r2, r3, #2
 8002380:	6a3b      	ldr	r3, [r7, #32]
 8002382:	63da      	str	r2, [r3, #60]	; 0x3c
      UartRegs->PCR_ASCMode |= \
 8002384:	6a3b      	ldr	r3, [r7, #32]
 8002386:	6bda      	ldr	r2, [r3, #60]	; 0x3c
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
 8002388:	79bb      	ldrb	r3, [r7, #6]
 800238a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800238e:	f003 0302 	and.w	r3, r3, #2
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
    		                                          &  USIC_CH_BRG_PDIV_Msk));

      /* Configure StopBit */
      UartRegs->PCR_ASCMode &= ~(USIC_CH_PCR_ASCMode_STPB_Msk);
      UartRegs->PCR_ASCMode |= \
 8002392:	431a      	orrs	r2, r3
 8002394:	6a3b      	ldr	r3, [r7, #32]
 8002396:	63da      	str	r2, [r3, #60]	; 0x3c
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
                       USIC_CH_PCR_ASCMode_STPB_Msk);
          
      /* Configure Parity*/
      UartRegs->CCR &= ~(USIC_CH_CCR_PM_Msk);
 8002398:	6a3b      	ldr	r3, [r7, #32]
 800239a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80023a0:	6a3b      	ldr	r3, [r7, #32]
 80023a2:	641a      	str	r2, [r3, #64]	; 0x40
      UartRegs->CCR |= (((UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 80023a4:	6a3b      	ldr	r3, [r7, #32]
 80023a6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                        (((uint32_t)Parity  << USIC_CH_CCR_PM_Pos) & \
 80023a8:	79fb      	ldrb	r3, [r7, #7]
 80023aa:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80023ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
                       USIC_CH_PCR_ASCMode_STPB_Msk);
          
      /* Configure Parity*/
      UartRegs->CCR &= ~(USIC_CH_CCR_PM_Msk);
      UartRegs->CCR |= (((UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 80023b2:	4313      	orrs	r3, r2
 80023b4:	f043 0202 	orr.w	r2, r3, #2
 80023b8:	6a3b      	ldr	r3, [r7, #32]
 80023ba:	641a      	str	r2, [r3, #64]	; 0x40
                        (((uint32_t)Parity  << USIC_CH_CCR_PM_Pos) & \
                                                       USIC_CH_CCR_PM_Msk));

      Status = (status_t)DAVEApp_SUCCESS;
 80023bc:	f04f 0300 	mov.w	r3, #0
 80023c0:	627b      	str	r3, [r7, #36]	; 0x24
 80023c2:	e002      	b.n	80023ca <UART001_Configure+0x106>
    }
    else
    {
      Status = (status_t)UART001_BUSY;
 80023c4:	f04f 0303 	mov.w	r3, #3
 80023c8:	627b      	str	r3, [r7, #36]	; 0x24
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
    }
  
  return Status;
 80023ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80023cc:	4618      	mov	r0, r3
 80023ce:	f107 0728 	add.w	r7, r7, #40	; 0x28
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	bf00      	nop

080023d8 <UART001_ReadDataMultiple>:
(
  const UART001_HandleType* Handle,
  uint16_t* DataPtr,
  uint32_t Count
)
{ 
 80023d8:	b480      	push	{r7}
 80023da:	b087      	sub	sp, #28
 80023dc:	af00      	add	r7, sp, #0
 80023de:	60f8      	str	r0, [r7, #12]
 80023e0:	60b9      	str	r1, [r7, #8]
 80023e2:	607a      	str	r2, [r7, #4]
  uint32_t ReadCount = 0x00U;
 80023e4:	f04f 0300 	mov.w	r3, #0
 80023e8:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	7fdb      	ldrb	r3, [r3, #31]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d01f      	beq.n	8002438 <UART001_ReadDataMultiple+0x60>
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 80023f8:	e011      	b.n	800241e <UART001_ReadDataMultiple+0x46>
	  {
		*DataPtr = (uint16_t)UartRegs->OUTR;
 80023fa:	693b      	ldr	r3, [r7, #16]
 80023fc:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8002400:	b29a      	uxth	r2, r3
 8002402:	68bb      	ldr	r3, [r7, #8]
 8002404:	801a      	strh	r2, [r3, #0]
		Count--;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	f103 33ff 	add.w	r3, r3, #4294967295
 800240c:	607b      	str	r3, [r7, #4]
		ReadCount++;
 800240e:	697b      	ldr	r3, [r7, #20]
 8002410:	f103 0301 	add.w	r3, r3, #1
 8002414:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8002416:	68bb      	ldr	r3, [r7, #8]
 8002418:	f103 0302 	add.w	r3, r3, #2
 800241c:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 800241e:	693b      	ldr	r3, [r7, #16]
 8002420:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8002424:	f003 0308 	and.w	r3, r3, #8
 8002428:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 800242c:	2b00      	cmp	r3, #0
 800242e:	d10c      	bne.n	800244a <UART001_ReadDataMultiple+0x72>
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d1e1      	bne.n	80023fa <UART001_ReadDataMultiple+0x22>
 8002436:	e008      	b.n	800244a <UART001_ReadDataMultiple+0x72>
	  }
  }
  else
  {
	  /* If FIFO is disabled read data from standard receive buffer */
	  *DataPtr = (uint16_t)UartRegs->RBUF;
 8002438:	693b      	ldr	r3, [r7, #16]
 800243a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800243c:	b29a      	uxth	r2, r3
 800243e:	68bb      	ldr	r3, [r7, #8]
 8002440:	801a      	strh	r2, [r3, #0]
	  ReadCount++;
 8002442:	697b      	ldr	r3, [r7, #20]
 8002444:	f103 0301 	add.w	r3, r3, #1
 8002448:	617b      	str	r3, [r7, #20]
  }
  return ReadCount;
 800244a:	697b      	ldr	r3, [r7, #20]
}
 800244c:	4618      	mov	r0, r3
 800244e:	f107 071c 	add.w	r7, r7, #28
 8002452:	46bd      	mov	sp, r7
 8002454:	bc80      	pop	{r7}
 8002456:	4770      	bx	lr

08002458 <UART001_ReadDataBytes>:
(
  const UART001_HandleType* Handle,
  uint8_t* DataPtr,
  uint32_t Count
)
{ 
 8002458:	b480      	push	{r7}
 800245a:	b087      	sub	sp, #28
 800245c:	af00      	add	r7, sp, #0
 800245e:	60f8      	str	r0, [r7, #12]
 8002460:	60b9      	str	r1, [r7, #8]
 8002462:	607a      	str	r2, [r7, #4]
  uint32_t ReadCount = 0x00U;
 8002464:	f04f 0300 	mov.w	r3, #0
 8002468:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	7fdb      	ldrb	r3, [r3, #31]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d01f      	beq.n	80024b8 <UART001_ReadDataBytes+0x60>
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 8002478:	e011      	b.n	800249e <UART001_ReadDataBytes+0x46>
	  {
		*DataPtr = (uint8_t)UartRegs->OUTR;
 800247a:	693b      	ldr	r3, [r7, #16]
 800247c:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8002480:	b2da      	uxtb	r2, r3
 8002482:	68bb      	ldr	r3, [r7, #8]
 8002484:	701a      	strb	r2, [r3, #0]
		Count--;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	f103 33ff 	add.w	r3, r3, #4294967295
 800248c:	607b      	str	r3, [r7, #4]
		ReadCount++;
 800248e:	697b      	ldr	r3, [r7, #20]
 8002490:	f103 0301 	add.w	r3, r3, #1
 8002494:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8002496:	68bb      	ldr	r3, [r7, #8]
 8002498:	f103 0301 	add.w	r3, r3, #1
 800249c:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 800249e:	693b      	ldr	r3, [r7, #16]
 80024a0:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80024a4:	f003 0308 	and.w	r3, r3, #8
 80024a8:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d10c      	bne.n	80024ca <UART001_ReadDataBytes+0x72>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d1e1      	bne.n	800247a <UART001_ReadDataBytes+0x22>
 80024b6:	e008      	b.n	80024ca <UART001_ReadDataBytes+0x72>
	  }
  }
  else
  {
	  /* If FIFO is disabled read data from standard receive buffer */
	  *DataPtr = (uint8_t)UartRegs->RBUF;
 80024b8:	693b      	ldr	r3, [r7, #16]
 80024ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024bc:	b2da      	uxtb	r2, r3
 80024be:	68bb      	ldr	r3, [r7, #8]
 80024c0:	701a      	strb	r2, [r3, #0]
	  ReadCount++;
 80024c2:	697b      	ldr	r3, [r7, #20]
 80024c4:	f103 0301 	add.w	r3, r3, #1
 80024c8:	617b      	str	r3, [r7, #20]
  }  
  return ReadCount;
 80024ca:	697b      	ldr	r3, [r7, #20]
}
 80024cc:	4618      	mov	r0, r3
 80024ce:	f107 071c 	add.w	r7, r7, #28
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bc80      	pop	{r7}
 80024d6:	4770      	bx	lr

080024d8 <UART001_WriteDataMultiple>:
(
  const UART001_HandleType* Handle,
  uint16_t* DataPtr,
  uint32_t Count
)
{
 80024d8:	b480      	push	{r7}
 80024da:	b087      	sub	sp, #28
 80024dc:	af00      	add	r7, sp, #0
 80024de:	60f8      	str	r0, [r7, #12]
 80024e0:	60b9      	str	r1, [r7, #8]
 80024e2:	607a      	str	r2, [r7, #4]
  uint32_t WriteCount = 0x00U;
 80024e4:	f04f 0300 	mov.w	r3, #0
 80024e8:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_5>>>*/
  /* If FIFO is enabled write data to the transmit FIFO buffer */
  if(Handle->TxFifoEn) 
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	7f9b      	ldrb	r3, [r3, #30]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d01f      	beq.n	8002538 <UART001_WriteDataMultiple+0x60>
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 80024f8:	e011      	b.n	800251e <UART001_WriteDataMultiple+0x46>
	  {
		UartRegs->IN[0] = *DataPtr;
 80024fa:	68bb      	ldr	r3, [r7, #8]
 80024fc:	881b      	ldrh	r3, [r3, #0]
 80024fe:	461a      	mov	r2, r3
 8002500:	693b      	ldr	r3, [r7, #16]
 8002502:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		Count--;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	f103 33ff 	add.w	r3, r3, #4294967295
 800250c:	607b      	str	r3, [r7, #4]
		WriteCount++;
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	f103 0301 	add.w	r3, r3, #1
 8002514:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8002516:	68bb      	ldr	r3, [r7, #8]
 8002518:	f103 0302 	add.w	r3, r3, #2
 800251c:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
  /* <<<DD_UART001_API_5>>>*/
  /* If FIFO is enabled write data to the transmit FIFO buffer */
  if(Handle->TxFifoEn) 
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 800251e:	693b      	ldr	r3, [r7, #16]
 8002520:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8002524:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002528:	ea4f 3313 	mov.w	r3, r3, lsr #12
 800252c:	2b00      	cmp	r3, #0
 800252e:	d113      	bne.n	8002558 <UART001_WriteDataMultiple+0x80>
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2b00      	cmp	r3, #0
 8002534:	d1e1      	bne.n	80024fa <UART001_WriteDataMultiple+0x22>
 8002536:	e00f      	b.n	8002558 <UART001_WriteDataMultiple+0x80>
	  }
  }
  else
  {	  
	  /* If FIFO is disabled write data to the standard transmit buffer */
	  if (!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
 8002538:	693b      	ldr	r3, [r7, #16]
 800253a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800253c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002540:	2b00      	cmp	r3, #0
 8002542:	d109      	bne.n	8002558 <UART001_WriteDataMultiple+0x80>
	  {
		UartRegs->TBUF[0] = *DataPtr;	
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	881b      	ldrh	r3, [r3, #0]
 8002548:	461a      	mov	r2, r3
 800254a:	693b      	ldr	r3, [r7, #16]
 800254c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		WriteCount++; 
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	f103 0301 	add.w	r3, r3, #1
 8002556:	617b      	str	r3, [r7, #20]
	  }
  }
  return WriteCount;
 8002558:	697b      	ldr	r3, [r7, #20]
}
 800255a:	4618      	mov	r0, r3
 800255c:	f107 071c 	add.w	r7, r7, #28
 8002560:	46bd      	mov	sp, r7
 8002562:	bc80      	pop	{r7}
 8002564:	4770      	bx	lr
 8002566:	bf00      	nop

08002568 <UART001_WriteDataBytes>:
(
  const UART001_HandleType* Handle,
  const uint8_t* DataPtr,
  uint32_t Count
)
{
 8002568:	b480      	push	{r7}
 800256a:	b087      	sub	sp, #28
 800256c:	af00      	add	r7, sp, #0
 800256e:	60f8      	str	r0, [r7, #12]
 8002570:	60b9      	str	r1, [r7, #8]
 8002572:	607a      	str	r2, [r7, #4]
  uint32_t WriteCount = 0x00U;
 8002574:	f04f 0300 	mov.w	r3, #0
 8002578:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_6>>> */
  
  /* If FIFO is enabled write data to the transmit FIFO buffer */  
  if(Handle->TxFifoEn) 
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	7f9b      	ldrb	r3, [r3, #30]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d01f      	beq.n	80025c8 <UART001_WriteDataBytes+0x60>
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 8002588:	e011      	b.n	80025ae <UART001_WriteDataBytes+0x46>
	  {
		UartRegs->IN[0] = *DataPtr;
 800258a:	68bb      	ldr	r3, [r7, #8]
 800258c:	781b      	ldrb	r3, [r3, #0]
 800258e:	461a      	mov	r2, r3
 8002590:	693b      	ldr	r3, [r7, #16]
 8002592:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		Count--;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	f103 33ff 	add.w	r3, r3, #4294967295
 800259c:	607b      	str	r3, [r7, #4]
		WriteCount++;
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	f103 0301 	add.w	r3, r3, #1
 80025a4:	617b      	str	r3, [r7, #20]
		DataPtr++;
 80025a6:	68bb      	ldr	r3, [r7, #8]
 80025a8:	f103 0301 	add.w	r3, r3, #1
 80025ac:	60bb      	str	r3, [r7, #8]
  /* <<<DD_UART001_API_6>>> */
  
  /* If FIFO is enabled write data to the transmit FIFO buffer */  
  if(Handle->TxFifoEn) 
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 80025ae:	693b      	ldr	r3, [r7, #16]
 80025b0:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80025b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80025b8:	ea4f 3313 	mov.w	r3, r3, lsr #12
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d113      	bne.n	80025e8 <UART001_WriteDataBytes+0x80>
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d1e1      	bne.n	800258a <UART001_WriteDataBytes+0x22>
 80025c6:	e00f      	b.n	80025e8 <UART001_WriteDataBytes+0x80>
	  }
  }
  else
  {	  
	  /* If FIFO is disabled write data to the standard transmit buffer */  
	  if (!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
 80025c8:	693b      	ldr	r3, [r7, #16]
 80025ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d109      	bne.n	80025e8 <UART001_WriteDataBytes+0x80>
	  {
		UartRegs->TBUF[0] = *DataPtr;	
 80025d4:	68bb      	ldr	r3, [r7, #8]
 80025d6:	781b      	ldrb	r3, [r3, #0]
 80025d8:	461a      	mov	r2, r3
 80025da:	693b      	ldr	r3, [r7, #16]
 80025dc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		WriteCount++; 
 80025e0:	697b      	ldr	r3, [r7, #20]
 80025e2:	f103 0301 	add.w	r3, r3, #1
 80025e6:	617b      	str	r3, [r7, #20]
	  }
  }
  return WriteCount;
 80025e8:	697b      	ldr	r3, [r7, #20]
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	f107 071c 	add.w	r7, r7, #28
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bc80      	pop	{r7}
 80025f4:	4770      	bx	lr
 80025f6:	bf00      	nop

080025f8 <UART001_GetFlagStatus>:
status_t UART001_GetFlagStatus 
(
  const UART001_HandleType* Handle,
  UART001_FlagStatusType Flag
)
{
 80025f8:	b480      	push	{r7}
 80025fa:	b087      	sub	sp, #28
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
 8002600:	460b      	mov	r3, r1
 8002602:	70fb      	strb	r3, [r7, #3]
  status_t Status = (status_t)UART001_RESET;
 8002604:	f04f 0301 	mov.w	r3, #1
 8002608:	617b      	str	r3, [r7, #20]
  uint32_t TempValue = 0x00U;
 800260a:	f04f 0300 	mov.w	r3, #0
 800260e:	613b      	str	r3, [r7, #16]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_UART001_API_7>>>*/
  if(Flag <= UART001_ALT_REC_IND_FLAG)
 8002616:	78fb      	ldrb	r3, [r7, #3]
 8002618:	2b0f      	cmp	r3, #15
 800261a:	d80b      	bhi.n	8002634 <UART001_GetFlagStatus+0x3c>
  {
    TempValue = UartRegs->PSR_ASCMode;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002620:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
 8002622:	78fb      	ldrb	r3, [r7, #3]
 8002624:	f04f 0201 	mov.w	r2, #1
 8002628:	fa02 f303 	lsl.w	r3, r2, r3
 800262c:	693a      	ldr	r2, [r7, #16]
 800262e:	4013      	ands	r3, r2
 8002630:	613b      	str	r3, [r7, #16]
 8002632:	e01f      	b.n	8002674 <UART001_GetFlagStatus+0x7c>
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
 8002634:	78fb      	ldrb	r3, [r7, #3]
 8002636:	2b12      	cmp	r3, #18
 8002638:	d80e      	bhi.n	8002658 <UART001_GetFlagStatus+0x60>
  {
    TempValue = UartRegs->TRBSR;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8002640:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << \
                  ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG));
 8002642:	78fb      	ldrb	r3, [r7, #3]
 8002644:	f1a3 0310 	sub.w	r3, r3, #16
    TempValue  &= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
  {
    TempValue = UartRegs->TRBSR;
    TempValue  &= ((uint32_t)SHIFT_ONE << \
 8002648:	f04f 0201 	mov.w	r2, #1
 800264c:	fa02 f303 	lsl.w	r3, r2, r3
 8002650:	693a      	ldr	r2, [r7, #16]
 8002652:	4013      	ands	r3, r2
 8002654:	613b      	str	r3, [r7, #16]
 8002656:	e00d      	b.n	8002674 <UART001_GetFlagStatus+0x7c>
                  ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG));
    
  }
  else
  {
    TempValue = UartRegs->TRBSR;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800265e:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << \
       (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + 0x05U ));
 8002660:	78fb      	ldrb	r3, [r7, #3]
 8002662:	f1a3 030b 	sub.w	r3, r3, #11
    
  }
  else
  {
    TempValue = UartRegs->TRBSR;
    TempValue  &= ((uint32_t)SHIFT_ONE << \
 8002666:	f04f 0201 	mov.w	r2, #1
 800266a:	fa02 f303 	lsl.w	r3, r2, r3
 800266e:	693a      	ldr	r2, [r7, #16]
 8002670:	4013      	ands	r3, r2
 8002672:	613b      	str	r3, [r7, #16]
       (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + 0x05U ));
  } 

  if(TempValue)
 8002674:	693b      	ldr	r3, [r7, #16]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d002      	beq.n	8002680 <UART001_GetFlagStatus+0x88>
  {
    Status = (status_t)UART001_SET;
 800267a:	f04f 0302 	mov.w	r3, #2
 800267e:	617b      	str	r3, [r7, #20]
  }
  return Status;
 8002680:	697b      	ldr	r3, [r7, #20]
}
 8002682:	4618      	mov	r0, r3
 8002684:	f107 071c 	add.w	r7, r7, #28
 8002688:	46bd      	mov	sp, r7
 800268a:	bc80      	pop	{r7}
 800268c:	4770      	bx	lr
 800268e:	bf00      	nop

08002690 <UART001_ClearFlag>:
void UART001_ClearFlag
(
  const UART001_HandleType* Handle,
  UART001_FlagStatusType Flag
)
{
 8002690:	b480      	push	{r7}
 8002692:	b085      	sub	sp, #20
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
 8002698:	460b      	mov	r3, r1
 800269a:	70fb      	strb	r3, [r7, #3]

  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_UART001_API_8>>>*/
  if(Flag <= UART001_ALT_REC_IND_FLAG)
 80026a2:	78fb      	ldrb	r3, [r7, #3]
 80026a4:	2b0f      	cmp	r3, #15
 80026a6:	d80a      	bhi.n	80026be <UART001_ClearFlag+0x2e>
  {
    UartRegs->PSCR  |= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80026ac:	78fb      	ldrb	r3, [r7, #3]
 80026ae:	f04f 0101 	mov.w	r1, #1
 80026b2:	fa01 f303 	lsl.w	r3, r1, r3
 80026b6:	431a      	orrs	r2, r3
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	64da      	str	r2, [r3, #76]	; 0x4c
 80026bc:	e01f      	b.n	80026fe <UART001_ClearFlag+0x6e>
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
 80026be:	78fb      	ldrb	r3, [r7, #3]
 80026c0:	2b12      	cmp	r3, #18
 80026c2:	d80e      	bhi.n	80026e2 <UART001_ClearFlag+0x52>
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
 80026ca:	78fb      	ldrb	r3, [r7, #3]
 80026cc:	f1a3 0310 	sub.w	r3, r3, #16
  {
    UartRegs->PSCR  |= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 80026d0:	f04f 0101 	mov.w	r1, #1
 80026d4:	fa01 f303 	lsl.w	r3, r1, r3
 80026d8:	431a      	orrs	r2, r3
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
 80026e0:	e00d      	b.n	80026fe <UART001_ClearFlag+0x6e>
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
  }
  else
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
               (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + \
 80026e8:	78fb      	ldrb	r3, [r7, #3]
 80026ea:	f1a3 030b 	sub.w	r3, r3, #11
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
  }
  else
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 80026ee:	f04f 0101 	mov.w	r1, #1
 80026f2:	fa01 f303 	lsl.w	r3, r1, r3
 80026f6:	431a      	orrs	r2, r3
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
               (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + \
                                                       UART001_FLAG_OFFSET ));
  }  
  
}
 80026fe:	f107 0714 	add.w	r7, r7, #20
 8002702:	46bd      	mov	sp, r7
 8002704:	bc80      	pop	{r7}
 8002706:	4770      	bx	lr

08002708 <RESET001_AssertReset>:
**                                                                            **
** Description     : This function is to enable reset of peripheral by        **
**                   software                                                 **
*******************************************************************************/
 void RESET001_AssertReset(RESET001_ResetnType Resetn)
 {
 8002708:	b480      	push	{r7}
 800270a:	b087      	sub	sp, #28
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo = 0U;
 8002710:	f04f 0300 	mov.w	r3, #0
 8002714:	617b      	str	r3, [r7, #20]
  RCUControlReg = 0U;
 8002716:	f04f 0300 	mov.w	r3, #0
 800271a:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_1>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 800271c:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8002720:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8002724:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
  * Shift the MSB to LSB position and store it in a local variable Temp  */  
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK ) >> 
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	ea4f 7313 	mov.w	r3, r3, lsr #28
 800272c:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	f103 0310 	add.w	r3, r3, #16
 8002734:	4619      	mov	r1, r3
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 8002736:	697a      	ldr	r2, [r7, #20]
 8002738:	4613      	mov	r3, r2
 800273a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800273e:	189b      	adds	r3, r3, r2
 8002740:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 8002744:	18cb      	adds	r3, r1, r3
 8002746:	613b      	str	r3, [r7, #16]
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRSET register with the reset value after ignoring the Most 
   * Significant Nibble.    */  
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK );
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 800274e:	693b      	ldr	r3, [r7, #16]
 8002750:	601a      	str	r2, [r3, #0]
}
 8002752:	f107 071c 	add.w	r7, r7, #28
 8002756:	46bd      	mov	sp, r7
 8002758:	bc80      	pop	{r7}
 800275a:	4770      	bx	lr

0800275c <RESET001_DeassertReset>:
**                                                                            **
** Description     : This function is to Deassert the reset of peripheral     **
**                    by software                                             **
*******************************************************************************/
void RESET001_DeassertReset(RESET001_ResetnType Resetn)
{
 800275c:	b480      	push	{r7}
 800275e:	b087      	sub	sp, #28
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo   = 0U;
 8002764:	f04f 0300 	mov.w	r3, #0
 8002768:	617b      	str	r3, [r7, #20]
  RCUControlReg    = 0U;
 800276a:	f04f 0300 	mov.w	r3, #0
 800276e:	613b      	str	r3, [r7, #16]

  /* <<<DD_RESET001_API_2>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;  
 8002770:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8002774:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8002778:	60fb      	str	r3, [r7, #12]
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp   */    
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	ea4f 7313 	mov.w	r3, r3, lsr #28
 8002780:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	f103 0314 	add.w	r3, r3, #20
 8002788:	4619      	mov	r1, r3
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 800278a:	697a      	ldr	r2, [r7, #20]
 800278c:	4613      	mov	r3, r2
 800278e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002792:	189b      	adds	r3, r3, r2
 8002794:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 8002798:	18cb      	adds	r3, r1, r3
 800279a:	613b      	str	r3, [r7, #16]
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRCLR register with the reset value after ignoring the Most 
   * Significant Nibble.    */   
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK) ;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 80027a2:	693b      	ldr	r3, [r7, #16]
 80027a4:	601a      	str	r2, [r3, #0]
}
 80027a6:	f107 071c 	add.w	r7, r7, #28
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bc80      	pop	{r7}
 80027ae:	4770      	bx	lr

080027b0 <RESET001_GetResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to get the  reason of last reset             **
*******************************************************************************/	
RESET001_InfoType RESET001_GetResetInfo(void)
{
 80027b0:	b480      	push	{r7}
 80027b2:	b083      	sub	sp, #12
 80027b4:	af00      	add	r7, sp, #0
  SCU_RESET_TypeDef* RCUCtrlReg;  
  RESET001_InfoType ResetInfo;
  
  RCUCtrlReg = SCU_RESET;
 80027b6:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 80027ba:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80027be:	607b      	str	r3, [r7, #4]
  ResetInfo  = (RESET001_InfoType)0x00000000;
 80027c0:	f04f 0300 	mov.w	r3, #0
 80027c4:	70fb      	strb	r3, [r7, #3]
  /* <<<DD_RESET001_API_4>>> */
  
  /* Read the Last reset status info from RSTSTAT register*/  
  ResetInfo = (RESET001_InfoType)(RCUCtrlReg->RSTSTAT & 
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	70fb      	strb	r3, [r7, #3]
		                                      SCU_RESET_RSTSTAT_RSTSTAT_Msk);
          
  return ResetInfo;
 80027cc:	78fb      	ldrb	r3, [r7, #3]
}
 80027ce:	4618      	mov	r0, r3
 80027d0:	f107 070c 	add.w	r7, r7, #12
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bc80      	pop	{r7}
 80027d8:	4770      	bx	lr
 80027da:	bf00      	nop

080027dc <RESET001_GetStatus>:
**                                                                            **
** Description     : This API is to get the reset status of the peripheral    **
*******************************************************************************/		
	
status_t RESET001_GetStatus(RESET001_ResetnType Resetn)
{
 80027dc:	b480      	push	{r7}
 80027de:	b089      	sub	sp, #36	; 0x24
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  uint32_t  status ;
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  uint32_t  Getstatus;
  
  status        = RESET001_RCU_INVALID_INPUT;
 80027e4:	f04f 030f 	mov.w	r3, #15
 80027e8:	61fb      	str	r3, [r7, #28]
  PeripheralInfo= 0U;
 80027ea:	f04f 0300 	mov.w	r3, #0
 80027ee:	61bb      	str	r3, [r7, #24]
  RCUControlReg = 0U;  
 80027f0:	f04f 0300 	mov.w	r3, #0
 80027f4:	617b      	str	r3, [r7, #20]
  Getstatus     = 0U;
 80027f6:	f04f 0300 	mov.w	r3, #0
 80027fa:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_3>>> */
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 80027fc:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8002800:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8002804:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp */     
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	ea4f 7313 	mov.w	r3, r3, lsr #28
 800280c:	61bb      	str	r3, [r7, #24]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	f103 030c 	add.w	r3, r3, #12
 8002814:	4619      	mov	r1, r3
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 8002816:	69ba      	ldr	r2, [r7, #24]
 8002818:	4613      	mov	r3, r2
 800281a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800281e:	189b      	adds	r3, r3, r2
 8002820:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 8002824:	18cb      	adds	r3, r1, r3
 8002826:	617b      	str	r3, [r7, #20]
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Read the PRCLR register with the masked reset value after ignoring the Most 
   * Significant Nibble.    */   
  Getstatus	 = (uint32_t)((*RCUControlReg) & 
 8002828:	697b      	ldr	r3, [r7, #20]
 800282a:	681a      	ldr	r2, [r3, #0]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	4013      	ands	r3, r2
 8002830:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8002834:	613b      	str	r3, [r7, #16]
		                               (uint32_t)Resetn & RESET001_BITMASK);
  
  /* If the register return value is set then return SET else return RESET 
   * status   */   
  if(0U != Getstatus)
 8002836:	693b      	ldr	r3, [r7, #16]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d003      	beq.n	8002844 <RESET001_GetStatus+0x68>
  {
	  status = RESET001_RCU_SET;
 800283c:	f04f 0301 	mov.w	r3, #1
 8002840:	61fb      	str	r3, [r7, #28]
 8002842:	e002      	b.n	800284a <RESET001_GetStatus+0x6e>
  }
  else
  {
	  status = RESET001_RCU_RESET;
 8002844:	f04f 0300 	mov.w	r3, #0
 8002848:	61fb      	str	r3, [r7, #28]
  }
  return status;
 800284a:	69fb      	ldr	r3, [r7, #28]
}
 800284c:	4618      	mov	r0, r3
 800284e:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8002852:	46bd      	mov	sp, r7
 8002854:	bc80      	pop	{r7}
 8002856:	4770      	bx	lr

08002858 <RESET001_ClearResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to clear the  reset info status              **
*******************************************************************************/
void RESET001_ClearResetInfo(void)
{
 8002858:	b480      	push	{r7}
 800285a:	b083      	sub	sp, #12
 800285c:	af00      	add	r7, sp, #0
   SCU_RESET_TypeDef* RCUCtrlReg;

   RCUCtrlReg = SCU_RESET;
 800285e:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8002862:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8002866:	607b      	str	r3, [r7, #4]
   /* <<<DD_RESET001_API_5>>> */

   /* Clear the last reset status info by setting RSCLR bit in RSTCLR register*/
   RCUCtrlReg->RSTCLR |=  (uint32_t)(SCU_RESET_RSTCLR_RSCLR_Msk);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	689b      	ldr	r3, [r3, #8]
 800286c:	f043 0201 	orr.w	r2, r3, #1
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	609a      	str	r2, [r3, #8]

}
 8002874:	f107 070c 	add.w	r7, r7, #12
 8002878:	46bd      	mov	sp, r7
 800287a:	bc80      	pop	{r7}
 800287c:	4770      	bx	lr
 800287e:	bf00      	nop

08002880 <NVIC_GetPriorityGrouping>:
  The function reads the priority grouping field from the NVIC Interrupt Controller.

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8002880:	b480      	push	{r7}
 8002882:	af00      	add	r7, sp, #0
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 8002884:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8002888:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800288c:	68db      	ldr	r3, [r3, #12]
 800288e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002892:	ea4f 2313 	mov.w	r3, r3, lsr #8
}
 8002896:	4618      	mov	r0, r3
 8002898:	46bd      	mov	sp, r7
 800289a:	bc80      	pop	{r7}
 800289c:	4770      	bx	lr
 800289e:	bf00      	nop

080028a0 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b083      	sub	sp, #12
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	4603      	mov	r3, r0
 80028a8:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 80028aa:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 80028ae:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80028b2:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80028b6:	ea4f 1252 	mov.w	r2, r2, lsr #5
 80028ba:	79f9      	ldrb	r1, [r7, #7]
 80028bc:	f001 011f 	and.w	r1, r1, #31
 80028c0:	f04f 0001 	mov.w	r0, #1
 80028c4:	fa00 f101 	lsl.w	r1, r0, r1
 80028c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80028cc:	f107 070c 	add.w	r7, r7, #12
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bc80      	pop	{r7}
 80028d4:	4770      	bx	lr
 80028d6:	bf00      	nop

080028d8 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028d8:	b480      	push	{r7}
 80028da:	b083      	sub	sp, #12
 80028dc:	af00      	add	r7, sp, #0
 80028de:	4603      	mov	r3, r0
 80028e0:	6039      	str	r1, [r7, #0]
 80028e2:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 80028e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	da10      	bge.n	800290e <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 80028ec:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80028f0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80028f4:	79fa      	ldrb	r2, [r7, #7]
 80028f6:	f002 020f 	and.w	r2, r2, #15
 80028fa:	f1a2 0104 	sub.w	r1, r2, #4
 80028fe:	683a      	ldr	r2, [r7, #0]
 8002900:	b2d2      	uxtb	r2, r2
 8002902:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8002906:	b2d2      	uxtb	r2, r2
 8002908:	185b      	adds	r3, r3, r1
 800290a:	761a      	strb	r2, [r3, #24]
 800290c:	e00d      	b.n	800292a <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 800290e:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8002912:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002916:	f997 1007 	ldrsb.w	r1, [r7, #7]
 800291a:	683a      	ldr	r2, [r7, #0]
 800291c:	b2d2      	uxtb	r2, r2
 800291e:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8002922:	b2d2      	uxtb	r2, r2
 8002924:	185b      	adds	r3, r3, r1
 8002926:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800292a:	f107 070c 	add.w	r7, r7, #12
 800292e:	46bd      	mov	sp, r7
 8002930:	bc80      	pop	{r7}
 8002932:	4770      	bx	lr

08002934 <NVIC_EncodePriority>:
    \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
    \param [in]       SubPriority  Subpriority value (starting from 0).
    \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002934:	b480      	push	{r7}
 8002936:	b089      	sub	sp, #36	; 0x24
 8002938:	af00      	add	r7, sp, #0
 800293a:	60f8      	str	r0, [r7, #12]
 800293c:	60b9      	str	r1, [r7, #8]
 800293e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	f003 0307 	and.w	r3, r3, #7
 8002946:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 8002948:	69fb      	ldr	r3, [r7, #28]
 800294a:	f1c3 0307 	rsb	r3, r3, #7
 800294e:	2b06      	cmp	r3, #6
 8002950:	bf28      	it	cs
 8002952:	2306      	movcs	r3, #6
 8002954:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 8002956:	69fb      	ldr	r3, [r7, #28]
 8002958:	f103 0306 	add.w	r3, r3, #6
 800295c:	2b06      	cmp	r3, #6
 800295e:	d903      	bls.n	8002968 <NVIC_EncodePriority+0x34>
 8002960:	69fb      	ldr	r3, [r7, #28]
 8002962:	f103 33ff 	add.w	r3, r3, #4294967295
 8002966:	e001      	b.n	800296c <NVIC_EncodePriority+0x38>
 8002968:	f04f 0300 	mov.w	r3, #0
 800296c:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 800296e:	69bb      	ldr	r3, [r7, #24]
 8002970:	f04f 0201 	mov.w	r2, #1
 8002974:	fa02 f303 	lsl.w	r3, r2, r3
 8002978:	f103 33ff 	add.w	r3, r3, #4294967295
 800297c:	461a      	mov	r2, r3
 800297e:	68bb      	ldr	r3, [r7, #8]
 8002980:	401a      	ands	r2, r3
 8002982:	697b      	ldr	r3, [r7, #20]
 8002984:	fa02 f203 	lsl.w	r2, r2, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 8002988:	697b      	ldr	r3, [r7, #20]
 800298a:	f04f 0101 	mov.w	r1, #1
 800298e:	fa01 f303 	lsl.w	r3, r1, r3
 8002992:	f103 33ff 	add.w	r3, r3, #4294967295
 8002996:	4619      	mov	r1, r3
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
 800299c:	4313      	orrs	r3, r2
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
         );
}
 800299e:	4618      	mov	r0, r3
 80029a0:	f107 0724 	add.w	r7, r7, #36	; 0x24
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bc80      	pop	{r7}
 80029a8:	4770      	bx	lr
 80029aa:	bf00      	nop

080029ac <NVIC002_EnableIRQ>:
 *    NVIC002_EnableIRQ(&NVIC002_Handle0);
 *    return 0;
 *  }
 * @endcode<BR> </p>
 */
__STATIC_INLINE void NVIC002_EnableIRQ (const NVIC002_HandleType *const Handle) {
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b082      	sub	sp, #8
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
    NVIC_EnableIRQ((IRQn_Type)(Handle->NodeID));
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	781b      	ldrb	r3, [r3, #0]
 80029b8:	b2db      	uxtb	r3, r3
 80029ba:	b25b      	sxtb	r3, r3
 80029bc:	4618      	mov	r0, r3
 80029be:	f7ff ff6f 	bl	80028a0 <NVIC_EnableIRQ>
}
 80029c2:	f107 0708 	add.w	r7, r7, #8
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}
 80029ca:	bf00      	nop

080029cc <NVIC002_Init>:

/**  Function to initialize the NVIC node parameters based on 
 *  UI configuration.
 */
void NVIC002_Init(void)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b082      	sub	sp, #8
 80029d0:	af00      	add	r7, sp, #0
  uint32_t Count;
  for (Count = 0U; Count<(uint32_t)NVIC002_NUM_INSTANCES; Count++)
 80029d2:	f04f 0300 	mov.w	r3, #0
 80029d6:	607b      	str	r3, [r7, #4]
 80029d8:	e00d      	b.n	80029f6 <NVIC002_Init+0x2a>
  {
	  NVIC002_lInit(NVIC002_HandleArray[Count]);
 80029da:	f240 030c 	movw	r3, #12
 80029de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80029e2:	687a      	ldr	r2, [r7, #4]
 80029e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029e8:	4618      	mov	r0, r3
 80029ea:	f000 f80b 	bl	8002a04 <NVIC002_lInit>
 *  UI configuration.
 */
void NVIC002_Init(void)
{
  uint32_t Count;
  for (Count = 0U; Count<(uint32_t)NVIC002_NUM_INSTANCES; Count++)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	f103 0301 	add.w	r3, r3, #1
 80029f4:	607b      	str	r3, [r7, #4]
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d0ee      	beq.n	80029da <NVIC002_Init+0xe>
  {
	  NVIC002_lInit(NVIC002_HandleArray[Count]);
  }
}
 80029fc:	f107 0708 	add.w	r7, r7, #8
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd80      	pop	{r7, pc}

08002a04 <NVIC002_lInit>:

static void NVIC002_lInit(const NVIC002_HandleType * Handle)
{
 8002a04:	b590      	push	{r4, r7, lr}
 8002a06:	b083      	sub	sp, #12
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
      Node App Instance <%=appInst%>  */
	#if (UC_FAMILY == XMC1) 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
			             Handle->Priority);
	#else 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	781b      	ldrb	r3, [r3, #0]
 8002a10:	b2dc      	uxtb	r4, r3
 8002a12:	f7ff ff35 	bl	8002880 <NVIC_GetPriorityGrouping>
 8002a16:	4601      	mov	r1, r0
			   	   	     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
			   	   	     Handle->Priority,
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	785b      	ldrb	r3, [r3, #1]
      Node App Instance <%=appInst%>  */
	#if (UC_FAMILY == XMC1) 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
			             Handle->Priority);
	#else 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
 8002a1c:	461a      	mov	r2, r3
			   	   	     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
			   	   	     Handle->Priority,
			   	   	     Handle->SubPriority));
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	789b      	ldrb	r3, [r3, #2]
      Node App Instance <%=appInst%>  */
	#if (UC_FAMILY == XMC1) 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
			             Handle->Priority);
	#else 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
 8002a22:	4608      	mov	r0, r1
 8002a24:	4611      	mov	r1, r2
 8002a26:	461a      	mov	r2, r3
 8002a28:	f7ff ff84 	bl	8002934 <NVIC_EncodePriority>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	b262      	sxtb	r2, r4
 8002a30:	4610      	mov	r0, r2
 8002a32:	4619      	mov	r1, r3
 8002a34:	f7ff ff50 	bl	80028d8 <NVIC_SetPriority>
			   	   	     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
			   	   	     Handle->Priority,
			   	   	     Handle->SubPriority));
	#endif
	if(Handle->InterruptEnable == 1)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	78db      	ldrb	r3, [r3, #3]
 8002a3c:	2b01      	cmp	r3, #1
 8002a3e:	d102      	bne.n	8002a46 <NVIC002_lInit+0x42>
	{
	   /* Enable Interrupt */
		NVIC002_EnableIRQ(Handle);
 8002a40:	6878      	ldr	r0, [r7, #4]
 8002a42:	f7ff ffb3 	bl	80029ac <NVIC002_EnableIRQ>
	}
   
}
 8002a46:	f107 070c 	add.w	r7, r7, #12
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd90      	pop	{r4, r7, pc}
 8002a4e:	bf00      	nop

08002a50 <IO004_Init>:
/** @ingroup IO004_Func
 * @{
 */

void IO004_Init(void)
{
 8002a50:	b480      	push	{r7}
 8002a52:	af00      	add	r7, sp, #0
   /* <<<DD_IO004_API_1>>> */

	   

  /* Configuration of 2 Port 8 based on User configuration */
  IO004_Handle1.PortRegs->OMR = 0U<< 8;
 8002a54:	f246 23a8 	movw	r3, #25256	; 0x62a8
 8002a58:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	f04f 0200 	mov.w	r2, #0
 8002a62:	605a      	str	r2, [r3, #4]
  
  IO004_Handle1.PortRegs->PDR1  &= (uint32_t)(~(PORT2_PDR1_PD8_Msk));
 8002a64:	f246 23a8 	movw	r3, #25256	; 0x62a8
 8002a68:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002a6c:	685a      	ldr	r2, [r3, #4]
 8002a6e:	f246 23a8 	movw	r3, #25256	; 0x62a8
 8002a72:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a7a:	f023 0307 	bic.w	r3, r3, #7
 8002a7e:	6453      	str	r3, [r2, #68]	; 0x44
  IO004_Handle1.PortRegs->PDR1  |= (uint32_t)((4UL << PORT2_PDR1_PD8_Pos) & \
 8002a80:	f246 23a8 	movw	r3, #25256	; 0x62a8
 8002a84:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002a88:	685a      	ldr	r2, [r3, #4]
 8002a8a:	f246 23a8 	movw	r3, #25256	; 0x62a8
 8002a8e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a96:	f043 0304 	orr.w	r3, r3, #4
 8002a9a:	6453      	str	r3, [r2, #68]	; 0x44
                                     PORT2_PDR1_PD8_Msk);
  IO004_Handle1.PortRegs->IOCR8 |= (0U << 3);   
 8002a9c:	f246 23a8 	movw	r3, #25256	; 0x62a8
 8002aa0:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002aa4:	685a      	ldr	r2, [r3, #4]
 8002aa6:	f246 23a8 	movw	r3, #25256	; 0x62a8
 8002aaa:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	699b      	ldr	r3, [r3, #24]
 8002ab2:	6193      	str	r3, [r2, #24]

  /* Configuration of 0 Port 0 based on User configuration */
  IO004_Handle10.PortRegs->OMR = 0U<< 0;
 8002ab4:	f246 23b0 	movw	r3, #25264	; 0x62b0
 8002ab8:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	f04f 0200 	mov.w	r2, #0
 8002ac2:	605a      	str	r2, [r3, #4]
  
  IO004_Handle10.PortRegs->PDR0   &= (uint32_t)(~(PORT0_PDR0_PD0_Msk));
 8002ac4:	f246 23b0 	movw	r3, #25264	; 0x62b0
 8002ac8:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002acc:	685a      	ldr	r2, [r3, #4]
 8002ace:	f246 23b0 	movw	r3, #25264	; 0x62b0
 8002ad2:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ada:	f023 0307 	bic.w	r3, r3, #7
 8002ade:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle10.PortRegs->PDR0   |= (uint32_t)((4UL << PORT0_PDR0_PD0_Pos) & \
 8002ae0:	f246 23b0 	movw	r3, #25264	; 0x62b0
 8002ae4:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002ae8:	685a      	ldr	r2, [r3, #4]
 8002aea:	f246 23b0 	movw	r3, #25264	; 0x62b0
 8002aee:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af6:	f043 0304 	orr.w	r3, r3, #4
 8002afa:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT0_PDR0_PD0_Msk);
  IO004_Handle10.PortRegs->IOCR0 |= (0U << 3);   
 8002afc:	f246 23b0 	movw	r3, #25264	; 0x62b0
 8002b00:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002b04:	685a      	ldr	r2, [r3, #4]
 8002b06:	f246 23b0 	movw	r3, #25264	; 0x62b0
 8002b0a:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	691b      	ldr	r3, [r3, #16]
 8002b12:	6113      	str	r3, [r2, #16]

  /* Configuration of 3 Port 0 based on User configuration */
  IO004_Handle11.PortRegs->OMR = 0U<< 0;
 8002b14:	f246 23b8 	movw	r3, #25272	; 0x62b8
 8002b18:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	f04f 0200 	mov.w	r2, #0
 8002b22:	605a      	str	r2, [r3, #4]
  
  IO004_Handle11.PortRegs->PDR0   &= (uint32_t)(~(PORT3_PDR0_PD0_Msk));
 8002b24:	f246 23b8 	movw	r3, #25272	; 0x62b8
 8002b28:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002b2c:	685a      	ldr	r2, [r3, #4]
 8002b2e:	f246 23b8 	movw	r3, #25272	; 0x62b8
 8002b32:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b3a:	f023 0307 	bic.w	r3, r3, #7
 8002b3e:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle11.PortRegs->PDR0   |= (uint32_t)((4UL << PORT3_PDR0_PD0_Pos) & \
 8002b40:	f246 23b8 	movw	r3, #25272	; 0x62b8
 8002b44:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002b48:	685a      	ldr	r2, [r3, #4]
 8002b4a:	f246 23b8 	movw	r3, #25272	; 0x62b8
 8002b4e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b56:	f043 0304 	orr.w	r3, r3, #4
 8002b5a:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT3_PDR0_PD0_Msk);
  IO004_Handle11.PortRegs->IOCR0 |= (0U << 3);   
 8002b5c:	f246 23b8 	movw	r3, #25272	; 0x62b8
 8002b60:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002b64:	685a      	ldr	r2, [r3, #4]
 8002b66:	f246 23b8 	movw	r3, #25272	; 0x62b8
 8002b6a:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	691b      	ldr	r3, [r3, #16]
 8002b72:	6113      	str	r3, [r2, #16]

  /* Configuration of 0 Port 1 based on User configuration */
  IO004_Handle12.PortRegs->OMR = 0U<< 1;
 8002b74:	f246 23c0 	movw	r3, #25280	; 0x62c0
 8002b78:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	f04f 0200 	mov.w	r2, #0
 8002b82:	605a      	str	r2, [r3, #4]
  
  IO004_Handle12.PortRegs->PDR0   &= (uint32_t)(~(PORT0_PDR0_PD1_Msk));
 8002b84:	f246 23c0 	movw	r3, #25280	; 0x62c0
 8002b88:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002b8c:	685a      	ldr	r2, [r3, #4]
 8002b8e:	f246 23c0 	movw	r3, #25280	; 0x62c0
 8002b92:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b9e:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle12.PortRegs->PDR0   |= (uint32_t)((4UL << PORT0_PDR0_PD1_Pos) & \
 8002ba0:	f246 23c0 	movw	r3, #25280	; 0x62c0
 8002ba4:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002ba8:	685a      	ldr	r2, [r3, #4]
 8002baa:	f246 23c0 	movw	r3, #25280	; 0x62c0
 8002bae:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002bba:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT0_PDR0_PD1_Msk);
  IO004_Handle12.PortRegs->IOCR0 |= (0U << 11);   
 8002bbc:	f246 23c0 	movw	r3, #25280	; 0x62c0
 8002bc0:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002bc4:	685a      	ldr	r2, [r3, #4]
 8002bc6:	f246 23c0 	movw	r3, #25280	; 0x62c0
 8002bca:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	691b      	ldr	r3, [r3, #16]
 8002bd2:	6113      	str	r3, [r2, #16]

  /* Configuration of 2 Port 5 based on User configuration */
  IO004_Handle2.PortRegs->OMR = 0U<< 5;
 8002bd4:	f246 23c8 	movw	r3, #25288	; 0x62c8
 8002bd8:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	f04f 0200 	mov.w	r2, #0
 8002be2:	605a      	str	r2, [r3, #4]
  
  IO004_Handle2.PortRegs->PDR0   &= (uint32_t)(~(PORT2_PDR0_PD5_Msk));
 8002be4:	f246 23c8 	movw	r3, #25288	; 0x62c8
 8002be8:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002bec:	685a      	ldr	r2, [r3, #4]
 8002bee:	f246 23c8 	movw	r3, #25288	; 0x62c8
 8002bf2:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bfa:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8002bfe:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle2.PortRegs->PDR0   |= (uint32_t)((4UL << PORT2_PDR0_PD5_Pos) & \
 8002c00:	f246 23c8 	movw	r3, #25288	; 0x62c8
 8002c04:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002c08:	685a      	ldr	r2, [r3, #4]
 8002c0a:	f246 23c8 	movw	r3, #25288	; 0x62c8
 8002c0e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c16:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002c1a:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT2_PDR0_PD5_Msk);
  IO004_Handle2.PortRegs->IOCR4 |= (0U << 11);   
 8002c1c:	f246 23c8 	movw	r3, #25288	; 0x62c8
 8002c20:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002c24:	685a      	ldr	r2, [r3, #4]
 8002c26:	f246 23c8 	movw	r3, #25288	; 0x62c8
 8002c2a:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002c2e:	685b      	ldr	r3, [r3, #4]
 8002c30:	695b      	ldr	r3, [r3, #20]
 8002c32:	6153      	str	r3, [r2, #20]

  /* Configuration of 2 Port 4 based on User configuration */
  IO004_Handle4.PortRegs->OMR = 0U<< 4;
 8002c34:	f246 23d0 	movw	r3, #25296	; 0x62d0
 8002c38:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	f04f 0200 	mov.w	r2, #0
 8002c42:	605a      	str	r2, [r3, #4]
  
  IO004_Handle4.PortRegs->PDR0   &= (uint32_t)(~(PORT2_PDR0_PD4_Msk));
 8002c44:	f246 23d0 	movw	r3, #25296	; 0x62d0
 8002c48:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002c4c:	685a      	ldr	r2, [r3, #4]
 8002c4e:	f246 23d0 	movw	r3, #25296	; 0x62d0
 8002c52:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c5a:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 8002c5e:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle4.PortRegs->PDR0   |= (uint32_t)((4UL << PORT2_PDR0_PD4_Pos) & \
 8002c60:	f246 23d0 	movw	r3, #25296	; 0x62d0
 8002c64:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002c68:	685a      	ldr	r2, [r3, #4]
 8002c6a:	f246 23d0 	movw	r3, #25296	; 0x62d0
 8002c6e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c76:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002c7a:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT2_PDR0_PD4_Msk);
  IO004_Handle4.PortRegs->IOCR4 |= (0U << 3);   
 8002c7c:	f246 23d0 	movw	r3, #25296	; 0x62d0
 8002c80:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002c84:	685a      	ldr	r2, [r3, #4]
 8002c86:	f246 23d0 	movw	r3, #25296	; 0x62d0
 8002c8a:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	695b      	ldr	r3, [r3, #20]
 8002c92:	6153      	str	r3, [r2, #20]

  /* Configuration of 2 Port 3 based on User configuration */
  IO004_Handle5.PortRegs->OMR = 0U<< 3;
 8002c94:	f246 23d8 	movw	r3, #25304	; 0x62d8
 8002c98:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002c9c:	685b      	ldr	r3, [r3, #4]
 8002c9e:	f04f 0200 	mov.w	r2, #0
 8002ca2:	605a      	str	r2, [r3, #4]
  
  IO004_Handle5.PortRegs->PDR0   &= (uint32_t)(~(PORT2_PDR0_PD3_Msk));
 8002ca4:	f246 23d8 	movw	r3, #25304	; 0x62d8
 8002ca8:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002cac:	685a      	ldr	r2, [r3, #4]
 8002cae:	f246 23d8 	movw	r3, #25304	; 0x62d8
 8002cb2:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002cbe:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle5.PortRegs->PDR0   |= (uint32_t)((4UL << PORT2_PDR0_PD3_Pos) & \
 8002cc0:	f246 23d8 	movw	r3, #25304	; 0x62d8
 8002cc4:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002cc8:	685a      	ldr	r2, [r3, #4]
 8002cca:	f246 23d8 	movw	r3, #25304	; 0x62d8
 8002cce:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002cda:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT2_PDR0_PD3_Msk);
  IO004_Handle5.PortRegs->IOCR0 |= (3U << 27);   
 8002cdc:	f246 23d8 	movw	r3, #25304	; 0x62d8
 8002ce0:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002ce4:	685a      	ldr	r2, [r3, #4]
 8002ce6:	f246 23d8 	movw	r3, #25304	; 0x62d8
 8002cea:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	691b      	ldr	r3, [r3, #16]
 8002cf2:	f043 53c0 	orr.w	r3, r3, #402653184	; 0x18000000
 8002cf6:	6113      	str	r3, [r2, #16]

  /* Configuration of 2 Port 2 based on User configuration */
  IO004_Handle6.PortRegs->OMR = 0U<< 2;
 8002cf8:	f246 23e0 	movw	r3, #25312	; 0x62e0
 8002cfc:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	f04f 0200 	mov.w	r2, #0
 8002d06:	605a      	str	r2, [r3, #4]
  
  IO004_Handle6.PortRegs->PDR0   &= (uint32_t)(~(PORT2_PDR0_PD2_Msk));
 8002d08:	f246 23e0 	movw	r3, #25312	; 0x62e0
 8002d0c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002d10:	685a      	ldr	r2, [r3, #4]
 8002d12:	f246 23e0 	movw	r3, #25312	; 0x62e0
 8002d16:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d1e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002d22:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle6.PortRegs->PDR0   |= (uint32_t)((4UL << PORT2_PDR0_PD2_Pos) & \
 8002d24:	f246 23e0 	movw	r3, #25312	; 0x62e0
 8002d28:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002d2c:	685a      	ldr	r2, [r3, #4]
 8002d2e:	f246 23e0 	movw	r3, #25312	; 0x62e0
 8002d32:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d3a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002d3e:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT2_PDR0_PD2_Msk);
  IO004_Handle6.PortRegs->IOCR0 |= (0U << 19);   
 8002d40:	f246 23e0 	movw	r3, #25312	; 0x62e0
 8002d44:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002d48:	685a      	ldr	r2, [r3, #4]
 8002d4a:	f246 23e0 	movw	r3, #25312	; 0x62e0
 8002d4e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	691b      	ldr	r3, [r3, #16]
 8002d56:	6113      	str	r3, [r2, #16]

  /* Configuration of 1 Port 0 based on User configuration */
  IO004_Handle7.PortRegs->OMR = 0U<< 0;
 8002d58:	f246 23e8 	movw	r3, #25320	; 0x62e8
 8002d5c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	f04f 0200 	mov.w	r2, #0
 8002d66:	605a      	str	r2, [r3, #4]
  
  IO004_Handle7.PortRegs->PDR0   &= (uint32_t)(~(PORT1_PDR0_PD0_Msk));
 8002d68:	f246 23e8 	movw	r3, #25320	; 0x62e8
 8002d6c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002d70:	685a      	ldr	r2, [r3, #4]
 8002d72:	f246 23e8 	movw	r3, #25320	; 0x62e8
 8002d76:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d7e:	f023 0307 	bic.w	r3, r3, #7
 8002d82:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle7.PortRegs->PDR0   |= (uint32_t)((4UL << PORT1_PDR0_PD0_Pos) & \
 8002d84:	f246 23e8 	movw	r3, #25320	; 0x62e8
 8002d88:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002d8c:	685a      	ldr	r2, [r3, #4]
 8002d8e:	f246 23e8 	movw	r3, #25320	; 0x62e8
 8002d92:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d9a:	f043 0304 	orr.w	r3, r3, #4
 8002d9e:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT1_PDR0_PD0_Msk);
  IO004_Handle7.PortRegs->IOCR0 |= (0U << 3);   
 8002da0:	f246 23e8 	movw	r3, #25320	; 0x62e8
 8002da4:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002da8:	685a      	ldr	r2, [r3, #4]
 8002daa:	f246 23e8 	movw	r3, #25320	; 0x62e8
 8002dae:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002db2:	685b      	ldr	r3, [r3, #4]
 8002db4:	691b      	ldr	r3, [r3, #16]
 8002db6:	6113      	str	r3, [r2, #16]

  /* Configuration of 1 Port 1 based on User configuration */
  IO004_Handle8.PortRegs->OMR = 0U<< 1;
 8002db8:	f246 23f0 	movw	r3, #25328	; 0x62f0
 8002dbc:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	f04f 0200 	mov.w	r2, #0
 8002dc6:	605a      	str	r2, [r3, #4]
  
  IO004_Handle8.PortRegs->PDR0   &= (uint32_t)(~(PORT1_PDR0_PD1_Msk));
 8002dc8:	f246 23f0 	movw	r3, #25328	; 0x62f0
 8002dcc:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002dd0:	685a      	ldr	r2, [r3, #4]
 8002dd2:	f246 23f0 	movw	r3, #25328	; 0x62f0
 8002dd6:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002de2:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle8.PortRegs->PDR0   |= (uint32_t)((4UL << PORT1_PDR0_PD1_Pos) & \
 8002de4:	f246 23f0 	movw	r3, #25328	; 0x62f0
 8002de8:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002dec:	685a      	ldr	r2, [r3, #4]
 8002dee:	f246 23f0 	movw	r3, #25328	; 0x62f0
 8002df2:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dfa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002dfe:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT1_PDR0_PD1_Msk);
  IO004_Handle8.PortRegs->IOCR0 |= (0U << 11);   
 8002e00:	f246 23f0 	movw	r3, #25328	; 0x62f0
 8002e04:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002e08:	685a      	ldr	r2, [r3, #4]
 8002e0a:	f246 23f0 	movw	r3, #25328	; 0x62f0
 8002e0e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002e12:	685b      	ldr	r3, [r3, #4]
 8002e14:	691b      	ldr	r3, [r3, #16]
 8002e16:	6113      	str	r3, [r2, #16]

  /* Configuration of 3 Port 2 based on User configuration */
  IO004_Handle9.PortRegs->OMR = 0U<< 2;
 8002e18:	f246 23f8 	movw	r3, #25336	; 0x62f8
 8002e1c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	f04f 0200 	mov.w	r2, #0
 8002e26:	605a      	str	r2, [r3, #4]
  
  IO004_Handle9.PortRegs->PDR0   &= (uint32_t)(~(PORT3_PDR0_PD2_Msk));
 8002e28:	f246 23f8 	movw	r3, #25336	; 0x62f8
 8002e2c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002e30:	685a      	ldr	r2, [r3, #4]
 8002e32:	f246 23f8 	movw	r3, #25336	; 0x62f8
 8002e36:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e3e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002e42:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle9.PortRegs->PDR0   |= (uint32_t)((4UL << PORT3_PDR0_PD2_Pos) & \
 8002e44:	f246 23f8 	movw	r3, #25336	; 0x62f8
 8002e48:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002e4c:	685a      	ldr	r2, [r3, #4]
 8002e4e:	f246 23f8 	movw	r3, #25336	; 0x62f8
 8002e52:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e5a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002e5e:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT3_PDR0_PD2_Msk);
  IO004_Handle9.PortRegs->IOCR0 |= (2U << 19);
 8002e60:	f246 23f8 	movw	r3, #25336	; 0x62f8
 8002e64:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002e68:	685a      	ldr	r2, [r3, #4]
 8002e6a:	f246 23f8 	movw	r3, #25336	; 0x62f8
 8002e6e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	691b      	ldr	r3, [r3, #16]
 8002e76:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002e7a:	6113      	str	r3, [r2, #16]
}
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bc80      	pop	{r7}
 8002e80:	4770      	bx	lr
 8002e82:	bf00      	nop

08002e84 <IO004_DisableOutputDriver>:

void IO004_DisableOutputDriver(const IO004_HandleType* Handle,IO004_InputModeType Mode)
{
 8002e84:	b480      	push	{r7}
 8002e86:	b085      	sub	sp, #20
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
 8002e8c:	460b      	mov	r3, r1
 8002e8e:	70fb      	strb	r3, [r7, #3]
  uint8_t Pin = Handle->PortPin;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	785b      	ldrb	r3, [r3, #1]
 8002e94:	73fb      	strb	r3, [r7, #15]
  /* <<<DD_IO004_API_2>>> */
  if(Pin < 4U)
 8002e96:	7bfb      	ldrb	r3, [r7, #15]
 8002e98:	2b03      	cmp	r3, #3
 8002e9a:	d823      	bhi.n	8002ee4 <IO004_DisableOutputDriver+0x60>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	687a      	ldr	r2, [r7, #4]
 8002ea2:	6852      	ldr	r2, [r2, #4]
 8002ea4:	6911      	ldr	r1, [r2, #16]
 8002ea6:	7bfa      	ldrb	r2, [r7, #15]
 8002ea8:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8002eac:	f102 0203 	add.w	r2, r2, #3
 8002eb0:	f04f 001f 	mov.w	r0, #31
 8002eb4:	fa00 f202 	lsl.w	r2, r0, r2
 8002eb8:	ea6f 0202 	mvn.w	r2, r2
 8002ebc:	400a      	ands	r2, r1
 8002ebe:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |= (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	687a      	ldr	r2, [r7, #4]
 8002ec6:	6852      	ldr	r2, [r2, #4]
 8002ec8:	6911      	ldr	r1, [r2, #16]
 8002eca:	78fa      	ldrb	r2, [r7, #3]
 8002ecc:	f002 001f 	and.w	r0, r2, #31
 8002ed0:	7bfa      	ldrb	r2, [r7, #15]
 8002ed2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8002ed6:	f102 0203 	add.w	r2, r2, #3
 8002eda:	fa00 f202 	lsl.w	r2, r0, r2
 8002ede:	430a      	orrs	r2, r1
 8002ee0:	611a      	str	r2, [r3, #16]
 8002ee2:	e088      	b.n	8002ff6 <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 4U) && (Pin <= 7U))
 8002ee4:	7bfb      	ldrb	r3, [r7, #15]
 8002ee6:	2b03      	cmp	r3, #3
 8002ee8:	d92a      	bls.n	8002f40 <IO004_DisableOutputDriver+0xbc>
 8002eea:	7bfb      	ldrb	r3, [r7, #15]
 8002eec:	2b07      	cmp	r3, #7
 8002eee:	d827      	bhi.n	8002f40 <IO004_DisableOutputDriver+0xbc>
  {
    Pin = Pin - 4U;
 8002ef0:	7bfb      	ldrb	r3, [r7, #15]
 8002ef2:	f1a3 0304 	sub.w	r3, r3, #4
 8002ef6:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	687a      	ldr	r2, [r7, #4]
 8002efe:	6852      	ldr	r2, [r2, #4]
 8002f00:	6951      	ldr	r1, [r2, #20]
 8002f02:	7bfa      	ldrb	r2, [r7, #15]
 8002f04:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8002f08:	f102 0203 	add.w	r2, r2, #3
 8002f0c:	f04f 001f 	mov.w	r0, #31
 8002f10:	fa00 f202 	lsl.w	r2, r0, r2
 8002f14:	ea6f 0202 	mvn.w	r2, r2
 8002f18:	400a      	ands	r2, r1
 8002f1a:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	687a      	ldr	r2, [r7, #4]
 8002f22:	6852      	ldr	r2, [r2, #4]
 8002f24:	6951      	ldr	r1, [r2, #20]
 8002f26:	78fa      	ldrb	r2, [r7, #3]
 8002f28:	f002 001f 	and.w	r0, r2, #31
 8002f2c:	7bfa      	ldrb	r2, [r7, #15]
 8002f2e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8002f32:	f102 0203 	add.w	r2, r2, #3
 8002f36:	fa00 f202 	lsl.w	r2, r0, r2
 8002f3a:	430a      	orrs	r2, r1
 8002f3c:	615a      	str	r2, [r3, #20]
 8002f3e:	e05a      	b.n	8002ff6 <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 8U) && (Pin <= 11U))
 8002f40:	7bfb      	ldrb	r3, [r7, #15]
 8002f42:	2b07      	cmp	r3, #7
 8002f44:	d92a      	bls.n	8002f9c <IO004_DisableOutputDriver+0x118>
 8002f46:	7bfb      	ldrb	r3, [r7, #15]
 8002f48:	2b0b      	cmp	r3, #11
 8002f4a:	d827      	bhi.n	8002f9c <IO004_DisableOutputDriver+0x118>
  {
    Pin = Pin - 8U;
 8002f4c:	7bfb      	ldrb	r3, [r7, #15]
 8002f4e:	f1a3 0308 	sub.w	r3, r3, #8
 8002f52:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	687a      	ldr	r2, [r7, #4]
 8002f5a:	6852      	ldr	r2, [r2, #4]
 8002f5c:	6991      	ldr	r1, [r2, #24]
 8002f5e:	7bfa      	ldrb	r2, [r7, #15]
 8002f60:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8002f64:	f102 0203 	add.w	r2, r2, #3
 8002f68:	f04f 001f 	mov.w	r0, #31
 8002f6c:	fa00 f202 	lsl.w	r2, r0, r2
 8002f70:	ea6f 0202 	mvn.w	r2, r2
 8002f74:	400a      	ands	r2, r1
 8002f76:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	687a      	ldr	r2, [r7, #4]
 8002f7e:	6852      	ldr	r2, [r2, #4]
 8002f80:	6991      	ldr	r1, [r2, #24]
 8002f82:	78fa      	ldrb	r2, [r7, #3]
 8002f84:	f002 001f 	and.w	r0, r2, #31
 8002f88:	7bfa      	ldrb	r2, [r7, #15]
 8002f8a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8002f8e:	f102 0203 	add.w	r2, r2, #3
 8002f92:	fa00 f202 	lsl.w	r2, r0, r2
 8002f96:	430a      	orrs	r2, r1
 8002f98:	619a      	str	r2, [r3, #24]
 8002f9a:	e02c      	b.n	8002ff6 <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 12U) && (Pin <= 15U))
 8002f9c:	7bfb      	ldrb	r3, [r7, #15]
 8002f9e:	2b0b      	cmp	r3, #11
 8002fa0:	d929      	bls.n	8002ff6 <IO004_DisableOutputDriver+0x172>
 8002fa2:	7bfb      	ldrb	r3, [r7, #15]
 8002fa4:	2b0f      	cmp	r3, #15
 8002fa6:	d826      	bhi.n	8002ff6 <IO004_DisableOutputDriver+0x172>
  {
    Pin = Pin - 12U;
 8002fa8:	7bfb      	ldrb	r3, [r7, #15]
 8002faa:	f1a3 030c 	sub.w	r3, r3, #12
 8002fae:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	687a      	ldr	r2, [r7, #4]
 8002fb6:	6852      	ldr	r2, [r2, #4]
 8002fb8:	69d1      	ldr	r1, [r2, #28]
 8002fba:	7bfa      	ldrb	r2, [r7, #15]
 8002fbc:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8002fc0:	f102 0203 	add.w	r2, r2, #3
 8002fc4:	f04f 001f 	mov.w	r0, #31
 8002fc8:	fa00 f202 	lsl.w	r2, r0, r2
 8002fcc:	ea6f 0202 	mvn.w	r2, r2
 8002fd0:	400a      	ands	r2, r1
 8002fd2:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	687a      	ldr	r2, [r7, #4]
 8002fda:	6852      	ldr	r2, [r2, #4]
 8002fdc:	69d1      	ldr	r1, [r2, #28]
 8002fde:	78fa      	ldrb	r2, [r7, #3]
 8002fe0:	f002 001f 	and.w	r0, r2, #31
 8002fe4:	7bfa      	ldrb	r2, [r7, #15]
 8002fe6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8002fea:	f102 0203 	add.w	r2, r2, #3
 8002fee:	fa00 f202 	lsl.w	r2, r0, r2
 8002ff2:	430a      	orrs	r2, r1
 8002ff4:	61da      	str	r2, [r3, #28]
  else
  {
	  /*Not supposed to be here */
  }

}
 8002ff6:	f107 0714 	add.w	r7, r7, #20
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bc80      	pop	{r7}
 8002ffe:	4770      	bx	lr

08003000 <IO004_EnableOutputDriver>:

void IO004_EnableOutputDriver(const IO004_HandleType* Handle,IO004_OutputModeType Mode)
{
 8003000:	b480      	push	{r7}
 8003002:	b085      	sub	sp, #20
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
 8003008:	460b      	mov	r3, r1
 800300a:	70fb      	strb	r3, [r7, #3]

  uint8_t Pin = Handle->PortPin;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	785b      	ldrb	r3, [r3, #1]
 8003010:	73fb      	strb	r3, [r7, #15]
  /* <<<DD_IO004_API_2>>> */
  if(Pin < 4U)
 8003012:	7bfb      	ldrb	r3, [r7, #15]
 8003014:	2b03      	cmp	r3, #3
 8003016:	d823      	bhi.n	8003060 <IO004_EnableOutputDriver+0x60>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	687a      	ldr	r2, [r7, #4]
 800301e:	6852      	ldr	r2, [r2, #4]
 8003020:	6911      	ldr	r1, [r2, #16]
 8003022:	7bfa      	ldrb	r2, [r7, #15]
 8003024:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003028:	f102 0203 	add.w	r2, r2, #3
 800302c:	f04f 001f 	mov.w	r0, #31
 8003030:	fa00 f202 	lsl.w	r2, r0, r2
 8003034:	ea6f 0202 	mvn.w	r2, r2
 8003038:	400a      	ands	r2, r1
 800303a:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	687a      	ldr	r2, [r7, #4]
 8003042:	6852      	ldr	r2, [r2, #4]
 8003044:	6911      	ldr	r1, [r2, #16]
 8003046:	78fa      	ldrb	r2, [r7, #3]
 8003048:	f002 001f 	and.w	r0, r2, #31
 800304c:	7bfa      	ldrb	r2, [r7, #15]
 800304e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003052:	f102 0203 	add.w	r2, r2, #3
 8003056:	fa00 f202 	lsl.w	r2, r0, r2
 800305a:	430a      	orrs	r2, r1
 800305c:	611a      	str	r2, [r3, #16]
 800305e:	e088      	b.n	8003172 <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 4U) && (Pin <= 7U))
 8003060:	7bfb      	ldrb	r3, [r7, #15]
 8003062:	2b03      	cmp	r3, #3
 8003064:	d92a      	bls.n	80030bc <IO004_EnableOutputDriver+0xbc>
 8003066:	7bfb      	ldrb	r3, [r7, #15]
 8003068:	2b07      	cmp	r3, #7
 800306a:	d827      	bhi.n	80030bc <IO004_EnableOutputDriver+0xbc>
  {
    Pin = Pin - 4U;
 800306c:	7bfb      	ldrb	r3, [r7, #15]
 800306e:	f1a3 0304 	sub.w	r3, r3, #4
 8003072:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	687a      	ldr	r2, [r7, #4]
 800307a:	6852      	ldr	r2, [r2, #4]
 800307c:	6951      	ldr	r1, [r2, #20]
 800307e:	7bfa      	ldrb	r2, [r7, #15]
 8003080:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003084:	f102 0203 	add.w	r2, r2, #3
 8003088:	f04f 001f 	mov.w	r0, #31
 800308c:	fa00 f202 	lsl.w	r2, r0, r2
 8003090:	ea6f 0202 	mvn.w	r2, r2
 8003094:	400a      	ands	r2, r1
 8003096:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	685b      	ldr	r3, [r3, #4]
 800309c:	687a      	ldr	r2, [r7, #4]
 800309e:	6852      	ldr	r2, [r2, #4]
 80030a0:	6951      	ldr	r1, [r2, #20]
 80030a2:	78fa      	ldrb	r2, [r7, #3]
 80030a4:	f002 001f 	and.w	r0, r2, #31
 80030a8:	7bfa      	ldrb	r2, [r7, #15]
 80030aa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80030ae:	f102 0203 	add.w	r2, r2, #3
 80030b2:	fa00 f202 	lsl.w	r2, r0, r2
 80030b6:	430a      	orrs	r2, r1
 80030b8:	615a      	str	r2, [r3, #20]
 80030ba:	e05a      	b.n	8003172 <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 8U) && (Pin <= 11U))
 80030bc:	7bfb      	ldrb	r3, [r7, #15]
 80030be:	2b07      	cmp	r3, #7
 80030c0:	d92a      	bls.n	8003118 <IO004_EnableOutputDriver+0x118>
 80030c2:	7bfb      	ldrb	r3, [r7, #15]
 80030c4:	2b0b      	cmp	r3, #11
 80030c6:	d827      	bhi.n	8003118 <IO004_EnableOutputDriver+0x118>
  {
    Pin = Pin - 8U;
 80030c8:	7bfb      	ldrb	r3, [r7, #15]
 80030ca:	f1a3 0308 	sub.w	r3, r3, #8
 80030ce:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	687a      	ldr	r2, [r7, #4]
 80030d6:	6852      	ldr	r2, [r2, #4]
 80030d8:	6991      	ldr	r1, [r2, #24]
 80030da:	7bfa      	ldrb	r2, [r7, #15]
 80030dc:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80030e0:	f102 0203 	add.w	r2, r2, #3
 80030e4:	f04f 001f 	mov.w	r0, #31
 80030e8:	fa00 f202 	lsl.w	r2, r0, r2
 80030ec:	ea6f 0202 	mvn.w	r2, r2
 80030f0:	400a      	ands	r2, r1
 80030f2:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	687a      	ldr	r2, [r7, #4]
 80030fa:	6852      	ldr	r2, [r2, #4]
 80030fc:	6991      	ldr	r1, [r2, #24]
 80030fe:	78fa      	ldrb	r2, [r7, #3]
 8003100:	f002 001f 	and.w	r0, r2, #31
 8003104:	7bfa      	ldrb	r2, [r7, #15]
 8003106:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800310a:	f102 0203 	add.w	r2, r2, #3
 800310e:	fa00 f202 	lsl.w	r2, r0, r2
 8003112:	430a      	orrs	r2, r1
 8003114:	619a      	str	r2, [r3, #24]
 8003116:	e02c      	b.n	8003172 <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 12U) && (Pin <= 15U))
 8003118:	7bfb      	ldrb	r3, [r7, #15]
 800311a:	2b0b      	cmp	r3, #11
 800311c:	d929      	bls.n	8003172 <IO004_EnableOutputDriver+0x172>
 800311e:	7bfb      	ldrb	r3, [r7, #15]
 8003120:	2b0f      	cmp	r3, #15
 8003122:	d826      	bhi.n	8003172 <IO004_EnableOutputDriver+0x172>
  {
    Pin = Pin - 12U;
 8003124:	7bfb      	ldrb	r3, [r7, #15]
 8003126:	f1a3 030c 	sub.w	r3, r3, #12
 800312a:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	687a      	ldr	r2, [r7, #4]
 8003132:	6852      	ldr	r2, [r2, #4]
 8003134:	69d1      	ldr	r1, [r2, #28]
 8003136:	7bfa      	ldrb	r2, [r7, #15]
 8003138:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800313c:	f102 0203 	add.w	r2, r2, #3
 8003140:	f04f 001f 	mov.w	r0, #31
 8003144:	fa00 f202 	lsl.w	r2, r0, r2
 8003148:	ea6f 0202 	mvn.w	r2, r2
 800314c:	400a      	ands	r2, r1
 800314e:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	687a      	ldr	r2, [r7, #4]
 8003156:	6852      	ldr	r2, [r2, #4]
 8003158:	69d1      	ldr	r1, [r2, #28]
 800315a:	78fa      	ldrb	r2, [r7, #3]
 800315c:	f002 001f 	and.w	r0, r2, #31
 8003160:	7bfa      	ldrb	r2, [r7, #15]
 8003162:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003166:	f102 0203 	add.w	r2, r2, #3
 800316a:	fa00 f202 	lsl.w	r2, r0, r2
 800316e:	430a      	orrs	r2, r1
 8003170:	61da      	str	r2, [r3, #28]
  }
  else
  {
	  /*Not supposed to be here */
  }
}
 8003172:	f107 0714 	add.w	r7, r7, #20
 8003176:	46bd      	mov	sp, r7
 8003178:	bc80      	pop	{r7}
 800317a:	4770      	bx	lr

0800317c <IO001_Init>:
/** @ingroup IO001_Func
 * @{
 */

void IO001_Init(void)
{
 800317c:	b480      	push	{r7}
 800317e:	af00      	add	r7, sp, #0
   /* <<<DD_IO001_API_1>>> */

  /* Configuration of Port 14 Pin 0 based on User configuration */
  /* Enable Digital Pad Input*/
  IO001_Handle0.PortRegs->PDISC  &= (~((uint32_t)0x1U << 0));
 8003180:	f246 3300 	movw	r3, #25344	; 0x6300
 8003184:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003188:	685a      	ldr	r2, [r3, #4]
 800318a:	f246 3300 	movw	r3, #25344	; 0x6300
 800318e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003196:	f023 0301 	bic.w	r3, r3, #1
 800319a:	6613      	str	r3, [r2, #96]	; 0x60
  /*configure the Digital Input characteristics in IOCR register*/
  IO001_Handle0.PortRegs->IOCR0 |= (0U << 3);
 800319c:	f246 3300 	movw	r3, #25344	; 0x6300
 80031a0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80031a4:	685a      	ldr	r2, [r3, #4]
 80031a6:	f246 3300 	movw	r3, #25344	; 0x6300
 80031aa:	f6c0 0300 	movt	r3, #2048	; 0x800
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	691b      	ldr	r3, [r3, #16]
 80031b2:	6113      	str	r3, [r2, #16]
}
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bc80      	pop	{r7}
 80031b8:	4770      	bx	lr
 80031ba:	bf00      	nop

080031bc <IO001_EnableDigitalInput>:

void IO001_EnableDigitalInput(const IO001_HandleType* Handle,IO001_InputModeType Mode)
{
 80031bc:	b480      	push	{r7}
 80031be:	b085      	sub	sp, #20
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
 80031c4:	460b      	mov	r3, r1
 80031c6:	70fb      	strb	r3, [r7, #3]
  uint8_t Pin = Handle->PortPin;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	785b      	ldrb	r3, [r3, #1]
 80031cc:	73fb      	strb	r3, [r7, #15]
  /* <<<DD_IO001_API_2>>> */
     
  /* Enable Digital Mode */
  Handle->PortRegs->PDISC  =  (uint32_t)(Handle->PortRegs->PDISC & ~(1UL << (Pin)));
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	687a      	ldr	r2, [r7, #4]
 80031d4:	6852      	ldr	r2, [r2, #4]
 80031d6:	6e11      	ldr	r1, [r2, #96]	; 0x60
 80031d8:	7bfa      	ldrb	r2, [r7, #15]
 80031da:	f04f 0001 	mov.w	r0, #1
 80031de:	fa00 f202 	lsl.w	r2, r0, r2
 80031e2:	ea6f 0202 	mvn.w	r2, r2
 80031e6:	400a      	ands	r2, r1
 80031e8:	661a      	str	r2, [r3, #96]	; 0x60
  if(Pin < 4U)
 80031ea:	7bfb      	ldrb	r3, [r7, #15]
 80031ec:	2b03      	cmp	r3, #3
 80031ee:	d823      	bhi.n	8003238 <IO001_EnableDigitalInput+0x7c>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	687a      	ldr	r2, [r7, #4]
 80031f6:	6852      	ldr	r2, [r2, #4]
 80031f8:	6911      	ldr	r1, [r2, #16]
 80031fa:	7bfa      	ldrb	r2, [r7, #15]
 80031fc:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003200:	f102 0203 	add.w	r2, r2, #3
 8003204:	f04f 001f 	mov.w	r0, #31
 8003208:	fa00 f202 	lsl.w	r2, r0, r2
 800320c:	ea6f 0202 	mvn.w	r2, r2
 8003210:	400a      	ands	r2, r1
 8003212:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |= (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	687a      	ldr	r2, [r7, #4]
 800321a:	6852      	ldr	r2, [r2, #4]
 800321c:	6911      	ldr	r1, [r2, #16]
 800321e:	78fa      	ldrb	r2, [r7, #3]
 8003220:	f002 001f 	and.w	r0, r2, #31
 8003224:	7bfa      	ldrb	r2, [r7, #15]
 8003226:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800322a:	f102 0203 	add.w	r2, r2, #3
 800322e:	fa00 f202 	lsl.w	r2, r0, r2
 8003232:	430a      	orrs	r2, r1
 8003234:	611a      	str	r2, [r3, #16]
 8003236:	e088      	b.n	800334a <IO001_EnableDigitalInput+0x18e>
  } else if ((Pin >= 4U) && (Pin <= 7U))
 8003238:	7bfb      	ldrb	r3, [r7, #15]
 800323a:	2b03      	cmp	r3, #3
 800323c:	d92a      	bls.n	8003294 <IO001_EnableDigitalInput+0xd8>
 800323e:	7bfb      	ldrb	r3, [r7, #15]
 8003240:	2b07      	cmp	r3, #7
 8003242:	d827      	bhi.n	8003294 <IO001_EnableDigitalInput+0xd8>
  {
    Pin = Pin - 4U;
 8003244:	7bfb      	ldrb	r3, [r7, #15]
 8003246:	f1a3 0304 	sub.w	r3, r3, #4
 800324a:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	687a      	ldr	r2, [r7, #4]
 8003252:	6852      	ldr	r2, [r2, #4]
 8003254:	6951      	ldr	r1, [r2, #20]
 8003256:	7bfa      	ldrb	r2, [r7, #15]
 8003258:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800325c:	f102 0203 	add.w	r2, r2, #3
 8003260:	f04f 001f 	mov.w	r0, #31
 8003264:	fa00 f202 	lsl.w	r2, r0, r2
 8003268:	ea6f 0202 	mvn.w	r2, r2
 800326c:	400a      	ands	r2, r1
 800326e:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	687a      	ldr	r2, [r7, #4]
 8003276:	6852      	ldr	r2, [r2, #4]
 8003278:	6951      	ldr	r1, [r2, #20]
 800327a:	78fa      	ldrb	r2, [r7, #3]
 800327c:	f002 001f 	and.w	r0, r2, #31
 8003280:	7bfa      	ldrb	r2, [r7, #15]
 8003282:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003286:	f102 0203 	add.w	r2, r2, #3
 800328a:	fa00 f202 	lsl.w	r2, r0, r2
 800328e:	430a      	orrs	r2, r1
 8003290:	615a      	str	r2, [r3, #20]
 8003292:	e05a      	b.n	800334a <IO001_EnableDigitalInput+0x18e>
  } else if ((Pin >= 8U) && (Pin <= 11U))
 8003294:	7bfb      	ldrb	r3, [r7, #15]
 8003296:	2b07      	cmp	r3, #7
 8003298:	d92a      	bls.n	80032f0 <IO001_EnableDigitalInput+0x134>
 800329a:	7bfb      	ldrb	r3, [r7, #15]
 800329c:	2b0b      	cmp	r3, #11
 800329e:	d827      	bhi.n	80032f0 <IO001_EnableDigitalInput+0x134>
  {
    Pin = Pin - 8U;
 80032a0:	7bfb      	ldrb	r3, [r7, #15]
 80032a2:	f1a3 0308 	sub.w	r3, r3, #8
 80032a6:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	687a      	ldr	r2, [r7, #4]
 80032ae:	6852      	ldr	r2, [r2, #4]
 80032b0:	6991      	ldr	r1, [r2, #24]
 80032b2:	7bfa      	ldrb	r2, [r7, #15]
 80032b4:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80032b8:	f102 0203 	add.w	r2, r2, #3
 80032bc:	f04f 001f 	mov.w	r0, #31
 80032c0:	fa00 f202 	lsl.w	r2, r0, r2
 80032c4:	ea6f 0202 	mvn.w	r2, r2
 80032c8:	400a      	ands	r2, r1
 80032ca:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	687a      	ldr	r2, [r7, #4]
 80032d2:	6852      	ldr	r2, [r2, #4]
 80032d4:	6991      	ldr	r1, [r2, #24]
 80032d6:	78fa      	ldrb	r2, [r7, #3]
 80032d8:	f002 001f 	and.w	r0, r2, #31
 80032dc:	7bfa      	ldrb	r2, [r7, #15]
 80032de:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80032e2:	f102 0203 	add.w	r2, r2, #3
 80032e6:	fa00 f202 	lsl.w	r2, r0, r2
 80032ea:	430a      	orrs	r2, r1
 80032ec:	619a      	str	r2, [r3, #24]
 80032ee:	e02c      	b.n	800334a <IO001_EnableDigitalInput+0x18e>
  } else if ((Pin >= 12U) && (Pin <= 15U))
 80032f0:	7bfb      	ldrb	r3, [r7, #15]
 80032f2:	2b0b      	cmp	r3, #11
 80032f4:	d929      	bls.n	800334a <IO001_EnableDigitalInput+0x18e>
 80032f6:	7bfb      	ldrb	r3, [r7, #15]
 80032f8:	2b0f      	cmp	r3, #15
 80032fa:	d826      	bhi.n	800334a <IO001_EnableDigitalInput+0x18e>
  {
    Pin = Pin - 12U;
 80032fc:	7bfb      	ldrb	r3, [r7, #15]
 80032fe:	f1a3 030c 	sub.w	r3, r3, #12
 8003302:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	687a      	ldr	r2, [r7, #4]
 800330a:	6852      	ldr	r2, [r2, #4]
 800330c:	69d1      	ldr	r1, [r2, #28]
 800330e:	7bfa      	ldrb	r2, [r7, #15]
 8003310:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003314:	f102 0203 	add.w	r2, r2, #3
 8003318:	f04f 001f 	mov.w	r0, #31
 800331c:	fa00 f202 	lsl.w	r2, r0, r2
 8003320:	ea6f 0202 	mvn.w	r2, r2
 8003324:	400a      	ands	r2, r1
 8003326:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	687a      	ldr	r2, [r7, #4]
 800332e:	6852      	ldr	r2, [r2, #4]
 8003330:	69d1      	ldr	r1, [r2, #28]
 8003332:	78fa      	ldrb	r2, [r7, #3]
 8003334:	f002 001f 	and.w	r0, r2, #31
 8003338:	7bfa      	ldrb	r2, [r7, #15]
 800333a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800333e:	f102 0203 	add.w	r2, r2, #3
 8003342:	fa00 f202 	lsl.w	r2, r0, r2
 8003346:	430a      	orrs	r2, r1
 8003348:	61da      	str	r2, [r3, #28]
  }
  else
  {
   /*Not supposed to be here */
  }
}
 800334a:	f107 0714 	add.w	r7, r7, #20
 800334e:	46bd      	mov	sp, r7
 8003350:	bc80      	pop	{r7}
 8003352:	4770      	bx	lr

08003354 <IO001_DisableDigitalInput>:

void IO001_DisableDigitalInput(const IO001_HandleType* Handle)
{
 8003354:	b480      	push	{r7}
 8003356:	b083      	sub	sp, #12
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
  /* <<<DD_IO001_API_3>>> */
  /* Disable Digital Mode */
  Handle->PortRegs->PDISC  |=  (uint32_t)(1UL << Handle->PortPin);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	687a      	ldr	r2, [r7, #4]
 8003362:	6852      	ldr	r2, [r2, #4]
 8003364:	6e11      	ldr	r1, [r2, #96]	; 0x60
 8003366:	687a      	ldr	r2, [r7, #4]
 8003368:	7852      	ldrb	r2, [r2, #1]
 800336a:	f04f 0001 	mov.w	r0, #1
 800336e:	fa00 f202 	lsl.w	r2, r0, r2
 8003372:	430a      	orrs	r2, r1
 8003374:	661a      	str	r2, [r3, #96]	; 0x60
}
 8003376:	f107 070c 	add.w	r7, r7, #12
 800337a:	46bd      	mov	sp, r7
 800337c:	bc80      	pop	{r7}
 800337e:	4770      	bx	lr

08003380 <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003380:	b480      	push	{r7}
 8003382:	b085      	sub	sp, #20
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	f003 0307 	and.w	r3, r3, #7
 800338e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003390:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8003394:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003398:	68db      	ldr	r3, [r3, #12]
 800339a:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 800339c:	68ba      	ldr	r2, [r7, #8]
 800339e:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80033a2:	4013      	ands	r3, r2
 80033a4:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	ea4f 2203 	mov.w	r2, r3, lsl #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 80033ac:	68bb      	ldr	r3, [r7, #8]
 80033ae:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
 80033b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80033b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80033b8:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 80033ba:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80033be:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80033c2:	68ba      	ldr	r2, [r7, #8]
 80033c4:	60da      	str	r2, [r3, #12]
}
 80033c6:	f107 0714 	add.w	r7, r7, #20
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bc80      	pop	{r7}
 80033ce:	4770      	bx	lr

080033d0 <DAVE_Init>:
// @Parameters    None
//
//****************************************************************************

void DAVE_Init(void)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	af00      	add	r7, sp, #0
          
    //  NVIC Priority Grouping
    NVIC_SetPriorityGrouping(1);
 80033d4:	f04f 0001 	mov.w	r0, #1
 80033d8:	f7ff ffd2 	bl	8003380 <NVIC_SetPriorityGrouping>

//****************************************************************************
// @Initialization of APPs Init Functions
//****************************************************************************
	//  MUX configurations
	DAVE_MUX_PreInit(); 
 80033dc:	f000 f922 	bl	8003624 <DAVE_MUX_PreInit>
	//  Initialization of app 'IO004'		     
	IO004_Init();
 80033e0:	f7ff fb36 	bl	8002a50 <IO004_Init>
	 
	//  Initialization of app 'CLK001'		     
	CLK001_Init();
 80033e4:	f000 fba4 	bl	8003b30 <CLK001_Init>
	 
	//  Initialization of app 'UART001'		     
	UART001_Init();
 80033e8:	f7fe ff2c 	bl	8002244 <UART001_Init>
	 
	//  Initialization of app 'ADCGLOB001'		     
	ADCGLOB001_Init();
 80033ec:	f001 f90a 	bl	8004604 <ADCGLOB001_Init>
	 
	//  Initialization of app 'ADCGROUP001'		     
	ADCGROUP001_Init();
 80033f0:	f000 fbbe 	bl	8003b70 <ADCGROUP001_Init>
	 
	//  Initialization of app 'IO001'		     
	IO001_Init();
 80033f4:	f7ff fec2 	bl	800317c <IO001_Init>
	 
	//  Initialization of app 'ADC001'		     
	ADC001_Init();
 80033f8:	f001 fd8a 	bl	8004f10 <ADC001_Init>
	 
	//  Initialization of app 'NVIC002'		     
	NVIC002_Init();
 80033fc:	f7ff fae6 	bl	80029cc <NVIC002_Init>
	
      
	//  MUX configurations
	DAVE_MUX_Init();	
 8003400:	f000 f808 	bl	8003414 <DAVE_MUX_Init>
} //  End of function DAVE_Init
 8003404:	bd80      	pop	{r7, pc}
 8003406:	bf00      	nop

08003408 <SystemInit_DAVE3>:
// @Parameters    None
//
//****************************************************************************

void SystemInit_DAVE3(void)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	af00      	add	r7, sp, #0
	// CLK Initialisation
	CLK001_Init();
 800340c:	f000 fb90 	bl	8003b30 <CLK001_Init>
} //  End of function SystemInit_DAVE3
 8003410:	bd80      	pop	{r7, pc}
 8003412:	bf00      	nop

08003414 <DAVE_MUX_Init>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
           
void DAVE_MUX_Init(void)
{  
 8003414:	b480      	push	{r7}
 8003416:	b087      	sub	sp, #28
 8003418:	af00      	add	r7, sp, #0
//********* MODULE USIC CONFIGURATIONS *************************	        
        
           
   /* Disable mode before configuring all USIC registers to avoid unintended edges */   
      /* Variable to store the CCR_MODE values for various USIC channels */ 
      uint32_t UsicCcrMode[6] = {0};
 800341a:	463b      	mov	r3, r7
 800341c:	f04f 0200 	mov.w	r2, #0
 8003420:	601a      	str	r2, [r3, #0]
 8003422:	f103 0304 	add.w	r3, r3, #4
 8003426:	f04f 0200 	mov.w	r2, #0
 800342a:	601a      	str	r2, [r3, #0]
 800342c:	f103 0304 	add.w	r3, r3, #4
 8003430:	f04f 0200 	mov.w	r2, #0
 8003434:	601a      	str	r2, [r3, #0]
 8003436:	f103 0304 	add.w	r3, r3, #4
 800343a:	f04f 0200 	mov.w	r2, #0
 800343e:	601a      	str	r2, [r3, #0]
 8003440:	f103 0304 	add.w	r3, r3, #4
 8003444:	f04f 0200 	mov.w	r2, #0
 8003448:	601a      	str	r2, [r3, #0]
 800344a:	f103 0304 	add.w	r3, r3, #4
 800344e:	f04f 0200 	mov.w	r2, #0
 8003452:	601a      	str	r2, [r3, #0]
 8003454:	f103 0304 	add.w	r3, r3, #4
                 
    UsicCcrMode[2] |= (uint32_t) RD_REG(USIC1_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos);   
 8003458:	68ba      	ldr	r2, [r7, #8]
 800345a:	f04f 0300 	mov.w	r3, #0
 800345e:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8003462:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003464:	f003 030f 	and.w	r3, r3, #15
 8003468:	4313      	orrs	r3, r2
 800346a:	60bb      	str	r3, [r7, #8]
    WR_REG(USIC1_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);
 800346c:	f04f 0300 	mov.w	r3, #0
 8003470:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8003474:	f04f 0200 	mov.w	r2, #0
 8003478:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800347c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800347e:	f022 020f 	bic.w	r2, r2, #15
 8003482:	641a      	str	r2, [r3, #64]	; 0x40
   /*USIC 0 Channel 0 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
       						
   /*USIC 0 Channel 1 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
         						
   /*USIC 1 Channel 0 Mux Related SFR/Bitfields Configurations*/ 						         
 WR_REG(USIC1_CH0->DX0CR, USIC_CH_DX0CR_DSEL_Msk, USIC_CH_DX0CR_DSEL_Pos,1); 
 8003484:	f04f 0300 	mov.w	r3, #0
 8003488:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800348c:	f04f 0200 	mov.w	r2, #0
 8003490:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8003494:	69d2      	ldr	r2, [r2, #28]
 8003496:	f022 0207 	bic.w	r2, r2, #7
 800349a:	f042 0201 	orr.w	r2, r2, #1
 800349e:	61da      	str	r2, [r3, #28]
  			  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
                 
   // Data Pointer & Buffer Size for Transmitter Buffer Control  
 WR_REG(USIC1_CH0->TBCTR, USIC_CH_TBCTR_DPTRSIZE_Msk, USIC_CH_TBCTR_DPTRSIZE_Pos,0x01000002);		/*    DPTR = 2,  SIZE = 1 */ 
 80034a0:	f04f 0300 	mov.w	r3, #0
 80034a4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80034a8:	f04f 0200 	mov.w	r2, #0
 80034ac:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80034b0:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 80034b4:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 80034b8:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80034bc:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80034c0:	f042 0202 	orr.w	r2, r2, #2
 80034c4:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
         
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC1_CH0->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x01000000);		/*    DPTR = 0,  SIZE = 1 */ 
 80034c8:	f04f 0300 	mov.w	r3, #0
 80034cc:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80034d0:	f04f 0200 	mov.w	r2, #0
 80034d4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80034d8:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 80034dc:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 80034e0:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80034e4:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80034e8:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
   /*USIC 2 Channel 1 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
         
  
  /* Enable mode after configuring all USIC registers to avoid unintended edges */  
              
   WR_REG(USIC1_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[2]);
 80034ec:	f04f 0300 	mov.w	r3, #0
 80034f0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80034f4:	68ba      	ldr	r2, [r7, #8]
 80034f6:	f002 010f 	and.w	r1, r2, #15
 80034fa:	f04f 0200 	mov.w	r2, #0
 80034fe:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8003502:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003504:	f022 020f 	bic.w	r2, r2, #15
 8003508:	430a      	orrs	r2, r1
 800350a:	641a      	str	r2, [r3, #64]	; 0x40
   	 
            	         
                                          

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                                      
  WR_REG(PORT0->IOCR0, PORT_IOCR_PC0_OE_Msk, PORT_IOCR_PC0_OE_Pos, PORT_IOCR_OE1);                /*    P0.0 : PORT0_IOCR0_PC0_OE */					   
 800350c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003510:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8003514:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003518:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800351c:	6912      	ldr	r2, [r2, #16]
 800351e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003522:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT0->IOCR0, PORT_IOCR_PC1_OE_Msk, PORT_IOCR_PC1_OE_Pos, PORT_IOCR_OE1);                /*    P0.1 : PORT0_IOCR0_PC1_OE */					   
 8003524:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003528:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800352c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003530:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8003534:	6912      	ldr	r2, [r2, #16]
 8003536:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800353a:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT1->IOCR0, PORT_IOCR_PC0_OE_Msk, PORT_IOCR_PC0_OE_Pos, PORT_IOCR_OE1);                /*    P1.0 : PORT1_IOCR0_PC0_OE */					   
 800353c:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8003540:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8003544:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8003548:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800354c:	6912      	ldr	r2, [r2, #16]
 800354e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003552:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT1->IOCR0, PORT_IOCR_PC1_OE_Msk, PORT_IOCR_PC1_OE_Pos, PORT_IOCR_OE1);                /*    P1.1 : PORT1_IOCR0_PC1_OE */					   
 8003554:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8003558:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800355c:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8003560:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8003564:	6912      	ldr	r2, [r2, #16]
 8003566:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800356a:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT2->IOCR0, PORT_IOCR_PC2_OE_Msk, PORT_IOCR_PC2_OE_Pos, PORT_IOCR_OE1);                /*    P2.2 : PORT2_IOCR0_PC2_OE */					   
 800356c:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 8003570:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8003574:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 8003578:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800357c:	6912      	ldr	r2, [r2, #16]
 800357e:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003582:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT2->IOCR4, PORT_IOCR_PC0_OE_Msk, PORT_IOCR_PC0_OE_Pos, PORT_IOCR_OE1);                /*    P2.4 : PORT2_IOCR4_PC4_OE */					   
 8003584:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 8003588:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800358c:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 8003590:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8003594:	6952      	ldr	r2, [r2, #20]
 8003596:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800359a:	615a      	str	r2, [r3, #20]
					                         
  WR_REG(PORT2->IOCR4, PORT_IOCR_PC1_OE_Msk, PORT_IOCR_PC1_OE_Pos, PORT_IOCR_OE1);                /*    P2.5 : PORT2_IOCR4_PC5_OE */					   
 800359c:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 80035a0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80035a4:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 80035a8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80035ac:	6952      	ldr	r2, [r2, #20]
 80035ae:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80035b2:	615a      	str	r2, [r3, #20]
					                         
  WR_REG(PORT2->IOCR8, PORT_IOCR_PC0_OE_Msk, PORT_IOCR_PC0_OE_Pos, PORT_IOCR_OE1);                /*    P2.8 : PORT2_IOCR8_PC8_OE */					   
 80035b4:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 80035b8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80035bc:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 80035c0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80035c4:	6992      	ldr	r2, [r2, #24]
 80035c6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80035ca:	619a      	str	r2, [r3, #24]
					                         
  WR_REG(PORT2->IOCR12, 0xb80000U, PORT_IOCR_PC2_PCR_Pos, 0x12U);                /*P2.14 : PORT2_IOCR12_PC14_PCR and PORT2_IOCR12_PC14_OE */					   
 80035cc:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 80035d0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80035d4:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 80035d8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80035dc:	69d2      	ldr	r2, [r2, #28]
 80035de:	f422 0238 	bic.w	r2, r2, #12058624	; 0xb80000
 80035e2:	f442 0210 	orr.w	r2, r2, #9437184	; 0x900000
 80035e6:	61da      	str	r2, [r3, #28]
					                         
  WR_REG(PORT3->IOCR0, PORT_IOCR_PC0_OE_Msk, PORT_IOCR_PC0_OE_Pos, PORT_IOCR_OE1);                /*    P3.0 : PORT3_IOCR0_PC0_OE */					   
 80035e8:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 80035ec:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80035f0:	f44f 4203 	mov.w	r2, #33536	; 0x8300
 80035f4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80035f8:	6912      	ldr	r2, [r2, #16]
 80035fa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80035fe:	611a      	str	r2, [r3, #16]
                  /*VADC GROUP3 Mux Related SFR/Bitfields Configurations*/  						                                                   						         						                         						                          						         						                                   						          						          						          						                                    						         						          

					 						          						          						          						          						          						          						          						                
                                                                                                                						                            						                          						                            						                             						                          						                             						                           						                          						                            						                    						                         						                         						                       						                       						                          						                          						                                         						                             						                        						                            						                     						                         						                       						                                 
               /*VADC GLOBAL RESULT Mux Related SFR/Bitfields Configurations*/  						          
  WR_REG(VADC->GLOBEVNP, VADC_GLOBEVNP_REV0NP_Msk, VADC_GLOBEVNP_REV0NP_Pos,2); 
 8003600:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003604:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8003608:	f8d2 2140 	ldr.w	r2, [r2, #320]	; 0x140
 800360c:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 8003610:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8003614:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
                 						                     						                                 
               /*VADC BACKGROUND Source Mux Related SFR/Bitfields Configurations*/  						                  						                						                                                                          
}
 8003618:	f107 071c 	add.w	r7, r7, #28
 800361c:	46bd      	mov	sp, r7
 800361e:	bc80      	pop	{r7}
 8003620:	4770      	bx	lr
 8003622:	bf00      	nop

08003624 <DAVE_MUX_PreInit>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
 
void DAVE_MUX_PreInit(void)
{            
 8003624:	b480      	push	{r7}
 8003626:	af00      	add	r7, sp, #0

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                       
}
 8003628:	46bd      	mov	sp, r7
 800362a:	bc80      	pop	{r7}
 800362c:	4770      	bx	lr
 800362e:	bf00      	nop

08003630 <CLK001_Delay>:
  * @note   -  
  * @param  number of loops
  * @retval None
  */
static void CLK001_Delay(uint32_t time_1)
{
 8003630:	b480      	push	{r7}
 8003632:	b085      	sub	sp, #20
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
  volatile uint32_t i;
  for(i=0UL; i < time_1;i++)
 8003638:	f04f 0300 	mov.w	r3, #0
 800363c:	60fb      	str	r3, [r7, #12]
 800363e:	e007      	b.n	8003650 <CLK001_Delay+0x20>
 8003640:	bf00      	nop
 8003642:	bf00      	nop
 8003644:	bf00      	nop
 8003646:	bf00      	nop
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	f103 0301 	add.w	r3, r3, #1
 800364e:	60fb      	str	r3, [r7, #12]
 8003650:	68fa      	ldr	r2, [r7, #12]
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	429a      	cmp	r2, r3
 8003656:	d3f3      	bcc.n	8003640 <CLK001_Delay+0x10>
  {
    __NOP();__NOP();__NOP();__NOP();
  }
}
 8003658:	f107 0714 	add.w	r7, r7, #20
 800365c:	46bd      	mov	sp, r7
 800365e:	bc80      	pop	{r7}
 8003660:	4770      	bx	lr
 8003662:	bf00      	nop

08003664 <CLK001_SysClk_Valid>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t CLK001_SysClk_Valid(void)
{
 8003664:	b480      	push	{r7}
 8003666:	b083      	sub	sp, #12
 8003668:	af00      	add	r7, sp, #0
  uint32_t MAIN_clock_status = 1UL;
 800366a:	f04f 0301 	mov.w	r3, #1
 800366e:	607b      	str	r3, [r7, #4]

  /* check if PLL is switched on */
  if((SCU_PLL->PLLCON0 & (SCU_PLL_PLLCON0_VCOPWD_Msk | 
 8003670:	f244 7310 	movw	r3, #18192	; 0x4710
 8003674:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003678:	685a      	ldr	r2, [r3, #4]
 800367a:	f04f 0302 	mov.w	r3, #2
 800367e:	f2c0 0301 	movt	r3, #1
 8003682:	4013      	ands	r3, r2
 8003684:	2b00      	cmp	r3, #0
 8003686:	d002      	beq.n	800368e <CLK001_SysClk_Valid+0x2a>
      SCU_PLL_PLLCON0_PLLPWD_Msk))!= 0UL)
  {
    MAIN_clock_status=0UL;
 8003688:	f04f 0300 	mov.w	r3, #0
 800368c:	607b      	str	r3, [r7, #4]
  }
  return(MAIN_clock_status);
 800368e:	687b      	ldr	r3, [r7, #4]
}
 8003690:	4618      	mov	r0, r3
 8003692:	f107 070c 	add.w	r7, r7, #12
 8003696:	46bd      	mov	sp, r7
 8003698:	bc80      	pop	{r7}
 800369a:	4770      	bx	lr

0800369c <CLK001_BackupClkTrim>:

static void CLK001_BackupClkTrim (void)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	af00      	add	r7, sp, #0
  #if ((CLK001_TRIM_OPTION == CLK001_CLOCK_TRIM_AUTOMATIC) && \
       (CLK001_STANDBY_CLOCK == CLK001_HIB_CLOCK_FOSI))
  {
    /* check if HIB Domain enabled  */
    if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 80036a0:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 80036a4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f003 0301 	and.w	r3, r3, #1
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d10b      	bne.n	80036ca <CLK001_BackupClkTrim+0x2e>
    {
      /*enable Hibernate domain*/
      SCU_POWER->PWRSET |= (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 80036b2:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 80036b6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80036ba:	f44f 4284 	mov.w	r2, #16896	; 0x4200
 80036be:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80036c2:	6852      	ldr	r2, [r2, #4]
 80036c4:	f042 0201 	orr.w	r2, r2, #1
 80036c8:	605a      	str	r2, [r3, #4]
    }

    /* check if HIB Domain is not in reset state  */
    if ((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 80036ca:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 80036ce:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d00b      	beq.n	80036f4 <CLK001_BackupClkTrim+0x58>
    {
	    /*de-assert hibernate reset*/
      SCU_RESET->RSTCLR |= (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 80036dc:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 80036e0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80036e4:	f44f 4288 	mov.w	r2, #17408	; 0x4400
 80036e8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80036ec:	6892      	ldr	r2, [r2, #8]
 80036ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036f2:	609a      	str	r2, [r3, #8]
    }

    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 80036f4:	f244 7310 	movw	r3, #18192	; 0x4710
 80036f8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80036fc:	f244 7210 	movw	r2, #18192	; 0x4710
 8003700:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003704:	6852      	ldr	r2, [r2, #4]
 8003706:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800370a:	605a      	str	r2, [r3, #4]
    /*insert ~50us delay @ maximum back up clock freq */
    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 800370c:	f04f 0064 	mov.w	r0, #100	; 0x64
 8003710:	f7ff ff8e 	bl	8003630 <CLK001_Delay>
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 8003714:	f244 7310 	movw	r3, #18192	; 0x4710
 8003718:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800371c:	f244 7210 	movw	r2, #18192	; 0x4710
 8003720:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003724:	6852      	ldr	r2, [r2, #4]
 8003726:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 800372a:	605a      	str	r2, [r3, #4]
  #else /*trimming option is factory trimming*/
  {
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
  }
  #endif /*end of trimming options*/
}
 800372c:	bd80      	pop	{r7, pc}
 800372e:	bf00      	nop

08003730 <CLK001_SetMainPLLClkSrc>:

#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
static uint32_t CLK001_SetMainPLLClkSrc(void)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b082      	sub	sp, #8
 8003734:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8003736:	f04f 0301 	mov.w	r3, #1
 800373a:	607b      	str	r3, [r7, #4]
       (CLK001_PLL_CLOCK_INPUT != CLK001_CLOCK_BACK_UP_CLOCK)))
    uint32_t timeout_count;
  #endif
  
  /* enable PLL first */
  SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | 
 800373c:	f244 7310 	movw	r3, #18192	; 0x4710
 8003740:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003744:	f244 7210 	movw	r2, #18192	; 0x4710
 8003748:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800374c:	6852      	ldr	r2, [r2, #4]
 800374e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003752:	f022 0202 	bic.w	r2, r2, #2
 8003756:	605a      	str	r2, [r3, #4]
  {
    /************************************************************************/
    /*    Use external crystal or digital input for PLL clock input         */
    /************************************************************************/ 
    /* Enable OSC_HP if not already on */
    if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 
 8003758:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 800375c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003760:	685b      	ldr	r3, [r3, #4]
 8003762:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003766:	2b00      	cmp	r3, #0
 8003768:	d054      	beq.n	8003814 <CLK001_SetMainPLLClkSrc+0xe4>
        ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos))
    {
      /*The OSC HP mode is guaranteed to  be = 11b at this point
       * so we can just clear the bit(s) as per the selected mode
       */
      SCU_OSC->OSCHPCTRL &= (((uint32_t)(~SCU_OSC_OSCHPCTRL_MODE_Msk)) | 
 800376a:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 800376e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003772:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8003776:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800377a:	6852      	ldr	r2, [r2, #4]
 800377c:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8003780:	605a      	str	r2, [r3, #4]
           ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos));

      /* setup OSC WDG divider - at this point the bitfield would be 0
         hence we can OR with the desired value*/
      SCU_OSC->OSCHPCTRL |= ((uint32_t)((CLK001_CLOCK_CRYSTAL_FREQUENCY /
 8003782:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8003786:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800378a:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 800378e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003792:	6852      	ldr	r2, [r2, #4]
 8003794:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8003798:	605a      	str	r2, [r3, #4]
                     CLK001_SOSCWDG_FREF)-1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos);
      /* select external OSC as PLL input */
      SCU_PLL->PLLCON2 &= (uint32_t)~SCU_PLL_PLLCON2_PINSEL_Msk;
 800379a:	f244 7310 	movw	r3, #18192	; 0x4710
 800379e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80037a2:	f244 7210 	movw	r2, #18192	; 0x4710
 80037a6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80037aa:	68d2      	ldr	r2, [r2, #12]
 80037ac:	f022 0201 	bic.w	r2, r2, #1
 80037b0:	60da      	str	r2, [r3, #12]
      /* restart OSC Watchdog */
      SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 80037b2:	f244 7310 	movw	r3, #18192	; 0x4710
 80037b6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80037ba:	f244 7210 	movw	r2, #18192	; 0x4710
 80037be:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80037c2:	6852      	ldr	r2, [r2, #4]
 80037c4:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80037c8:	605a      	str	r2, [r3, #4]

      /* approximate loop count for 150ms @ max untrimmed Backup clock freq*/
      timeout_count = CLK001_LOOP_CNT_150MS; 
 80037ca:	f244 6350 	movw	r3, #18000	; 0x4650
 80037ce:	603b      	str	r3, [r7, #0]
      do 
      {
        /* time out after ~150ms  */
        CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);
 80037d0:	f04f 000a 	mov.w	r0, #10
 80037d4:	f7ff ff2c 	bl	8003630 <CLK001_Delay>
        timeout_count--;
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	f103 33ff 	add.w	r3, r3, #4294967295
 80037de:	603b      	str	r3, [r7, #0]
      }while((((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 80037e0:	f244 7310 	movw	r3, #18192	; 0x4710
 80037e4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f403 7360 	and.w	r3, r3, #896	; 0x380
                CLK001_PLLSTAT_OSC_USABLE_MASK) && (timeout_count !=0UL));
 80037ee:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 80037f2:	d002      	beq.n	80037fa <CLK001_SetMainPLLClkSrc+0xca>
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d1ea      	bne.n	80037d0 <CLK001_SetMainPLLClkSrc+0xa0>

      if (((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 80037fa:	f244 7310 	movw	r3, #18192	; 0x4710
 80037fe:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8003808:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 800380c:	d002      	beq.n	8003814 <CLK001_SetMainPLLClkSrc+0xe4>
            CLK001_PLLSTAT_OSC_USABLE_MASK)
      {
        /* Return Error */
      	Return_status = 0UL;
 800380e:	f04f 0300 	mov.w	r3, #0
 8003812:	607b      	str	r3, [r7, #4]
    /*select Backup Clock as input to PLL*/
    SCU_PLL->PLLCON2 |= (uint32_t)SCU_PLL_PLLCON2_PINSEL_Msk;
  }
  #endif /*end of PLL clock source check */

  return Return_status;
 8003814:	687b      	ldr	r3, [r7, #4]
}
 8003816:	4618      	mov	r0, r3
 8003818:	f107 0708 	add.w	r7, r7, #8
 800381c:	46bd      	mov	sp, r7
 800381e:	bd80      	pop	{r7, pc}

08003820 <CLK001_ConfigMainPLL>:

static uint32_t CLK001_ConfigMainPLL (void)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b082      	sub	sp, #8
 8003824:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8003826:	f04f 0301 	mov.w	r3, #1
 800382a:	607b      	str	r3, [r7, #4]
  /*   Setup and lock the main PLL (PLL is in normal mode)                  */
  /**************************************************************************/
  #if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
       (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
  {
    if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 800382c:	f244 7310 	movw	r3, #18192	; 0x4710
 8003830:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f003 0304 	and.w	r3, r3, #4
 800383a:	2b00      	cmp	r3, #0
 800383c:	f040 8097 	bne.w	800396e <CLK001_ConfigMainPLL+0x14e>
      /* System is still running from Backup clock */ 
      /*Calculation for stepping*/
      #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)||\
          (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
      {
        VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 8003840:	f240 0384 	movw	r3, #132	; 0x84
 8003844:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003848:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800384c:	f6c1 429c 	movt	r2, #7324	; 0x1c9c
 8003850:	601a      	str	r2, [r3, #0]
      {
        VCO = (CLK001_CLOCK_BACK_UP/(CLK001_PLL_PDIV+1UL))*(CLK001_PLL_NDIV+1UL);
      }
      #endif /*End of PLL clock source check in normal mode*/

      stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP1)-1UL;
 8003852:	f240 0384 	movw	r3, #132	; 0x84
 8003856:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800385a:	681a      	ldr	r2, [r3, #0]
 800385c:	f649 7381 	movw	r3, #40833	; 0x9f81
 8003860:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8003864:	fba3 1302 	umull	r1, r3, r3, r2
 8003868:	ea4f 5353 	mov.w	r3, r3, lsr #21
 800386c:	f103 32ff 	add.w	r2, r3, #4294967295
 8003870:	f240 0388 	movw	r3, #136	; 0x88
 8003874:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003878:	601a      	str	r2, [r3, #0]
           
      /* Go to bypass the Main PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 800387a:	f244 7310 	movw	r3, #18192	; 0x4710
 800387e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003882:	f244 7210 	movw	r2, #18192	; 0x4710
 8003886:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800388a:	6852      	ldr	r2, [r2, #4]
 800388c:	f042 0201 	orr.w	r2, r2, #1
 8003890:	605a      	str	r2, [r3, #4]
      /* disconnect Oscillator from PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 8003892:	f244 7310 	movw	r3, #18192	; 0x4710
 8003896:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800389a:	f244 7210 	movw	r2, #18192	; 0x4710
 800389e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80038a2:	6852      	ldr	r2, [r2, #4]
 80038a4:	f042 0210 	orr.w	r2, r2, #16
 80038a8:	605a      	str	r2, [r3, #4]
      /* Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 80038aa:	f244 7310 	movw	r3, #18192	; 0x4710
 80038ae:	f2c5 0300 	movt	r3, #20480	; 0x5000
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
 80038b2:	f240 0288 	movw	r2, #136	; 0x88
 80038b6:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80038ba:	6812      	ldr	r2, [r2, #0]
 80038bc:	ea4f 4202 	mov.w	r2, r2, lsl #16
 80038c0:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
      /* Go to bypass the Main PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
      /* disconnect Oscillator from PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
      /* Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 80038c4:	609a      	str	r2, [r3, #8]
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
               ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));
      /* Set OSCDISCDIS */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 80038c6:	f244 7310 	movw	r3, #18192	; 0x4710
 80038ca:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80038ce:	f244 7210 	movw	r2, #18192	; 0x4710
 80038d2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80038d6:	6852      	ldr	r2, [r2, #4]
 80038d8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80038dc:	605a      	str	r2, [r3, #4]
      /* connect Oscillator to PLL */
      SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 80038de:	f244 7310 	movw	r3, #18192	; 0x4710
 80038e2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80038e6:	f244 7210 	movw	r2, #18192	; 0x4710
 80038ea:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80038ee:	6852      	ldr	r2, [r2, #4]
 80038f0:	f022 0210 	bic.w	r2, r2, #16
 80038f4:	605a      	str	r2, [r3, #4]
      /* restart PLL Lock detection */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 80038f6:	f244 7310 	movw	r3, #18192	; 0x4710
 80038fa:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80038fe:	f244 7210 	movw	r2, #18192	; 0x4710
 8003902:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003906:	6852      	ldr	r2, [r2, #4]
 8003908:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800390c:	605a      	str	r2, [r3, #4]
      /* wait for PLL Lock */
      /* Timeout for wait loop ~150ms */
      /*approximate loop count for 150ms @ Backup Clock freq*/
      timeout_count = CLK001_LOOP_CNT_150MS;
 800390e:	f244 6350 	movw	r3, #18000	; 0x4650
 8003912:	603b      	str	r3, [r7, #0]
      do
      {
        CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);  /*~8us Delay*/
 8003914:	f04f 000a 	mov.w	r0, #10
 8003918:	f7ff fe8a 	bl	8003630 <CLK001_Delay>
        timeout_count--;
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	f103 33ff 	add.w	r3, r3, #4294967295
 8003922:	603b      	str	r3, [r7, #0]
      } while (((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 8003924:	f244 7310 	movw	r3, #18192	; 0x4710
 8003928:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f003 0304 	and.w	r3, r3, #4
		             SCU_PLL_PLLSTAT_VCOLOCK_Msk)&& (timeout_count !=0UL));
 8003932:	2b00      	cmp	r3, #0
 8003934:	d102      	bne.n	800393c <CLK001_ConfigMainPLL+0x11c>
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d1eb      	bne.n	8003914 <CLK001_ConfigMainPLL+0xf4>

      if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)== 
 800393c:	f244 7310 	movw	r3, #18192	; 0x4710
 8003940:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f003 0304 	and.w	r3, r3, #4
 800394a:	2b00      	cmp	r3, #0
 800394c:	d00c      	beq.n	8003968 <CLK001_ConfigMainPLL+0x148>
           SCU_PLL_PLLSTAT_VCOLOCK_Msk)
      {
        /* Disable bypass- put PLL clock back */
        SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 800394e:	f244 7310 	movw	r3, #18192	; 0x4710
 8003952:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003956:	f244 7210 	movw	r2, #18192	; 0x4710
 800395a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800395e:	6852      	ldr	r2, [r2, #4]
 8003960:	f022 0201 	bic.w	r2, r2, #1
 8003964:	605a      	str	r2, [r3, #4]
 8003966:	e002      	b.n	800396e <CLK001_ConfigMainPLL+0x14e>
      }
      else
      {
        Return_status =0UL;
 8003968:	f04f 0300 	mov.w	r3, #0
 800396c:	607b      	str	r3, [r7, #4]
    /* Setup K1 divider for main PLL */
    SCU_PLL->PLLCON1 = CLK001_PLL_K1DIV;
  }
  #endif /*end of Prescaler mode settings*/

  return Return_status;
 800396e:	687b      	ldr	r3, [r7, #4]
}
 8003970:	4618      	mov	r0, r3
 8003972:	f107 0708 	add.w	r7, r7, #8
 8003976:	46bd      	mov	sp, r7
 8003978:	bd80      	pop	{r7, pc}
 800397a:	bf00      	nop

0800397c <CLK001_FreqStepupMainPLL>:

static uint32_t CLK001_FreqStepupMainPLL(void)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b082      	sub	sp, #8
 8003980:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8003982:	f04f 0301 	mov.w	r3, #1
 8003986:	607b      	str	r3, [r7, #4]
	/***************************************************************************/
	#if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
	     (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
	{
	  /* Reset OSCDISCDIS */
	  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8003988:	f244 7310 	movw	r3, #18192	; 0x4710
 800398c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003990:	f244 7210 	movw	r2, #18192	; 0x4710
 8003994:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003998:	6852      	ldr	r2, [r2, #4]
 800399a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800399e:	605a      	str	r2, [r3, #4]

    #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)|| \
        (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
    {
      VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 80039a0:	f240 0384 	movw	r3, #132	; 0x84
 80039a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80039a8:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80039ac:	f6c1 429c 	movt	r2, #7324	; 0x1c9c
 80039b0:	601a      	str	r2, [r3, #0]
	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP2)
	  {
	    /*********************************************************/
	    /* Delay for next K2 step ~50s */
	    /*********************************************************/
	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50us Backup clock*/
 80039b2:	f04f 0064 	mov.w	r0, #100	; 0x64
 80039b6:	f7ff fe3b 	bl	8003630 <CLK001_Delay>

	    /*calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;
 80039ba:	f240 0384 	movw	r3, #132	; 0x84
 80039be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	ea4f 2213 	mov.w	r2, r3, lsr #8
 80039c8:	f245 43c7 	movw	r3, #21703	; 0x54c7
 80039cc:	f2c0 131e 	movt	r3, #286	; 0x11e
 80039d0:	fba3 1302 	umull	r1, r3, r3, r2
 80039d4:	ea4f 2393 	mov.w	r3, r3, lsr #10
 80039d8:	f103 32ff 	add.w	r2, r3, #4294967295
 80039dc:	f240 0388 	movw	r3, #136	; 0x88
 80039e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80039e4:	601a      	str	r2, [r3, #0]

	    /*Setup divider settings for main PLL */
	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 80039e6:	f244 7310 	movw	r3, #18192	; 0x4710
 80039ea:	f2c5 0300 	movt	r3, #20480	; 0x5000
	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)|
 80039ee:	f240 0288 	movw	r2, #136	; 0x88
 80039f2:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80039f6:	6812      	ldr	r2, [r2, #0]
 80039f8:	ea4f 4202 	mov.w	r2, r2, lsl #16
 80039fc:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700

	    /*calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;

	    /*Setup divider settings for main PLL */
	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8003a00:	609a      	str	r2, [r3, #8]
	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP3)
	  {
	    /*********************************************************/
	    /* Delay for next K2 step ~50us */
	    /*********************************************************/
	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50?s @ 60MHz clock*/
 8003a02:	f04f 0064 	mov.w	r0, #100	; 0x64
 8003a06:	f7ff fe13 	bl	8003630 <CLK001_Delay>

	    /* calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;
 8003a0a:	f240 0384 	movw	r3, #132	; 0x84
 8003a0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 8003a18:	f24e 332f 	movw	r3, #58159	; 0xe32f
 8003a1c:	f2c0 03be 	movt	r3, #190	; 0xbe
 8003a20:	fba3 1302 	umull	r1, r3, r3, r2
 8003a24:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8003a28:	f103 32ff 	add.w	r2, r3, #4294967295
 8003a2c:	f240 0388 	movw	r3, #136	; 0x88
 8003a30:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003a34:	601a      	str	r2, [r3, #0]

	    /* Setup Divider settings for main PLL */

	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 8003a36:	f244 7310 	movw	r3, #18192	; 0x4710
 8003a3a:	f2c5 0300 	movt	r3, #20480	; 0x5000
	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
 8003a3e:	f240 0288 	movw	r2, #136	; 0x88
 8003a42:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8003a46:	6812      	ldr	r2, [r2, #0]
 8003a48:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8003a4c:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
	    /* calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;

	    /* Setup Divider settings for main PLL */

	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 8003a50:	609a      	str	r2, [r3, #8]
	  #endif /*end of check if PLL target frequency is more than 90 MHz*/

	  /*********************************************************/
	  /* Delay for next K2 step ~50s */
	  /*********************************************************/
    CLK001_Delay(CLK001_DELAY_CNT_50US_90MHZ); /*~50us @ 90 MHz clock*/
 8003a52:	f04f 0096 	mov.w	r0, #150	; 0x96
 8003a56:	f7ff fdeb 	bl	8003630 <CLK001_Delay>

    /* Setup Divider settings for main PLL */
	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 8003a5a:	f244 7310 	movw	r3, #18192	; 0x4710
 8003a5e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003a62:	f44f 521c 	mov.w	r2, #9984	; 0x2700
 8003a66:	f2c0 0203 	movt	r2, #3
 8003a6a:	609a      	str	r2, [r3, #8]
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
 8003a6c:	f244 7310 	movw	r3, #18192	; 0x4710
 8003a70:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003a74:	689b      	ldr	r3, [r3, #8]
 8003a76:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8003a7a:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d11e      	bne.n	8003ac0 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
 8003a82:	f244 7310 	movw	r3, #18192	; 0x4710
 8003a86:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8003a90:	ea4f 2313 	mov.w	r3, r3, lsr #8
	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
 8003a94:	2b27      	cmp	r3, #39	; 0x27
 8003a96:	d113      	bne.n	8003ac0 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
 8003a98:	f244 7310 	movw	r3, #18192	; 0x4710
 8003a9c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003aa0:	689b      	ldr	r3, [r3, #8]
 8003aa2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d10a      	bne.n	8003ac0 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_K2DIV))
 8003aaa:	f244 7310 	movw	r3, #18192	; 0x4710
 8003aae:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003ab2:	689b      	ldr	r3, [r3, #8]
 8003ab4:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8003ab8:	ea4f 4313 	mov.w	r3, r3, lsr #16
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
 8003abc:	2b03      	cmp	r3, #3
 8003abe:	d002      	beq.n	8003ac6 <CLK001_FreqStepupMainPLL+0x14a>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_K2DIV))
	  {
	    Return_status =0U;
 8003ac0:	f04f 0300 	mov.w	r3, #0
 8003ac4:	607b      	str	r3, [r7, #4]
	  }

	  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
	  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk |
 8003ac6:	f244 1360 	movw	r3, #16736	; 0x4160
 8003aca:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003ace:	f04f 0205 	mov.w	r2, #5
 8003ad2:	60da      	str	r2, [r3, #12]
	                      SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
	}/*end PLL frequency stepping...*/
	#endif /*end of PLL frequency stepping in case of PLL normal mode*/

  return Return_status;
 8003ad4:	687b      	ldr	r3, [r7, #4]
}
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	f107 0708 	add.w	r7, r7, #8
 8003adc:	46bd      	mov	sp, r7
 8003ade:	bd80      	pop	{r7, pc}

08003ae0 <CLK001_SysClk_Init>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t CLK001_SysClk_Init(void)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b082      	sub	sp, #8
 8003ae4:	af00      	add	r7, sp, #0
	uint32_t Return_status = 1UL;
 8003ae6:	f04f 0301 	mov.w	r3, #1
 8003aea:	607b      	str	r3, [r7, #4]

  /*Back up clock trimming*/
  CLK001_BackupClkTrim();
 8003aec:	f7ff fdd6 	bl	800369c <CLK001_BackupClkTrim>

  /*insert ~50us delay @ maximum back up clock freq after trimming is enabled*/
  CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 8003af0:	f04f 0064 	mov.w	r0, #100	; 0x64
 8003af4:	f7ff fd9c 	bl	8003630 <CLK001_Delay>
  /*system clock = PLL */
  #else/*(CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)*/
  {
	/* Select PLL Clock source: External Crystal Oscillator or External Digital
	 Clock Backup Clock */
	Return_status = CLK001_SetMainPLLClkSrc();
 8003af8:	f7ff fe1a 	bl	8003730 <CLK001_SetMainPLLClkSrc>
 8003afc:	6078      	str	r0, [r7, #4]
	/* Configure a PLL clock */
	Return_status = CLK001_ConfigMainPLL();
 8003afe:	f7ff fe8f 	bl	8003820 <CLK001_ConfigMainPLL>
 8003b02:	6078      	str	r0, [r7, #4]

	/* Switch system clock to PLL */
    SCU_CLK->SYSCLKCR |=  (CLK001_CLOCK_SRC_PLL << SCU_CLK_SYSCLKCR_SYSSEL_Pos);
 8003b04:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8003b08:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003b0c:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8003b10:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003b14:	68d2      	ldr	r2, [r2, #12]
 8003b16:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003b1a:	60da      	str	r2, [r3, #12]
    #endif
  #endif

#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
	  /* PLL frequency stepping...*/
  Return_status = CLK001_FreqStepupMainPLL();
 8003b1c:	f7ff ff2e 	bl	800397c <CLK001_FreqStepupMainPLL>
 8003b20:	6078      	str	r0, [r7, #4]
#endif

  /*return success*/
  return Return_status;
 8003b22:	687b      	ldr	r3, [r7, #4]
}
 8003b24:	4618      	mov	r0, r3
 8003b26:	f107 0708 	add.w	r7, r7, #8
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	bd80      	pop	{r7, pc}
 8003b2e:	bf00      	nop

08003b30 <CLK001_Init>:
  * @note   -  
  * @param  None
  * @retval None
  */
void CLK001_Init(void)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b082      	sub	sp, #8
 8003b34:	af00      	add	r7, sp, #0
  uint32_t SysClkinitialized;
  SysClkinitialized = 0UL; /* Default Value */
 8003b36:	f04f 0300 	mov.w	r3, #0
 8003b3a:	607b      	str	r3, [r7, #4]
  /*  Function to check the clock status based on UI configuration */
  if(CLK001_SysClk_Valid() == 0UL)
 8003b3c:	f7ff fd92 	bl	8003664 <CLK001_SysClk_Valid>
 8003b40:	4603      	mov	r3, r0
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d105      	bne.n	8003b52 <CLK001_Init+0x22>
  {   
    /*  Function to initialize the System Clock based on UI configuration */
	  SysClkinitialized |= CLK001_SysClk_Init();
 8003b46:	f7ff ffcb 	bl	8003ae0 <CLK001_SysClk_Init>
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	687a      	ldr	r2, [r7, #4]
 8003b4e:	4313      	orrs	r3, r2
 8003b50:	607b      	str	r3, [r7, #4]
    /*  Function to initialize the External clock pin */
    CLK001_ExtClk_Init();
  #endif

  /* Update the clock variable */
  SystemCoreClockUpdate();
 8003b52:	f7fc fc79 	bl	8000448 <SystemCoreClockUpdate>
}
 8003b56:	f107 0708 	add.w	r7, r7, #8
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	bd80      	pop	{r7, pc}
 8003b5e:	bf00      	nop

08003b60 <AllowPLLInitByStartup>:
 * loading.
 *
 * Return 0 to disallow CStart from performing clock tree setup.
 */
uint32_t AllowPLLInitByStartup(void)
{
 8003b60:	b480      	push	{r7}
 8003b62:	af00      	add	r7, sp, #0
	/*
	 * Let the CStart know that there is no more a need to perform clock tree
	 * initialization.
	 */
	return 0UL;
 8003b64:	f04f 0300 	mov.w	r3, #0
}
 8003b68:	4618      	mov	r0, r3
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bc80      	pop	{r7}
 8003b6e:	4770      	bx	lr

08003b70 <ADCGROUP001_Init>:



/** This function initializes the app */
void ADCGROUP001_Init(void)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	af00      	add	r7, sp, #0
/*Initialize the global app */
  ADCGLOB001_Init();
 8003b74:	f000 fd46 	bl	8004604 <ADCGLOB001_Init>


		
  ADCGROUP001_lInit(&ADCGROUP001_Handle0);   //master
 8003b78:	f246 3008 	movw	r0, #25352	; 0x6308
 8003b7c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003b80:	f000 f80c 	bl	8003b9c <ADCGROUP001_lInit>

  if(ADCGLOB001_StartUpCalibrationInit() == (uint32_t)DAVEApp_SUCCESS)
 8003b84:	f000 feb6 	bl	80048f4 <ADCGLOB001_StartUpCalibrationInit>
 8003b88:	4603      	mov	r3, r0
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d105      	bne.n	8003b9a <ADCGROUP001_Init+0x2a>
  {    
     ADCGROUP001_GetStartupCalStatus(&ADCGROUP001_Handle0); 
 8003b8e:	f246 3008 	movw	r0, #25352	; 0x6308
 8003b92:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003b96:	f000 f913 	bl	8003dc0 <ADCGROUP001_GetStartupCalStatus>
  }
}
 8003b9a:	bd80      	pop	{r7, pc}

08003b9c <ADCGROUP001_lInit>:
/*
 * This Function initializes the adcgroup App. Local function is used to
 * initialize all the instances of the app.
 */
void ADCGROUP001_lInit(const ADCGROUP001_HandleType *HandlePtr )
{
 8003b9c:	b480      	push	{r7}
 8003b9e:	b087      	sub	sp, #28
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 8003ba4:	f04f 0301 	mov.w	r3, #1
 8003ba8:	617b      	str	r3, [r7, #20]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	691b      	ldr	r3, [r3, #16]
 8003bae:	613b      	str	r3, [r7, #16]
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	695b      	ldr	r3, [r3, #20]
 8003bb4:	60fb      	str	r3, [r7, #12]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_UNINITIALIZED))
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	68db      	ldr	r3, [r3, #12]
 8003bba:	781b      	ldrb	r3, [r3, #0]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	f040 80b7 	bne.w	8003d30 <ADCGROUP001_lInit+0x194>
  {

    /* Set the Post calibration enable\disable */
    WR_REG(VADCGlobalPtr->GLOBCFG, VADC_GLOBCFG_DPCAL0_Msk,
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	785b      	ldrb	r3, [r3, #1]
 8003bc6:	461a      	mov	r2, r3
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	781b      	ldrb	r3, [r3, #0]
 8003bcc:	f103 0310 	add.w	r3, r3, #16
 8003bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003bd8:	693b      	ldr	r3, [r7, #16]
 8003bda:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003bde:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003be2:	431a      	orrs	r2, r3
 8003be4:	693b      	ldr	r3, [r7, #16]
 8003be6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#ifdef ADCSYNC
    if ( !( (ADCSYNC>>HandlePtr->kGroupNo) % 2 ) )
#endif
	{
      /*  Converter is permanently on */
      WR_REG(VADCGroupPtr->ARBCFG, VADC_G_ARBCFG_ANONC_Msk,
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	7adb      	ldrb	r3, [r3, #11]
 8003bee:	f003 0203 	and.w	r2, r3, #3
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003bf8:	f023 0303 	bic.w	r3, r3, #3
 8003bfc:	431a      	orrs	r2, r3
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
           VADC_G_ARBCFG_ANONC_Pos, (uint32_t)HandlePtr->kAnalogConverterCtrl);
  	}

    /* Set the Arbitration mode */
    WR_REG(VADCGroupPtr->ARBCFG, VADC_G_ARBCFG_ARBM_Msk, VADC_G_ARBCFG_ARBM_Pos,
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	789b      	ldrb	r3, [r3, #2]
 8003c08:	ea4f 13c3 	mov.w	r3, r3, lsl #7
 8003c0c:	b2da      	uxtb	r2, r3
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003c14:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003c18:	431a      	orrs	r2, r3
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
                                         (uint32_t)HandlePtr->kArbitrationMode);

    /* Set the Group specific boundary 0 */
    WR_REG(VADCGroupPtr->BOUND, VADC_G_BOUND_BOUNDARY0_Msk,
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	889b      	ldrh	r3, [r3, #4]
 8003c24:	ea4f 5203 	mov.w	r2, r3, lsl #20
 8003c28:	ea4f 5212 	mov.w	r2, r2, lsr #20
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8003c32:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8003c36:	f023 030f 	bic.w	r3, r3, #15
 8003c3a:	431a      	orrs	r2, r3
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
               VADC_G_BOUND_BOUNDARY0_Pos, (uint32_t)HandlePtr->kGrpBoundary0);

    /* Set the Group specific boundary 1 */
    WR_REG(VADCGroupPtr->BOUND, VADC_G_BOUND_BOUNDARY1_Msk,
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	88db      	ldrh	r3, [r3, #6]
 8003c46:	ea4f 4203 	mov.w	r2, r3, lsl #16
 8003c4a:	f04f 0300 	mov.w	r3, #0
 8003c4e:	f6c0 73ff 	movt	r3, #4095	; 0xfff
 8003c52:	4013      	ands	r3, r2
 8003c54:	68fa      	ldr	r2, [r7, #12]
 8003c56:	f8d2 20b8 	ldr.w	r2, [r2, #184]	; 0xb8
 8003c5a:	f022 627f 	bic.w	r2, r2, #267386880	; 0xff00000
 8003c5e:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 8003c62:	431a      	orrs	r2, r3
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8

    /*
     * Enable write control for EMUX configuration.
     * Set the EMUX coding scheme, EMUX mode, EMUX start select.
     */
    VADCGroupPtr->EMUXCTR |= (uint32_t)((((uint32_t)1 << VADC_G_EMUXCTR_EMXWC_Pos) & VADC_G_EMUXCTR_EMXWC_Msk) | \
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	f8d3 21f0 	ldr.w	r2, [r3, #496]	; 0x1f0
                                        (((uint32_t)HandlePtr->kEMUXCodeScheme \
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	7a1b      	ldrb	r3, [r3, #8]
                                              << VADC_G_EMUXCTR_EMXCOD_Pos) & VADC_G_EMUXCTR_EMXCOD_Msk) | \
 8003c74:	ea4f 7303 	mov.w	r3, r3, lsl #28
 8003c78:	f003 5180 	and.w	r1, r3, #268435456	; 0x10000000
                                        (((uint32_t)HandlePtr->kEMUXStartSelect  \
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	7a5b      	ldrb	r3, [r3, #9]
                                              << VADC_G_EMUXCTR_EMUXSET_Pos) & VADC_G_EMUXCTR_EMUXSET_Msk) | \
 8003c80:	f003 0307 	and.w	r3, r3, #7
     * Enable write control for EMUX configuration.
     * Set the EMUX coding scheme, EMUX mode, EMUX start select.
     */
    VADCGroupPtr->EMUXCTR |= (uint32_t)((((uint32_t)1 << VADC_G_EMUXCTR_EMXWC_Pos) & VADC_G_EMUXCTR_EMXWC_Msk) | \
                                        (((uint32_t)HandlePtr->kEMUXCodeScheme \
                                              << VADC_G_EMUXCTR_EMXCOD_Pos) & VADC_G_EMUXCTR_EMXCOD_Msk) | \
 8003c84:	4319      	orrs	r1, r3
                                        (((uint32_t)HandlePtr->kEMUXStartSelect  \
                                              << VADC_G_EMUXCTR_EMUXSET_Pos) & VADC_G_EMUXCTR_EMUXSET_Msk) | \
                                        (((uint32_t)HandlePtr->kEMUXMode \
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	7a9b      	ldrb	r3, [r3, #10]
                                              << VADC_G_EMUXCTR_EMUXMODE_Pos) & VADC_G_EMUXCTR_EMUXMODE_Msk));
 8003c8a:	ea4f 6383 	mov.w	r3, r3, lsl #26
 8003c8e:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000

    /*
     * Enable write control for EMUX configuration.
     * Set the EMUX coding scheme, EMUX mode, EMUX start select.
     */
    VADCGroupPtr->EMUXCTR |= (uint32_t)((((uint32_t)1 << VADC_G_EMUXCTR_EMXWC_Pos) & VADC_G_EMUXCTR_EMXWC_Msk) | \
 8003c92:	430b      	orrs	r3, r1
 8003c94:	4313      	orrs	r3, r2
 8003c96:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0
                                              << VADC_G_EMUXCTR_EMUXMODE_Pos) & VADC_G_EMUXCTR_EMUXMODE_Msk));
    /*
     * Set conversion mode, EMUX conversion mode, sample time control,
     * Set EMUX sample time control for class 0.
     */
    VADCGroupPtr->ICLASS[0] |= (uint32_t)((((uint32_t)HandlePtr->kConversionModeClass0 \
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	7e1b      	ldrb	r3, [r3, #24]
                                                << VADC_G_ICLASS_CMS_Pos) & VADC_G_ICLASS_CMS_Msk) | \
 8003caa:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8003cae:	f403 61e0 	and.w	r1, r3, #1792	; 0x700
                                          (((uint32_t)HandlePtr->kEMUXConversionModeClass0 \
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	7f1b      	ldrb	r3, [r3, #28]
                                                << VADC_G_ICLASS_CME_Pos) & VADC_G_ICLASS_CME_Msk) | \
 8003cb6:	ea4f 6303 	mov.w	r3, r3, lsl #24
 8003cba:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
    /*
     * Set conversion mode, EMUX conversion mode, sample time control,
     * Set EMUX sample time control for class 0.
     */
    VADCGroupPtr->ICLASS[0] |= (uint32_t)((((uint32_t)HandlePtr->kConversionModeClass0 \
                                                << VADC_G_ICLASS_CMS_Pos) & VADC_G_ICLASS_CMS_Msk) | \
 8003cbe:	4319      	orrs	r1, r3
                                          (((uint32_t)HandlePtr->kEMUXConversionModeClass0 \
                                                << VADC_G_ICLASS_CME_Pos) & VADC_G_ICLASS_CME_Msk) | \
                                          (((uint32_t)HandlePtr->kSampleTimeControlClass0 \
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	7e9b      	ldrb	r3, [r3, #26]
                                                << VADC_G_ICLASS_STCS_Pos) & VADC_G_ICLASS_STCS_Msk) | \
 8003cc4:	f003 031f 	and.w	r3, r3, #31
     * Set EMUX sample time control for class 0.
     */
    VADCGroupPtr->ICLASS[0] |= (uint32_t)((((uint32_t)HandlePtr->kConversionModeClass0 \
                                                << VADC_G_ICLASS_CMS_Pos) & VADC_G_ICLASS_CMS_Msk) | \
                                          (((uint32_t)HandlePtr->kEMUXConversionModeClass0 \
                                                << VADC_G_ICLASS_CME_Pos) & VADC_G_ICLASS_CME_Msk) | \
 8003cc8:	4319      	orrs	r1, r3
                                          (((uint32_t)HandlePtr->kSampleTimeControlClass0 \
                                                << VADC_G_ICLASS_STCS_Pos) & VADC_G_ICLASS_STCS_Msk) | \
                                          (((uint32_t)HandlePtr->kEMUXSampleTimeControlClass0 \
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	7f9b      	ldrb	r3, [r3, #30]
                                                << VADC_G_ICLASS_STCE_Pos) & VADC_G_ICLASS_STCE_Msk));
 8003cce:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8003cd2:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
                                              << VADC_G_EMUXCTR_EMUXMODE_Pos) & VADC_G_EMUXCTR_EMUXMODE_Msk));
    /*
     * Set conversion mode, EMUX conversion mode, sample time control,
     * Set EMUX sample time control for class 0.
     */
    VADCGroupPtr->ICLASS[0] |= (uint32_t)((((uint32_t)HandlePtr->kConversionModeClass0 \
 8003cd6:	430b      	orrs	r3, r1
 8003cd8:	431a      	orrs	r2, r3
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

    /*
     * Set conversion mode, EMUX conversion mode, sample time control,
     * EMUX sample time control for class 1.
     */
    VADCGroupPtr->ICLASS[1] |= (uint32_t)((((uint32_t)HandlePtr->kConversionModeClass1 \
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	7e5b      	ldrb	r3, [r3, #25]
                                                << VADC_G_ICLASS_CMS_Pos) & VADC_G_ICLASS_CMS_Msk) | \
 8003cea:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8003cee:	f403 61e0 	and.w	r1, r3, #1792	; 0x700
                                          (((uint32_t)HandlePtr->kEMUXConversionModeClass1 \
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	7f5b      	ldrb	r3, [r3, #29]
                                                << VADC_G_ICLASS_CME_Pos) & VADC_G_ICLASS_CME_Msk) | \
 8003cf6:	ea4f 6303 	mov.w	r3, r3, lsl #24
 8003cfa:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
    /*
     * Set conversion mode, EMUX conversion mode, sample time control,
     * EMUX sample time control for class 1.
     */
    VADCGroupPtr->ICLASS[1] |= (uint32_t)((((uint32_t)HandlePtr->kConversionModeClass1 \
                                                << VADC_G_ICLASS_CMS_Pos) & VADC_G_ICLASS_CMS_Msk) | \
 8003cfe:	4319      	orrs	r1, r3
                                          (((uint32_t)HandlePtr->kEMUXConversionModeClass1 \
                                                << VADC_G_ICLASS_CME_Pos) & VADC_G_ICLASS_CME_Msk) | \
                                          (((uint32_t)HandlePtr->kSampleTimeControlClass1 \
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	7edb      	ldrb	r3, [r3, #27]
                                                << VADC_G_ICLASS_STCS_Pos) & VADC_G_ICLASS_STCS_Msk)  | \
 8003d04:	f003 031f 	and.w	r3, r3, #31
     * EMUX sample time control for class 1.
     */
    VADCGroupPtr->ICLASS[1] |= (uint32_t)((((uint32_t)HandlePtr->kConversionModeClass1 \
                                                << VADC_G_ICLASS_CMS_Pos) & VADC_G_ICLASS_CMS_Msk) | \
                                          (((uint32_t)HandlePtr->kEMUXConversionModeClass1 \
                                                << VADC_G_ICLASS_CME_Pos) & VADC_G_ICLASS_CME_Msk) | \
 8003d08:	4319      	orrs	r1, r3
                                          (((uint32_t)HandlePtr->kSampleTimeControlClass1 \
                                                << VADC_G_ICLASS_STCS_Pos) & VADC_G_ICLASS_STCS_Msk)  | \
                                          (((uint32_t)HandlePtr->kEMUXSampleTimeControlClass1 \
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	7fdb      	ldrb	r3, [r3, #31]
                                                    << VADC_G_ICLASS_STCE_Pos) & VADC_G_ICLASS_STCE_Msk));
 8003d0e:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8003d12:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000

    /*
     * Set conversion mode, EMUX conversion mode, sample time control,
     * EMUX sample time control for class 1.
     */
    VADCGroupPtr->ICLASS[1] |= (uint32_t)((((uint32_t)HandlePtr->kConversionModeClass1 \
 8003d16:	430b      	orrs	r3, r1
 8003d18:	431a      	orrs	r2, r3
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
                                                << VADC_G_ICLASS_STCS_Pos) & VADC_G_ICLASS_STCS_Msk)  | \
                                          (((uint32_t)HandlePtr->kEMUXSampleTimeControlClass1 \
                                                    << VADC_G_ICLASS_STCE_Pos) & VADC_G_ICLASS_STCE_Msk));

    /* Set the App State to Initialized */
    HandlePtr->DynamicHandlePtr->State = ADCGROUP001_INITIALIZED;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	68db      	ldr	r3, [r3, #12]
 8003d24:	f04f 0201 	mov.w	r2, #1
 8003d28:	701a      	strb	r2, [r3, #0]

    Status &= (uint32_t)DAVEApp_SUCCESS;
 8003d2a:	f04f 0300 	mov.w	r3, #0
 8003d2e:	617b      	str	r3, [r7, #20]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

}
 8003d30:	f107 071c 	add.w	r7, r7, #28
 8003d34:	46bd      	mov	sp, r7
 8003d36:	bc80      	pop	{r7}
 8003d38:	4770      	bx	lr
 8003d3a:	bf00      	nop

08003d3c <ADCGROUP001_Deinit>:

/* This Function resets the adcgroup001 app */
status_t ADCGROUP001_Deinit(const ADCGROUP001_HandleType *HandlePtr )
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	b087      	sub	sp, #28
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 8003d44:	f04f 0301 	mov.w	r3, #1
 8003d48:	617b      	str	r3, [r7, #20]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	691b      	ldr	r3, [r3, #16]
 8003d4e:	613b      	str	r3, [r7, #16]
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	695b      	ldr	r3, [r3, #20]
 8003d54:	60fb      	str	r3, [r7, #12]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	68db      	ldr	r3, [r3, #12]
 8003d5a:	781b      	ldrb	r3, [r3, #0]
 8003d5c:	2b01      	cmp	r3, #1
 8003d5e:	d128      	bne.n	8003db2 <ADCGROUP001_Deinit+0x76>
  {
    /* Reset the Post calibration enable\disable */
    CLR_BIT(VADCGlobalPtr->GLOBCFG, VADC_GLOBCFG_DPCAL0_Pos);
 8003d60:	693b      	ldr	r3, [r7, #16]
 8003d62:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003d66:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003d6a:	693b      	ldr	r3, [r7, #16]
 8003d6c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* Reset the Arbitration mode */
    VADCGroupPtr->ARBCFG = (uint32_t)0x00;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	f04f 0200 	mov.w	r2, #0
 8003d76:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* Reset the Group specific boundary */
    VADCGroupPtr->BOUND = (uint32_t)0x00;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	f04f 0200 	mov.w	r2, #0
 8003d80:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8

    /* ReSet the EMUX control register */
    VADCGroupPtr->EMUXCTR = (uint32_t)(0X80000000);
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003d8a:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0

    /* Reset class 0 input register*/
    VADCGroupPtr->ICLASS[0] = (uint32_t)0x00;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	f04f 0200 	mov.w	r2, #0
 8003d94:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    /* Reset class 1 input register*/
    VADCGroupPtr->ICLASS[1] = (uint32_t)0x00;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	f04f 0200 	mov.w	r2, #0
 8003d9e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Set the App State to Initialized */
    HandlePtr->DynamicHandlePtr->State = ADCGROUP001_UNINITIALIZED;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	68db      	ldr	r3, [r3, #12]
 8003da6:	f04f 0200 	mov.w	r2, #0
 8003daa:	701a      	strb	r2, [r3, #0]

    Status = (uint32_t)DAVEApp_SUCCESS;
 8003dac:	f04f 0300 	mov.w	r3, #0
 8003db0:	617b      	str	r3, [r7, #20]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8003db2:	697b      	ldr	r3, [r7, #20]
}
 8003db4:	4618      	mov	r0, r3
 8003db6:	f107 071c 	add.w	r7, r7, #28
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	bc80      	pop	{r7}
 8003dbe:	4770      	bx	lr

08003dc0 <ADCGROUP001_GetStartupCalStatus>:

/* This Function checks the status of calibration */
status_t ADCGROUP001_GetStartupCalStatus(const ADCGROUP001_HandleType *HandlePtr)
{
 8003dc0:	b480      	push	{r7}
 8003dc2:	b085      	sub	sp, #20
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
    uint32_t Status=1;
 8003dc8:	f04f 0301 	mov.w	r3, #1
 8003dcc:	60fb      	str	r3, [r7, #12]

    do
    {
        Status = RD_REG(HandlePtr->VADCGroupPtr->ARBCFG,VADC_G_ARBCFG_CAL_Msk,VADC_G_ARBCFG_CAL_Pos);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	695b      	ldr	r3, [r3, #20]
 8003dd2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003dd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dda:	ea4f 7313 	mov.w	r3, r3, lsr #28
 8003dde:	60fb      	str	r3, [r7, #12]
    }
    while(Status==1);
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	2b01      	cmp	r3, #1
 8003de4:	d0f3      	beq.n	8003dce <ADCGROUP001_GetStartupCalStatus+0xe>

    return Status;
 8003de6:	68fb      	ldr	r3, [r7, #12]
}
 8003de8:	4618      	mov	r0, r3
 8003dea:	f107 0714 	add.w	r7, r7, #20
 8003dee:	46bd      	mov	sp, r7
 8003df0:	bc80      	pop	{r7}
 8003df2:	4770      	bx	lr

08003df4 <ADCGROUP001_SetGroupBound0>:


/* This Function sets the group specific boundary 0 */
status_t ADCGROUP001_SetGroupBound0(const ADCGROUP001_HandleType *HandlePtr,
                                                         uint16_t BoundaryValue)
{
 8003df4:	b480      	push	{r7}
 8003df6:	b085      	sub	sp, #20
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
 8003dfc:	460b      	mov	r3, r1
 8003dfe:	807b      	strh	r3, [r7, #2]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 8003e00:	f04f 0301 	mov.w	r3, #1
 8003e04:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	695b      	ldr	r3, [r3, #20]
 8003e0a:	60bb      	str	r3, [r7, #8]

  if(HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	68db      	ldr	r3, [r3, #12]
 8003e10:	781b      	ldrb	r3, [r3, #0]
 8003e12:	2b01      	cmp	r3, #1
 8003e14:	d11a      	bne.n	8003e4c <ADCGROUP001_SetGroupBound0+0x58>
  {
    if(BoundaryValue <= (uint16_t)ADCGROUP001_MAX_BOUNDARY_VALUE)
 8003e16:	887b      	ldrh	r3, [r7, #2]
 8003e18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e1c:	d813      	bhi.n	8003e46 <ADCGROUP001_SetGroupBound0+0x52>
    {
      /* Set the Group specific boundary 0 */
      WR_REG(VADCGroupPtr->BOUND, VADC_G_BOUND_BOUNDARY0_Msk,
 8003e1e:	887b      	ldrh	r3, [r7, #2]
 8003e20:	ea4f 5203 	mov.w	r2, r3, lsl #20
 8003e24:	ea4f 5212 	mov.w	r2, r2, lsr #20
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8003e2e:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8003e32:	f023 030f 	bic.w	r3, r3, #15
 8003e36:	431a      	orrs	r2, r3
 8003e38:	68bb      	ldr	r3, [r7, #8]
 8003e3a:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
                           VADC_G_BOUND_BOUNDARY0_Pos, (uint32_t)BoundaryValue);
      Status = (uint32_t)DAVEApp_SUCCESS;
 8003e3e:	f04f 0300 	mov.w	r3, #0
 8003e42:	60fb      	str	r3, [r7, #12]
 8003e44:	e002      	b.n	8003e4c <ADCGROUP001_SetGroupBound0+0x58>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 8003e46:	f04f 0302 	mov.w	r3, #2
 8003e4a:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
}
 8003e4e:	4618      	mov	r0, r3
 8003e50:	f107 0714 	add.w	r7, r7, #20
 8003e54:	46bd      	mov	sp, r7
 8003e56:	bc80      	pop	{r7}
 8003e58:	4770      	bx	lr
 8003e5a:	bf00      	nop

08003e5c <ADCGROUP001_SetGroupBound1>:


/* This Function sets the group specific boundary 1 */
status_t ADCGROUP001_SetGroupBound1(const ADCGROUP001_HandleType *HandlePtr,
                                                         uint16_t BoundaryValue)
{
 8003e5c:	b480      	push	{r7}
 8003e5e:	b085      	sub	sp, #20
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
 8003e64:	460b      	mov	r3, r1
 8003e66:	807b      	strh	r3, [r7, #2]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 8003e68:	f04f 0301 	mov.w	r3, #1
 8003e6c:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	695b      	ldr	r3, [r3, #20]
 8003e72:	60bb      	str	r3, [r7, #8]

  if(HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	68db      	ldr	r3, [r3, #12]
 8003e78:	781b      	ldrb	r3, [r3, #0]
 8003e7a:	2b01      	cmp	r3, #1
 8003e7c:	d11d      	bne.n	8003eba <ADCGROUP001_SetGroupBound1+0x5e>
  {
    if(BoundaryValue <= (uint16_t)ADCGROUP001_MAX_BOUNDARY_VALUE)
 8003e7e:	887b      	ldrh	r3, [r7, #2]
 8003e80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e84:	d816      	bhi.n	8003eb4 <ADCGROUP001_SetGroupBound1+0x58>
    {
      /* Set the Group specific boundary 0 */
      WR_REG(VADCGroupPtr->BOUND, VADC_G_BOUND_BOUNDARY1_Msk,
 8003e86:	887b      	ldrh	r3, [r7, #2]
 8003e88:	ea4f 4203 	mov.w	r2, r3, lsl #16
 8003e8c:	f04f 0300 	mov.w	r3, #0
 8003e90:	f6c0 73ff 	movt	r3, #4095	; 0xfff
 8003e94:	4013      	ands	r3, r2
 8003e96:	68ba      	ldr	r2, [r7, #8]
 8003e98:	f8d2 20b8 	ldr.w	r2, [r2, #184]	; 0xb8
 8003e9c:	f022 627f 	bic.w	r2, r2, #267386880	; 0xff00000
 8003ea0:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 8003ea4:	431a      	orrs	r2, r3
 8003ea6:	68bb      	ldr	r3, [r7, #8]
 8003ea8:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
                           VADC_G_BOUND_BOUNDARY1_Pos, (uint32_t)BoundaryValue);
      Status = (uint32_t)DAVEApp_SUCCESS;
 8003eac:	f04f 0300 	mov.w	r3, #0
 8003eb0:	60fb      	str	r3, [r7, #12]
 8003eb2:	e002      	b.n	8003eba <ADCGROUP001_SetGroupBound1+0x5e>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 8003eb4:	f04f 0302 	mov.w	r3, #2
 8003eb8:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8003eba:	68fb      	ldr	r3, [r7, #12]
}
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	f107 0714 	add.w	r7, r7, #20
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bc80      	pop	{r7}
 8003ec6:	4770      	bx	lr

08003ec8 <ADCGROUP001_ActiveGroupServiceRequestNode>:


/* This function activates group specific service request node */
status_t ADCGROUP001_ActiveGroupServiceRequestNode(
                          const ADCGROUP001_HandleType *HandlePtr, uint8_t Node)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b085      	sub	sp, #20
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
 8003ed0:	460b      	mov	r3, r1
 8003ed2:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 8003ed4:	f04f 0301 	mov.w	r3, #1
 8003ed8:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	695b      	ldr	r3, [r3, #20]
 8003ede:	60bb      	str	r3, [r7, #8]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	68db      	ldr	r3, [r3, #12]
 8003ee4:	781b      	ldrb	r3, [r3, #0]
 8003ee6:	2b01      	cmp	r3, #1
 8003ee8:	d123      	bne.n	8003f32 <ADCGROUP001_ActiveGroupServiceRequestNode+0x6a>
  {
    if( Node <= (uint8_t)(ADCGROUP001_MAX_SERVICE_REQUEST_NODE - 1))
 8003eea:	78fb      	ldrb	r3, [r7, #3]
 8003eec:	2b03      	cmp	r3, #3
 8003eee:	d81d      	bhi.n	8003f2c <ADCGROUP001_ActiveGroupServiceRequestNode+0x64>
    {
      /* Activate the Group specific service request node */
      CLR_BIT(VADCGroupPtr->SRACT, ((uint32_t)VADC_G_SRACT_AGSR0_Pos + (uint32_t)Node));
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	f8d3 21c8 	ldr.w	r2, [r3, #456]	; 0x1c8
 8003ef6:	78fb      	ldrb	r3, [r7, #3]
 8003ef8:	f04f 0101 	mov.w	r1, #1
 8003efc:	fa01 f303 	lsl.w	r3, r1, r3
 8003f00:	ea6f 0303 	mvn.w	r3, r3
 8003f04:	401a      	ands	r2, r3
 8003f06:	68bb      	ldr	r3, [r7, #8]
 8003f08:	f8c3 21c8 	str.w	r2, [r3, #456]	; 0x1c8
      SET_BIT(VADCGroupPtr->SRACT, ((uint32_t)VADC_G_SRACT_AGSR0_Pos + (uint32_t)Node));
 8003f0c:	68bb      	ldr	r3, [r7, #8]
 8003f0e:	f8d3 21c8 	ldr.w	r2, [r3, #456]	; 0x1c8
 8003f12:	78fb      	ldrb	r3, [r7, #3]
 8003f14:	f04f 0101 	mov.w	r1, #1
 8003f18:	fa01 f303 	lsl.w	r3, r1, r3
 8003f1c:	431a      	orrs	r2, r3
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	f8c3 21c8 	str.w	r2, [r3, #456]	; 0x1c8
      Status = (uint32_t)DAVEApp_SUCCESS;
 8003f24:	f04f 0300 	mov.w	r3, #0
 8003f28:	60fb      	str	r3, [r7, #12]
 8003f2a:	e002      	b.n	8003f32 <ADCGROUP001_ActiveGroupServiceRequestNode+0x6a>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 8003f2c:	f04f 0302 	mov.w	r3, #2
 8003f30:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8003f32:	68fb      	ldr	r3, [r7, #12]
}
 8003f34:	4618      	mov	r0, r3
 8003f36:	f107 0714 	add.w	r7, r7, #20
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bc80      	pop	{r7}
 8003f3e:	4770      	bx	lr

08003f40 <ADCGROUP001_DeActiveGroupServiceRequestNode>:

/* This function deactivates group specific service request node */
status_t ADCGROUP001_DeActiveGroupServiceRequestNode(
                          const ADCGROUP001_HandleType *HandlePtr, uint8_t Node)
{
 8003f40:	b480      	push	{r7}
 8003f42:	b085      	sub	sp, #20
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
 8003f48:	460b      	mov	r3, r1
 8003f4a:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 8003f4c:	f04f 0301 	mov.w	r3, #1
 8003f50:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	695b      	ldr	r3, [r3, #20]
 8003f56:	60bb      	str	r3, [r7, #8]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	68db      	ldr	r3, [r3, #12]
 8003f5c:	781b      	ldrb	r3, [r3, #0]
 8003f5e:	2b01      	cmp	r3, #1
 8003f60:	d117      	bne.n	8003f92 <ADCGROUP001_DeActiveGroupServiceRequestNode+0x52>
  {
    if( Node <= (uint8_t)(ADCGROUP001_MAX_SERVICE_REQUEST_NODE - 1))
 8003f62:	78fb      	ldrb	r3, [r7, #3]
 8003f64:	2b03      	cmp	r3, #3
 8003f66:	d811      	bhi.n	8003f8c <ADCGROUP001_DeActiveGroupServiceRequestNode+0x4c>
    {
      /* Deactivate the Group specific service request node */
      CLR_BIT(VADCGroupPtr->SRACT, ((uint32_t)VADC_G_SRACT_AGSR0_Pos + (uint32_t)Node));
 8003f68:	68bb      	ldr	r3, [r7, #8]
 8003f6a:	f8d3 21c8 	ldr.w	r2, [r3, #456]	; 0x1c8
 8003f6e:	78fb      	ldrb	r3, [r7, #3]
 8003f70:	f04f 0101 	mov.w	r1, #1
 8003f74:	fa01 f303 	lsl.w	r3, r1, r3
 8003f78:	ea6f 0303 	mvn.w	r3, r3
 8003f7c:	401a      	ands	r2, r3
 8003f7e:	68bb      	ldr	r3, [r7, #8]
 8003f80:	f8c3 21c8 	str.w	r2, [r3, #456]	; 0x1c8
      Status = (uint32_t)DAVEApp_SUCCESS;
 8003f84:	f04f 0300 	mov.w	r3, #0
 8003f88:	60fb      	str	r3, [r7, #12]
 8003f8a:	e002      	b.n	8003f92 <ADCGROUP001_DeActiveGroupServiceRequestNode+0x52>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 8003f8c:	f04f 0302 	mov.w	r3, #2
 8003f90:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8003f92:	68fb      	ldr	r3, [r7, #12]
}
 8003f94:	4618      	mov	r0, r3
 8003f96:	f107 0714 	add.w	r7, r7, #20
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bc80      	pop	{r7}
 8003f9e:	4770      	bx	lr

08003fa0 <ADCGROUP001_ActiveSharedServiceRequestNode>:

/* This function activates the shared service request node. */
status_t ADCGROUP001_ActiveSharedServiceRequestNode(
                          const ADCGROUP001_HandleType *HandlePtr, uint8_t Node)
{
 8003fa0:	b480      	push	{r7}
 8003fa2:	b085      	sub	sp, #20
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
 8003fa8:	460b      	mov	r3, r1
 8003faa:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 8003fac:	f04f 0301 	mov.w	r3, #1
 8003fb0:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	695b      	ldr	r3, [r3, #20]
 8003fb6:	60bb      	str	r3, [r7, #8]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	68db      	ldr	r3, [r3, #12]
 8003fbc:	781b      	ldrb	r3, [r3, #0]
 8003fbe:	2b01      	cmp	r3, #1
 8003fc0:	d127      	bne.n	8004012 <ADCGROUP001_ActiveSharedServiceRequestNode+0x72>
  {
    if( Node <= (uint8_t)(ADCGROUP001_MAX_SERVICE_REQUEST_NODE - 1))
 8003fc2:	78fb      	ldrb	r3, [r7, #3]
 8003fc4:	2b03      	cmp	r3, #3
 8003fc6:	d821      	bhi.n	800400c <ADCGROUP001_ActiveSharedServiceRequestNode+0x6c>
    {
      /* Activates the shared service request node. */
      CLR_BIT(VADCGroupPtr->SRACT, ((uint32_t)VADC_G_SRACT_ASSR0_Pos + (uint32_t)Node));
 8003fc8:	68bb      	ldr	r3, [r7, #8]
 8003fca:	f8d3 21c8 	ldr.w	r2, [r3, #456]	; 0x1c8
 8003fce:	78fb      	ldrb	r3, [r7, #3]
 8003fd0:	f103 0308 	add.w	r3, r3, #8
 8003fd4:	f04f 0101 	mov.w	r1, #1
 8003fd8:	fa01 f303 	lsl.w	r3, r1, r3
 8003fdc:	ea6f 0303 	mvn.w	r3, r3
 8003fe0:	401a      	ands	r2, r3
 8003fe2:	68bb      	ldr	r3, [r7, #8]
 8003fe4:	f8c3 21c8 	str.w	r2, [r3, #456]	; 0x1c8
      SET_BIT(VADCGroupPtr->SRACT, ((uint32_t)VADC_G_SRACT_ASSR0_Pos + (uint32_t)Node));
 8003fe8:	68bb      	ldr	r3, [r7, #8]
 8003fea:	f8d3 21c8 	ldr.w	r2, [r3, #456]	; 0x1c8
 8003fee:	78fb      	ldrb	r3, [r7, #3]
 8003ff0:	f103 0308 	add.w	r3, r3, #8
 8003ff4:	f04f 0101 	mov.w	r1, #1
 8003ff8:	fa01 f303 	lsl.w	r3, r1, r3
 8003ffc:	431a      	orrs	r2, r3
 8003ffe:	68bb      	ldr	r3, [r7, #8]
 8004000:	f8c3 21c8 	str.w	r2, [r3, #456]	; 0x1c8

      Status = (uint32_t)DAVEApp_SUCCESS;
 8004004:	f04f 0300 	mov.w	r3, #0
 8004008:	60fb      	str	r3, [r7, #12]
 800400a:	e002      	b.n	8004012 <ADCGROUP001_ActiveSharedServiceRequestNode+0x72>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 800400c:	f04f 0302 	mov.w	r3, #2
 8004010:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8004012:	68fb      	ldr	r3, [r7, #12]
}
 8004014:	4618      	mov	r0, r3
 8004016:	f107 0714 	add.w	r7, r7, #20
 800401a:	46bd      	mov	sp, r7
 800401c:	bc80      	pop	{r7}
 800401e:	4770      	bx	lr

08004020 <ADCGROUP001_DeActiveSharedServiceRequestNode>:

/* This deactivates the shared service request node.*/
status_t ADCGROUP001_DeActiveSharedServiceRequestNode(
                          const ADCGROUP001_HandleType *HandlePtr, uint8_t Node)
{
 8004020:	b480      	push	{r7}
 8004022:	b085      	sub	sp, #20
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
 8004028:	460b      	mov	r3, r1
 800402a:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 800402c:	f04f 0301 	mov.w	r3, #1
 8004030:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	695b      	ldr	r3, [r3, #20]
 8004036:	60bb      	str	r3, [r7, #8]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	68db      	ldr	r3, [r3, #12]
 800403c:	781b      	ldrb	r3, [r3, #0]
 800403e:	2b01      	cmp	r3, #1
 8004040:	d119      	bne.n	8004076 <ADCGROUP001_DeActiveSharedServiceRequestNode+0x56>
  {
    if( Node <= (uint8_t)(ADCGROUP001_MAX_SERVICE_REQUEST_NODE - 1))
 8004042:	78fb      	ldrb	r3, [r7, #3]
 8004044:	2b03      	cmp	r3, #3
 8004046:	d813      	bhi.n	8004070 <ADCGROUP001_DeActiveSharedServiceRequestNode+0x50>
    {
      /* Deactivate the shared service request node.*/
      CLR_BIT(VADCGroupPtr->SRACT, ((uint32_t)VADC_G_SRACT_ASSR0_Pos + (uint32_t)Node));
 8004048:	68bb      	ldr	r3, [r7, #8]
 800404a:	f8d3 21c8 	ldr.w	r2, [r3, #456]	; 0x1c8
 800404e:	78fb      	ldrb	r3, [r7, #3]
 8004050:	f103 0308 	add.w	r3, r3, #8
 8004054:	f04f 0101 	mov.w	r1, #1
 8004058:	fa01 f303 	lsl.w	r3, r1, r3
 800405c:	ea6f 0303 	mvn.w	r3, r3
 8004060:	401a      	ands	r2, r3
 8004062:	68bb      	ldr	r3, [r7, #8]
 8004064:	f8c3 21c8 	str.w	r2, [r3, #456]	; 0x1c8

      Status = (uint32_t)DAVEApp_SUCCESS;
 8004068:	f04f 0300 	mov.w	r3, #0
 800406c:	60fb      	str	r3, [r7, #12]
 800406e:	e002      	b.n	8004076 <ADCGROUP001_DeActiveSharedServiceRequestNode+0x56>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 8004070:	f04f 0302 	mov.w	r3, #2
 8004074:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8004076:	68fb      	ldr	r3, [r7, #12]
}
 8004078:	4618      	mov	r0, r3
 800407a:	f107 0714 	add.w	r7, r7, #20
 800407e:	46bd      	mov	sp, r7
 8004080:	bc80      	pop	{r7}
 8004082:	4770      	bx	lr

08004084 <ADCGROUP001_EMUXStartSelection>:


/* This Function sets the value of EMUX start selection. */
status_t ADCGROUP001_EMUXStartSelection(
          const ADCGROUP001_HandleType *HandlePtr, uint8_t StartSelectionValue)
{
 8004084:	b480      	push	{r7}
 8004086:	b085      	sub	sp, #20
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
 800408c:	460b      	mov	r3, r1
 800408e:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 8004090:	f04f 0301 	mov.w	r3, #1
 8004094:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	695b      	ldr	r3, [r3, #20]
 800409a:	60bb      	str	r3, [r7, #8]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	68db      	ldr	r3, [r3, #12]
 80040a0:	781b      	ldrb	r3, [r3, #0]
 80040a2:	2b01      	cmp	r3, #1
 80040a4:	d115      	bne.n	80040d2 <ADCGROUP001_EMUXStartSelection+0x4e>
  {
    if( StartSelectionValue <= (uint8_t)ADCGROUP001_MAX_ADC_GROUP_CHANNEL)
 80040a6:	78fb      	ldrb	r3, [r7, #3]
 80040a8:	2b08      	cmp	r3, #8
 80040aa:	d80f      	bhi.n	80040cc <ADCGROUP001_EMUXStartSelection+0x48>
    {
      /* Set the EMUX start selection */
      WR_REG(VADCGroupPtr->EMUXCTR, VADC_G_EMUXCTR_EMUXSET_Msk,
 80040ac:	78fb      	ldrb	r3, [r7, #3]
 80040ae:	f003 0207 	and.w	r2, r3, #7
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	f8d3 31f0 	ldr.w	r3, [r3, #496]	; 0x1f0
 80040b8:	f023 0307 	bic.w	r3, r3, #7
 80040bc:	431a      	orrs	r2, r3
 80040be:	68bb      	ldr	r3, [r7, #8]
 80040c0:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0
                     VADC_G_EMUXCTR_EMUXSET_Pos, (uint32_t)StartSelectionValue);
      Status = (uint32_t)DAVEApp_SUCCESS;
 80040c4:	f04f 0300 	mov.w	r3, #0
 80040c8:	60fb      	str	r3, [r7, #12]
 80040ca:	e002      	b.n	80040d2 <ADCGROUP001_EMUXStartSelection+0x4e>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 80040cc:	f04f 0302 	mov.w	r3, #2
 80040d0:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 80040d2:	68fb      	ldr	r3, [r7, #12]
}
 80040d4:	4618      	mov	r0, r3
 80040d6:	f107 0714 	add.w	r7, r7, #20
 80040da:	46bd      	mov	sp, r7
 80040dc:	bc80      	pop	{r7}
 80040de:	4770      	bx	lr

080040e0 <ADCGROUP001_GetEMUXStartSelection>:

/* This function gets the value of EMUX start selection. */
status_t ADCGROUP001_GetEMUXStartSelection(
       const ADCGROUP001_HandleType *HandlePtr, uint8_t *StartSelectionValuePtr)
{
 80040e0:	b480      	push	{r7}
 80040e2:	b085      	sub	sp, #20
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
 80040e8:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 80040ea:	f04f 0301 	mov.w	r3, #1
 80040ee:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	695b      	ldr	r3, [r3, #20]
 80040f4:	60bb      	str	r3, [r7, #8]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	68db      	ldr	r3, [r3, #12]
 80040fa:	781b      	ldrb	r3, [r3, #0]
 80040fc:	2b01      	cmp	r3, #1
 80040fe:	d112      	bne.n	8004126 <ADCGROUP001_GetEMUXStartSelection+0x46>
  {
    if(StartSelectionValuePtr != NULL)
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d00c      	beq.n	8004120 <ADCGROUP001_GetEMUXStartSelection+0x40>
    {
      /* Get the EMUX start selection*/
      *StartSelectionValuePtr = (uint8_t)RD_REG( VADCGroupPtr->EMUXCTR,
 8004106:	68bb      	ldr	r3, [r7, #8]
 8004108:	f8d3 31f0 	ldr.w	r3, [r3, #496]	; 0x1f0
 800410c:	b2db      	uxtb	r3, r3
 800410e:	f003 0307 	and.w	r3, r3, #7
 8004112:	b2da      	uxtb	r2, r3
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	701a      	strb	r2, [r3, #0]
                        VADC_G_EMUXCTR_EMUXSET_Msk, VADC_G_EMUXCTR_EMUXSET_Pos);
      Status = (uint32_t)DAVEApp_SUCCESS;
 8004118:	f04f 0300 	mov.w	r3, #0
 800411c:	60fb      	str	r3, [r7, #12]
 800411e:	e002      	b.n	8004126 <ADCGROUP001_GetEMUXStartSelection+0x46>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 8004120:	f04f 0302 	mov.w	r3, #2
 8004124:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8004126:	68fb      	ldr	r3, [r7, #12]
}
 8004128:	4618      	mov	r0, r3
 800412a:	f107 0714 	add.w	r7, r7, #20
 800412e:	46bd      	mov	sp, r7
 8004130:	bc80      	pop	{r7}
 8004132:	4770      	bx	lr

08004134 <ADCGROUP001_SetEMUXChannelSelect>:

/* This function sets the value of EMUX channel select. */
status_t ADCGROUP001_SetEMUXChannelSelect(
          const ADCGROUP001_HandleType *HandlePtr, uint8_t ChannelSelectValue)
{
 8004134:	b480      	push	{r7}
 8004136:	b085      	sub	sp, #20
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
 800413c:	460b      	mov	r3, r1
 800413e:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 8004140:	f04f 0301 	mov.w	r3, #1
 8004144:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	695b      	ldr	r3, [r3, #20]
 800414a:	60bb      	str	r3, [r7, #8]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	68db      	ldr	r3, [r3, #12]
 8004150:	781b      	ldrb	r3, [r3, #0]
 8004152:	2b01      	cmp	r3, #1
 8004154:	d117      	bne.n	8004186 <ADCGROUP001_SetEMUXChannelSelect+0x52>
  {
    if( ChannelSelectValue <= (uint8_t)ADCGROUP001_TOTAL_ADC_CHANNEL )
 8004156:	78fb      	ldrb	r3, [r7, #3]
 8004158:	2b20      	cmp	r3, #32
 800415a:	d811      	bhi.n	8004180 <ADCGROUP001_SetEMUXChannelSelect+0x4c>
    {
      /* Set the EMUX channel select*/
      WR_REG(VADCGroupPtr->EMUXCTR, VADC_G_EMUXCTR_EMUXCH_Msk,
 800415c:	78fb      	ldrb	r3, [r7, #3]
 800415e:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8004162:	f403 12f8 	and.w	r2, r3, #2031616	; 0x1f0000
 8004166:	68bb      	ldr	r3, [r7, #8]
 8004168:	f8d3 31f0 	ldr.w	r3, [r3, #496]	; 0x1f0
 800416c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004170:	431a      	orrs	r2, r3
 8004172:	68bb      	ldr	r3, [r7, #8]
 8004174:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0
                       VADC_G_EMUXCTR_EMUXCH_Pos, (uint32_t)ChannelSelectValue);

      Status = (uint32_t)DAVEApp_SUCCESS;
 8004178:	f04f 0300 	mov.w	r3, #0
 800417c:	60fb      	str	r3, [r7, #12]
 800417e:	e002      	b.n	8004186 <ADCGROUP001_SetEMUXChannelSelect+0x52>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 8004180:	f04f 0302 	mov.w	r3, #2
 8004184:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8004186:	68fb      	ldr	r3, [r7, #12]
}
 8004188:	4618      	mov	r0, r3
 800418a:	f107 0714 	add.w	r7, r7, #20
 800418e:	46bd      	mov	sp, r7
 8004190:	bc80      	pop	{r7}
 8004192:	4770      	bx	lr

08004194 <ADCGROUP001_SetEMUXMode>:

/* This function sets the value of EMUX mode. */
status_t ADCGROUP001_SetEMUXMode(const ADCGROUP001_HandleType *HandlePtr,
                                                                  uint8_t Mode)
{
 8004194:	b480      	push	{r7}
 8004196:	b087      	sub	sp, #28
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
 800419c:	460b      	mov	r3, r1
 800419e:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 80041a0:	f04f 0301 	mov.w	r3, #1
 80041a4:	617b      	str	r3, [r7, #20]
  uint32_t ModeTemp;
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	695b      	ldr	r3, [r3, #20]
 80041aa:	613b      	str	r3, [r7, #16]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	68db      	ldr	r3, [r3, #12]
 80041b0:	781b      	ldrb	r3, [r3, #0]
 80041b2:	2b01      	cmp	r3, #1
 80041b4:	d11f      	bne.n	80041f6 <ADCGROUP001_SetEMUXMode+0x62>
  {
    if(Mode <= (uint8_t)ADCGROUP001_SEQUENCEMODE)
 80041b6:	78fb      	ldrb	r3, [r7, #3]
 80041b8:	2b03      	cmp	r3, #3
 80041ba:	d819      	bhi.n	80041f0 <ADCGROUP001_SetEMUXMode+0x5c>
    {
      /* Set the EMUX mode*/
      ModeTemp = VADCGroupPtr->EMUXCTR;
 80041bc:	693b      	ldr	r3, [r7, #16]
 80041be:	f8d3 31f0 	ldr.w	r3, [r3, #496]	; 0x1f0
 80041c2:	60fb      	str	r3, [r7, #12]
      ModeTemp &= (uint32_t)~(VADC_G_EMUXCTR_EMUXMODE_Msk);
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80041ca:	60fb      	str	r3, [r7, #12]
      ModeTemp |= (VADC_G_EMUXCTR_EMXWC_Msk) |
                      (((uint32_t)Mode << VADC_G_EMUXCTR_EMUXMODE_Pos) & VADC_G_EMUXCTR_EMUXMODE_Msk);
 80041cc:	78fb      	ldrb	r3, [r7, #3]
 80041ce:	ea4f 6383 	mov.w	r3, r3, lsl #26
 80041d2:	f003 6240 	and.w	r2, r3, #201326592	; 0xc000000
    if(Mode <= (uint8_t)ADCGROUP001_SEQUENCEMODE)
    {
      /* Set the EMUX mode*/
      ModeTemp = VADCGroupPtr->EMUXCTR;
      ModeTemp &= (uint32_t)~(VADC_G_EMUXCTR_EMUXMODE_Msk);
      ModeTemp |= (VADC_G_EMUXCTR_EMXWC_Msk) |
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	4313      	orrs	r3, r2
 80041da:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80041de:	60fb      	str	r3, [r7, #12]
                      (((uint32_t)Mode << VADC_G_EMUXCTR_EMUXMODE_Pos) & VADC_G_EMUXCTR_EMUXMODE_Msk);
      VADCGroupPtr->EMUXCTR = ModeTemp;
 80041e0:	693b      	ldr	r3, [r7, #16]
 80041e2:	68fa      	ldr	r2, [r7, #12]
 80041e4:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0

      Status = (uint32_t)DAVEApp_SUCCESS;
 80041e8:	f04f 0300 	mov.w	r3, #0
 80041ec:	617b      	str	r3, [r7, #20]
 80041ee:	e002      	b.n	80041f6 <ADCGROUP001_SetEMUXMode+0x62>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 80041f0:	f04f 0302 	mov.w	r3, #2
 80041f4:	617b      	str	r3, [r7, #20]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 80041f6:	697b      	ldr	r3, [r7, #20]
}
 80041f8:	4618      	mov	r0, r3
 80041fa:	f107 071c 	add.w	r7, r7, #28
 80041fe:	46bd      	mov	sp, r7
 8004200:	bc80      	pop	{r7}
 8004202:	4770      	bx	lr

08004204 <ADCGROUP001_SetEMUXCodeScheme>:


/* This function sets the value of EMUX coding scheme. */
status_t ADCGROUP001_SetEMUXCodeScheme(const ADCGROUP001_HandleType *HandlePtr,
                                                            uint8_t CodeScheme)
{
 8004204:	b480      	push	{r7}
 8004206:	b087      	sub	sp, #28
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
 800420c:	460b      	mov	r3, r1
 800420e:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 8004210:	f04f 0301 	mov.w	r3, #1
 8004214:	617b      	str	r3, [r7, #20]
  uint32_t CodeSchemeTemp = (uint32_t)0;
 8004216:	f04f 0300 	mov.w	r3, #0
 800421a:	613b      	str	r3, [r7, #16]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	695b      	ldr	r3, [r3, #20]
 8004220:	60fb      	str	r3, [r7, #12]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	68db      	ldr	r3, [r3, #12]
 8004226:	781b      	ldrb	r3, [r3, #0]
 8004228:	2b01      	cmp	r3, #1
 800422a:	d11f      	bne.n	800426c <ADCGROUP001_SetEMUXCodeScheme+0x68>
  {
    if(CodeScheme <= (uint8_t)ADCGROUP001_GRAYCODE)
 800422c:	78fb      	ldrb	r3, [r7, #3]
 800422e:	2b01      	cmp	r3, #1
 8004230:	d819      	bhi.n	8004266 <ADCGROUP001_SetEMUXCodeScheme+0x62>
    {
      /* Set the EMUX code scheme*/
      CodeSchemeTemp = VADCGroupPtr->EMUXCTR;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	f8d3 31f0 	ldr.w	r3, [r3, #496]	; 0x1f0
 8004238:	613b      	str	r3, [r7, #16]
      CodeSchemeTemp &= (uint32_t)~(VADC_G_EMUXCTR_EMXCOD_Msk);
 800423a:	693b      	ldr	r3, [r7, #16]
 800423c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004240:	613b      	str	r3, [r7, #16]
      CodeSchemeTemp |= (VADC_G_EMUXCTR_EMXWC_Msk) |
                    (((uint32_t)CodeScheme << VADC_G_EMUXCTR_EMXCOD_Pos) & VADC_G_EMUXCTR_EMXCOD_Msk);
 8004242:	78fb      	ldrb	r3, [r7, #3]
 8004244:	ea4f 7303 	mov.w	r3, r3, lsl #28
 8004248:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
    if(CodeScheme <= (uint8_t)ADCGROUP001_GRAYCODE)
    {
      /* Set the EMUX code scheme*/
      CodeSchemeTemp = VADCGroupPtr->EMUXCTR;
      CodeSchemeTemp &= (uint32_t)~(VADC_G_EMUXCTR_EMXCOD_Msk);
      CodeSchemeTemp |= (VADC_G_EMUXCTR_EMXWC_Msk) |
 800424c:	693b      	ldr	r3, [r7, #16]
 800424e:	4313      	orrs	r3, r2
 8004250:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004254:	613b      	str	r3, [r7, #16]
                    (((uint32_t)CodeScheme << VADC_G_EMUXCTR_EMXCOD_Pos) & VADC_G_EMUXCTR_EMXCOD_Msk);
      VADCGroupPtr->EMUXCTR = CodeSchemeTemp;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	693a      	ldr	r2, [r7, #16]
 800425a:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0

      Status = (uint32_t)DAVEApp_SUCCESS;
 800425e:	f04f 0300 	mov.w	r3, #0
 8004262:	617b      	str	r3, [r7, #20]
 8004264:	e002      	b.n	800426c <ADCGROUP001_SetEMUXCodeScheme+0x68>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 8004266:	f04f 0302 	mov.w	r3, #2
 800426a:	617b      	str	r3, [r7, #20]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 800426c:	697b      	ldr	r3, [r7, #20]
}
 800426e:	4618      	mov	r0, r3
 8004270:	f107 071c 	add.w	r7, r7, #28
 8004274:	46bd      	mov	sp, r7
 8004276:	bc80      	pop	{r7}
 8004278:	4770      	bx	lr
 800427a:	bf00      	nop

0800427c <ADCGROUP001_SetGroupClass0SampleTime>:

/* This function sets the sample time for standard conversion mode */
status_t ADCGROUP001_SetGroupClass0SampleTime(
                                        const ADCGROUP001_HandleType *HandlePtr,
                                                             uint8_t SampleTime)
{
 800427c:	b480      	push	{r7}
 800427e:	b085      	sub	sp, #20
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
 8004284:	460b      	mov	r3, r1
 8004286:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 8004288:	f04f 0301 	mov.w	r3, #1
 800428c:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	695b      	ldr	r3, [r3, #20]
 8004292:	60bb      	str	r3, [r7, #8]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	68db      	ldr	r3, [r3, #12]
 8004298:	781b      	ldrb	r3, [r3, #0]
 800429a:	2b01      	cmp	r3, #1
 800429c:	d115      	bne.n	80042ca <ADCGROUP001_SetGroupClass0SampleTime+0x4e>
  {
    if(SampleTime < (uint8_t)ADCGROUP001_MAX_SAMPLE_TIME_CONTROL_VAL)
 800429e:	78fb      	ldrb	r3, [r7, #3]
 80042a0:	2b1f      	cmp	r3, #31
 80042a2:	d80f      	bhi.n	80042c4 <ADCGROUP001_SetGroupClass0SampleTime+0x48>
    {
      /* Set standard sample time control for class 0 */
      WR_REG(VADCGroupPtr->ICLASS[0], VADC_G_ICLASS_STCS_Msk,
 80042a4:	78fb      	ldrb	r3, [r7, #3]
 80042a6:	f003 021f 	and.w	r2, r3, #31
 80042aa:	68bb      	ldr	r3, [r7, #8]
 80042ac:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80042b0:	f023 031f 	bic.w	r3, r3, #31
 80042b4:	431a      	orrs	r2, r3
 80042b6:	68bb      	ldr	r3, [r7, #8]
 80042b8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
                                 VADC_G_ICLASS_STCS_Pos, (uint32_t)SampleTime);

      Status = (uint32_t)DAVEApp_SUCCESS;
 80042bc:	f04f 0300 	mov.w	r3, #0
 80042c0:	60fb      	str	r3, [r7, #12]
 80042c2:	e002      	b.n	80042ca <ADCGROUP001_SetGroupClass0SampleTime+0x4e>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 80042c4:	f04f 0302 	mov.w	r3, #2
 80042c8:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 80042ca:	68fb      	ldr	r3, [r7, #12]
}
 80042cc:	4618      	mov	r0, r3
 80042ce:	f107 0714 	add.w	r7, r7, #20
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bc80      	pop	{r7}
 80042d6:	4770      	bx	lr

080042d8 <ADCGROUP001_SetGroupClass1SampleTime>:

/* This function sets the sample time for standard conversion mode */
status_t ADCGROUP001_SetGroupClass1SampleTime(
                                        const ADCGROUP001_HandleType *HandlePtr,
                                                             uint8_t SampleTime)
{
 80042d8:	b480      	push	{r7}
 80042da:	b085      	sub	sp, #20
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
 80042e0:	460b      	mov	r3, r1
 80042e2:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 80042e4:	f04f 0301 	mov.w	r3, #1
 80042e8:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	695b      	ldr	r3, [r3, #20]
 80042ee:	60bb      	str	r3, [r7, #8]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	68db      	ldr	r3, [r3, #12]
 80042f4:	781b      	ldrb	r3, [r3, #0]
 80042f6:	2b01      	cmp	r3, #1
 80042f8:	d115      	bne.n	8004326 <ADCGROUP001_SetGroupClass1SampleTime+0x4e>
  {
    if(SampleTime < (uint8_t)ADCGROUP001_MAX_SAMPLE_TIME_CONTROL_VAL)
 80042fa:	78fb      	ldrb	r3, [r7, #3]
 80042fc:	2b1f      	cmp	r3, #31
 80042fe:	d80f      	bhi.n	8004320 <ADCGROUP001_SetGroupClass1SampleTime+0x48>
    {
      /* Set standard sample time control for class 1 */
      WR_REG(VADCGroupPtr->ICLASS[1], VADC_G_ICLASS_STCS_Msk,
 8004300:	78fb      	ldrb	r3, [r7, #3]
 8004302:	f003 021f 	and.w	r2, r3, #31
 8004306:	68bb      	ldr	r3, [r7, #8]
 8004308:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800430c:	f023 031f 	bic.w	r3, r3, #31
 8004310:	431a      	orrs	r2, r3
 8004312:	68bb      	ldr	r3, [r7, #8]
 8004314:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
                                 VADC_G_ICLASS_STCS_Pos, (uint32_t)SampleTime);

      Status = (uint32_t)DAVEApp_SUCCESS;
 8004318:	f04f 0300 	mov.w	r3, #0
 800431c:	60fb      	str	r3, [r7, #12]
 800431e:	e002      	b.n	8004326 <ADCGROUP001_SetGroupClass1SampleTime+0x4e>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 8004320:	f04f 0302 	mov.w	r3, #2
 8004324:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8004326:	68fb      	ldr	r3, [r7, #12]
}
 8004328:	4618      	mov	r0, r3
 800432a:	f107 0714 	add.w	r7, r7, #20
 800432e:	46bd      	mov	sp, r7
 8004330:	bc80      	pop	{r7}
 8004332:	4770      	bx	lr

08004334 <ADCGROUP001_SetGroupClass0EmuxSampleTime>:

/* This function sets the sample time for EMUX conversion mode*/
status_t ADCGROUP001_SetGroupClass0EmuxSampleTime(
                                        const ADCGROUP001_HandleType *HandlePtr,
                                        uint8_t SampleTime)
{
 8004334:	b480      	push	{r7}
 8004336:	b085      	sub	sp, #20
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
 800433c:	460b      	mov	r3, r1
 800433e:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 8004340:	f04f 0301 	mov.w	r3, #1
 8004344:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	695b      	ldr	r3, [r3, #20]
 800434a:	60bb      	str	r3, [r7, #8]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	68db      	ldr	r3, [r3, #12]
 8004350:	781b      	ldrb	r3, [r3, #0]
 8004352:	2b01      	cmp	r3, #1
 8004354:	d117      	bne.n	8004386 <ADCGROUP001_SetGroupClass0EmuxSampleTime+0x52>
  {
    if(SampleTime < (uint8_t)ADCGROUP001_MAX_SAMPLE_TIME_CONTROL_VAL)
 8004356:	78fb      	ldrb	r3, [r7, #3]
 8004358:	2b1f      	cmp	r3, #31
 800435a:	d811      	bhi.n	8004380 <ADCGROUP001_SetGroupClass0EmuxSampleTime+0x4c>
    {
      /* Set EMUX sample time control for class 0 */
      WR_REG(VADCGroupPtr->ICLASS[0], VADC_G_ICLASS_STCE_Msk,
 800435c:	78fb      	ldrb	r3, [r7, #3]
 800435e:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8004362:	f403 12f8 	and.w	r2, r3, #2031616	; 0x1f0000
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800436c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004370:	431a      	orrs	r2, r3
 8004372:	68bb      	ldr	r3, [r7, #8]
 8004374:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
                                 VADC_G_ICLASS_STCE_Pos, (uint32_t)SampleTime);

      Status = (uint32_t)DAVEApp_SUCCESS;
 8004378:	f04f 0300 	mov.w	r3, #0
 800437c:	60fb      	str	r3, [r7, #12]
 800437e:	e002      	b.n	8004386 <ADCGROUP001_SetGroupClass0EmuxSampleTime+0x52>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 8004380:	f04f 0302 	mov.w	r3, #2
 8004384:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8004386:	68fb      	ldr	r3, [r7, #12]
}
 8004388:	4618      	mov	r0, r3
 800438a:	f107 0714 	add.w	r7, r7, #20
 800438e:	46bd      	mov	sp, r7
 8004390:	bc80      	pop	{r7}
 8004392:	4770      	bx	lr

08004394 <ADCGROUP001_SetGroupClass1EmuxSampleTime>:

/* This function sets the sample time for EMUX conversion mode*/
status_t ADCGROUP001_SetGroupClass1EmuxSampleTime(
                                        const ADCGROUP001_HandleType *HandlePtr,
                                        uint8_t SampleTime)
{
 8004394:	b480      	push	{r7}
 8004396:	b085      	sub	sp, #20
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
 800439c:	460b      	mov	r3, r1
 800439e:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 80043a0:	f04f 0301 	mov.w	r3, #1
 80043a4:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	695b      	ldr	r3, [r3, #20]
 80043aa:	60bb      	str	r3, [r7, #8]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	68db      	ldr	r3, [r3, #12]
 80043b0:	781b      	ldrb	r3, [r3, #0]
 80043b2:	2b01      	cmp	r3, #1
 80043b4:	d117      	bne.n	80043e6 <ADCGROUP001_SetGroupClass1EmuxSampleTime+0x52>
  {
    if(SampleTime < (uint8_t)ADCGROUP001_MAX_SAMPLE_TIME_CONTROL_VAL)
 80043b6:	78fb      	ldrb	r3, [r7, #3]
 80043b8:	2b1f      	cmp	r3, #31
 80043ba:	d811      	bhi.n	80043e0 <ADCGROUP001_SetGroupClass1EmuxSampleTime+0x4c>
    {
      /* Set EMUX sample time control for class 1 */
      WR_REG(VADCGroupPtr->ICLASS[1], VADC_G_ICLASS_STCE_Msk,
 80043bc:	78fb      	ldrb	r3, [r7, #3]
 80043be:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80043c2:	f403 12f8 	and.w	r2, r3, #2031616	; 0x1f0000
 80043c6:	68bb      	ldr	r3, [r7, #8]
 80043c8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80043cc:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80043d0:	431a      	orrs	r2, r3
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
                                  VADC_G_ICLASS_STCE_Pos, (uint32_t)SampleTime);
      Status = (uint32_t)DAVEApp_SUCCESS;
 80043d8:	f04f 0300 	mov.w	r3, #0
 80043dc:	60fb      	str	r3, [r7, #12]
 80043de:	e002      	b.n	80043e6 <ADCGROUP001_SetGroupClass1EmuxSampleTime+0x52>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 80043e0:	f04f 0302 	mov.w	r3, #2
 80043e4:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 80043e6:	68fb      	ldr	r3, [r7, #12]
}
 80043e8:	4618      	mov	r0, r3
 80043ea:	f107 0714 	add.w	r7, r7, #20
 80043ee:	46bd      	mov	sp, r7
 80043f0:	bc80      	pop	{r7}
 80043f2:	4770      	bx	lr

080043f4 <ADCGROUP001_SetGroupClass0ConvMode>:

/* This function sets the standard conversion mode in group class 0 */
status_t ADCGROUP001_SetGroupClass0ConvMode(
                                      const ADCGROUP001_HandleType *HandlePtr,
                                      uint8_t ConversionModeVal)
{
 80043f4:	b480      	push	{r7}
 80043f6:	b085      	sub	sp, #20
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
 80043fc:	460b      	mov	r3, r1
 80043fe:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 8004400:	f04f 0301 	mov.w	r3, #1
 8004404:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	695b      	ldr	r3, [r3, #20]
 800440a:	60bb      	str	r3, [r7, #8]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	68db      	ldr	r3, [r3, #12]
 8004410:	781b      	ldrb	r3, [r3, #0]
 8004412:	2b01      	cmp	r3, #1
 8004414:	d11a      	bne.n	800444c <ADCGROUP001_SetGroupClass0ConvMode+0x58>
  {
    if((ConversionModeVal <= (uint8_t)ADCGROUP001_8BIT) ||
 8004416:	78fb      	ldrb	r3, [r7, #3]
 8004418:	2b02      	cmp	r3, #2
 800441a:	d902      	bls.n	8004422 <ADCGROUP001_SetGroupClass0ConvMode+0x2e>
 800441c:	78fb      	ldrb	r3, [r7, #3]
 800441e:	2b05      	cmp	r3, #5
 8004420:	d111      	bne.n	8004446 <ADCGROUP001_SetGroupClass0ConvMode+0x52>
        (ConversionModeVal == (uint8_t)ADCGROUP001_10BITFAST))
    {
      /* Set conversion mode for class 0 */
      WR_REG(VADCGroupPtr->ICLASS[0], VADC_G_ICLASS_CMS_Msk,
 8004422:	78fb      	ldrb	r3, [r7, #3]
 8004424:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8004428:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8004432:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004436:	431a      	orrs	r2, r3
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
                            VADC_G_ICLASS_CMS_Pos, (uint32_t)ConversionModeVal);

      Status = (uint32_t)DAVEApp_SUCCESS;
 800443e:	f04f 0300 	mov.w	r3, #0
 8004442:	60fb      	str	r3, [r7, #12]
 8004444:	e002      	b.n	800444c <ADCGROUP001_SetGroupClass0ConvMode+0x58>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 8004446:	f04f 0302 	mov.w	r3, #2
 800444a:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 800444c:	68fb      	ldr	r3, [r7, #12]
}
 800444e:	4618      	mov	r0, r3
 8004450:	f107 0714 	add.w	r7, r7, #20
 8004454:	46bd      	mov	sp, r7
 8004456:	bc80      	pop	{r7}
 8004458:	4770      	bx	lr
 800445a:	bf00      	nop

0800445c <ADCGROUP001_SetGroupClass1ConvMode>:

/* This function sets the standard conversion mode */
status_t ADCGROUP001_SetGroupClass1ConvMode(
                                      const ADCGROUP001_HandleType *HandlePtr,
                                      uint8_t ConversionModeVal)
{
 800445c:	b480      	push	{r7}
 800445e:	b085      	sub	sp, #20
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
 8004464:	460b      	mov	r3, r1
 8004466:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 8004468:	f04f 0301 	mov.w	r3, #1
 800446c:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	695b      	ldr	r3, [r3, #20]
 8004472:	60bb      	str	r3, [r7, #8]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	68db      	ldr	r3, [r3, #12]
 8004478:	781b      	ldrb	r3, [r3, #0]
 800447a:	2b01      	cmp	r3, #1
 800447c:	d11a      	bne.n	80044b4 <ADCGROUP001_SetGroupClass1ConvMode+0x58>
  {
    if((ConversionModeVal <= (uint8_t)ADCGROUP001_8BIT) ||
 800447e:	78fb      	ldrb	r3, [r7, #3]
 8004480:	2b02      	cmp	r3, #2
 8004482:	d902      	bls.n	800448a <ADCGROUP001_SetGroupClass1ConvMode+0x2e>
 8004484:	78fb      	ldrb	r3, [r7, #3]
 8004486:	2b05      	cmp	r3, #5
 8004488:	d111      	bne.n	80044ae <ADCGROUP001_SetGroupClass1ConvMode+0x52>
        (ConversionModeVal == (uint8_t)ADCGROUP001_10BITFAST))
    {
      /* Set conversion mode for class 1 */
      WR_REG(VADCGroupPtr->ICLASS[1], VADC_G_ICLASS_CMS_Msk,
 800448a:	78fb      	ldrb	r3, [r7, #3]
 800448c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8004490:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004494:	68bb      	ldr	r3, [r7, #8]
 8004496:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800449a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800449e:	431a      	orrs	r2, r3
 80044a0:	68bb      	ldr	r3, [r7, #8]
 80044a2:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
                            VADC_G_ICLASS_CMS_Pos, (uint32_t)ConversionModeVal);
      Status = (uint32_t)DAVEApp_SUCCESS;
 80044a6:	f04f 0300 	mov.w	r3, #0
 80044aa:	60fb      	str	r3, [r7, #12]
 80044ac:	e002      	b.n	80044b4 <ADCGROUP001_SetGroupClass1ConvMode+0x58>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 80044ae:	f04f 0302 	mov.w	r3, #2
 80044b2:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 80044b4:	68fb      	ldr	r3, [r7, #12]
}
 80044b6:	4618      	mov	r0, r3
 80044b8:	f107 0714 	add.w	r7, r7, #20
 80044bc:	46bd      	mov	sp, r7
 80044be:	bc80      	pop	{r7}
 80044c0:	4770      	bx	lr
 80044c2:	bf00      	nop

080044c4 <ADCGROUP001_SetGroupClass0EmuxConvMode>:
/* This function sets the emux conversion mode */
status_t ADCGROUP001_SetGroupClass0EmuxConvMode(
                                        const ADCGROUP001_HandleType *HandlePtr,
                                        uint8_t ConversionModeVal
                                          )
{
 80044c4:	b480      	push	{r7}
 80044c6:	b085      	sub	sp, #20
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
 80044cc:	460b      	mov	r3, r1
 80044ce:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 80044d0:	f04f 0301 	mov.w	r3, #1
 80044d4:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	695b      	ldr	r3, [r3, #20]
 80044da:	60bb      	str	r3, [r7, #8]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	68db      	ldr	r3, [r3, #12]
 80044e0:	781b      	ldrb	r3, [r3, #0]
 80044e2:	2b01      	cmp	r3, #1
 80044e4:	d11a      	bne.n	800451c <ADCGROUP001_SetGroupClass0EmuxConvMode+0x58>
  {
    if((ConversionModeVal <= (uint8_t)ADCGROUP001_8BIT) ||
 80044e6:	78fb      	ldrb	r3, [r7, #3]
 80044e8:	2b02      	cmp	r3, #2
 80044ea:	d902      	bls.n	80044f2 <ADCGROUP001_SetGroupClass0EmuxConvMode+0x2e>
 80044ec:	78fb      	ldrb	r3, [r7, #3]
 80044ee:	2b05      	cmp	r3, #5
 80044f0:	d111      	bne.n	8004516 <ADCGROUP001_SetGroupClass0EmuxConvMode+0x52>
        (ConversionModeVal == (uint8_t)ADCGROUP001_10BITFAST))
    {
      /* Set EMUX conversion mode for class 0 */
      WR_REG(VADCGroupPtr->ICLASS[0], VADC_G_ICLASS_CME_Msk,
 80044f2:	78fb      	ldrb	r3, [r7, #3]
 80044f4:	ea4f 6303 	mov.w	r3, r3, lsl #24
 80044f8:	f003 62e0 	and.w	r2, r3, #117440512	; 0x7000000
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8004502:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8004506:	431a      	orrs	r2, r3
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
                            VADC_G_ICLASS_CME_Pos, (uint32_t)ConversionModeVal);

      Status = (uint32_t)DAVEApp_SUCCESS;
 800450e:	f04f 0300 	mov.w	r3, #0
 8004512:	60fb      	str	r3, [r7, #12]
 8004514:	e002      	b.n	800451c <ADCGROUP001_SetGroupClass0EmuxConvMode+0x58>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 8004516:	f04f 0302 	mov.w	r3, #2
 800451a:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 800451c:	68fb      	ldr	r3, [r7, #12]
}
 800451e:	4618      	mov	r0, r3
 8004520:	f107 0714 	add.w	r7, r7, #20
 8004524:	46bd      	mov	sp, r7
 8004526:	bc80      	pop	{r7}
 8004528:	4770      	bx	lr
 800452a:	bf00      	nop

0800452c <ADCGROUP001_SetGroupClass1EmuxConvMode>:
/* This function sets the emux conversion mode */
status_t ADCGROUP001_SetGroupClass1EmuxConvMode(
                                        const ADCGROUP001_HandleType *HandlePtr,
                                        uint8_t ConversionModeVal
                                          )
{
 800452c:	b480      	push	{r7}
 800452e:	b085      	sub	sp, #20
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
 8004534:	460b      	mov	r3, r1
 8004536:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 8004538:	f04f 0301 	mov.w	r3, #1
 800453c:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	695b      	ldr	r3, [r3, #20]
 8004542:	60bb      	str	r3, [r7, #8]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	68db      	ldr	r3, [r3, #12]
 8004548:	781b      	ldrb	r3, [r3, #0]
 800454a:	2b01      	cmp	r3, #1
 800454c:	d11a      	bne.n	8004584 <ADCGROUP001_SetGroupClass1EmuxConvMode+0x58>
  {
    if((ConversionModeVal <= (uint8_t)ADCGROUP001_8BIT) ||
 800454e:	78fb      	ldrb	r3, [r7, #3]
 8004550:	2b02      	cmp	r3, #2
 8004552:	d902      	bls.n	800455a <ADCGROUP001_SetGroupClass1EmuxConvMode+0x2e>
 8004554:	78fb      	ldrb	r3, [r7, #3]
 8004556:	2b05      	cmp	r3, #5
 8004558:	d111      	bne.n	800457e <ADCGROUP001_SetGroupClass1EmuxConvMode+0x52>
        (ConversionModeVal == (uint8_t)ADCGROUP001_10BITFAST))
    {
      /* Set EMUX conversion mode for class 1 */
      WR_REG(VADCGroupPtr->ICLASS[1], VADC_G_ICLASS_CME_Msk,
 800455a:	78fb      	ldrb	r3, [r7, #3]
 800455c:	ea4f 6303 	mov.w	r3, r3, lsl #24
 8004560:	f003 62e0 	and.w	r2, r3, #117440512	; 0x7000000
 8004564:	68bb      	ldr	r3, [r7, #8]
 8004566:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800456a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800456e:	431a      	orrs	r2, r3
 8004570:	68bb      	ldr	r3, [r7, #8]
 8004572:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
                           VADC_G_ICLASS_CME_Pos, (uint32_t)ConversionModeVal);

      Status = (uint32_t)DAVEApp_SUCCESS;
 8004576:	f04f 0300 	mov.w	r3, #0
 800457a:	60fb      	str	r3, [r7, #12]
 800457c:	e002      	b.n	8004584 <ADCGROUP001_SetGroupClass1EmuxConvMode+0x58>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 800457e:	f04f 0302 	mov.w	r3, #2
 8004582:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8004584:	68fb      	ldr	r3, [r7, #12]
}
 8004586:	4618      	mov	r0, r3
 8004588:	f107 0714 	add.w	r7, r7, #20
 800458c:	46bd      	mov	sp, r7
 800458e:	bc80      	pop	{r7}
 8004590:	4770      	bx	lr
 8004592:	bf00      	nop

08004594 <ADCGROUP001_SetEMUXSampleTimeControl>:


/* This function sets the value of EMUX sample time control. */
status_t ADCGROUP001_SetEMUXSampleTimeControl(
                  const ADCGROUP001_HandleType *HandlePtr, uint8_t ControlValue)
{
 8004594:	b480      	push	{r7}
 8004596:	b087      	sub	sp, #28
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
 800459c:	460b      	mov	r3, r1
 800459e:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 80045a0:	f04f 0301 	mov.w	r3, #1
 80045a4:	617b      	str	r3, [r7, #20]
  uint32_t SampleTimeCtrl;
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	695b      	ldr	r3, [r3, #20]
 80045aa:	613b      	str	r3, [r7, #16]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	68db      	ldr	r3, [r3, #12]
 80045b0:	781b      	ldrb	r3, [r3, #0]
 80045b2:	2b01      	cmp	r3, #1
 80045b4:	d11f      	bne.n	80045f6 <ADCGROUP001_SetEMUXSampleTimeControl+0x62>
  {
    if(ControlValue <= (uint8_t)SET)
 80045b6:	78fb      	ldrb	r3, [r7, #3]
 80045b8:	2b01      	cmp	r3, #1
 80045ba:	d819      	bhi.n	80045f0 <ADCGROUP001_SetEMUXSampleTimeControl+0x5c>
    {
      /* Set the EMUX sample time control */
      SampleTimeCtrl = VADCGroupPtr->EMUXCTR;
 80045bc:	693b      	ldr	r3, [r7, #16]
 80045be:	f8d3 31f0 	ldr.w	r3, [r3, #496]	; 0x1f0
 80045c2:	60fb      	str	r3, [r7, #12]
      SampleTimeCtrl &= (uint32_t)~(VADC_G_EMUXCTR_EMXST_Msk);
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80045ca:	60fb      	str	r3, [r7, #12]
      SampleTimeCtrl |= (VADC_G_EMUXCTR_EMXWC_Msk) | \
                    (((uint32_t)ControlValue << VADC_G_EMUXCTR_EMXST_Pos) & VADC_G_EMUXCTR_EMXST_Msk);
 80045cc:	78fb      	ldrb	r3, [r7, #3]
 80045ce:	ea4f 7343 	mov.w	r3, r3, lsl #29
 80045d2:	f003 5200 	and.w	r2, r3, #536870912	; 0x20000000
    if(ControlValue <= (uint8_t)SET)
    {
      /* Set the EMUX sample time control */
      SampleTimeCtrl = VADCGroupPtr->EMUXCTR;
      SampleTimeCtrl &= (uint32_t)~(VADC_G_EMUXCTR_EMXST_Msk);
      SampleTimeCtrl |= (VADC_G_EMUXCTR_EMXWC_Msk) | \
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	4313      	orrs	r3, r2
 80045da:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80045de:	60fb      	str	r3, [r7, #12]
                    (((uint32_t)ControlValue << VADC_G_EMUXCTR_EMXST_Pos) & VADC_G_EMUXCTR_EMXST_Msk);
      VADCGroupPtr->EMUXCTR = SampleTimeCtrl;
 80045e0:	693b      	ldr	r3, [r7, #16]
 80045e2:	68fa      	ldr	r2, [r7, #12]
 80045e4:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0

      Status = (uint32_t)DAVEApp_SUCCESS;
 80045e8:	f04f 0300 	mov.w	r3, #0
 80045ec:	617b      	str	r3, [r7, #20]
 80045ee:	e002      	b.n	80045f6 <ADCGROUP001_SetEMUXSampleTimeControl+0x62>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 80045f0:	f04f 0302 	mov.w	r3, #2
 80045f4:	617b      	str	r3, [r7, #20]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 80045f6:	697b      	ldr	r3, [r7, #20]
}
 80045f8:	4618      	mov	r0, r3
 80045fa:	f107 071c 	add.w	r7, r7, #28
 80045fe:	46bd      	mov	sp, r7
 8004600:	bc80      	pop	{r7}
 8004602:	4770      	bx	lr

08004604 <ADCGLOB001_Init>:

/**
 *This function initialize all VADC Global registers based on GUI configuration.
 */
void ADCGLOB001_Init(void)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b082      	sub	sp, #8
 8004608:	af00      	add	r7, sp, #0
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 800460a:	f04f 0301 	mov.w	r3, #1
 800460e:	607b      	str	r3, [r7, #4]

    if(ADCGLOB001_Handle0.kDynamicDataPtr->StateType == ADCGLOB001_UNINITIALIZED )
 8004610:	f246 3328 	movw	r3, #25384	; 0x6328
 8004614:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004618:	685b      	ldr	r3, [r3, #4]
 800461a:	781b      	ldrb	r3, [r3, #0]
 800461c:	2b00      	cmp	r3, #0
 800461e:	f040 80bc 	bne.w	800479a <ADCGLOB001_Init+0x196>
    {        
        /* Bring ADC Module Out of Reset
         *  This is not applicable for XMC1000
         */
        RESET001_DeassertReset(PER0_VADC);
 8004622:	f04f 0001 	mov.w	r0, #1
 8004626:	f7fe f899 	bl	800275c <RESET001_DeassertReset>
        /* Bring the module out of disabled state.*/
        CLR_BIT( ADCGLOB001_Handle0.kGlobalPtr->CLC, VADC_CLC_DISR_Pos);
 800462a:	f246 3328 	movw	r3, #25384	; 0x6328
 800462e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004632:	681a      	ldr	r2, [r3, #0]
 8004634:	f246 3328 	movw	r3, #25384	; 0x6328
 8004638:	f6c0 0300 	movt	r3, #2048	; 0x800
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f023 0301 	bic.w	r3, r3, #1
 8004644:	6013      	str	r3, [r2, #0]
         * Make divider bit fields writable.
         * Configure Divider Factor for the Analog Internal Clock.
         * Configure Divider Factor for the Arbiter Clock.
         * Configure Double Clock for the MSB Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBCFG = \
 8004646:	f246 3328 	movw	r3, #25384	; 0x6328
 800464a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800464e:	681a      	ldr	r2, [r3, #0]
                (uint32_t)(((uint32_t)1<<VADC_GLOBCFG_DIVWC_Pos)| \
                        (((uint32_t)ADCGLOB001_Handle0.kArbiterClkDivider <<VADC_GLOBCFG_DIVD_Pos) & VADC_GLOBCFG_DIVD_Msk)| \
 8004650:	f246 3328 	movw	r3, #25384	; 0x6328
 8004654:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004658:	7b5b      	ldrb	r3, [r3, #13]
 800465a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800465e:	f403 7140 	and.w	r1, r3, #768	; 0x300
                        (((uint32_t)ADCGLOB001_Handle0.kAnalogClkDivider <<VADC_GLOBCFG_DIVA_Pos)&VADC_GLOBCFG_DIVA_Msk));
 8004662:	f246 3328 	movw	r3, #25384	; 0x6328
 8004666:	f6c0 0300 	movt	r3, #2048	; 0x800
 800466a:	7b1b      	ldrb	r3, [r3, #12]
 800466c:	f003 031f 	and.w	r3, r3, #31
         * Configure Divider Factor for the Analog Internal Clock.
         * Configure Divider Factor for the Arbiter Clock.
         * Configure Double Clock for the MSB Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBCFG = \
                (uint32_t)(((uint32_t)1<<VADC_GLOBCFG_DIVWC_Pos)| \
 8004670:	430b      	orrs	r3, r1
 8004672:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
         * Make divider bit fields writable.
         * Configure Divider Factor for the Analog Internal Clock.
         * Configure Divider Factor for the Arbiter Clock.
         * Configure Double Clock for the MSB Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBCFG = \
 8004676:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
                (uint32_t)(((uint32_t)1<<VADC_GLOBCFG_DIVWC_Pos)| \
                        (((uint32_t)ADCGLOB001_Handle0.kArbiterClkDivider <<VADC_GLOBCFG_DIVD_Pos) & VADC_GLOBCFG_DIVD_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kAnalogClkDivider <<VADC_GLOBCFG_DIVA_Pos)&VADC_GLOBCFG_DIVA_Msk));
        /* Make the divider bit fields write protected */
        CLR_BIT( ADCGLOB001_Handle0.kGlobalPtr->GLOBCFG, VADC_GLOBCFG_DIVWC_Pos);
 800467a:	f246 3328 	movw	r3, #25384	; 0x6328
 800467e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004682:	681a      	ldr	r2, [r3, #0]
 8004684:	f246 3328 	movw	r3, #25384	; 0x6328
 8004688:	f6c0 0300 	movt	r3, #2048	; 0x800
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004692:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004696:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
         * Configure Class0 Sample Time Control for Standard Conversion.
         * Configure Class0 Sample Time Control for EMUX Conversion.
         * Configure Class0 Conversion Mode for Standard Conversion.
         * Configure Class0 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[0] = \
 800469a:	f246 3328 	movw	r3, #25384	; 0x6328
 800469e:	f6c0 0300 	movt	r3, #2048	; 0x800
 80046a2:	681a      	ldr	r2, [r3, #0]
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.kEMUXConversionModeClass0 << VADC_GLOBICLASS_CME_Pos)&VADC_GLOBICLASS_CME_Msk)| \
 80046a4:	f246 3328 	movw	r3, #25384	; 0x6328
 80046a8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80046ac:	7d1b      	ldrb	r3, [r3, #20]
 80046ae:	ea4f 6303 	mov.w	r3, r3, lsl #24
 80046b2:	f003 61e0 	and.w	r1, r3, #117440512	; 0x7000000
                        (((uint32_t)ADCGLOB001_Handle0.kEMUXSampleTimeControlClass0 <<VADC_GLOBICLASS_STCE_Pos)&VADC_GLOBICLASS_STCE_Msk)| \
 80046b6:	f246 3328 	movw	r3, #25384	; 0x6328
 80046ba:	f6c0 0300 	movt	r3, #2048	; 0x800
 80046be:	7c1b      	ldrb	r3, [r3, #16]
 80046c0:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80046c4:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
         * Configure Class0 Sample Time Control for EMUX Conversion.
         * Configure Class0 Conversion Mode for Standard Conversion.
         * Configure Class0 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[0] = \
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.kEMUXConversionModeClass0 << VADC_GLOBICLASS_CME_Pos)&VADC_GLOBICLASS_CME_Msk)| \
 80046c8:	4319      	orrs	r1, r3
                        (((uint32_t)ADCGLOB001_Handle0.kEMUXSampleTimeControlClass0 <<VADC_GLOBICLASS_STCE_Pos)&VADC_GLOBICLASS_STCE_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kConversionModeClass0 <<VADC_GLOBICLASS_CMS_Pos)&VADC_GLOBICLASS_CMS_Msk)| \
 80046ca:	f246 3328 	movw	r3, #25384	; 0x6328
 80046ce:	f6c0 0300 	movt	r3, #2048	; 0x800
 80046d2:	7c9b      	ldrb	r3, [r3, #18]
 80046d4:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80046d8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
         * Configure Class0 Conversion Mode for Standard Conversion.
         * Configure Class0 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[0] = \
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.kEMUXConversionModeClass0 << VADC_GLOBICLASS_CME_Pos)&VADC_GLOBICLASS_CME_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kEMUXSampleTimeControlClass0 <<VADC_GLOBICLASS_STCE_Pos)&VADC_GLOBICLASS_STCE_Msk)| \
 80046dc:	4319      	orrs	r1, r3
                        (((uint32_t)ADCGLOB001_Handle0.kConversionModeClass0 <<VADC_GLOBICLASS_CMS_Pos)&VADC_GLOBICLASS_CMS_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kSampleTimeControlClass0 <<VADC_GLOBICLASS_STCS_Pos)&VADC_GLOBICLASS_STCS_Msk));
 80046de:	f246 3328 	movw	r3, #25384	; 0x6328
 80046e2:	f6c0 0300 	movt	r3, #2048	; 0x800
 80046e6:	7b9b      	ldrb	r3, [r3, #14]
 80046e8:	f003 031f 	and.w	r3, r3, #31
         * Configure Class0 Sample Time Control for EMUX Conversion.
         * Configure Class0 Conversion Mode for Standard Conversion.
         * Configure Class0 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[0] = \
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.kEMUXConversionModeClass0 << VADC_GLOBICLASS_CME_Pos)&VADC_GLOBICLASS_CME_Msk)| \
 80046ec:	430b      	orrs	r3, r1
         * Configure Class0 Sample Time Control for Standard Conversion.
         * Configure Class0 Sample Time Control for EMUX Conversion.
         * Configure Class0 Conversion Mode for Standard Conversion.
         * Configure Class0 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[0] = \
 80046ee:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
         * Configure Class1 Sample Time Control for Standard Conversion.
         * Configure Class1 Sample Time Control for EMUX Conversion.
         * Configure Class1 Conversion Mode for Standard Conversion.
         * Configure Class1 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[1] = \
 80046f2:	f246 3328 	movw	r3, #25384	; 0x6328
 80046f6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80046fa:	681a      	ldr	r2, [r3, #0]
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.kEMUXConversionModeClass1 << VADC_GLOBICLASS_CME_Pos)&VADC_GLOBICLASS_CME_Msk)| \
 80046fc:	f246 3328 	movw	r3, #25384	; 0x6328
 8004700:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004704:	7d5b      	ldrb	r3, [r3, #21]
 8004706:	ea4f 6303 	mov.w	r3, r3, lsl #24
 800470a:	f003 61e0 	and.w	r1, r3, #117440512	; 0x7000000
                        (((uint32_t)ADCGLOB001_Handle0.kEMUXSampleTimeControlClass1 <<VADC_GLOBICLASS_STCE_Pos)&VADC_GLOBICLASS_STCE_Msk)| \
 800470e:	f246 3328 	movw	r3, #25384	; 0x6328
 8004712:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004716:	7c5b      	ldrb	r3, [r3, #17]
 8004718:	ea4f 4303 	mov.w	r3, r3, lsl #16
 800471c:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
         * Configure Class1 Sample Time Control for EMUX Conversion.
         * Configure Class1 Conversion Mode for Standard Conversion.
         * Configure Class1 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[1] = \
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.kEMUXConversionModeClass1 << VADC_GLOBICLASS_CME_Pos)&VADC_GLOBICLASS_CME_Msk)| \
 8004720:	4319      	orrs	r1, r3
                        (((uint32_t)ADCGLOB001_Handle0.kEMUXSampleTimeControlClass1 <<VADC_GLOBICLASS_STCE_Pos)&VADC_GLOBICLASS_STCE_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kConversionModeClass1 <<VADC_GLOBICLASS_CMS_Pos)&VADC_GLOBICLASS_CMS_Msk)| \
 8004722:	f246 3328 	movw	r3, #25384	; 0x6328
 8004726:	f6c0 0300 	movt	r3, #2048	; 0x800
 800472a:	7cdb      	ldrb	r3, [r3, #19]
 800472c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8004730:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
         * Configure Class1 Conversion Mode for Standard Conversion.
         * Configure Class1 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[1] = \
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.kEMUXConversionModeClass1 << VADC_GLOBICLASS_CME_Pos)&VADC_GLOBICLASS_CME_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kEMUXSampleTimeControlClass1 <<VADC_GLOBICLASS_STCE_Pos)&VADC_GLOBICLASS_STCE_Msk)| \
 8004734:	4319      	orrs	r1, r3
                        (((uint32_t)ADCGLOB001_Handle0.kConversionModeClass1 <<VADC_GLOBICLASS_CMS_Pos)&VADC_GLOBICLASS_CMS_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kSampleTimeControlClass1<<VADC_GLOBICLASS_STCS_Pos)&VADC_GLOBICLASS_STCS_Msk));
 8004736:	f246 3328 	movw	r3, #25384	; 0x6328
 800473a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800473e:	7bdb      	ldrb	r3, [r3, #15]
 8004740:	f003 031f 	and.w	r3, r3, #31
         * Configure Class1 Sample Time Control for EMUX Conversion.
         * Configure Class1 Conversion Mode for Standard Conversion.
         * Configure Class1 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[1] = \
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.kEMUXConversionModeClass1 << VADC_GLOBICLASS_CME_Pos)&VADC_GLOBICLASS_CME_Msk)| \
 8004744:	430b      	orrs	r3, r1
         * Configure Class1 Sample Time Control for Standard Conversion.
         * Configure Class1 Sample Time Control for EMUX Conversion.
         * Configure Class1 Conversion Mode for Standard Conversion.
         * Configure Class1 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[1] = \
 8004746:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
                        (((uint32_t)ADCGLOB001_Handle0.kEMUXSampleTimeControlClass1 <<VADC_GLOBICLASS_STCE_Pos)&VADC_GLOBICLASS_STCE_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kConversionModeClass1 <<VADC_GLOBICLASS_CMS_Pos)&VADC_GLOBICLASS_CMS_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kSampleTimeControlClass1<<VADC_GLOBICLASS_STCS_Pos)&VADC_GLOBICLASS_STCS_Msk));

        /* Configure the lower and upper boundary based on the GUI configuration.*/
        ADCGLOB001_Handle0.kGlobalPtr->GLOBBOUND = \
 800474a:	f246 3328 	movw	r3, #25384	; 0x6328
 800474e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004752:	6819      	ldr	r1, [r3, #0]
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.KGlobBoundary1 <<VADC_GLOBBOUND_BOUNDARY1_Pos)&VADC_GLOBBOUND_BOUNDARY1_Msk)| \
 8004754:	f246 3328 	movw	r3, #25384	; 0x6328
 8004758:	f6c0 0300 	movt	r3, #2048	; 0x800
 800475c:	895b      	ldrh	r3, [r3, #10]
 800475e:	ea4f 4203 	mov.w	r2, r3, lsl #16
 8004762:	f04f 0300 	mov.w	r3, #0
 8004766:	f6c0 73ff 	movt	r3, #4095	; 0xfff
 800476a:	4013      	ands	r3, r2
                        (((uint32_t)ADCGLOB001_Handle0.KGlobBoundary0 <<VADC_GLOBBOUND_BOUNDARY0_Pos)&VADC_GLOBBOUND_BOUNDARY0_Msk));
 800476c:	f246 3228 	movw	r2, #25384	; 0x6328
 8004770:	f6c0 0200 	movt	r2, #2048	; 0x800
 8004774:	8912      	ldrh	r2, [r2, #8]
 8004776:	ea4f 5202 	mov.w	r2, r2, lsl #20
 800477a:	ea4f 5212 	mov.w	r2, r2, lsr #20
                        (((uint32_t)ADCGLOB001_Handle0.kConversionModeClass1 <<VADC_GLOBICLASS_CMS_Pos)&VADC_GLOBICLASS_CMS_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kSampleTimeControlClass1<<VADC_GLOBICLASS_STCS_Pos)&VADC_GLOBICLASS_STCS_Msk));

        /* Configure the lower and upper boundary based on the GUI configuration.*/
        ADCGLOB001_Handle0.kGlobalPtr->GLOBBOUND = \
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.KGlobBoundary1 <<VADC_GLOBBOUND_BOUNDARY1_Pos)&VADC_GLOBBOUND_BOUNDARY1_Msk)| \
 800477e:	4313      	orrs	r3, r2
                        (((uint32_t)ADCGLOB001_Handle0.kEMUXSampleTimeControlClass1 <<VADC_GLOBICLASS_STCE_Pos)&VADC_GLOBICLASS_STCE_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kConversionModeClass1 <<VADC_GLOBICLASS_CMS_Pos)&VADC_GLOBICLASS_CMS_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kSampleTimeControlClass1<<VADC_GLOBICLASS_STCS_Pos)&VADC_GLOBICLASS_STCS_Msk));

        /* Configure the lower and upper boundary based on the GUI configuration.*/
        ADCGLOB001_Handle0.kGlobalPtr->GLOBBOUND = \
 8004780:	f8c1 30b8 	str.w	r3, [r1, #184]	; 0xb8
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.KGlobBoundary1 <<VADC_GLOBBOUND_BOUNDARY1_Pos)&VADC_GLOBBOUND_BOUNDARY1_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.KGlobBoundary0 <<VADC_GLOBBOUND_BOUNDARY0_Pos)&VADC_GLOBBOUND_BOUNDARY0_Msk));
        ADCGLOB001_Handle0.kDynamicDataPtr->StateType = ADCGLOB001_INITIALIZED;
 8004784:	f246 3328 	movw	r3, #25384	; 0x6328
 8004788:	f6c0 0300 	movt	r3, #2048	; 0x800
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	f04f 0201 	mov.w	r2, #1
 8004792:	701a      	strb	r2, [r3, #0]
        Status &= (uint32_t)DAVEApp_SUCCESS;
 8004794:	f04f 0300 	mov.w	r3, #0
 8004798:	607b      	str	r3, [r7, #4]
    } else {
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

}
 800479a:	f107 0708 	add.w	r7, r7, #8
 800479e:	46bd      	mov	sp, r7
 80047a0:	bd80      	pop	{r7, pc}
 80047a2:	bf00      	nop

080047a4 <ADCGLOB001_DeInit>:

/**
 * This function will de-initialize VADC Global registers.
 */
status_t ADCGLOB001_DeInit(const ADCGLOB001_HandleType * HandlePtr)
{
 80047a4:	b480      	push	{r7}
 80047a6:	b085      	sub	sp, #20
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 80047ac:	f04f 0301 	mov.w	r3, #1
 80047b0:	60fb      	str	r3, [r7, #12]

    if(HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED )
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	781b      	ldrb	r3, [r3, #0]
 80047b8:	2b01      	cmp	r3, #1
 80047ba:	d137      	bne.n	800482c <ADCGLOB001_DeInit+0x88>
    {
        /* Bring the module out of disabled state */
        CLR_BIT( HandlePtr->kGlobalPtr->CLC, VADC_CLC_DISR_Pos);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	687a      	ldr	r2, [r7, #4]
 80047c2:	6812      	ldr	r2, [r2, #0]
 80047c4:	6812      	ldr	r2, [r2, #0]
 80047c6:	f022 0201 	bic.w	r2, r2, #1
 80047ca:	601a      	str	r2, [r3, #0]

        /* Make divider bit fields writable and deconfigure Analog Internal Clock,
     Arbiter Clock & MSB Conversion bits.*/
        HandlePtr->kGlobalPtr->GLOBCFG = \
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681a      	ldr	r2, [r3, #0]
 80047d0:	f64f 4360 	movw	r3, #64608	; 0xfc60
 80047d4:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 80047d8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
                (((uint32_t)1<<VADC_GLOBCFG_DIVWC_Pos)|((~(VADC_GLOBCFG_DIVD_Msk))& \
                        (~(VADC_GLOBCFG_DCMSB_Msk)) & (~(VADC_GLOBCFG_DIVA_Msk))));

        /* Again make the divider bit fields write protected */
        CLR_BIT( HandlePtr->kGlobalPtr->GLOBCFG, VADC_GLOBCFG_DIVWC_Pos);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	687a      	ldr	r2, [r7, #4]
 80047e2:	6812      	ldr	r2, [r2, #0]
 80047e4:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 80047e8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80047ec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
         *  mode.
         * Configure Class0 Conversion Mode for Standard Conversion into default mode.
         * Configure Class0 Sample Time Control for EMUX Conversion into default mode.
         * Configure Class0  Conversion Mode for EMUX Conversion into default mode.
         */
        HandlePtr->kGlobalPtr->GLOBICLASS[0] = \
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681a      	ldr	r2, [r3, #0]
 80047f4:	f64f 03e0 	movw	r3, #63712	; 0xf8e0
 80047f8:	f6cf 03e0 	movt	r3, #63712	; 0xf8e0
 80047fc:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
         *  mode.
         * Configure Class1 Conversion Mode for Standard Conversion into default mode.
         * Configure Class1 Sample Time Control for EMUX Conversion into default mode.
         * Configure Class1  Conversion Mode for EMUX Conversion into default mode.
         */
        HandlePtr->kGlobalPtr->GLOBICLASS[1] = \
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681a      	ldr	r2, [r3, #0]
 8004804:	f64f 03e0 	movw	r3, #63712	; 0xf8e0
 8004808:	f6cf 03e0 	movt	r3, #63712	; 0xf8e0
 800480c:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
                ((~(VADC_GLOBICLASS_CME_Msk))&(~(VADC_GLOBICLASS_STCE_Msk))& \
                        (~(VADC_GLOBICLASS_CMS_Msk))&(~(VADC_GLOBICLASS_STCS_Msk)));

        /* Configure global lower and upper boundary value into default value.*/
        HandlePtr->kGlobalPtr->GLOBBOUND = \
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f04f 22f0 	mov.w	r2, #4026593280	; 0xf000f000
 8004818:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
                ((~(VADC_GLOBBOUND_BOUNDARY1_Msk))&(~(VADC_GLOBBOUND_BOUNDARY0_Msk)));

        HandlePtr->kDynamicDataPtr->StateType = ADCGLOB001_UNINITIALIZED;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	f04f 0200 	mov.w	r2, #0
 8004824:	701a      	strb	r2, [r3, #0]
        Status = (uint32_t)DAVEApp_SUCCESS;
 8004826:	f04f 0300 	mov.w	r3, #0
 800482a:	60fb      	str	r3, [r7, #12]
    } else {
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 800482c:	68fb      	ldr	r3, [r7, #12]
}
 800482e:	4618      	mov	r0, r3
 8004830:	f107 0714 	add.w	r7, r7, #20
 8004834:	46bd      	mov	sp, r7
 8004836:	bc80      	pop	{r7}
 8004838:	4770      	bx	lr
 800483a:	bf00      	nop

0800483c <ADCGLOB001_CLKRequestDisable>:

/**
 * This function disable the control of the module.
 */
status_t ADCGLOB001_CLKRequestDisable(const ADCGLOB001_HandleType * HandlePtr)
{
 800483c:	b480      	push	{r7}
 800483e:	b085      	sub	sp, #20
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8004844:	f04f 0301 	mov.w	r3, #1
 8004848:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	685b      	ldr	r3, [r3, #4]
 800484e:	781b      	ldrb	r3, [r3, #0]
 8004850:	2b01      	cmp	r3, #1
 8004852:	d10a      	bne.n	800486a <ADCGLOB001_CLKRequestDisable+0x2e>
        /* Bring the module in disabled state
         * Module Disable Request Bit
         * 0 : enable the module clock
         * 1 : stop the module clock */

        SET_BIT( HandlePtr->kGlobalPtr->CLC, VADC_CLC_DISR_Pos);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	687a      	ldr	r2, [r7, #4]
 800485a:	6812      	ldr	r2, [r2, #0]
 800485c:	6812      	ldr	r2, [r2, #0]
 800485e:	f042 0201 	orr.w	r2, r2, #1
 8004862:	601a      	str	r2, [r3, #0]

        Status = (uint32_t)DAVEApp_SUCCESS;
 8004864:	f04f 0300 	mov.w	r3, #0
 8004868:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 800486a:	68fb      	ldr	r3, [r7, #12]
}
 800486c:	4618      	mov	r0, r3
 800486e:	f107 0714 	add.w	r7, r7, #20
 8004872:	46bd      	mov	sp, r7
 8004874:	bc80      	pop	{r7}
 8004876:	4770      	bx	lr

08004878 <ADCGLOB001_CLKRequestEnable>:
/**
 * This function enable the control of the module.
 */
status_t ADCGLOB001_CLKRequestEnable(const ADCGLOB001_HandleType * HandlePtr)
{
 8004878:	b480      	push	{r7}
 800487a:	b085      	sub	sp, #20
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8004880:	f04f 0301 	mov.w	r3, #1
 8004884:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	685b      	ldr	r3, [r3, #4]
 800488a:	781b      	ldrb	r3, [r3, #0]
 800488c:	2b01      	cmp	r3, #1
 800488e:	d10a      	bne.n	80048a6 <ADCGLOB001_CLKRequestEnable+0x2e>
    {
        /* Bring the module out of disabled state */

        CLR_BIT( HandlePtr->kGlobalPtr->CLC, VADC_CLC_DISR_Pos);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	687a      	ldr	r2, [r7, #4]
 8004896:	6812      	ldr	r2, [r2, #0]
 8004898:	6812      	ldr	r2, [r2, #0]
 800489a:	f022 0201 	bic.w	r2, r2, #1
 800489e:	601a      	str	r2, [r3, #0]

        Status = (uint32_t)DAVEApp_SUCCESS;
 80048a0:	f04f 0300 	mov.w	r3, #0
 80048a4:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 80048a6:	68fb      	ldr	r3, [r7, #12]
}
 80048a8:	4618      	mov	r0, r3
 80048aa:	f107 0714 	add.w	r7, r7, #20
 80048ae:	46bd      	mov	sp, r7
 80048b0:	bc80      	pop	{r7}
 80048b2:	4770      	bx	lr

080048b4 <ADCGLOB001_SetStartUpCalibration>:
 */

status_t ADCGLOB001_SetStartUpCalibration(
        const ADCGLOB001_HandleType *HandlePtr
)
{
 80048b4:	b480      	push	{r7}
 80048b6:	b085      	sub	sp, #20
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 80048bc:	f04f 0301 	mov.w	r3, #1
 80048c0:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	685b      	ldr	r3, [r3, #4]
 80048c6:	781b      	ldrb	r3, [r3, #0]
 80048c8:	2b01      	cmp	r3, #1
 80048ca:	d10c      	bne.n	80048e6 <ADCGLOB001_SetStartUpCalibration+0x32>
    {
        /* Initiate Start-Up Calibration */

        SET_BIT( HandlePtr->kGlobalPtr->GLOBCFG, VADC_GLOBCFG_SUCAL_Pos);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	687a      	ldr	r2, [r7, #4]
 80048d2:	6812      	ldr	r2, [r2, #0]
 80048d4:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 80048d8:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80048dc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        Status = (uint32_t)DAVEApp_SUCCESS;
 80048e0:	f04f 0300 	mov.w	r3, #0
 80048e4:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 80048e6:	68fb      	ldr	r3, [r7, #12]
}
 80048e8:	4618      	mov	r0, r3
 80048ea:	f107 0714 	add.w	r7, r7, #20
 80048ee:	46bd      	mov	sp, r7
 80048f0:	bc80      	pop	{r7}
 80048f2:	4770      	bx	lr

080048f4 <ADCGLOB001_StartUpCalibrationInit>:
/**
 * This function Initialise the calibration based on GUI configuration.
 */
status_t ADCGLOB001_StartUpCalibrationInit(void)
{
 80048f4:	b480      	push	{r7}
 80048f6:	b083      	sub	sp, #12
 80048f8:	af00      	add	r7, sp, #0
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 80048fa:	f04f 0301 	mov.w	r3, #1
 80048fe:	607b      	str	r3, [r7, #4]

    if(ADCGLOB001_Handle0.kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED )
 8004900:	f246 3328 	movw	r3, #25384	; 0x6328
 8004904:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004908:	685b      	ldr	r3, [r3, #4]
 800490a:	781b      	ldrb	r3, [r3, #0]
 800490c:	2b01      	cmp	r3, #1
 800490e:	d119      	bne.n	8004944 <ADCGLOB001_StartUpCalibrationInit+0x50>
    {
        /* Initialise Calibration */

        if(ADCGLOB001_Handle0.keStartCalib == (uint8_t)1)
 8004910:	f246 3328 	movw	r3, #25384	; 0x6328
 8004914:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004918:	7d9b      	ldrb	r3, [r3, #22]
 800491a:	2b01      	cmp	r3, #1
 800491c:	d10f      	bne.n	800493e <ADCGLOB001_StartUpCalibrationInit+0x4a>
        {
            /* Initiate Start-Up Calibration */
            SET_BIT( ADCGLOB001_Handle0.kGlobalPtr->GLOBCFG, VADC_GLOBCFG_SUCAL_Pos);
 800491e:	f246 3328 	movw	r3, #25384	; 0x6328
 8004922:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004926:	681a      	ldr	r2, [r3, #0]
 8004928:	f246 3328 	movw	r3, #25384	; 0x6328
 800492c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004936:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800493a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
            
        }

        Status = (uint32_t)DAVEApp_SUCCESS;
 800493e:	f04f 0300 	mov.w	r3, #0
 8004942:	607b      	str	r3, [r7, #4]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 8004944:	687b      	ldr	r3, [r7, #4]
}
 8004946:	4618      	mov	r0, r3
 8004948:	f107 070c 	add.w	r7, r7, #12
 800494c:	46bd      	mov	sp, r7
 800494e:	bc80      	pop	{r7}
 8004950:	4770      	bx	lr
 8004952:	bf00      	nop

08004954 <ADCGLOB001_EnableSleepModeControl>:
 * reaction to sleep mode.
 */
status_t ADCGLOB001_EnableSleepModeControl(
        const ADCGLOB001_HandleType * HandlePtr
)
{
 8004954:	b480      	push	{r7}
 8004956:	b085      	sub	sp, #20
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 800495c:	f04f 0301 	mov.w	r3, #1
 8004960:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	685b      	ldr	r3, [r3, #4]
 8004966:	781b      	ldrb	r3, [r3, #0]
 8004968:	2b01      	cmp	r3, #1
 800496a:	d10a      	bne.n	8004982 <ADCGLOB001_EnableSleepModeControl+0x2e>
    {
        /* Reset  Sleep Mode Enable Control bit*/
        CLR_BIT( HandlePtr->kGlobalPtr->CLC, VADC_CLC_EDIS_Pos);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	687a      	ldr	r2, [r7, #4]
 8004972:	6812      	ldr	r2, [r2, #0]
 8004974:	6812      	ldr	r2, [r2, #0]
 8004976:	f022 0208 	bic.w	r2, r2, #8
 800497a:	601a      	str	r2, [r3, #0]

        Status = (uint32_t)DAVEApp_SUCCESS;
 800497c:	f04f 0300 	mov.w	r3, #0
 8004980:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 8004982:	68fb      	ldr	r3, [r7, #12]
}
 8004984:	4618      	mov	r0, r3
 8004986:	f107 0714 	add.w	r7, r7, #20
 800498a:	46bd      	mov	sp, r7
 800498c:	bc80      	pop	{r7}
 800498e:	4770      	bx	lr

08004990 <ADCGLOB001_DisregardSleepModeControl>:
 * This function disregards Sleep Mode Control.
 */
status_t ADCGLOB001_DisregardSleepModeControl(
        const ADCGLOB001_HandleType * HandlePtr
)
{
 8004990:	b480      	push	{r7}
 8004992:	b085      	sub	sp, #20
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8004998:	f04f 0301 	mov.w	r3, #1
 800499c:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	685b      	ldr	r3, [r3, #4]
 80049a2:	781b      	ldrb	r3, [r3, #0]
 80049a4:	2b01      	cmp	r3, #1
 80049a6:	d10a      	bne.n	80049be <ADCGLOB001_DisregardSleepModeControl+0x2e>
    {
        /* set  Sleep Mode Enable Control bit*/
        SET_BIT( HandlePtr->kGlobalPtr->CLC, VADC_CLC_EDIS_Pos);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	687a      	ldr	r2, [r7, #4]
 80049ae:	6812      	ldr	r2, [r2, #0]
 80049b0:	6812      	ldr	r2, [r2, #0]
 80049b2:	f042 0208 	orr.w	r2, r2, #8
 80049b6:	601a      	str	r2, [r3, #0]

        Status = (uint32_t)DAVEApp_SUCCESS;
 80049b8:	f04f 0300 	mov.w	r3, #0
 80049bc:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 80049be:	68fb      	ldr	r3, [r7, #12]
}
 80049c0:	4618      	mov	r0, r3
 80049c2:	f107 0714 	add.w	r7, r7, #20
 80049c6:	46bd      	mov	sp, r7
 80049c8:	bc80      	pop	{r7}
 80049ca:	4770      	bx	lr

080049cc <ADCGLOB001_SetGlobClass0ConvMode>:
 */
status_t ADCGLOB001_SetGlobClass0ConvMode(
        const ADCGLOB001_HandleType * HandlePtr,
        ADCGLOB001_ConversionMode ConversionModeVal
)
{
 80049cc:	b480      	push	{r7}
 80049ce:	b085      	sub	sp, #20
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
 80049d4:	460b      	mov	r3, r1
 80049d6:	70fb      	strb	r3, [r7, #3]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 80049d8:	f04f 0301 	mov.w	r3, #1
 80049dc:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	781b      	ldrb	r3, [r3, #0]
 80049e4:	2b01      	cmp	r3, #1
 80049e6:	d11c      	bne.n	8004a22 <ADCGLOB001_SetGlobClass0ConvMode+0x56>
    {
        if((ConversionModeVal < (ADCGLOB001_ConversionMode)3) ||
 80049e8:	78fb      	ldrb	r3, [r7, #3]
 80049ea:	2b02      	cmp	r3, #2
 80049ec:	d902      	bls.n	80049f4 <ADCGLOB001_SetGlobClass0ConvMode+0x28>
 80049ee:	78fb      	ldrb	r3, [r7, #3]
 80049f0:	2b05      	cmp	r3, #5
 80049f2:	d113      	bne.n	8004a1c <ADCGLOB001_SetGlobClass0ConvMode+0x50>
                (ConversionModeVal ==(ADCGLOB001_ConversionMode)5)) {
            /* Set the global class0 conversion mode */
            WR_REG( HandlePtr->kGlobalPtr->GLOBICLASS[0],
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	78fa      	ldrb	r2, [r7, #3]
 80049fa:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80049fe:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8004a02:	687a      	ldr	r2, [r7, #4]
 8004a04:	6812      	ldr	r2, [r2, #0]
 8004a06:	f8d2 20a0 	ldr.w	r2, [r2, #160]	; 0xa0
 8004a0a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004a0e:	430a      	orrs	r2, r1
 8004a10:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
                    VADC_GLOBICLASS_CMS_Msk,
                    VADC_GLOBICLASS_CMS_Pos,
                    (uint32_t)ConversionModeVal
            );

            Status = (uint32_t)DAVEApp_SUCCESS;
 8004a14:	f04f 0300 	mov.w	r3, #0
 8004a18:	60fb      	str	r3, [r7, #12]
 8004a1a:	e002      	b.n	8004a22 <ADCGLOB001_SetGlobClass0ConvMode+0x56>
        }
        else
        {
            Status = (uint32_t)ADCGLOB001_INVALID_PARAM_ERROR;
 8004a1c:	f04f 0302 	mov.w	r3, #2
 8004a20:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 8004a22:	68fb      	ldr	r3, [r7, #12]
}
 8004a24:	4618      	mov	r0, r3
 8004a26:	f107 0714 	add.w	r7, r7, #20
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bc80      	pop	{r7}
 8004a2e:	4770      	bx	lr

08004a30 <ADCGLOB001_SetGlobClass0SampleTime>:

status_t ADCGLOB001_SetGlobClass0SampleTime(
        const ADCGLOB001_HandleType * HandlePtr,
        uint8_t SampleTime
)
{
 8004a30:	b480      	push	{r7}
 8004a32:	b085      	sub	sp, #20
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
 8004a38:	460b      	mov	r3, r1
 8004a3a:	70fb      	strb	r3, [r7, #3]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8004a3c:	f04f 0301 	mov.w	r3, #1
 8004a40:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	685b      	ldr	r3, [r3, #4]
 8004a46:	781b      	ldrb	r3, [r3, #0]
 8004a48:	2b01      	cmp	r3, #1
 8004a4a:	d117      	bne.n	8004a7c <ADCGLOB001_SetGlobClass0SampleTime+0x4c>
    {
        if(SampleTime < (uint8_t)32){
 8004a4c:	78fb      	ldrb	r3, [r7, #3]
 8004a4e:	2b1f      	cmp	r3, #31
 8004a50:	d811      	bhi.n	8004a76 <ADCGLOB001_SetGlobClass0SampleTime+0x46>
            /* Set the global class0 Sample Time */
            WR_REG( HandlePtr->kGlobalPtr->GLOBICLASS[0],
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	78fa      	ldrb	r2, [r7, #3]
 8004a58:	f002 011f 	and.w	r1, r2, #31
 8004a5c:	687a      	ldr	r2, [r7, #4]
 8004a5e:	6812      	ldr	r2, [r2, #0]
 8004a60:	f8d2 20a0 	ldr.w	r2, [r2, #160]	; 0xa0
 8004a64:	f022 021f 	bic.w	r2, r2, #31
 8004a68:	430a      	orrs	r2, r1
 8004a6a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
                    VADC_GLOBICLASS_STCS_Msk,
                    VADC_GLOBICLASS_STCS_Pos,
                    (uint32_t)SampleTime
            );

            Status = (uint32_t)DAVEApp_SUCCESS;
 8004a6e:	f04f 0300 	mov.w	r3, #0
 8004a72:	60fb      	str	r3, [r7, #12]
 8004a74:	e002      	b.n	8004a7c <ADCGLOB001_SetGlobClass0SampleTime+0x4c>
        }
        else
        {
            Status = (uint32_t)ADCGLOB001_INVALID_PARAM_ERROR;
 8004a76:	f04f 0302 	mov.w	r3, #2
 8004a7a:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 8004a7c:	68fb      	ldr	r3, [r7, #12]

}
 8004a7e:	4618      	mov	r0, r3
 8004a80:	f107 0714 	add.w	r7, r7, #20
 8004a84:	46bd      	mov	sp, r7
 8004a86:	bc80      	pop	{r7}
 8004a88:	4770      	bx	lr
 8004a8a:	bf00      	nop

08004a8c <ADCGLOB001_SetGlobClass0EmuxConvMode>:
 */
status_t ADCGLOB001_SetGlobClass0EmuxConvMode(
        const ADCGLOB001_HandleType * HandlePtr,
        ADCGLOB001_ConversionMode ConversionModeVal
)
{
 8004a8c:	b480      	push	{r7}
 8004a8e:	b085      	sub	sp, #20
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
 8004a94:	460b      	mov	r3, r1
 8004a96:	70fb      	strb	r3, [r7, #3]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8004a98:	f04f 0301 	mov.w	r3, #1
 8004a9c:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	685b      	ldr	r3, [r3, #4]
 8004aa2:	781b      	ldrb	r3, [r3, #0]
 8004aa4:	2b01      	cmp	r3, #1
 8004aa6:	d11c      	bne.n	8004ae2 <ADCGLOB001_SetGlobClass0EmuxConvMode+0x56>
    {
        if((ConversionModeVal < (ADCGLOB001_ConversionMode)3) ||
 8004aa8:	78fb      	ldrb	r3, [r7, #3]
 8004aaa:	2b02      	cmp	r3, #2
 8004aac:	d902      	bls.n	8004ab4 <ADCGLOB001_SetGlobClass0EmuxConvMode+0x28>
 8004aae:	78fb      	ldrb	r3, [r7, #3]
 8004ab0:	2b05      	cmp	r3, #5
 8004ab2:	d113      	bne.n	8004adc <ADCGLOB001_SetGlobClass0EmuxConvMode+0x50>
                (ConversionModeVal ==(ADCGLOB001_ConversionMode)5)) {
            /* Set the global class0 External Multiplexer conversion mode*/
            WR_REG( HandlePtr->kGlobalPtr->GLOBICLASS[0],
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	78fa      	ldrb	r2, [r7, #3]
 8004aba:	ea4f 6202 	mov.w	r2, r2, lsl #24
 8004abe:	f002 61e0 	and.w	r1, r2, #117440512	; 0x7000000
 8004ac2:	687a      	ldr	r2, [r7, #4]
 8004ac4:	6812      	ldr	r2, [r2, #0]
 8004ac6:	f8d2 20a0 	ldr.w	r2, [r2, #160]	; 0xa0
 8004aca:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8004ace:	430a      	orrs	r2, r1
 8004ad0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
                    VADC_GLOBICLASS_CME_Msk,
                    VADC_GLOBICLASS_CME_Pos,
                    (uint32_t)ConversionModeVal
            );
            Status = (uint32_t)DAVEApp_SUCCESS;
 8004ad4:	f04f 0300 	mov.w	r3, #0
 8004ad8:	60fb      	str	r3, [r7, #12]
 8004ada:	e002      	b.n	8004ae2 <ADCGLOB001_SetGlobClass0EmuxConvMode+0x56>

        }
        else
        {
            Status = (uint32_t)ADCGLOB001_INVALID_PARAM_ERROR;
 8004adc:	f04f 0302 	mov.w	r3, #2
 8004ae0:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 8004ae2:	68fb      	ldr	r3, [r7, #12]

}
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	f107 0714 	add.w	r7, r7, #20
 8004aea:	46bd      	mov	sp, r7
 8004aec:	bc80      	pop	{r7}
 8004aee:	4770      	bx	lr

08004af0 <ADCGLOB001_SetGlobClass0EmuxSampleTime>:
 */
status_t ADCGLOB001_SetGlobClass0EmuxSampleTime(
        const ADCGLOB001_HandleType * HandlePtr,
        uint8_t SampleTime
)
{
 8004af0:	b480      	push	{r7}
 8004af2:	b085      	sub	sp, #20
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
 8004af8:	460b      	mov	r3, r1
 8004afa:	70fb      	strb	r3, [r7, #3]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8004afc:	f04f 0301 	mov.w	r3, #1
 8004b00:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	781b      	ldrb	r3, [r3, #0]
 8004b08:	2b01      	cmp	r3, #1
 8004b0a:	d119      	bne.n	8004b40 <ADCGLOB001_SetGlobClass0EmuxSampleTime+0x50>
    {
        if(SampleTime < (uint8_t)32){
 8004b0c:	78fb      	ldrb	r3, [r7, #3]
 8004b0e:	2b1f      	cmp	r3, #31
 8004b10:	d813      	bhi.n	8004b3a <ADCGLOB001_SetGlobClass0EmuxSampleTime+0x4a>

            /* Set the global class0 External Multiplexer Sample Time */
            WR_REG( HandlePtr->kGlobalPtr->GLOBICLASS[0],
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	78fa      	ldrb	r2, [r7, #3]
 8004b18:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8004b1c:	f402 11f8 	and.w	r1, r2, #2031616	; 0x1f0000
 8004b20:	687a      	ldr	r2, [r7, #4]
 8004b22:	6812      	ldr	r2, [r2, #0]
 8004b24:	f8d2 20a0 	ldr.w	r2, [r2, #160]	; 0xa0
 8004b28:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 8004b2c:	430a      	orrs	r2, r1
 8004b2e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
                    VADC_GLOBICLASS_STCE_Msk,
                    VADC_GLOBICLASS_STCE_Pos,
                    (uint32_t)SampleTime
            );

            Status = (uint32_t)DAVEApp_SUCCESS;
 8004b32:	f04f 0300 	mov.w	r3, #0
 8004b36:	60fb      	str	r3, [r7, #12]
 8004b38:	e002      	b.n	8004b40 <ADCGLOB001_SetGlobClass0EmuxSampleTime+0x50>

        }
        else
        {
            Status = (uint32_t)ADCGLOB001_INVALID_PARAM_ERROR;
 8004b3a:	f04f 0302 	mov.w	r3, #2
 8004b3e:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 8004b40:	68fb      	ldr	r3, [r7, #12]
}
 8004b42:	4618      	mov	r0, r3
 8004b44:	f107 0714 	add.w	r7, r7, #20
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	bc80      	pop	{r7}
 8004b4c:	4770      	bx	lr
 8004b4e:	bf00      	nop

08004b50 <ADCGLOB001_SetGlobClass1ConvMode>:
 */
status_t ADCGLOB001_SetGlobClass1ConvMode(
        const ADCGLOB001_HandleType * HandlePtr,
        ADCGLOB001_ConversionMode ConversionModeVal
)
{
 8004b50:	b480      	push	{r7}
 8004b52:	b085      	sub	sp, #20
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
 8004b58:	460b      	mov	r3, r1
 8004b5a:	70fb      	strb	r3, [r7, #3]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8004b5c:	f04f 0301 	mov.w	r3, #1
 8004b60:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	685b      	ldr	r3, [r3, #4]
 8004b66:	781b      	ldrb	r3, [r3, #0]
 8004b68:	2b01      	cmp	r3, #1
 8004b6a:	d11c      	bne.n	8004ba6 <ADCGLOB001_SetGlobClass1ConvMode+0x56>
    {
        if((ConversionModeVal < (ADCGLOB001_ConversionMode)3) ||
 8004b6c:	78fb      	ldrb	r3, [r7, #3]
 8004b6e:	2b02      	cmp	r3, #2
 8004b70:	d902      	bls.n	8004b78 <ADCGLOB001_SetGlobClass1ConvMode+0x28>
 8004b72:	78fb      	ldrb	r3, [r7, #3]
 8004b74:	2b05      	cmp	r3, #5
 8004b76:	d113      	bne.n	8004ba0 <ADCGLOB001_SetGlobClass1ConvMode+0x50>
                (ConversionModeVal ==(ADCGLOB001_ConversionMode)5)) {
            /* Set the global class 1 conversion mode */
            WR_REG( HandlePtr->kGlobalPtr->GLOBICLASS[1],
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	78fa      	ldrb	r2, [r7, #3]
 8004b7e:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8004b82:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8004b86:	687a      	ldr	r2, [r7, #4]
 8004b88:	6812      	ldr	r2, [r2, #0]
 8004b8a:	f8d2 20a4 	ldr.w	r2, [r2, #164]	; 0xa4
 8004b8e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004b92:	430a      	orrs	r2, r1
 8004b94:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
                    VADC_GLOBICLASS_CMS_Msk,
                    VADC_GLOBICLASS_CMS_Pos,
                    (uint32_t)ConversionModeVal
            );

            Status = (uint32_t)DAVEApp_SUCCESS;
 8004b98:	f04f 0300 	mov.w	r3, #0
 8004b9c:	60fb      	str	r3, [r7, #12]
 8004b9e:	e002      	b.n	8004ba6 <ADCGLOB001_SetGlobClass1ConvMode+0x56>

        }
        else
        {
            Status = (uint32_t)ADCGLOB001_INVALID_PARAM_ERROR;
 8004ba0:	f04f 0302 	mov.w	r3, #2
 8004ba4:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
}
 8004ba8:	4618      	mov	r0, r3
 8004baa:	f107 0714 	add.w	r7, r7, #20
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	bc80      	pop	{r7}
 8004bb2:	4770      	bx	lr

08004bb4 <ADCGLOB001_SetGlobClass1SampleTime>:
 */
status_t ADCGLOB001_SetGlobClass1SampleTime(
        const ADCGLOB001_HandleType * HandlePtr,
        uint8_t SampleTime
)
{
 8004bb4:	b480      	push	{r7}
 8004bb6:	b085      	sub	sp, #20
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
 8004bbc:	460b      	mov	r3, r1
 8004bbe:	70fb      	strb	r3, [r7, #3]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8004bc0:	f04f 0301 	mov.w	r3, #1
 8004bc4:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	685b      	ldr	r3, [r3, #4]
 8004bca:	781b      	ldrb	r3, [r3, #0]
 8004bcc:	2b01      	cmp	r3, #1
 8004bce:	d117      	bne.n	8004c00 <ADCGLOB001_SetGlobClass1SampleTime+0x4c>
    {

        if(SampleTime < (uint8_t)32){
 8004bd0:	78fb      	ldrb	r3, [r7, #3]
 8004bd2:	2b1f      	cmp	r3, #31
 8004bd4:	d811      	bhi.n	8004bfa <ADCGLOB001_SetGlobClass1SampleTime+0x46>
            /* Write the global class 1 Sample Time */
            WR_REG( HandlePtr->kGlobalPtr->GLOBICLASS[1],
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	78fa      	ldrb	r2, [r7, #3]
 8004bdc:	f002 011f 	and.w	r1, r2, #31
 8004be0:	687a      	ldr	r2, [r7, #4]
 8004be2:	6812      	ldr	r2, [r2, #0]
 8004be4:	f8d2 20a4 	ldr.w	r2, [r2, #164]	; 0xa4
 8004be8:	f022 021f 	bic.w	r2, r2, #31
 8004bec:	430a      	orrs	r2, r1
 8004bee:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
                    VADC_GLOBICLASS_STCS_Msk,
                    VADC_GLOBICLASS_STCS_Pos,
                    (uint32_t)SampleTime
            );

            Status = (uint32_t)DAVEApp_SUCCESS;
 8004bf2:	f04f 0300 	mov.w	r3, #0
 8004bf6:	60fb      	str	r3, [r7, #12]
 8004bf8:	e002      	b.n	8004c00 <ADCGLOB001_SetGlobClass1SampleTime+0x4c>

        }
        else
        {
            Status = (uint32_t)ADCGLOB001_INVALID_PARAM_ERROR;
 8004bfa:	f04f 0302 	mov.w	r3, #2
 8004bfe:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 8004c00:	68fb      	ldr	r3, [r7, #12]
}
 8004c02:	4618      	mov	r0, r3
 8004c04:	f107 0714 	add.w	r7, r7, #20
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	bc80      	pop	{r7}
 8004c0c:	4770      	bx	lr
 8004c0e:	bf00      	nop

08004c10 <ADCGLOB001_SetGlobClass1EmuxConvMode>:
 */
status_t ADCGLOB001_SetGlobClass1EmuxConvMode(
        const ADCGLOB001_HandleType * HandlePtr,
        ADCGLOB001_ConversionMode ConversionModeVal
)
{
 8004c10:	b480      	push	{r7}
 8004c12:	b085      	sub	sp, #20
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
 8004c18:	460b      	mov	r3, r1
 8004c1a:	70fb      	strb	r3, [r7, #3]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8004c1c:	f04f 0301 	mov.w	r3, #1
 8004c20:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	685b      	ldr	r3, [r3, #4]
 8004c26:	781b      	ldrb	r3, [r3, #0]
 8004c28:	2b01      	cmp	r3, #1
 8004c2a:	d11c      	bne.n	8004c66 <ADCGLOB001_SetGlobClass1EmuxConvMode+0x56>
    {
        if((ConversionModeVal < (ADCGLOB001_ConversionMode)3) ||
 8004c2c:	78fb      	ldrb	r3, [r7, #3]
 8004c2e:	2b02      	cmp	r3, #2
 8004c30:	d902      	bls.n	8004c38 <ADCGLOB001_SetGlobClass1EmuxConvMode+0x28>
 8004c32:	78fb      	ldrb	r3, [r7, #3]
 8004c34:	2b05      	cmp	r3, #5
 8004c36:	d113      	bne.n	8004c60 <ADCGLOB001_SetGlobClass1EmuxConvMode+0x50>
                (ConversionModeVal ==(ADCGLOB001_ConversionMode)5)) {
            /* Write the global class1 External Multiplexer conversion mode */

            WR_REG( HandlePtr->kGlobalPtr->GLOBICLASS[1],
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	78fa      	ldrb	r2, [r7, #3]
 8004c3e:	ea4f 6202 	mov.w	r2, r2, lsl #24
 8004c42:	f002 61e0 	and.w	r1, r2, #117440512	; 0x7000000
 8004c46:	687a      	ldr	r2, [r7, #4]
 8004c48:	6812      	ldr	r2, [r2, #0]
 8004c4a:	f8d2 20a4 	ldr.w	r2, [r2, #164]	; 0xa4
 8004c4e:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8004c52:	430a      	orrs	r2, r1
 8004c54:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
                    VADC_GLOBICLASS_CME_Msk,
                    VADC_GLOBICLASS_CME_Pos,
                    (uint32_t)ConversionModeVal
            );
            Status = (uint32_t)DAVEApp_SUCCESS;
 8004c58:	f04f 0300 	mov.w	r3, #0
 8004c5c:	60fb      	str	r3, [r7, #12]
 8004c5e:	e002      	b.n	8004c66 <ADCGLOB001_SetGlobClass1EmuxConvMode+0x56>
        }
        else
        {
            Status = (uint32_t)ADCGLOB001_INVALID_PARAM_ERROR;
 8004c60:	f04f 0302 	mov.w	r3, #2
 8004c64:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 8004c66:	68fb      	ldr	r3, [r7, #12]
}
 8004c68:	4618      	mov	r0, r3
 8004c6a:	f107 0714 	add.w	r7, r7, #20
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	bc80      	pop	{r7}
 8004c72:	4770      	bx	lr

08004c74 <ADCGLOB001_SetGlobClass1EmuxSampleTime>:
 */
status_t ADCGLOB001_SetGlobClass1EmuxSampleTime(
        const ADCGLOB001_HandleType * HandlePtr,
        uint8_t SampleTime
)
{
 8004c74:	b480      	push	{r7}
 8004c76:	b085      	sub	sp, #20
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
 8004c7c:	460b      	mov	r3, r1
 8004c7e:	70fb      	strb	r3, [r7, #3]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8004c80:	f04f 0301 	mov.w	r3, #1
 8004c84:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	781b      	ldrb	r3, [r3, #0]
 8004c8c:	2b01      	cmp	r3, #1
 8004c8e:	d119      	bne.n	8004cc4 <ADCGLOB001_SetGlobClass1EmuxSampleTime+0x50>
    {
        if(SampleTime < (uint8_t)32){
 8004c90:	78fb      	ldrb	r3, [r7, #3]
 8004c92:	2b1f      	cmp	r3, #31
 8004c94:	d813      	bhi.n	8004cbe <ADCGLOB001_SetGlobClass1EmuxSampleTime+0x4a>
            /* Write the global class1 External Multiplexer Sample Time */
            WR_REG( HandlePtr->kGlobalPtr->GLOBICLASS[1],
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	78fa      	ldrb	r2, [r7, #3]
 8004c9c:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8004ca0:	f402 11f8 	and.w	r1, r2, #2031616	; 0x1f0000
 8004ca4:	687a      	ldr	r2, [r7, #4]
 8004ca6:	6812      	ldr	r2, [r2, #0]
 8004ca8:	f8d2 20a4 	ldr.w	r2, [r2, #164]	; 0xa4
 8004cac:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 8004cb0:	430a      	orrs	r2, r1
 8004cb2:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
                    VADC_GLOBICLASS_STCE_Msk,
                    VADC_GLOBICLASS_STCE_Pos,
                    (uint32_t)SampleTime
            );
            Status = (uint32_t)DAVEApp_SUCCESS;
 8004cb6:	f04f 0300 	mov.w	r3, #0
 8004cba:	60fb      	str	r3, [r7, #12]
 8004cbc:	e002      	b.n	8004cc4 <ADCGLOB001_SetGlobClass1EmuxSampleTime+0x50>

        }
        else
        {
            Status = (uint32_t)ADCGLOB001_INVALID_PARAM_ERROR;
 8004cbe:	f04f 0302 	mov.w	r3, #2
 8004cc2:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
}
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	f107 0714 	add.w	r7, r7, #20
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	bc80      	pop	{r7}
 8004cd0:	4770      	bx	lr
 8004cd2:	bf00      	nop

08004cd4 <ADCGLOB001_GetDisableBitStatus>:
 */
status_t ADCGLOB001_GetDisableBitStatus(
        const ADCGLOB001_HandleType * HandlePtr,
        uint8_t *StatusValue
)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	b085      	sub	sp, #20
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
 8004cdc:	6039      	str	r1, [r7, #0]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8004cde:	f04f 0301 	mov.w	r3, #1
 8004ce2:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	685b      	ldr	r3, [r3, #4]
 8004ce8:	781b      	ldrb	r3, [r3, #0]
 8004cea:	2b01      	cmp	r3, #1
 8004cec:	d10c      	bne.n	8004d08 <ADCGLOB001_GetDisableBitStatus+0x34>
    {
        /*Read the status value */

        *StatusValue = (uint8_t) RD_REG( HandlePtr->kGlobalPtr->CLC,
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f003 0302 	and.w	r3, r3, #2
 8004cf8:	ea4f 0353 	mov.w	r3, r3, lsr #1
 8004cfc:	b2da      	uxtb	r2, r3
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	701a      	strb	r2, [r3, #0]
                VADC_CLC_DISS_Msk,
                VADC_CLC_DISS_Pos
        );
        Status = (uint32_t)DAVEApp_SUCCESS;
 8004d02:	f04f 0300 	mov.w	r3, #0
 8004d06:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 8004d08:	68fb      	ldr	r3, [r7, #12]
}
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	f107 0714 	add.w	r7, r7, #20
 8004d10:	46bd      	mov	sp, r7
 8004d12:	bc80      	pop	{r7}
 8004d14:	4770      	bx	lr
 8004d16:	bf00      	nop

08004d18 <ADCGLOB001_GetIdValue>:

status_t ADCGLOB001_GetIdValue(
        const ADCGLOB001_HandleType * HandlePtr,
        uint32_t *IDValue
)
{
 8004d18:	b480      	push	{r7}
 8004d1a:	b085      	sub	sp, #20
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
 8004d20:	6039      	str	r1, [r7, #0]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8004d22:	f04f 0301 	mov.w	r3, #1
 8004d26:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	685b      	ldr	r3, [r3, #4]
 8004d2c:	781b      	ldrb	r3, [r3, #0]
 8004d2e:	2b01      	cmp	r3, #1
 8004d30:	d107      	bne.n	8004d42 <ADCGLOB001_GetIdValue+0x2a>
    {
        /*Read the ID value */
        *IDValue =(uint32_t)HandlePtr->kGlobalPtr->ID;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	689a      	ldr	r2, [r3, #8]
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	601a      	str	r2, [r3, #0]

        Status = (uint32_t)DAVEApp_SUCCESS;
 8004d3c:	f04f 0300 	mov.w	r3, #0
 8004d40:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 8004d42:	68fb      	ldr	r3, [r7, #12]
}
 8004d44:	4618      	mov	r0, r3
 8004d46:	f107 0714 	add.w	r7, r7, #20
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	bc80      	pop	{r7}
 8004d4e:	4770      	bx	lr

08004d50 <ADCGLOB001_GTFRConvtrDiagnoGrp>:
 */

status_t ADCGLOB001_GTFRConvtrDiagnoGrp(const ADCGLOB001_HandleType * HandlePtr,
        uint8_t GroupValue
)
{
 8004d50:	b480      	push	{r7}
 8004d52:	b085      	sub	sp, #20
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
 8004d58:	460b      	mov	r3, r1
 8004d5a:	70fb      	strb	r3, [r7, #3]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8004d5c:	f04f 0301 	mov.w	r3, #1
 8004d60:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	685b      	ldr	r3, [r3, #4]
 8004d66:	781b      	ldrb	r3, [r3, #0]
 8004d68:	2b01      	cmp	r3, #1
 8004d6a:	d130      	bne.n	8004dce <ADCGLOB001_GTFRConvtrDiagnoGrp+0x7e>
    {
        if(GroupValue < (uint8_t)16){
 8004d6c:	78fb      	ldrb	r3, [r7, #3]
 8004d6e:	2b0f      	cmp	r3, #15
 8004d70:	d82a      	bhi.n	8004dc8 <ADCGLOB001_GTFRConvtrDiagnoGrp+0x78>
            /*clear the group number.*/
            HandlePtr->kGlobalPtr->GLOBTF = (VADC_GLOBTF_CDWC_Msk|
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681a      	ldr	r2, [r3, #0]
                    ((HandlePtr->kGlobalPtr->GLOBTF)& (~(VADC_GLOBTF_CDGR_Msk))));
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
    {
        if(GroupValue < (uint8_t)16){
            /*clear the group number.*/
            HandlePtr->kGlobalPtr->GLOBTF = (VADC_GLOBTF_CDWC_Msk|
 8004d7e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004d82:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004d86:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004d8a:	f8c2 3160 	str.w	r3, [r2, #352]	; 0x160
                    ((HandlePtr->kGlobalPtr->GLOBTF)& (~(VADC_GLOBTF_CDGR_Msk))));
            /*Write the group number to be used for converter diagnostics conversions.*/
            HandlePtr->kGlobalPtr->GLOBTF |= (VADC_GLOBTF_CDWC_Msk |
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	687a      	ldr	r2, [r7, #4]
 8004d94:	6812      	ldr	r2, [r2, #0]
 8004d96:	f8d2 1160 	ldr.w	r1, [r2, #352]	; 0x160
                    (((uint32_t)GroupValue << VADC_GLOBTF_CDGR_Pos) & VADC_GLOBTF_CDGR_Msk));
 8004d9a:	78fa      	ldrb	r2, [r7, #3]
 8004d9c:	ea4f 1202 	mov.w	r2, r2, lsl #4
 8004da0:	b2d2      	uxtb	r2, r2
        if(GroupValue < (uint8_t)16){
            /*clear the group number.*/
            HandlePtr->kGlobalPtr->GLOBTF = (VADC_GLOBTF_CDWC_Msk|
                    ((HandlePtr->kGlobalPtr->GLOBTF)& (~(VADC_GLOBTF_CDGR_Msk))));
            /*Write the group number to be used for converter diagnostics conversions.*/
            HandlePtr->kGlobalPtr->GLOBTF |= (VADC_GLOBTF_CDWC_Msk |
 8004da2:	430a      	orrs	r2, r1
 8004da4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004da8:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
                    (((uint32_t)GroupValue << VADC_GLOBTF_CDGR_Pos) & VADC_GLOBTF_CDGR_Msk));

            /*Clear the Write Control for Conversion Diagnostics*/
            CLR_BIT(HandlePtr->kGlobalPtr->GLOBTF, VADC_GLOBTF_CDWC_Pos);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	687a      	ldr	r2, [r7, #4]
 8004db2:	6812      	ldr	r2, [r2, #0]
 8004db4:	f8d2 2160 	ldr.w	r2, [r2, #352]	; 0x160
 8004db8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004dbc:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
            Status = (uint32_t)DAVEApp_SUCCESS;
 8004dc0:	f04f 0300 	mov.w	r3, #0
 8004dc4:	60fb      	str	r3, [r7, #12]
 8004dc6:	e002      	b.n	8004dce <ADCGLOB001_GTFRConvtrDiagnoGrp+0x7e>
        }
        else
        {
            Status = (uint32_t)ADCGLOB001_INVALID_PARAM_ERROR;
 8004dc8:	f04f 0302 	mov.w	r3, #2
 8004dcc:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 8004dce:	68fb      	ldr	r3, [r7, #12]
}
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	f107 0714 	add.w	r7, r7, #20
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	bc80      	pop	{r7}
 8004dda:	4770      	bx	lr

08004ddc <ADCGLOB001_GTFRConvtrDiagnoEnable>:
 * selected by bitfield CDSEL.
 */
status_t ADCGLOB001_GTFRConvtrDiagnoEnable(
        const ADCGLOB001_HandleType * HandlePtr
)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	b085      	sub	sp, #20
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8004de4:	f04f 0301 	mov.w	r3, #1
 8004de8:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	685b      	ldr	r3, [r3, #4]
 8004dee:	781b      	ldrb	r3, [r3, #0]
 8004df0:	2b01      	cmp	r3, #1
 8004df2:	d116      	bne.n	8004e22 <ADCGLOB001_GTFRConvtrDiagnoEnable+0x46>
    {
        /*Enable the Converter Diagnostics*/
        HandlePtr->kGlobalPtr->GLOBTF |=
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	687a      	ldr	r2, [r7, #4]
 8004dfa:	6812      	ldr	r2, [r2, #0]
 8004dfc:	f8d2 2160 	ldr.w	r2, [r2, #352]	; 0x160
 8004e00:	f442 4201 	orr.w	r2, r2, #33024	; 0x8100
 8004e04:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
                (VADC_GLOBTF_CDWC_Msk | VADC_GLOBTF_CDEN_Msk);
        /*Clear the Write Control for Conversion Diagnostics*/
        CLR_BIT(HandlePtr->kGlobalPtr->GLOBTF, VADC_GLOBTF_CDWC_Pos);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	687a      	ldr	r2, [r7, #4]
 8004e0e:	6812      	ldr	r2, [r2, #0]
 8004e10:	f8d2 2160 	ldr.w	r2, [r2, #352]	; 0x160
 8004e14:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004e18:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
        Status = (uint32_t)DAVEApp_SUCCESS;
 8004e1c:	f04f 0300 	mov.w	r3, #0
 8004e20:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 8004e22:	68fb      	ldr	r3, [r7, #12]
}
 8004e24:	4618      	mov	r0, r3
 8004e26:	f107 0714 	add.w	r7, r7, #20
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bc80      	pop	{r7}
 8004e2e:	4770      	bx	lr

08004e30 <ADCGLOB001_GTFRConvtrDiagnoPullDevicesSelect>:
 */
status_t ADCGLOB001_GTFRConvtrDiagnoPullDevicesSelect(
        const ADCGLOB001_HandleType * HandlePtr,
        uint8_t SelectValue
)
{
 8004e30:	b480      	push	{r7}
 8004e32:	b085      	sub	sp, #20
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
 8004e38:	460b      	mov	r3, r1
 8004e3a:	70fb      	strb	r3, [r7, #3]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8004e3c:	f04f 0301 	mov.w	r3, #1
 8004e40:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	685b      	ldr	r3, [r3, #4]
 8004e46:	781b      	ldrb	r3, [r3, #0]
 8004e48:	2b01      	cmp	r3, #1
 8004e4a:	d12f      	bne.n	8004eac <ADCGLOB001_GTFRConvtrDiagnoPullDevicesSelect+0x7c>
    {
        if(SelectValue < (uint8_t)4){
 8004e4c:	78fb      	ldrb	r3, [r7, #3]
 8004e4e:	2b03      	cmp	r3, #3
 8004e50:	d829      	bhi.n	8004ea6 <ADCGLOB001_GTFRConvtrDiagnoPullDevicesSelect+0x76>
            /*Clear Converter Diagnostics Pull-Devices Select value  */
            HandlePtr->kGlobalPtr->GLOBTF = (VADC_GLOBTF_CDWC_Msk|
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
                    ((HandlePtr->kGlobalPtr->GLOBTF)& (~(VADC_GLOBTF_CDSEL_Msk))));
 8004e56:	687a      	ldr	r2, [r7, #4]
 8004e58:	6812      	ldr	r2, [r2, #0]
 8004e5a:	f8d2 2160 	ldr.w	r2, [r2, #352]	; 0x160

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
    {
        if(SelectValue < (uint8_t)4){
            /*Clear Converter Diagnostics Pull-Devices Select value  */
            HandlePtr->kGlobalPtr->GLOBTF = (VADC_GLOBTF_CDWC_Msk|
 8004e5e:	f422 4206 	bic.w	r2, r2, #34304	; 0x8600
 8004e62:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004e66:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
                    ((HandlePtr->kGlobalPtr->GLOBTF)& (~(VADC_GLOBTF_CDSEL_Msk))));

            /* Write the Converter Diagnostics Pull-Devices Select value */
            HandlePtr->kGlobalPtr->GLOBTF |= (VADC_GLOBTF_CDWC_Msk |
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	687a      	ldr	r2, [r7, #4]
 8004e70:	6812      	ldr	r2, [r2, #0]
 8004e72:	f8d2 1160 	ldr.w	r1, [r2, #352]	; 0x160
                    (((uint32_t)SelectValue << VADC_GLOBTF_CDSEL_Pos) & VADC_GLOBTF_CDSEL_Msk));
 8004e76:	78fa      	ldrb	r2, [r7, #3]
 8004e78:	ea4f 2242 	mov.w	r2, r2, lsl #9
 8004e7c:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
            /*Clear Converter Diagnostics Pull-Devices Select value  */
            HandlePtr->kGlobalPtr->GLOBTF = (VADC_GLOBTF_CDWC_Msk|
                    ((HandlePtr->kGlobalPtr->GLOBTF)& (~(VADC_GLOBTF_CDSEL_Msk))));

            /* Write the Converter Diagnostics Pull-Devices Select value */
            HandlePtr->kGlobalPtr->GLOBTF |= (VADC_GLOBTF_CDWC_Msk |
 8004e80:	430a      	orrs	r2, r1
 8004e82:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004e86:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
                    (((uint32_t)SelectValue << VADC_GLOBTF_CDSEL_Pos) & VADC_GLOBTF_CDSEL_Msk));
            /*Clear the Write Control for Conversion Diagnostics*/

            CLR_BIT(HandlePtr->kGlobalPtr->GLOBTF, VADC_GLOBTF_CDWC_Pos);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	687a      	ldr	r2, [r7, #4]
 8004e90:	6812      	ldr	r2, [r2, #0]
 8004e92:	f8d2 2160 	ldr.w	r2, [r2, #352]	; 0x160
 8004e96:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004e9a:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
            Status = (uint32_t)DAVEApp_SUCCESS;
 8004e9e:	f04f 0300 	mov.w	r3, #0
 8004ea2:	60fb      	str	r3, [r7, #12]
 8004ea4:	e002      	b.n	8004eac <ADCGLOB001_GTFRConvtrDiagnoPullDevicesSelect+0x7c>
        }
        else
        {
            Status = (uint32_t)ADCGLOB001_INVALID_PARAM_ERROR;
 8004ea6:	f04f 0302 	mov.w	r3, #2
 8004eaa:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 8004eac:	68fb      	ldr	r3, [r7, #12]
}
 8004eae:	4618      	mov	r0, r3
 8004eb0:	f107 0714 	add.w	r7, r7, #20
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	bc80      	pop	{r7}
 8004eb8:	4770      	bx	lr
 8004eba:	bf00      	nop

08004ebc <ADCGLOB001_GTFRPullDwnDiagnoEnable>:
 * This function configure the Pull-Down Diagnostics Enable register.
 */
status_t ADCGLOB001_GTFRPullDwnDiagnoEnable(
        const ADCGLOB001_HandleType * HandlePtr
)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b085      	sub	sp, #20
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8004ec4:	f04f 0301 	mov.w	r3, #1
 8004ec8:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	781b      	ldrb	r3, [r3, #0]
 8004ed0:	2b01      	cmp	r3, #1
 8004ed2:	d116      	bne.n	8004f02 <ADCGLOB001_GTFRPullDwnDiagnoEnable+0x46>
    {
        /*Enable the Pull-Down Diagnostics */
        HandlePtr->kGlobalPtr->GLOBTF |=
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	687a      	ldr	r2, [r7, #4]
 8004eda:	6812      	ldr	r2, [r2, #0]
 8004edc:	f8d2 2160 	ldr.w	r2, [r2, #352]	; 0x160
 8004ee0:	f442 0201 	orr.w	r2, r2, #8454144	; 0x810000
 8004ee4:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
                (VADC_GLOBTF_MDWC_Msk | VADC_GLOBTF_PDD_Msk);
        /*Clear the Write Control for Multiplexer Diagnostics*/
        CLR_BIT(HandlePtr->kGlobalPtr->GLOBTF, VADC_GLOBTF_MDWC_Pos);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	687a      	ldr	r2, [r7, #4]
 8004eee:	6812      	ldr	r2, [r2, #0]
 8004ef0:	f8d2 2160 	ldr.w	r2, [r2, #352]	; 0x160
 8004ef4:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8004ef8:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

        Status = (uint32_t)DAVEApp_SUCCESS;
 8004efc:	f04f 0300 	mov.w	r3, #0
 8004f00:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 8004f02:	68fb      	ldr	r3, [r7, #12]
}
 8004f04:	4618      	mov	r0, r3
 8004f06:	f107 0714 	add.w	r7, r7, #20
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	bc80      	pop	{r7}
 8004f0e:	4770      	bx	lr

08004f10 <ADC001_Init>:
*******************************************************************************/


/** This function initializes the app */
void ADC001_Init(void)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	af00      	add	r7, sp, #0
  /*Initialize the global app */
  ADCGLOB001_Init();
 8004f14:	f7ff fb76 	bl	8004604 <ADCGLOB001_Init>
  ADC001_lInit(&ADC001_Handle0);
 8004f18:	f246 3044 	movw	r0, #25412	; 0x6344
 8004f1c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004f20:	f000 f802 	bl	8004f28 <ADC001_lInit>
}
 8004f24:	bd80      	pop	{r7, pc}
 8004f26:	bf00      	nop

08004f28 <ADC001_lInit>:

/*
 * This Function initializes the ADC001 App.
 */
void ADC001_lInit(const ADC001_HandleType *HandlePtr )
{
 8004f28:	b490      	push	{r4, r7}
 8004f2a:	b08a      	sub	sp, #40	; 0x28
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8004f30:	f04f 0301 	mov.w	r3, #1
 8004f34:	623b      	str	r3, [r7, #32]
  VADC_G_TypeDef *VADCGroupPtr[4];

  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGroupPtr[0] = HandlePtr->VADCGroup0Ptr;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f3a:	60bb      	str	r3, [r7, #8]
  VADCGroupPtr[1] = HandlePtr->VADCGroup1Ptr;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f40:	60fb      	str	r3, [r7, #12]
  VADCGroupPtr[2] = HandlePtr->VADCGroup2Ptr;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f46:	613b      	str	r3, [r7, #16]
  VADCGroupPtr[3] = HandlePtr->VADCGroup3Ptr;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f4c:	617b      	str	r3, [r7, #20]
  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f52:	61fb      	str	r3, [r7, #28]

  if((HandlePtr->DynamicHandlePtr->State == ADC001_UNINITIALIZED))
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f58:	791b      	ldrb	r3, [r3, #4]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	f040 812f 	bne.w	80051be <ADC001_lInit+0x296>
  {

    for(ChIdx = (uint8_t)0; ChIdx < (uint8_t)HandlePtr->kChannels; ChIdx++)
 8004f60:	f04f 0300 	mov.w	r3, #0
 8004f64:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8004f68:	e07b      	b.n	8005062 <ADC001_lInit+0x13a>
    {
      GroupNo = ADC001_ChannelHandlePtr[ChIdx]->kGroupNo;
 8004f6a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8004f6e:	f240 0310 	movw	r3, #16
 8004f72:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f7a:	781b      	ldrb	r3, [r3, #0]
 8004f7c:	76fb      	strb	r3, [r7, #27]
      ChNo = ADC001_ChannelHandlePtr[ChIdx]->kChannelNo;
 8004f7e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8004f82:	f240 0310 	movw	r3, #16
 8004f86:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f8e:	785b      	ldrb	r3, [r3, #1]
 8004f90:	76bb      	strb	r3, [r7, #26]
      /* Input class */
      WR_REG( VADCGroupPtr[GroupNo]->CHCTR[ChNo],
 8004f92:	7efb      	ldrb	r3, [r7, #27]
 8004f94:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004f98:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8004f9c:	18cb      	adds	r3, r1, r3
 8004f9e:	f853 2c20 	ldr.w	r2, [r3, #-32]
 8004fa2:	7eb8      	ldrb	r0, [r7, #26]
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004faa:	f003 0103 	and.w	r1, r3, #3
 8004fae:	7efb      	ldrb	r3, [r7, #27]
 8004fb0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004fb4:	f107 0c28 	add.w	ip, r7, #40	; 0x28
 8004fb8:	4463      	add	r3, ip
 8004fba:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8004fbe:	7ebc      	ldrb	r4, [r7, #26]
 8004fc0:	f104 0480 	add.w	r4, r4, #128	; 0x80
 8004fc4:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8004fc8:	f023 0303 	bic.w	r3, r3, #3
 8004fcc:	4319      	orrs	r1, r3
 8004fce:	f100 0380 	add.w	r3, r0, #128	; 0x80
 8004fd2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        VADC_G_CHCTR_ICLSEL_Pos,
        (uint32_t)HandlePtr->kIpClassSel
       );

      /* Store result in global register */
      WR_REG( VADCGroupPtr[GroupNo]->CHCTR[ChNo],
 8004fd6:	7efb      	ldrb	r3, [r7, #27]
 8004fd8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004fdc:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8004fe0:	18cb      	adds	r3, r1, r3
 8004fe2:	f853 2c20 	ldr.w	r2, [r3, #-32]
 8004fe6:	7eb8      	ldrb	r0, [r7, #26]
 8004fe8:	7efb      	ldrb	r3, [r7, #27]
 8004fea:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004fee:	f107 0c28 	add.w	ip, r7, #40	; 0x28
 8004ff2:	4463      	add	r3, ip
 8004ff4:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8004ff8:	7eb9      	ldrb	r1, [r7, #26]
 8004ffa:	f101 0180 	add.w	r1, r1, #128	; 0x80
 8004ffe:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8005002:	f443 1180 	orr.w	r1, r3, #1048576	; 0x100000
 8005006:	f100 0380 	add.w	r3, r0, #128	; 0x80
 800500a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
              VADC_G_CHCTR_RESTBS_Pos,
              (uint32_t)1
             );

      /*Result Alignment */
      WR_REG( VADCGroupPtr[GroupNo]->CHCTR[ChNo],
 800500e:	7efb      	ldrb	r3, [r7, #27]
 8005010:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005014:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8005018:	18cb      	adds	r3, r1, r3
 800501a:	f853 2c20 	ldr.w	r2, [r3, #-32]
 800501e:	7eb8      	ldrb	r0, [r7, #26]
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8005026:	ea4f 5343 	mov.w	r3, r3, lsl #21
 800502a:	f403 1100 	and.w	r1, r3, #2097152	; 0x200000
 800502e:	7efb      	ldrb	r3, [r7, #27]
 8005030:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005034:	f107 0c28 	add.w	ip, r7, #40	; 0x28
 8005038:	4463      	add	r3, ip
 800503a:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800503e:	7ebc      	ldrb	r4, [r7, #26]
 8005040:	f104 0480 	add.w	r4, r4, #128	; 0x80
 8005044:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8005048:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800504c:	4319      	orrs	r1, r3
 800504e:	f100 0380 	add.w	r3, r0, #128	; 0x80
 8005052:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;

  if((HandlePtr->DynamicHandlePtr->State == ADC001_UNINITIALIZED))
  {

    for(ChIdx = (uint8_t)0; ChIdx < (uint8_t)HandlePtr->kChannels; ChIdx++)
 8005056:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800505a:	f103 0301 	add.w	r3, r3, #1
 800505e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	785b      	ldrb	r3, [r3, #1]
 8005066:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800506a:	429a      	cmp	r2, r3
 800506c:	f4ff af7d 	bcc.w	8004f6a <ADC001_lInit+0x42>
              (uint32_t)HandlePtr->kResultControl
             );
    }

    /* Wait for read mode */
    WR_REG( VADCGlobalPtr->GLOBRCR,
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005076:	ea4f 6303 	mov.w	r3, r3, lsl #24
 800507a:	f003 7280 	and.w	r2, r3, #16777216	; 0x1000000
 800507e:	69fb      	ldr	r3, [r7, #28]
 8005080:	f8d3 3280 	ldr.w	r3, [r3, #640]	; 0x280
 8005084:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005088:	431a      	orrs	r2, r3
 800508a:	69fb      	ldr	r3, [r7, #28]
 800508c:	f8c3 2280 	str.w	r2, [r3, #640]	; 0x280
            VADC_GLOBRCR_WFR_Pos,
            (uint32_t)HandlePtr->kResultReadMode
           );

    /* Result event service request  */
    WR_REG( VADCGlobalPtr->GLOBRCR,
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005096:	ea4f 72c3 	mov.w	r2, r3, lsl #31
 800509a:	69fb      	ldr	r3, [r7, #28]
 800509c:	f8d3 3280 	ldr.w	r3, [r3, #640]	; 0x280
 80050a0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80050a4:	431a      	orrs	r2, r3
 80050a6:	69fb      	ldr	r3, [r7, #28]
 80050a8:	f8c3 2280 	str.w	r2, [r3, #640]	; 0x280
            VADC_GLOBRCR_SRGEN_Pos,
            (uint32_t)HandlePtr->kResultEvtEnable
           );

    /* Select the input channels sequence */
    VADCGlobalPtr->BRSSEL[0] =  HandlePtr->kGroup0ChSelect;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	789b      	ldrb	r3, [r3, #2]
 80050b0:	461a      	mov	r2, r3
 80050b2:	69fb      	ldr	r3, [r7, #28]
 80050b4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    VADCGlobalPtr->BRSSEL[1] =  HandlePtr->kGroup1ChSelect;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	78db      	ldrb	r3, [r3, #3]
 80050bc:	461a      	mov	r2, r3
 80050be:	69fb      	ldr	r3, [r7, #28]
 80050c0:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    VADCGlobalPtr->BRSSEL[2] =  HandlePtr->kGroup2ChSelect;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	791b      	ldrb	r3, [r3, #4]
 80050c8:	461a      	mov	r2, r3
 80050ca:	69fb      	ldr	r3, [r7, #28]
 80050cc:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    VADCGlobalPtr->BRSSEL[3] =  HandlePtr->kGroup3ChSelect;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	795b      	ldrb	r3, [r3, #5]
 80050d4:	461a      	mov	r2, r3
 80050d6:	69fb      	ldr	r3, [r7, #28]
 80050d8:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c

    /*
     * Enable XTWC Bitfield so that XTMODE and XTSEL can be written
     * Selects trigger mode .
     */
    VADCGlobalPtr->BRSCTRL |= (uint32_t)(((uint32_t)1 << VADC_BRSCTRL_XTWC_Pos)    |  \
 80050dc:	69fb      	ldr	r3, [r7, #28]
 80050de:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
                      ((uint32_t)HandlePtr->kTriggerMode << VADC_BRSCTRL_XTMODE_Pos));
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80050e8:	ea4f 3343 	mov.w	r3, r3, lsl #13

    /*
     * Enable XTWC Bitfield so that XTMODE and XTSEL can be written
     * Selects trigger mode .
     */
    VADCGlobalPtr->BRSCTRL |= (uint32_t)(((uint32_t)1 << VADC_BRSCTRL_XTWC_Pos)    |  \
 80050ec:	4313      	orrs	r3, r2
 80050ee:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 80050f2:	69fb      	ldr	r3, [r7, #28]
 80050f4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    /*
     * Selects the gating mode and enables trigger mode.
     * AutoScan enable or disable
     * Source interrupt enable or disable
     */
    VADCGlobalPtr->BRSMR |=(uint32_t)(((uint32_t)HandlePtr->kTriggerEn            \
 80050f8:	69fb      	ldr	r3, [r7, #28]
 80050fa:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
                                                      << VADC_BRSMR_ENTR_Pos) |   \
 8005104:	ea4f 0183 	mov.w	r1, r3, lsl #2
                                    ((uint32_t)HandlePtr->kGatingMode             \
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
     * Selects the gating mode and enables trigger mode.
     * AutoScan enable or disable
     * Source interrupt enable or disable
     */
    VADCGlobalPtr->BRSMR |=(uint32_t)(((uint32_t)HandlePtr->kTriggerEn            \
                                                      << VADC_BRSMR_ENTR_Pos) |   \
 800510e:	4319      	orrs	r1, r3
                                    ((uint32_t)HandlePtr->kGatingMode             \
                                                      << VADC_BRSMR_ENGT_Pos) |   \
                                    ((uint32_t)HandlePtr->kAutoScan               \
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
                                                      << VADC_BRSMR_SCAN_Pos) |   \
 8005116:	ea4f 1303 	mov.w	r3, r3, lsl #4
     * Source interrupt enable or disable
     */
    VADCGlobalPtr->BRSMR |=(uint32_t)(((uint32_t)HandlePtr->kTriggerEn            \
                                                      << VADC_BRSMR_ENTR_Pos) |   \
                                    ((uint32_t)HandlePtr->kGatingMode             \
                                                      << VADC_BRSMR_ENGT_Pos) |   \
 800511a:	4319      	orrs	r1, r3
                                    ((uint32_t)HandlePtr->kAutoScan               \
                                                      << VADC_BRSMR_SCAN_Pos) |   \
                                    ((uint32_t)HandlePtr->kResourceEvtEnable      \
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
                                                      << VADC_BRSMR_ENSI_Pos));
 8005122:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    /*
     * Selects the gating mode and enables trigger mode.
     * AutoScan enable or disable
     * Source interrupt enable or disable
     */
    VADCGlobalPtr->BRSMR |=(uint32_t)(((uint32_t)HandlePtr->kTriggerEn            \
 8005126:	430b      	orrs	r3, r1
 8005128:	431a      	orrs	r2, r3
 800512a:	69fb      	ldr	r3, [r7, #28]
 800512c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    /*
     * Enable Arbitration slot.
     * Select conversion start mode for request source.
     * Sets the priority of the background request source.
     */
    for(GroupIdx = (uint8_t)0; GroupIdx < (uint8_t)ADC001_MAX_ADC_GROUP; GroupIdx++)
 8005130:	f04f 0300 	mov.w	r3, #0
 8005134:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8005138:	e035      	b.n	80051a6 <ADC001_lInit+0x27e>
    {
      if(HandlePtr->kActiveGroups[GroupIdx] == (uint8_t)1)
 800513a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800513e:	687a      	ldr	r2, [r7, #4]
 8005140:	18d3      	adds	r3, r2, r3
 8005142:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8005146:	2b01      	cmp	r3, #1
 8005148:	d127      	bne.n	800519a <ADC001_lInit+0x272>
      {
        VADCGroupPtr[GroupIdx]->ARBPR |= (uint32_t)(((uint32_t)HandlePtr->kAsenEnable <<  \
 800514a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800514e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005152:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8005156:	18cb      	adds	r3, r1, r3
 8005158:	f853 2c20 	ldr.w	r2, [r3, #-32]
 800515c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005160:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005164:	f107 0c28 	add.w	ip, r7, #40	; 0x28
 8005168:	4463      	add	r3, ip
 800516a:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800516e:	f8d3 1084 	ldr.w	r1, [r3, #132]	; 0x84
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8005178:	ea4f 6083 	mov.w	r0, r3, lsl #26
                                                         VADC_G_ARBPR_ASEN2_Pos) |        \
                                          ((uint32_t)HandlePtr->kStartmode   <<           \
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005182:	ea4f 23c3 	mov.w	r3, r3, lsl #11
    for(GroupIdx = (uint8_t)0; GroupIdx < (uint8_t)ADC001_MAX_ADC_GROUP; GroupIdx++)
    {
      if(HandlePtr->kActiveGroups[GroupIdx] == (uint8_t)1)
      {
        VADCGroupPtr[GroupIdx]->ARBPR |= (uint32_t)(((uint32_t)HandlePtr->kAsenEnable <<  \
                                                         VADC_G_ARBPR_ASEN2_Pos) |        \
 8005186:	4318      	orrs	r0, r3
                                          ((uint32_t)HandlePtr->kStartmode   <<           \
                                                         VADC_G_ARBPR_CSM2_Pos)  |        \
                                          ((uint32_t)HandlePtr->kPriority    <<           \
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800518e:	ea4f 2303 	mov.w	r3, r3, lsl #8
     */
    for(GroupIdx = (uint8_t)0; GroupIdx < (uint8_t)ADC001_MAX_ADC_GROUP; GroupIdx++)
    {
      if(HandlePtr->kActiveGroups[GroupIdx] == (uint8_t)1)
      {
        VADCGroupPtr[GroupIdx]->ARBPR |= (uint32_t)(((uint32_t)HandlePtr->kAsenEnable <<  \
 8005192:	4303      	orrs	r3, r0
 8005194:	430b      	orrs	r3, r1
 8005196:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    /*
     * Enable Arbitration slot.
     * Select conversion start mode for request source.
     * Sets the priority of the background request source.
     */
    for(GroupIdx = (uint8_t)0; GroupIdx < (uint8_t)ADC001_MAX_ADC_GROUP; GroupIdx++)
 800519a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800519e:	f103 0301 	add.w	r3, r3, #1
 80051a2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80051a6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80051aa:	2b03      	cmp	r3, #3
 80051ac:	d9c5      	bls.n	800513a <ADC001_lInit+0x212>
                                                         VADC_G_ARBPR_PRIO2_Pos));
      }
    }

    /* change the state to the Initialized */
    HandlePtr->DynamicHandlePtr->State = ADC001_INITIALIZED;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051b2:	f04f 0201 	mov.w	r2, #1
 80051b6:	711a      	strb	r2, [r3, #4]
    Status &= (uint32_t)DAVEApp_SUCCESS;
 80051b8:	f04f 0300 	mov.w	r3, #0
 80051bc:	623b      	str	r3, [r7, #32]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

}
 80051be:	f107 0728 	add.w	r7, r7, #40	; 0x28
 80051c2:	46bd      	mov	sp, r7
 80051c4:	bc90      	pop	{r4, r7}
 80051c6:	4770      	bx	lr

080051c8 <ADC001_Deinit>:

/**
 * This function resets the App.
 */
status_t ADC001_Deinit(const ADC001_HandleType* HandlePtr)
{
 80051c8:	b480      	push	{r7}
 80051ca:	b08b      	sub	sp, #44	; 0x2c
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 80051d0:	f04f 0301 	mov.w	r3, #1
 80051d4:	627b      	str	r3, [r7, #36]	; 0x24
  VADC_G_TypeDef *VADCGroupPtr[4];

  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGroupPtr[0] = HandlePtr->VADCGroup0Ptr;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051da:	60bb      	str	r3, [r7, #8]
  VADCGroupPtr[1] = HandlePtr->VADCGroup1Ptr;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80051e0:	60fb      	str	r3, [r7, #12]
  VADCGroupPtr[2] = HandlePtr->VADCGroup2Ptr;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80051e6:	613b      	str	r3, [r7, #16]
  VADCGroupPtr[3] = HandlePtr->VADCGroup3Ptr;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051ec:	617b      	str	r3, [r7, #20]
  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051f2:	61fb      	str	r3, [r7, #28]

  if((HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED))
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051f8:	791b      	ldrb	r3, [r3, #4]
 80051fa:	2b01      	cmp	r3, #1
 80051fc:	f040 8085 	bne.w	800530a <ADC001_Deinit+0x142>
  {

    for(ChIdx = (uint8_t)0; ChIdx < (uint8_t)HandlePtr->kChannels; ChIdx++)
 8005200:	f04f 0300 	mov.w	r3, #0
 8005204:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005208:	e028      	b.n	800525c <ADC001_Deinit+0x94>
    {
      GroupNo = (uint8_t )ADC001_ChannelHandlePtr[ChIdx]->kGroupNo;
 800520a:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800520e:	f240 0310 	movw	r3, #16
 8005212:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005216:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800521a:	781b      	ldrb	r3, [r3, #0]
 800521c:	76fb      	strb	r3, [r7, #27]
      ChNo = (uint8_t )ADC001_ChannelHandlePtr[ChIdx]->kChannelNo;
 800521e:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8005222:	f240 0310 	movw	r3, #16
 8005226:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800522a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800522e:	785b      	ldrb	r3, [r3, #1]
 8005230:	76bb      	strb	r3, [r7, #26]
      VADCGroupPtr[GroupNo]->CHCTR[ChNo] = (uint32_t )0;
 8005232:	7efb      	ldrb	r3, [r7, #27]
 8005234:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005238:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800523c:	18d3      	adds	r3, r2, r3
 800523e:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8005242:	7eba      	ldrb	r2, [r7, #26]
 8005244:	f102 0280 	add.w	r2, r2, #128	; 0x80
 8005248:	f04f 0100 	mov.w	r1, #0
 800524c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;

  if((HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED))
  {

    for(ChIdx = (uint8_t)0; ChIdx < (uint8_t)HandlePtr->kChannels; ChIdx++)
 8005250:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005254:	f103 0301 	add.w	r3, r3, #1
 8005258:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	785b      	ldrb	r3, [r3, #1]
 8005260:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8005264:	429a      	cmp	r2, r3
 8005266:	d3d0      	bcc.n	800520a <ADC001_Deinit+0x42>
      GroupNo = (uint8_t )ADC001_ChannelHandlePtr[ChIdx]->kGroupNo;
      ChNo = (uint8_t )ADC001_ChannelHandlePtr[ChIdx]->kChannelNo;
      VADCGroupPtr[GroupNo]->CHCTR[ChNo] = (uint32_t )0;
    }

    VADCGlobalPtr->GLOBRCR = (uint32_t )0;
 8005268:	69fb      	ldr	r3, [r7, #28]
 800526a:	f04f 0200 	mov.w	r2, #0
 800526e:	f8c3 2280 	str.w	r2, [r3, #640]	; 0x280

    /* Select the input channels sequence */
    VADCGlobalPtr->BRSSEL[0] =  (uint32_t )0;
 8005272:	69fb      	ldr	r3, [r7, #28]
 8005274:	f04f 0200 	mov.w	r2, #0
 8005278:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    VADCGlobalPtr->BRSSEL[1] =  (uint32_t )0;
 800527c:	69fb      	ldr	r3, [r7, #28]
 800527e:	f04f 0200 	mov.w	r2, #0
 8005282:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    VADCGlobalPtr->BRSSEL[2] =  (uint32_t )0;
 8005286:	69fb      	ldr	r3, [r7, #28]
 8005288:	f04f 0200 	mov.w	r2, #0
 800528c:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    VADCGlobalPtr->BRSSEL[3] =  (uint32_t )0;
 8005290:	69fb      	ldr	r3, [r7, #28]
 8005292:	f04f 0200 	mov.w	r2, #0
 8005296:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    VADCGlobalPtr->BRSCTRL = (uint32_t )0x00808000;
 800529a:	69fa      	ldr	r2, [r7, #28]
 800529c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80052a0:	f2c0 0380 	movt	r3, #128	; 0x80
 80052a4:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    VADCGlobalPtr->BRSMR = (uint32_t )0;
 80052a8:	69fb      	ldr	r3, [r7, #28]
 80052aa:	f04f 0200 	mov.w	r2, #0
 80052ae:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    /*
     * Enable Arbitration slot.
     * Select conversion start mode for request source.
     * Sets the priority of the background request source.
     */
    for(GroupIdx = (uint8_t )0; GroupIdx < (uint8_t )ADC001_MAX_ADC_GROUP; GroupIdx++)
 80052b2:	f04f 0300 	mov.w	r3, #0
 80052b6:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80052ba:	e01a      	b.n	80052f2 <ADC001_Deinit+0x12a>
    {
      if(HandlePtr->kActiveGroups[GroupIdx] == (uint8_t)1)
 80052bc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80052c0:	687a      	ldr	r2, [r7, #4]
 80052c2:	18d3      	adds	r3, r2, r3
 80052c4:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 80052c8:	2b01      	cmp	r3, #1
 80052ca:	d10c      	bne.n	80052e6 <ADC001_Deinit+0x11e>
      {
        VADCGroupPtr[GroupIdx]->ARBPR = (uint32_t )0;
 80052cc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80052d0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80052d4:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80052d8:	18d3      	adds	r3, r2, r3
 80052da:	f853 3c20 	ldr.w	r3, [r3, #-32]
 80052de:	f04f 0200 	mov.w	r2, #0
 80052e2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    /*
     * Enable Arbitration slot.
     * Select conversion start mode for request source.
     * Sets the priority of the background request source.
     */
    for(GroupIdx = (uint8_t )0; GroupIdx < (uint8_t )ADC001_MAX_ADC_GROUP; GroupIdx++)
 80052e6:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80052ea:	f103 0301 	add.w	r3, r3, #1
 80052ee:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80052f2:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80052f6:	2b03      	cmp	r3, #3
 80052f8:	d9e0      	bls.n	80052bc <ADC001_Deinit+0xf4>
      {
        VADCGroupPtr[GroupIdx]->ARBPR = (uint32_t )0;
      }
    }

    Status = (uint32_t)DAVEApp_SUCCESS;
 80052fa:	f04f 0300 	mov.w	r3, #0
 80052fe:	627b      	str	r3, [r7, #36]	; 0x24
    HandlePtr->DynamicHandlePtr->State = ADC001_UNINITIALIZED;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005304:	f04f 0200 	mov.w	r2, #0
 8005308:	711a      	strb	r2, [r3, #4]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 800530a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800530c:	4618      	mov	r0, r3
 800530e:	f107 072c 	add.w	r7, r7, #44	; 0x2c
 8005312:	46bd      	mov	sp, r7
 8005314:	bc80      	pop	{r7}
 8005316:	4770      	bx	lr

08005318 <ADC001_SelectInputClass>:
/**
 * This function selects the input class for the channel.
 */
status_t ADC001_SelectInputClass(const ADC001_HandleType* HandlePtr,
                                                  ADC001_GlobalInPutClass Class)
{
 8005318:	b490      	push	{r4, r7}
 800531a:	b088      	sub	sp, #32
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
 8005320:	460b      	mov	r3, r1
 8005322:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8005324:	f04f 0301 	mov.w	r3, #1
 8005328:	61fb      	str	r3, [r7, #28]
  uint8_t ChIdx;

  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr[4];

  VADCGroupPtr[0] = HandlePtr->VADCGroup0Ptr;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800532e:	60bb      	str	r3, [r7, #8]
  VADCGroupPtr[1] = HandlePtr->VADCGroup1Ptr;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005334:	60fb      	str	r3, [r7, #12]
  VADCGroupPtr[2] = HandlePtr->VADCGroup2Ptr;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800533a:	613b      	str	r3, [r7, #16]
  VADCGroupPtr[3] = HandlePtr->VADCGroup3Ptr;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005340:	617b      	str	r3, [r7, #20]
  if(HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005346:	791b      	ldrb	r3, [r3, #4]
 8005348:	2b01      	cmp	r3, #1
 800534a:	d14b      	bne.n	80053e4 <ADC001_SelectInputClass+0xcc>
  {
    if((Class == ADC001_GLOBAL_CLASS0) || (Class == ADC001_GLOBAL_CLASS1))
 800534c:	78fb      	ldrb	r3, [r7, #3]
 800534e:	2b02      	cmp	r3, #2
 8005350:	d002      	beq.n	8005358 <ADC001_SelectInputClass+0x40>
 8005352:	78fb      	ldrb	r3, [r7, #3]
 8005354:	2b03      	cmp	r3, #3
 8005356:	d142      	bne.n	80053de <ADC001_SelectInputClass+0xc6>
    {
      for(ChIdx = (uint8_t)0; ChIdx < (uint8_t)HandlePtr->kChannels; ChIdx++)
 8005358:	f04f 0300 	mov.w	r3, #0
 800535c:	76fb      	strb	r3, [r7, #27]
 800535e:	e035      	b.n	80053cc <ADC001_SelectInputClass+0xb4>
      {
        GroupNo = ADC001_ChannelHandlePtr[ChIdx]->kGroupNo;
 8005360:	7efa      	ldrb	r2, [r7, #27]
 8005362:	f240 0310 	movw	r3, #16
 8005366:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800536a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800536e:	781b      	ldrb	r3, [r3, #0]
 8005370:	76bb      	strb	r3, [r7, #26]
        ChNo = ADC001_ChannelHandlePtr[ChIdx]->kChannelNo;
 8005372:	7efa      	ldrb	r2, [r7, #27]
 8005374:	f240 0310 	movw	r3, #16
 8005378:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800537c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005380:	785b      	ldrb	r3, [r3, #1]
 8005382:	767b      	strb	r3, [r7, #25]

        /* Input class */
        WR_REG( VADCGroupPtr[GroupNo]->CHCTR[ChNo],
 8005384:	7ebb      	ldrb	r3, [r7, #26]
 8005386:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800538a:	f107 0220 	add.w	r2, r7, #32
 800538e:	18d3      	adds	r3, r2, r3
 8005390:	f853 2c18 	ldr.w	r2, [r3, #-24]
 8005394:	7e78      	ldrb	r0, [r7, #25]
 8005396:	78fb      	ldrb	r3, [r7, #3]
 8005398:	f003 0103 	and.w	r1, r3, #3
 800539c:	7ebb      	ldrb	r3, [r7, #26]
 800539e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80053a2:	f107 0c20 	add.w	ip, r7, #32
 80053a6:	4463      	add	r3, ip
 80053a8:	f853 3c18 	ldr.w	r3, [r3, #-24]
 80053ac:	7e7c      	ldrb	r4, [r7, #25]
 80053ae:	f104 0480 	add.w	r4, r4, #128	; 0x80
 80053b2:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80053b6:	f023 0303 	bic.w	r3, r3, #3
 80053ba:	4319      	orrs	r1, r3
 80053bc:	f100 0380 	add.w	r3, r0, #128	; 0x80
 80053c0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  VADCGroupPtr[3] = HandlePtr->VADCGroup3Ptr;
  if(HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
  {
    if((Class == ADC001_GLOBAL_CLASS0) || (Class == ADC001_GLOBAL_CLASS1))
    {
      for(ChIdx = (uint8_t)0; ChIdx < (uint8_t)HandlePtr->kChannels; ChIdx++)
 80053c4:	7efb      	ldrb	r3, [r7, #27]
 80053c6:	f103 0301 	add.w	r3, r3, #1
 80053ca:	76fb      	strb	r3, [r7, #27]
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	785b      	ldrb	r3, [r3, #1]
 80053d0:	7efa      	ldrb	r2, [r7, #27]
 80053d2:	429a      	cmp	r2, r3
 80053d4:	d3c4      	bcc.n	8005360 <ADC001_SelectInputClass+0x48>
          VADC_G_CHCTR_ICLSEL_Msk,
          VADC_G_CHCTR_ICLSEL_Pos,
          (uint32_t)Class
         );
      }
      Status = (uint8_t)DAVEApp_SUCCESS;
 80053d6:	f04f 0300 	mov.w	r3, #0
 80053da:	61fb      	str	r3, [r7, #28]
 80053dc:	e002      	b.n	80053e4 <ADC001_SelectInputClass+0xcc>
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 80053de:	f04f 0302 	mov.w	r3, #2
 80053e2:	61fb      	str	r3, [r7, #28]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 80053e4:	69fb      	ldr	r3, [r7, #28]
}
 80053e6:	4618      	mov	r0, r3
 80053e8:	f107 0720 	add.w	r7, r7, #32
 80053ec:	46bd      	mov	sp, r7
 80053ee:	bc90      	pop	{r4, r7}
 80053f0:	4770      	bx	lr
 80053f2:	bf00      	nop

080053f4 <ADC001_EnableResultEvt>:

/**
 * This function enables the service request after result event.
 */
status_t ADC001_EnableResultEvt(const ADC001_HandleType* HandlePtr)
{
 80053f4:	b480      	push	{r7}
 80053f6:	b085      	sub	sp, #20
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 80053fc:	f04f 0301 	mov.w	r3, #1
 8005400:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005406:	60bb      	str	r3, [r7, #8]

  if(HandlePtr->DynamicHandlePtr->State != ADC001_UNINITIALIZED)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800540c:	791b      	ldrb	r3, [r3, #4]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d00a      	beq.n	8005428 <ADC001_EnableResultEvt+0x34>
  {
    /* Enable Result event service request  */
    SET_BIT( VADCGlobalPtr->GLOBRCR, VADC_GLOBRCR_SRGEN_Pos);
 8005412:	68bb      	ldr	r3, [r7, #8]
 8005414:	f8d3 3280 	ldr.w	r3, [r3, #640]	; 0x280
 8005418:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800541c:	68bb      	ldr	r3, [r7, #8]
 800541e:	f8c3 2280 	str.w	r2, [r3, #640]	; 0x280
    Status = (uint32_t)DAVEApp_SUCCESS;
 8005422:	f04f 0300 	mov.w	r3, #0
 8005426:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8005428:	68fb      	ldr	r3, [r7, #12]
}
 800542a:	4618      	mov	r0, r3
 800542c:	f107 0714 	add.w	r7, r7, #20
 8005430:	46bd      	mov	sp, r7
 8005432:	bc80      	pop	{r7}
 8005434:	4770      	bx	lr
 8005436:	bf00      	nop

08005438 <ADC001_DisableResultEvt>:

/**
 * This function disables the service request after result event.
 */
status_t ADC001_DisableResultEvt(const ADC001_HandleType* HandlePtr)
{
 8005438:	b480      	push	{r7}
 800543a:	b085      	sub	sp, #20
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8005440:	f04f 0301 	mov.w	r3, #1
 8005444:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800544a:	60bb      	str	r3, [r7, #8]

  if(HandlePtr->DynamicHandlePtr->State != ADC001_UNINITIALIZED)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005450:	791b      	ldrb	r3, [r3, #4]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d00a      	beq.n	800546c <ADC001_DisableResultEvt+0x34>
  {
    /* Disables Result event service request  */
    CLR_BIT( VADCGlobalPtr->GLOBRCR, VADC_GLOBRCR_SRGEN_Pos);
 8005456:	68bb      	ldr	r3, [r7, #8]
 8005458:	f8d3 3280 	ldr.w	r3, [r3, #640]	; 0x280
 800545c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005460:	68bb      	ldr	r3, [r7, #8]
 8005462:	f8c3 2280 	str.w	r2, [r3, #640]	; 0x280
    Status = (uint32_t)DAVEApp_SUCCESS;
 8005466:	f04f 0300 	mov.w	r3, #0
 800546a:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 800546c:	68fb      	ldr	r3, [r7, #12]
}
 800546e:	4618      	mov	r0, r3
 8005470:	f107 0714 	add.w	r7, r7, #20
 8005474:	46bd      	mov	sp, r7
 8005476:	bc80      	pop	{r7}
 8005478:	4770      	bx	lr
 800547a:	bf00      	nop

0800547c <ADC001_GetResult>:
/**
 * This function returns the result of the normal mode ADC conversion.
 */
status_t ADC001_GetResult(const ADC001_HandleType* HandlePtr,
                                            ADC001_ResultHandleType* ResultPtr)
{
 800547c:	b480      	push	{r7}
 800547e:	b087      	sub	sp, #28
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
 8005484:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8005486:	f04f 0301 	mov.w	r3, #1
 800548a:	617b      	str	r3, [r7, #20]
  uint32_t ADCResult;

  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005490:	613b      	str	r3, [r7, #16]

  if(HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005496:	791b      	ldrb	r3, [r3, #4]
 8005498:	2b01      	cmp	r3, #1
 800549a:	d12a      	bne.n	80054f2 <ADC001_GetResult+0x76>
  {
    if(ResultPtr != NULL)
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d024      	beq.n	80054ec <ADC001_GetResult+0x70>
    {
      ADCResult = VADCGlobalPtr->GLOBRES;
 80054a2:	693b      	ldr	r3, [r7, #16]
 80054a4:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80054a8:	60fb      	str	r3, [r7, #12]
      /* If valid flag is set */
      if(((ADCResult & VADC_GLOBRES_VF_Msk) >> VADC_GLOBRES_VF_Pos) == (uint32_t)1)
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	ea4f 73d3 	mov.w	r3, r3, lsr #31
 80054b0:	2b01      	cmp	r3, #1
 80054b2:	d117      	bne.n	80054e4 <ADC001_GetResult+0x68>
      {
          ResultPtr->GroupNo = (uint8_t)((ADCResult & VADC_GLOBRES_GNR_Msk) >> VADC_GLOBRES_GNR_Pos);
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80054ba:	ea4f 4313 	mov.w	r3, r3, lsr #16
 80054be:	b2da      	uxtb	r2, r3
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	701a      	strb	r2, [r3, #0]
          ResultPtr->ChannelNo = (uint8_t)((ADCResult & VADC_GLOBRES_CHNR_Msk) >> VADC_GLOBRES_CHNR_Pos);
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
 80054ca:	ea4f 5313 	mov.w	r3, r3, lsr #20
 80054ce:	b2da      	uxtb	r2, r3
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	705a      	strb	r2, [r3, #1]
          ResultPtr->Result = (uint16_t)(ADCResult & VADC_GLOBRES_RESULT_Msk);
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	b29a      	uxth	r2, r3
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	805a      	strh	r2, [r3, #2]
          Status = (uint32_t)DAVEApp_SUCCESS;
 80054dc:	f04f 0300 	mov.w	r3, #0
 80054e0:	617b      	str	r3, [r7, #20]
 80054e2:	e006      	b.n	80054f2 <ADC001_GetResult+0x76>
      }
      /* If data is old, then send error as invalid data */
      else
      {
        Status = (uint32_t)ADC001_INVALID_RESULT;
 80054e4:	f04f 0303 	mov.w	r3, #3
 80054e8:	617b      	str	r3, [r7, #20]
 80054ea:	e002      	b.n	80054f2 <ADC001_GetResult+0x76>
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
      }
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 80054ec:	f04f 0302 	mov.w	r3, #2
 80054f0:	617b      	str	r3, [r7, #20]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 80054f2:	697b      	ldr	r3, [r7, #20]
}
 80054f4:	4618      	mov	r0, r3
 80054f6:	f107 071c 	add.w	r7, r7, #28
 80054fa:	46bd      	mov	sp, r7
 80054fc:	bc80      	pop	{r7}
 80054fe:	4770      	bx	lr

08005500 <ADC001_GetFastResult>:

/**
 * This function returns the result of the normal mode ADC conversion without checking the valid bitfield.
 */
uint16_t ADC001_GetFastResult(const ADC001_HandleType* HandlePtr)
{
 8005500:	b480      	push	{r7}
 8005502:	b085      	sub	sp, #20
 8005504:	af00      	add	r7, sp, #0
 8005506:	6078      	str	r0, [r7, #4]

    /* Pointer to the VADC Kernel Structure */
    VADC_GLOBAL_TypeDef *VADCGlobalPtr;
     VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800550c:	60fb      	str	r3, [r7, #12]

    return (uint16_t)(VADCGlobalPtr->GLOBRES & (uint32_t)VADC_GLOBRES_RESULT_Msk);
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8005514:	b29b      	uxth	r3, r3
}
 8005516:	4618      	mov	r0, r3
 8005518:	f107 0714 	add.w	r7, r7, #20
 800551c:	46bd      	mov	sp, r7
 800551e:	bc80      	pop	{r7}
 8005520:	4770      	bx	lr
 8005522:	bf00      	nop

08005524 <ADC001_GetResultEvtFlag>:
/**
 * This function checks whether Result event flag is set.
 */
status_t ADC001_GetResultEvtFlag(const ADC001_HandleType* HandlePtr,
                                                            uint8_t* EvtStatus)
{
 8005524:	b480      	push	{r7}
 8005526:	b085      	sub	sp, #20
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
 800552c:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 800552e:	f04f 0301 	mov.w	r3, #1
 8005532:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005538:	60bb      	str	r3, [r7, #8]

  if(HandlePtr->DynamicHandlePtr->State != ADC001_UNINITIALIZED)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800553e:	791b      	ldrb	r3, [r3, #4]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d013      	beq.n	800556c <ADC001_GetResultEvtFlag+0x48>
  {
    if(EvtStatus != NULL)
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d00d      	beq.n	8005566 <ADC001_GetResultEvtFlag+0x42>
    {
      *EvtStatus = (uint8_t)RD_REG( VADCGlobalPtr->GLOBEFLAG,
 800554a:	68bb      	ldr	r3, [r7, #8]
 800554c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005550:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005554:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8005558:	b2da      	uxtb	r2, r3
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	701a      	strb	r2, [r3, #0]
                          VADC_GLOBEFLAG_REVGLB_Msk, VADC_GLOBEFLAG_REVGLB_Pos);
      Status = (uint32_t)DAVEApp_SUCCESS;
 800555e:	f04f 0300 	mov.w	r3, #0
 8005562:	60fb      	str	r3, [r7, #12]
 8005564:	e002      	b.n	800556c <ADC001_GetResultEvtFlag+0x48>
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 8005566:	f04f 0302 	mov.w	r3, #2
 800556a:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 800556c:	68fb      	ldr	r3, [r7, #12]
}
 800556e:	4618      	mov	r0, r3
 8005570:	f107 0714 	add.w	r7, r7, #20
 8005574:	46bd      	mov	sp, r7
 8005576:	bc80      	pop	{r7}
 8005578:	4770      	bx	lr
 800557a:	bf00      	nop

0800557c <ADC001_SetResultEvtFlag>:

/**
 * This will set the result event flag through software.
 */
status_t ADC001_SetResultEvtFlag(const ADC001_HandleType* HandlePtr)
{
 800557c:	b480      	push	{r7}
 800557e:	b085      	sub	sp, #20
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8005584:	f04f 0301 	mov.w	r3, #1
 8005588:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800558e:	60bb      	str	r3, [r7, #8]

  if(HandlePtr->DynamicHandlePtr->State != ADC001_UNINITIALIZED)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005594:	791b      	ldrb	r3, [r3, #4]
 8005596:	2b00      	cmp	r3, #0
 8005598:	d00a      	beq.n	80055b0 <ADC001_SetResultEvtFlag+0x34>
  {
    SET_BIT( VADCGlobalPtr->GLOBEFLAG,
 800559a:	68bb      	ldr	r3, [r7, #8]
 800559c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80055a0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
             VADC_GLOBEFLAG_REVGLB_Pos
           );
    Status = (uint32_t)DAVEApp_SUCCESS;
 80055aa:	f04f 0300 	mov.w	r3, #0
 80055ae:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 80055b0:	68fb      	ldr	r3, [r7, #12]
}
 80055b2:	4618      	mov	r0, r3
 80055b4:	f107 0714 	add.w	r7, r7, #20
 80055b8:	46bd      	mov	sp, r7
 80055ba:	bc80      	pop	{r7}
 80055bc:	4770      	bx	lr
 80055be:	bf00      	nop

080055c0 <ADC001_ClearResultEvtFlag>:

/**
 * This function clears the pending result event flag
 */
status_t ADC001_ClearResultEvtFlag(const ADC001_HandleType* HandlePtr)
{
 80055c0:	b480      	push	{r7}
 80055c2:	b085      	sub	sp, #20
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 80055c8:	f04f 0301 	mov.w	r3, #1
 80055cc:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055d2:	60bb      	str	r3, [r7, #8]

  if(HandlePtr->DynamicHandlePtr->State != ADC001_UNINITIALIZED)
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055d8:	791b      	ldrb	r3, [r3, #4]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d00a      	beq.n	80055f4 <ADC001_ClearResultEvtFlag+0x34>
  {
    SET_BIT( VADCGlobalPtr->GLOBEFLAG,
 80055de:	68bb      	ldr	r3, [r7, #8]
 80055e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80055e4:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80055e8:	68bb      	ldr	r3, [r7, #8]
 80055ea:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
             VADC_GLOBEFLAG_REVGLBCLR_Pos
           );
    Status = (uint32_t)DAVEApp_SUCCESS;
 80055ee:	f04f 0300 	mov.w	r3, #0
 80055f2:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 80055f4:	68fb      	ldr	r3, [r7, #12]
}
 80055f6:	4618      	mov	r0, r3
 80055f8:	f107 0714 	add.w	r7, r7, #20
 80055fc:	46bd      	mov	sp, r7
 80055fe:	bc80      	pop	{r7}
 8005600:	4770      	bx	lr
 8005602:	bf00      	nop

08005604 <ADC001_GetChannelEvtFlag>:
 * This function checks whether Channel event flag is set.
 */
status_t ADC001_GetChannelEvtFlag(const ADC001_HandleType* HandlePtr,
                                  uint8_t* EvtStatus,
                                  const ADC001_ChannelHandleType* ChannelPtr)
{
 8005604:	b480      	push	{r7}
 8005606:	b08b      	sub	sp, #44	; 0x2c
 8005608:	af00      	add	r7, sp, #0
 800560a:	60f8      	str	r0, [r7, #12]
 800560c:	60b9      	str	r1, [r7, #8]
 800560e:	607a      	str	r2, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8005610:	f04f 0301 	mov.w	r3, #1
 8005614:	627b      	str	r3, [r7, #36]	; 0x24
  uint8_t ChannelNo;

  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr[4];

  VADCGroupPtr[0] = HandlePtr->VADCGroup0Ptr;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800561a:	613b      	str	r3, [r7, #16]
  VADCGroupPtr[1] = HandlePtr->VADCGroup1Ptr;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005620:	617b      	str	r3, [r7, #20]
  VADCGroupPtr[2] = HandlePtr->VADCGroup2Ptr;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005626:	61bb      	str	r3, [r7, #24]
  VADCGroupPtr[3] = HandlePtr->VADCGroup3Ptr;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800562c:	61fb      	str	r3, [r7, #28]
  if(HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005632:	791b      	ldrb	r3, [r3, #4]
 8005634:	2b01      	cmp	r3, #1
 8005636:	d14f      	bne.n	80056d8 <ADC001_GetChannelEvtFlag+0xd4>
  {
    if((ChannelPtr != NULL) && (EvtStatus != NULL))
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2b00      	cmp	r3, #0
 800563c:	d049      	beq.n	80056d2 <ADC001_GetChannelEvtFlag+0xce>
 800563e:	68bb      	ldr	r3, [r7, #8]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d046      	beq.n	80056d2 <ADC001_GetChannelEvtFlag+0xce>
    {
      GroupNo = ChannelPtr->kGroupNo;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	781b      	ldrb	r3, [r3, #0]
 8005648:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
      ChannelNo = ChannelPtr->kChannelNo;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	785b      	ldrb	r3, [r3, #1]
 8005650:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
      if((GroupNo < (uint8_t)ADC001_MAX_ADC_GROUP) &&
 8005654:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005658:	2b03      	cmp	r3, #3
 800565a:	d836      	bhi.n	80056ca <ADC001_GetChannelEvtFlag+0xc6>
 800565c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8005660:	2b07      	cmp	r3, #7
 8005662:	d832      	bhi.n	80056ca <ADC001_GetChannelEvtFlag+0xc6>
          (ChannelNo < (uint8_t)ADC001_MAX_ADC_GROUP_CHANNEL) &&
            (HandlePtr->kActiveGroups[GroupNo] == (uint8_t)1) &&
 8005664:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005668:	68fa      	ldr	r2, [r7, #12]
 800566a:	18d3      	adds	r3, r2, r3
 800566c:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
    if((ChannelPtr != NULL) && (EvtStatus != NULL))
    {
      GroupNo = ChannelPtr->kGroupNo;
      ChannelNo = ChannelPtr->kChannelNo;
      if((GroupNo < (uint8_t)ADC001_MAX_ADC_GROUP) &&
          (ChannelNo < (uint8_t)ADC001_MAX_ADC_GROUP_CHANNEL) &&
 8005670:	2b01      	cmp	r3, #1
 8005672:	d12a      	bne.n	80056ca <ADC001_GetChannelEvtFlag+0xc6>
            (HandlePtr->kActiveGroups[GroupNo] == (uint8_t)1) &&
              (HandlePtr->kActiveChannels[GroupNo][ChannelNo] == (uint8_t)1))
 8005674:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8005678:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800567c:	68f9      	ldr	r1, [r7, #12]
 800567e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8005682:	188a      	adds	r2, r1, r2
 8005684:	18d3      	adds	r3, r2, r3
 8005686:	f103 0308 	add.w	r3, r3, #8
 800568a:	789b      	ldrb	r3, [r3, #2]
    {
      GroupNo = ChannelPtr->kGroupNo;
      ChannelNo = ChannelPtr->kChannelNo;
      if((GroupNo < (uint8_t)ADC001_MAX_ADC_GROUP) &&
          (ChannelNo < (uint8_t)ADC001_MAX_ADC_GROUP_CHANNEL) &&
            (HandlePtr->kActiveGroups[GroupNo] == (uint8_t)1) &&
 800568c:	2b01      	cmp	r3, #1
 800568e:	d11c      	bne.n	80056ca <ADC001_GetChannelEvtFlag+0xc6>
              (HandlePtr->kActiveChannels[GroupNo][ChannelNo] == (uint8_t)1))
      {
        *EvtStatus = (uint8_t)RD_REG(VADCGroupPtr[GroupNo]->CEFLAG,
 8005690:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005694:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005698:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800569c:	18d3      	adds	r3, r2, r3
 800569e:	f853 3c18 	ldr.w	r3, [r3, #-24]
 80056a2:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 80056a6:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80056aa:	f04f 0101 	mov.w	r1, #1
 80056ae:	fa01 f303 	lsl.w	r3, r1, r3
 80056b2:	401a      	ands	r2, r3
 80056b4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80056b8:	fa22 f303 	lsr.w	r3, r2, r3
 80056bc:	b2da      	uxtb	r2, r3
 80056be:	68bb      	ldr	r3, [r7, #8]
 80056c0:	701a      	strb	r2, [r3, #0]
                      ((uint32_t)0x01 << ChannelNo),
                      ChannelNo);
        Status = (uint32_t)DAVEApp_SUCCESS;
 80056c2:	f04f 0300 	mov.w	r3, #0
 80056c6:	627b      	str	r3, [r7, #36]	; 0x24
  {
    if((ChannelPtr != NULL) && (EvtStatus != NULL))
    {
      GroupNo = ChannelPtr->kGroupNo;
      ChannelNo = ChannelPtr->kChannelNo;
      if((GroupNo < (uint8_t)ADC001_MAX_ADC_GROUP) &&
 80056c8:	e006      	b.n	80056d8 <ADC001_GetChannelEvtFlag+0xd4>
                      ChannelNo);
        Status = (uint32_t)DAVEApp_SUCCESS;
      }
      else
      {
        Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 80056ca:	f04f 0302 	mov.w	r3, #2
 80056ce:	627b      	str	r3, [r7, #36]	; 0x24
  {
    if((ChannelPtr != NULL) && (EvtStatus != NULL))
    {
      GroupNo = ChannelPtr->kGroupNo;
      ChannelNo = ChannelPtr->kChannelNo;
      if((GroupNo < (uint8_t)ADC001_MAX_ADC_GROUP) &&
 80056d0:	e002      	b.n	80056d8 <ADC001_GetChannelEvtFlag+0xd4>
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
      }
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 80056d2:	f04f 0302 	mov.w	r3, #2
 80056d6:	627b      	str	r3, [r7, #36]	; 0x24
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 80056d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80056da:	4618      	mov	r0, r3
 80056dc:	f107 072c 	add.w	r7, r7, #44	; 0x2c
 80056e0:	46bd      	mov	sp, r7
 80056e2:	bc80      	pop	{r7}
 80056e4:	4770      	bx	lr
 80056e6:	bf00      	nop

080056e8 <ADC001_SetChannelEvtFlag>:
/**
 * This function sets the channel event flags through software.
 */
status_t ADC001_SetChannelEvtFlag(const ADC001_HandleType* HandlePtr,
                                  const ADC001_ChannelHandleType* ChannelPtr)
{
 80056e8:	b480      	push	{r7}
 80056ea:	b089      	sub	sp, #36	; 0x24
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
 80056f0:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 80056f2:	f04f 0301 	mov.w	r3, #1
 80056f6:	61fb      	str	r3, [r7, #28]
  uint8_t ChannelNo;

  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr[4];

  VADCGroupPtr[0] = HandlePtr->VADCGroup0Ptr;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056fc:	60bb      	str	r3, [r7, #8]
  VADCGroupPtr[1] = HandlePtr->VADCGroup1Ptr;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005702:	60fb      	str	r3, [r7, #12]
  VADCGroupPtr[2] = HandlePtr->VADCGroup2Ptr;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005708:	613b      	str	r3, [r7, #16]
  VADCGroupPtr[3] = HandlePtr->VADCGroup3Ptr;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800570e:	617b      	str	r3, [r7, #20]
  if(HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005714:	791b      	ldrb	r3, [r3, #4]
 8005716:	2b01      	cmp	r3, #1
 8005718:	d146      	bne.n	80057a8 <ADC001_SetChannelEvtFlag+0xc0>
  {
    if(ChannelPtr != NULL)
 800571a:	683b      	ldr	r3, [r7, #0]
 800571c:	2b00      	cmp	r3, #0
 800571e:	d040      	beq.n	80057a2 <ADC001_SetChannelEvtFlag+0xba>
    {
      GroupNo = ChannelPtr->kGroupNo;
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	781b      	ldrb	r3, [r3, #0]
 8005724:	76fb      	strb	r3, [r7, #27]
      ChannelNo = ChannelPtr->kChannelNo;
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	785b      	ldrb	r3, [r3, #1]
 800572a:	76bb      	strb	r3, [r7, #26]
      if((GroupNo < (uint8_t)ADC001_MAX_ADC_GROUP) &&
 800572c:	7efb      	ldrb	r3, [r7, #27]
 800572e:	2b03      	cmp	r3, #3
 8005730:	d833      	bhi.n	800579a <ADC001_SetChannelEvtFlag+0xb2>
 8005732:	7ebb      	ldrb	r3, [r7, #26]
 8005734:	2b07      	cmp	r3, #7
 8005736:	d830      	bhi.n	800579a <ADC001_SetChannelEvtFlag+0xb2>
          (ChannelNo < (uint8_t)ADC001_MAX_ADC_GROUP_CHANNEL) &&
            (HandlePtr->kActiveGroups[GroupNo] == (uint8_t)1) &&
 8005738:	7efb      	ldrb	r3, [r7, #27]
 800573a:	687a      	ldr	r2, [r7, #4]
 800573c:	18d3      	adds	r3, r2, r3
 800573e:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
    if(ChannelPtr != NULL)
    {
      GroupNo = ChannelPtr->kGroupNo;
      ChannelNo = ChannelPtr->kChannelNo;
      if((GroupNo < (uint8_t)ADC001_MAX_ADC_GROUP) &&
          (ChannelNo < (uint8_t)ADC001_MAX_ADC_GROUP_CHANNEL) &&
 8005742:	2b01      	cmp	r3, #1
 8005744:	d129      	bne.n	800579a <ADC001_SetChannelEvtFlag+0xb2>
            (HandlePtr->kActiveGroups[GroupNo] == (uint8_t)1) &&
              (HandlePtr->kActiveChannels[GroupNo][ChannelNo] == (uint8_t)1))
 8005746:	7efa      	ldrb	r2, [r7, #27]
 8005748:	7ebb      	ldrb	r3, [r7, #26]
 800574a:	6879      	ldr	r1, [r7, #4]
 800574c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8005750:	188a      	adds	r2, r1, r2
 8005752:	18d3      	adds	r3, r2, r3
 8005754:	f103 0308 	add.w	r3, r3, #8
 8005758:	789b      	ldrb	r3, [r3, #2]
    {
      GroupNo = ChannelPtr->kGroupNo;
      ChannelNo = ChannelPtr->kChannelNo;
      if((GroupNo < (uint8_t)ADC001_MAX_ADC_GROUP) &&
          (ChannelNo < (uint8_t)ADC001_MAX_ADC_GROUP_CHANNEL) &&
            (HandlePtr->kActiveGroups[GroupNo] == (uint8_t)1) &&
 800575a:	2b01      	cmp	r3, #1
 800575c:	d11d      	bne.n	800579a <ADC001_SetChannelEvtFlag+0xb2>
              (HandlePtr->kActiveChannels[GroupNo][ChannelNo] == (uint8_t)1))
      {
        SET_BIT( VADCGroupPtr[GroupNo]->CEFLAG, ChannelNo);
 800575e:	7efb      	ldrb	r3, [r7, #27]
 8005760:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005764:	f107 0120 	add.w	r1, r7, #32
 8005768:	18cb      	adds	r3, r1, r3
 800576a:	f853 2c18 	ldr.w	r2, [r3, #-24]
 800576e:	7efb      	ldrb	r3, [r7, #27]
 8005770:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005774:	f107 0120 	add.w	r1, r7, #32
 8005778:	18cb      	adds	r3, r1, r3
 800577a:	f853 3c18 	ldr.w	r3, [r3, #-24]
 800577e:	f8d3 1180 	ldr.w	r1, [r3, #384]	; 0x180
 8005782:	7ebb      	ldrb	r3, [r7, #26]
 8005784:	f04f 0001 	mov.w	r0, #1
 8005788:	fa00 f303 	lsl.w	r3, r0, r3
 800578c:	430b      	orrs	r3, r1
 800578e:	f8c2 3180 	str.w	r3, [r2, #384]	; 0x180
        Status = (uint32_t)DAVEApp_SUCCESS;
 8005792:	f04f 0300 	mov.w	r3, #0
 8005796:	61fb      	str	r3, [r7, #28]
 8005798:	e006      	b.n	80057a8 <ADC001_SetChannelEvtFlag+0xc0>
      }
      else
      {
        Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 800579a:	f04f 0302 	mov.w	r3, #2
 800579e:	61fb      	str	r3, [r7, #28]
 80057a0:	e002      	b.n	80057a8 <ADC001_SetChannelEvtFlag+0xc0>
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
      }
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 80057a2:	f04f 0302 	mov.w	r3, #2
 80057a6:	61fb      	str	r3, [r7, #28]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 80057a8:	69fb      	ldr	r3, [r7, #28]
}
 80057aa:	4618      	mov	r0, r3
 80057ac:	f107 0724 	add.w	r7, r7, #36	; 0x24
 80057b0:	46bd      	mov	sp, r7
 80057b2:	bc80      	pop	{r7}
 80057b4:	4770      	bx	lr
 80057b6:	bf00      	nop

080057b8 <ADC001_ClearChannelEvtFlag>:
/**
 * This function clears the pending channel event flag.
 */
status_t ADC001_ClearChannelEvtFlag(const ADC001_HandleType* HandlePtr,
                                    const ADC001_ChannelHandleType* ChannelPtr)
{
 80057b8:	b480      	push	{r7}
 80057ba:	b089      	sub	sp, #36	; 0x24
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
 80057c0:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 80057c2:	f04f 0301 	mov.w	r3, #1
 80057c6:	61fb      	str	r3, [r7, #28]
  uint8_t ChannelNo;

  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr[4];

  VADCGroupPtr[0] = HandlePtr->VADCGroup0Ptr;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057cc:	60bb      	str	r3, [r7, #8]
  VADCGroupPtr[1] = HandlePtr->VADCGroup1Ptr;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80057d2:	60fb      	str	r3, [r7, #12]
  VADCGroupPtr[2] = HandlePtr->VADCGroup2Ptr;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80057d8:	613b      	str	r3, [r7, #16]
  VADCGroupPtr[3] = HandlePtr->VADCGroup3Ptr;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80057de:	617b      	str	r3, [r7, #20]
  if(HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057e4:	791b      	ldrb	r3, [r3, #4]
 80057e6:	2b01      	cmp	r3, #1
 80057e8:	d146      	bne.n	8005878 <ADC001_ClearChannelEvtFlag+0xc0>
  {
    if(ChannelPtr != NULL)
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d040      	beq.n	8005872 <ADC001_ClearChannelEvtFlag+0xba>
    {
      GroupNo = ChannelPtr->kGroupNo;
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	781b      	ldrb	r3, [r3, #0]
 80057f4:	76fb      	strb	r3, [r7, #27]
      ChannelNo = ChannelPtr->kChannelNo;
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	785b      	ldrb	r3, [r3, #1]
 80057fa:	76bb      	strb	r3, [r7, #26]
      if((GroupNo < (uint8_t)ADC001_MAX_ADC_GROUP) &&
 80057fc:	7efb      	ldrb	r3, [r7, #27]
 80057fe:	2b03      	cmp	r3, #3
 8005800:	d833      	bhi.n	800586a <ADC001_ClearChannelEvtFlag+0xb2>
 8005802:	7ebb      	ldrb	r3, [r7, #26]
 8005804:	2b07      	cmp	r3, #7
 8005806:	d830      	bhi.n	800586a <ADC001_ClearChannelEvtFlag+0xb2>
          (ChannelNo < (uint8_t)ADC001_MAX_ADC_GROUP_CHANNEL) &&
            (HandlePtr->kActiveGroups[GroupNo] == (uint8_t)1) &&
 8005808:	7efb      	ldrb	r3, [r7, #27]
 800580a:	687a      	ldr	r2, [r7, #4]
 800580c:	18d3      	adds	r3, r2, r3
 800580e:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
    if(ChannelPtr != NULL)
    {
      GroupNo = ChannelPtr->kGroupNo;
      ChannelNo = ChannelPtr->kChannelNo;
      if((GroupNo < (uint8_t)ADC001_MAX_ADC_GROUP) &&
          (ChannelNo < (uint8_t)ADC001_MAX_ADC_GROUP_CHANNEL) &&
 8005812:	2b01      	cmp	r3, #1
 8005814:	d129      	bne.n	800586a <ADC001_ClearChannelEvtFlag+0xb2>
            (HandlePtr->kActiveGroups[GroupNo] == (uint8_t)1) &&
              (HandlePtr->kActiveChannels[GroupNo][ChannelNo] == (uint8_t)1))
 8005816:	7efa      	ldrb	r2, [r7, #27]
 8005818:	7ebb      	ldrb	r3, [r7, #26]
 800581a:	6879      	ldr	r1, [r7, #4]
 800581c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8005820:	188a      	adds	r2, r1, r2
 8005822:	18d3      	adds	r3, r2, r3
 8005824:	f103 0308 	add.w	r3, r3, #8
 8005828:	789b      	ldrb	r3, [r3, #2]
    {
      GroupNo = ChannelPtr->kGroupNo;
      ChannelNo = ChannelPtr->kChannelNo;
      if((GroupNo < (uint8_t)ADC001_MAX_ADC_GROUP) &&
          (ChannelNo < (uint8_t)ADC001_MAX_ADC_GROUP_CHANNEL) &&
            (HandlePtr->kActiveGroups[GroupNo] == (uint8_t)1) &&
 800582a:	2b01      	cmp	r3, #1
 800582c:	d11d      	bne.n	800586a <ADC001_ClearChannelEvtFlag+0xb2>
              (HandlePtr->kActiveChannels[GroupNo][ChannelNo] == (uint8_t)1))
      {
        SET_BIT( VADCGroupPtr[GroupNo]->CEFCLR, ChannelNo);
 800582e:	7efb      	ldrb	r3, [r7, #27]
 8005830:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005834:	f107 0120 	add.w	r1, r7, #32
 8005838:	18cb      	adds	r3, r1, r3
 800583a:	f853 2c18 	ldr.w	r2, [r3, #-24]
 800583e:	7efb      	ldrb	r3, [r7, #27]
 8005840:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005844:	f107 0120 	add.w	r1, r7, #32
 8005848:	18cb      	adds	r3, r1, r3
 800584a:	f853 3c18 	ldr.w	r3, [r3, #-24]
 800584e:	f8d3 1190 	ldr.w	r1, [r3, #400]	; 0x190
 8005852:	7ebb      	ldrb	r3, [r7, #26]
 8005854:	f04f 0001 	mov.w	r0, #1
 8005858:	fa00 f303 	lsl.w	r3, r0, r3
 800585c:	430b      	orrs	r3, r1
 800585e:	f8c2 3190 	str.w	r3, [r2, #400]	; 0x190
        Status = (uint32_t)DAVEApp_SUCCESS;
 8005862:	f04f 0300 	mov.w	r3, #0
 8005866:	61fb      	str	r3, [r7, #28]
 8005868:	e006      	b.n	8005878 <ADC001_ClearChannelEvtFlag+0xc0>
      }
      else
      {
        Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 800586a:	f04f 0302 	mov.w	r3, #2
 800586e:	61fb      	str	r3, [r7, #28]
 8005870:	e002      	b.n	8005878 <ADC001_ClearChannelEvtFlag+0xc0>
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
      }
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 8005872:	f04f 0302 	mov.w	r3, #2
 8005876:	61fb      	str	r3, [r7, #28]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8005878:	69fb      	ldr	r3, [r7, #28]
}
 800587a:	4618      	mov	r0, r3
 800587c:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8005880:	46bd      	mov	sp, r7
 8005882:	bc80      	pop	{r7}
 8005884:	4770      	bx	lr
 8005886:	bf00      	nop

08005888 <ADC001_EnableBackGroundEvent>:
/**
 * This function enables the service request after background request
 * source event.
 */
status_t ADC001_EnableBackGroundEvent(const ADC001_HandleType* HandlePtr)
{
 8005888:	b480      	push	{r7}
 800588a:	b085      	sub	sp, #20
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8005890:	f04f 0301 	mov.w	r3, #1
 8005894:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800589a:	60bb      	str	r3, [r7, #8]

  if(HandlePtr->DynamicHandlePtr->State != ADC001_UNINITIALIZED)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058a0:	791b      	ldrb	r3, [r3, #4]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d00a      	beq.n	80058bc <ADC001_EnableBackGroundEvent+0x34>
  {
    /* Enable background request source event service request  */
    SET_BIT( VADCGlobalPtr->BRSMR,
 80058a6:	68bb      	ldr	r3, [r7, #8]
 80058a8:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80058ac:	f043 0208 	orr.w	r2, r3, #8
 80058b0:	68bb      	ldr	r3, [r7, #8]
 80058b2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
             VADC_BRSMR_ENSI_Pos
           );
    Status = (uint32_t)DAVEApp_SUCCESS;
 80058b6:	f04f 0300 	mov.w	r3, #0
 80058ba:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 80058bc:	68fb      	ldr	r3, [r7, #12]
}
 80058be:	4618      	mov	r0, r3
 80058c0:	f107 0714 	add.w	r7, r7, #20
 80058c4:	46bd      	mov	sp, r7
 80058c6:	bc80      	pop	{r7}
 80058c8:	4770      	bx	lr
 80058ca:	bf00      	nop

080058cc <ADC001_DisableBackGroundEvent>:
/**
 * This function disables the service request after background request
 * source event.
 */
status_t ADC001_DisableBackGroundEvent(const ADC001_HandleType* HandlePtr)
{
 80058cc:	b480      	push	{r7}
 80058ce:	b085      	sub	sp, #20
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 80058d4:	f04f 0301 	mov.w	r3, #1
 80058d8:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058de:	60bb      	str	r3, [r7, #8]

  if(HandlePtr->DynamicHandlePtr->State != ADC001_UNINITIALIZED)
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058e4:	791b      	ldrb	r3, [r3, #4]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d00a      	beq.n	8005900 <ADC001_DisableBackGroundEvent+0x34>
  {
    /* Disable background request source event service request */
    CLR_BIT( VADCGlobalPtr->BRSMR,
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80058f0:	f023 0208 	bic.w	r2, r3, #8
 80058f4:	68bb      	ldr	r3, [r7, #8]
 80058f6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
             VADC_BRSMR_ENSI_Pos
           );
    Status = (uint32_t)DAVEApp_SUCCESS;
 80058fa:	f04f 0300 	mov.w	r3, #0
 80058fe:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8005900:	68fb      	ldr	r3, [r7, #12]
}
 8005902:	4618      	mov	r0, r3
 8005904:	f107 0714 	add.w	r7, r7, #20
 8005908:	46bd      	mov	sp, r7
 800590a:	bc80      	pop	{r7}
 800590c:	4770      	bx	lr
 800590e:	bf00      	nop

08005910 <ADC001_GetBackGroundEvtFlag>:
/**
 * This function checks whether source event flag is set.
 */
status_t ADC001_GetBackGroundEvtFlag(const ADC001_HandleType* HandlePtr,
                                                            uint8_t* EvtStatus)
{
 8005910:	b480      	push	{r7}
 8005912:	b085      	sub	sp, #20
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
 8005918:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 800591a:	f04f 0301 	mov.w	r3, #1
 800591e:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005924:	60bb      	str	r3, [r7, #8]

  if(HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800592a:	791b      	ldrb	r3, [r3, #4]
 800592c:	2b01      	cmp	r3, #1
 800592e:	d112      	bne.n	8005956 <ADC001_GetBackGroundEvtFlag+0x46>
  {
    if(EvtStatus != NULL)
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d00c      	beq.n	8005950 <ADC001_GetBackGroundEvtFlag+0x40>
    {
      *EvtStatus = (uint8_t)RD_REG( VADCGlobalPtr->GLOBEFLAG,
 8005936:	68bb      	ldr	r3, [r7, #8]
 8005938:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800593c:	b2db      	uxtb	r3, r3
 800593e:	f003 0301 	and.w	r3, r3, #1
 8005942:	b2da      	uxtb	r2, r3
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	701a      	strb	r2, [r3, #0]
                          VADC_GLOBEFLAG_SEVGLB_Msk,
                          VADC_GLOBEFLAG_SEVGLB_Pos
                   );
      Status = (uint32_t)DAVEApp_SUCCESS;
 8005948:	f04f 0300 	mov.w	r3, #0
 800594c:	60fb      	str	r3, [r7, #12]
 800594e:	e002      	b.n	8005956 <ADC001_GetBackGroundEvtFlag+0x46>
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 8005950:	f04f 0302 	mov.w	r3, #2
 8005954:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8005956:	68fb      	ldr	r3, [r7, #12]
}
 8005958:	4618      	mov	r0, r3
 800595a:	f107 0714 	add.w	r7, r7, #20
 800595e:	46bd      	mov	sp, r7
 8005960:	bc80      	pop	{r7}
 8005962:	4770      	bx	lr

08005964 <ADC001_SetBackGroundEvtFlag>:

/**
 * This function sets the source event flag through software.
 */
status_t ADC001_SetBackGroundEvtFlag(const ADC001_HandleType* HandlePtr)
{
 8005964:	b480      	push	{r7}
 8005966:	b085      	sub	sp, #20
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 800596c:	f04f 0301 	mov.w	r3, #1
 8005970:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005976:	60bb      	str	r3, [r7, #8]

  if(HandlePtr->DynamicHandlePtr->State != ADC001_UNINITIALIZED)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800597c:	791b      	ldrb	r3, [r3, #4]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d00a      	beq.n	8005998 <ADC001_SetBackGroundEvtFlag+0x34>
  {
    SET_BIT( VADCGlobalPtr->GLOBEFLAG,
 8005982:	68bb      	ldr	r3, [r7, #8]
 8005984:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005988:	f043 0201 	orr.w	r2, r3, #1
 800598c:	68bb      	ldr	r3, [r7, #8]
 800598e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
             VADC_GLOBEFLAG_SEVGLB_Pos
           );
    Status = (uint32_t)DAVEApp_SUCCESS;
 8005992:	f04f 0300 	mov.w	r3, #0
 8005996:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8005998:	68fb      	ldr	r3, [r7, #12]
}
 800599a:	4618      	mov	r0, r3
 800599c:	f107 0714 	add.w	r7, r7, #20
 80059a0:	46bd      	mov	sp, r7
 80059a2:	bc80      	pop	{r7}
 80059a4:	4770      	bx	lr
 80059a6:	bf00      	nop

080059a8 <ADC001_ClearBackGroundEvtFlag>:

/**
 * This function clears the pending source event flag.
 */
status_t ADC001_ClearBackGroundEvtFlag(const ADC001_HandleType* HandlePtr)
{
 80059a8:	b480      	push	{r7}
 80059aa:	b085      	sub	sp, #20
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 80059b0:	f04f 0301 	mov.w	r3, #1
 80059b4:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059ba:	60bb      	str	r3, [r7, #8]

  if(HandlePtr->DynamicHandlePtr->State != ADC001_UNINITIALIZED)
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059c0:	791b      	ldrb	r3, [r3, #4]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d00a      	beq.n	80059dc <ADC001_ClearBackGroundEvtFlag+0x34>
  {
    SET_BIT( VADCGlobalPtr->GLOBEFLAG,
 80059c6:	68bb      	ldr	r3, [r7, #8]
 80059c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80059cc:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80059d0:	68bb      	ldr	r3, [r7, #8]
 80059d2:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
             VADC_GLOBEFLAG_SEVGLBCLR_Pos
           );
    Status = (uint32_t)DAVEApp_SUCCESS;
 80059d6:	f04f 0300 	mov.w	r3, #0
 80059da:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 80059dc:	68fb      	ldr	r3, [r7, #12]
}
 80059de:	4618      	mov	r0, r3
 80059e0:	f107 0714 	add.w	r7, r7, #20
 80059e4:	46bd      	mov	sp, r7
 80059e6:	bc80      	pop	{r7}
 80059e8:	4770      	bx	lr
 80059ea:	bf00      	nop

080059ec <ADC001_ClearPendingBits>:

/* This function clears pending bits.*/
status_t ADC001_ClearPendingBits(const ADC001_HandleType *HandlePtr)
{
 80059ec:	b480      	push	{r7}
 80059ee:	b085      	sub	sp, #20
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 80059f4:	f04f 0301 	mov.w	r3, #1
 80059f8:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;
  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059fe:	60bb      	str	r3, [r7, #8]

  if (HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a04:	791b      	ldrb	r3, [r3, #4]
 8005a06:	2b01      	cmp	r3, #1
 8005a08:	d10a      	bne.n	8005a20 <ADC001_ClearPendingBits+0x34>
  {
    /* Clear Pending Bits */
    SET_BIT(VADCGlobalPtr->BRSMR, VADC_BRSMR_CLRPND_Pos);
 8005a0a:	68bb      	ldr	r3, [r7, #8]
 8005a0c:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8005a10:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005a14:	68bb      	ldr	r3, [r7, #8]
 8005a16:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

    Status = (uint32_t)DAVEApp_SUCCESS;
 8005a1a:	f04f 0300 	mov.w	r3, #0
 8005a1e:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8005a20:	68fb      	ldr	r3, [r7, #12]
}
 8005a22:	4618      	mov	r0, r3
 8005a24:	f107 0714 	add.w	r7, r7, #20
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	bc80      	pop	{r7}
 8005a2c:	4770      	bx	lr
 8005a2e:	bf00      	nop

08005a30 <ADC001_GenerateLoadEvent>:

/* This function generates a load event.*/
status_t ADC001_GenerateLoadEvent(const ADC001_HandleType *HandlePtr)
{
 8005a30:	b480      	push	{r7}
 8005a32:	b085      	sub	sp, #20
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8005a38:	f04f 0301 	mov.w	r3, #1
 8005a3c:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;
  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a42:	60bb      	str	r3, [r7, #8]

  if (HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a48:	791b      	ldrb	r3, [r3, #4]
 8005a4a:	2b01      	cmp	r3, #1
 8005a4c:	d10a      	bne.n	8005a64 <ADC001_GenerateLoadEvent+0x34>
  {
    /* Generate load event */
    SET_BIT(VADCGlobalPtr->BRSMR, VADC_BRSMR_LDEV_Pos);
 8005a4e:	68bb      	ldr	r3, [r7, #8]
 8005a50:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8005a54:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005a58:	68bb      	ldr	r3, [r7, #8]
 8005a5a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

    Status = (uint32_t)DAVEApp_SUCCESS;
 8005a5e:	f04f 0300 	mov.w	r3, #0
 8005a62:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8005a64:	68fb      	ldr	r3, [r7, #12]
}
 8005a66:	4618      	mov	r0, r3
 8005a68:	f107 0714 	add.w	r7, r7, #20
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	bc80      	pop	{r7}
 8005a70:	4770      	bx	lr
 8005a72:	bf00      	nop

08005a74 <ADC001_EnableGate>:
/*
 * This function enables the gating.
 */
status_t ADC001_EnableGate(const ADC001_HandleType *HandlePtr,
                                                  uint8_t GateSelectVal)
{
 8005a74:	b480      	push	{r7}
 8005a76:	b085      	sub	sp, #20
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
 8005a7c:	460b      	mov	r3, r1
 8005a7e:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8005a80:	f04f 0301 	mov.w	r3, #1
 8005a84:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;
  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a8a:	60bb      	str	r3, [r7, #8]

  if (HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a90:	791b      	ldrb	r3, [r3, #4]
 8005a92:	2b01      	cmp	r3, #1
 8005a94:	d115      	bne.n	8005ac2 <ADC001_EnableGate+0x4e>
  {
    if(GateSelectVal <= (uint8_t)ADC001_GATING_ENABLED_FOR_LOW)
 8005a96:	78fb      	ldrb	r3, [r7, #3]
 8005a98:	2b03      	cmp	r3, #3
 8005a9a:	d80f      	bhi.n	8005abc <ADC001_EnableGate+0x48>
    {
      /* Selects the gating functionality */
     WR_REG(VADCGlobalPtr->BRSMR, VADC_BRSMR_ENGT_Msk, VADC_BRSMR_ENGT_Pos,
 8005a9c:	78fb      	ldrb	r3, [r7, #3]
 8005a9e:	f003 0203 	and.w	r2, r3, #3
 8005aa2:	68bb      	ldr	r3, [r7, #8]
 8005aa4:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8005aa8:	f023 0303 	bic.w	r3, r3, #3
 8005aac:	431a      	orrs	r2, r3
 8005aae:	68bb      	ldr	r3, [r7, #8]
 8005ab0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
                                                      (uint8_t)GateSelectVal);
      Status = (uint32_t)DAVEApp_SUCCESS;
 8005ab4:	f04f 0300 	mov.w	r3, #0
 8005ab8:	60fb      	str	r3, [r7, #12]
 8005aba:	e002      	b.n	8005ac2 <ADC001_EnableGate+0x4e>
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 8005abc:	f04f 0302 	mov.w	r3, #2
 8005ac0:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
}
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	f107 0714 	add.w	r7, r7, #20
 8005aca:	46bd      	mov	sp, r7
 8005acc:	bc80      	pop	{r7}
 8005ace:	4770      	bx	lr

08005ad0 <ADC001_GetGateLevel>:
/**
 * This function gives the selected gate input level.
 */
status_t ADC001_GetGateLevel(const ADC001_HandleType* HandlePtr,
                                                            uint8_t* GeteLvlPtr)
{
 8005ad0:	b480      	push	{r7}
 8005ad2:	b085      	sub	sp, #20
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	6078      	str	r0, [r7, #4]
 8005ad8:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8005ada:	f04f 0301 	mov.w	r3, #1
 8005ade:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ae4:	60bb      	str	r3, [r7, #8]

  if(HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005aea:	791b      	ldrb	r3, [r3, #4]
 8005aec:	2b01      	cmp	r3, #1
 8005aee:	d113      	bne.n	8005b18 <ADC001_GetGateLevel+0x48>
  {
    if(GeteLvlPtr != NULL)
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d00d      	beq.n	8005b12 <ADC001_GetGateLevel+0x42>
    {
      *GeteLvlPtr = (uint8_t)RD_REG( VADCGlobalPtr->BRSMR,
 8005af6:	68bb      	ldr	r3, [r7, #8]
 8005af8:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8005afc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b00:	ea4f 13d3 	mov.w	r3, r3, lsr #7
 8005b04:	b2da      	uxtb	r2, r3
 8005b06:	683b      	ldr	r3, [r7, #0]
 8005b08:	701a      	strb	r2, [r3, #0]
                                     VADC_BRSMR_REQGT_Msk,
                                     VADC_BRSMR_REQGT_Pos
                                   );
      Status = (uint32_t)DAVEApp_SUCCESS;
 8005b0a:	f04f 0300 	mov.w	r3, #0
 8005b0e:	60fb      	str	r3, [r7, #12]
 8005b10:	e002      	b.n	8005b18 <ADC001_GetGateLevel+0x48>
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 8005b12:	f04f 0302 	mov.w	r3, #2
 8005b16:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8005b18:	68fb      	ldr	r3, [r7, #12]
}
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	f107 0714 	add.w	r7, r7, #20
 8005b20:	46bd      	mov	sp, r7
 8005b22:	bc80      	pop	{r7}
 8005b24:	4770      	bx	lr
 8005b26:	bf00      	nop

08005b28 <ADC001_SetExternalTriggerMode>:
/*
 * This function sets the external trigger mode.
 */
status_t ADC001_SetExternalTriggerMode(const ADC001_HandleType *HandlePtr,
                                                         uint8_t TriggerMode)
{
 8005b28:	b480      	push	{r7}
 8005b2a:	b087      	sub	sp, #28
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
 8005b30:	460b      	mov	r3, r1
 8005b32:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8005b34:	f04f 0301 	mov.w	r3, #1
 8005b38:	617b      	str	r3, [r7, #20]
  uint32_t ModeSelect;
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;
  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b3e:	613b      	str	r3, [r7, #16]

  if (HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b44:	791b      	ldrb	r3, [r3, #4]
 8005b46:	2b01      	cmp	r3, #1
 8005b48:	d131      	bne.n	8005bae <ADC001_SetExternalTriggerMode+0x86>
  {
    if(TriggerMode <= (uint8_t)ADC001_TRIGGER_UPON_BOTH_EDGE)
 8005b4a:	78fb      	ldrb	r3, [r7, #3]
 8005b4c:	2b03      	cmp	r3, #3
 8005b4e:	d82b      	bhi.n	8005ba8 <ADC001_SetExternalTriggerMode+0x80>
    {
      if(TriggerMode == (uint8_t)ADC001_NOTRIGGER)
 8005b50:	78fb      	ldrb	r3, [r7, #3]
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d108      	bne.n	8005b68 <ADC001_SetExternalTriggerMode+0x40>
      {
        /* Disables external trigger */
        CLR_BIT(VADCGlobalPtr->BRSMR, VADC_BRSMR_ENTR_Pos);
 8005b56:	693b      	ldr	r3, [r7, #16]
 8005b58:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8005b5c:	f023 0204 	bic.w	r2, r3, #4
 8005b60:	693b      	ldr	r3, [r7, #16]
 8005b62:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8005b66:	e007      	b.n	8005b78 <ADC001_SetExternalTriggerMode+0x50>
      }
      else
      {
        /* Enables external trigger */
        SET_BIT(VADCGlobalPtr->BRSMR, VADC_BRSMR_ENTR_Pos);
 8005b68:	693b      	ldr	r3, [r7, #16]
 8005b6a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8005b6e:	f043 0204 	orr.w	r2, r3, #4
 8005b72:	693b      	ldr	r3, [r7, #16]
 8005b74:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
      }
      /* Sets the external trigger mode */
      ModeSelect = VADCGlobalPtr->BRSCTRL;
 8005b78:	693b      	ldr	r3, [r7, #16]
 8005b7a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005b7e:	60fb      	str	r3, [r7, #12]
      ModeSelect &= ~VADC_BRSCTRL_XTMODE_Msk;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 8005b86:	60fb      	str	r3, [r7, #12]
      ModeSelect |= (uint32_t)(((uint32_t)1 << VADC_BRSCTRL_XTWC_Pos) |
                ((uint32_t)TriggerMode << VADC_BRSCTRL_XTMODE_Pos));
 8005b88:	78fb      	ldrb	r3, [r7, #3]
 8005b8a:	ea4f 3243 	mov.w	r2, r3, lsl #13
        SET_BIT(VADCGlobalPtr->BRSMR, VADC_BRSMR_ENTR_Pos);
      }
      /* Sets the external trigger mode */
      ModeSelect = VADCGlobalPtr->BRSCTRL;
      ModeSelect &= ~VADC_BRSCTRL_XTMODE_Msk;
      ModeSelect |= (uint32_t)(((uint32_t)1 << VADC_BRSCTRL_XTWC_Pos) |
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	4313      	orrs	r3, r2
 8005b92:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005b96:	60fb      	str	r3, [r7, #12]
                ((uint32_t)TriggerMode << VADC_BRSCTRL_XTMODE_Pos));
      VADCGlobalPtr->BRSCTRL = ModeSelect;
 8005b98:	693b      	ldr	r3, [r7, #16]
 8005b9a:	68fa      	ldr	r2, [r7, #12]
 8005b9c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      Status = (uint32_t)DAVEApp_SUCCESS;
 8005ba0:	f04f 0300 	mov.w	r3, #0
 8005ba4:	617b      	str	r3, [r7, #20]
 8005ba6:	e002      	b.n	8005bae <ADC001_SetExternalTriggerMode+0x86>
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 8005ba8:	f04f 0302 	mov.w	r3, #2
 8005bac:	617b      	str	r3, [r7, #20]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8005bae:	697b      	ldr	r3, [r7, #20]
}
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	f107 071c 	add.w	r7, r7, #28
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	bc80      	pop	{r7}
 8005bba:	4770      	bx	lr

08005bbc <ADC001_EnableExternalTrigger>:

/*
 * This function enables external trigger.
 */
status_t ADC001_EnableExternalTrigger(const ADC001_HandleType *HandlePtr)
{
 8005bbc:	b480      	push	{r7}
 8005bbe:	b085      	sub	sp, #20
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8005bc4:	f04f 0301 	mov.w	r3, #1
 8005bc8:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;
  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bce:	60bb      	str	r3, [r7, #8]

  if (HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005bd4:	791b      	ldrb	r3, [r3, #4]
 8005bd6:	2b01      	cmp	r3, #1
 8005bd8:	d10a      	bne.n	8005bf0 <ADC001_EnableExternalTrigger+0x34>
  {
    /* Enables external trigger */
    SET_BIT(VADCGlobalPtr->BRSMR, VADC_BRSMR_ENTR_Pos);
 8005bda:	68bb      	ldr	r3, [r7, #8]
 8005bdc:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8005be0:	f043 0204 	orr.w	r2, r3, #4
 8005be4:	68bb      	ldr	r3, [r7, #8]
 8005be6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    Status = (uint32_t)DAVEApp_SUCCESS;
 8005bea:	f04f 0300 	mov.w	r3, #0
 8005bee:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
}
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	f107 0714 	add.w	r7, r7, #20
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	bc80      	pop	{r7}
 8005bfc:	4770      	bx	lr
 8005bfe:	bf00      	nop

08005c00 <ADC001_DisableExternalTrigger>:

/*
 * This function disables external trigger.
 */
status_t ADC001_DisableExternalTrigger(const ADC001_HandleType *HandlePtr)
{
 8005c00:	b480      	push	{r7}
 8005c02:	b085      	sub	sp, #20
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8005c08:	f04f 0301 	mov.w	r3, #1
 8005c0c:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;
  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c12:	60bb      	str	r3, [r7, #8]

  if (HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c18:	791b      	ldrb	r3, [r3, #4]
 8005c1a:	2b01      	cmp	r3, #1
 8005c1c:	d10a      	bne.n	8005c34 <ADC001_DisableExternalTrigger+0x34>
  {
    /* Disables external trigger */
    CLR_BIT(VADCGlobalPtr->BRSMR, VADC_BRSMR_ENTR_Pos);
 8005c1e:	68bb      	ldr	r3, [r7, #8]
 8005c20:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8005c24:	f023 0204 	bic.w	r2, r3, #4
 8005c28:	68bb      	ldr	r3, [r7, #8]
 8005c2a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    Status = (uint32_t)DAVEApp_SUCCESS;
 8005c2e:	f04f 0300 	mov.w	r3, #0
 8005c32:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8005c34:	68fb      	ldr	r3, [r7, #12]
}
 8005c36:	4618      	mov	r0, r3
 8005c38:	f107 0714 	add.w	r7, r7, #20
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	bc80      	pop	{r7}
 8005c40:	4770      	bx	lr
 8005c42:	bf00      	nop

08005c44 <ADC001_EnableArbitrationSlot>:

/*
 * This function enables arbitration slot.
 */
status_t ADC001_EnableArbitrationSlot(const ADC001_HandleType *HandlePtr)
{
 8005c44:	b480      	push	{r7}
 8005c46:	b089      	sub	sp, #36	; 0x24
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8005c4c:	f04f 0301 	mov.w	r3, #1
 8005c50:	61fb      	str	r3, [r7, #28]
  uint8_t GroupIdx;

  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr[4];

  VADCGroupPtr[0] = HandlePtr->VADCGroup0Ptr;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c56:	60bb      	str	r3, [r7, #8]
  VADCGroupPtr[1] = HandlePtr->VADCGroup1Ptr;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c5c:	60fb      	str	r3, [r7, #12]
  VADCGroupPtr[2] = HandlePtr->VADCGroup2Ptr;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c62:	613b      	str	r3, [r7, #16]
  VADCGroupPtr[3] = HandlePtr->VADCGroup3Ptr;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c68:	617b      	str	r3, [r7, #20]

  if (HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c6e:	791b      	ldrb	r3, [r3, #4]
 8005c70:	2b01      	cmp	r3, #1
 8005c72:	d12a      	bne.n	8005cca <ADC001_EnableArbitrationSlot+0x86>
  {
    for(GroupIdx = (uint8_t)0; GroupIdx < (uint8_t)ADC001_MAX_ADC_GROUP; GroupIdx++)
 8005c74:	f04f 0300 	mov.w	r3, #0
 8005c78:	76fb      	strb	r3, [r7, #27]
 8005c7a:	e020      	b.n	8005cbe <ADC001_EnableArbitrationSlot+0x7a>
    {
      if(HandlePtr->kActiveGroups[GroupIdx] == (uint8_t)1)
 8005c7c:	7efb      	ldrb	r3, [r7, #27]
 8005c7e:	687a      	ldr	r2, [r7, #4]
 8005c80:	18d3      	adds	r3, r2, r3
 8005c82:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8005c86:	2b01      	cmp	r3, #1
 8005c88:	d115      	bne.n	8005cb6 <ADC001_EnableArbitrationSlot+0x72>
      {
        SET_BIT(VADCGroupPtr[GroupIdx]->ARBPR, VADC_G_ARBPR_ASEN2_Pos);
 8005c8a:	7efb      	ldrb	r3, [r7, #27]
 8005c8c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005c90:	f107 0120 	add.w	r1, r7, #32
 8005c94:	18cb      	adds	r3, r1, r3
 8005c96:	f853 2c18 	ldr.w	r2, [r3, #-24]
 8005c9a:	7efb      	ldrb	r3, [r7, #27]
 8005c9c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005ca0:	f107 0120 	add.w	r1, r7, #32
 8005ca4:	18cb      	adds	r3, r1, r3
 8005ca6:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8005caa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005cae:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005cb2:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
  VADCGroupPtr[2] = HandlePtr->VADCGroup2Ptr;
  VADCGroupPtr[3] = HandlePtr->VADCGroup3Ptr;

  if (HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
  {
    for(GroupIdx = (uint8_t)0; GroupIdx < (uint8_t)ADC001_MAX_ADC_GROUP; GroupIdx++)
 8005cb6:	7efb      	ldrb	r3, [r7, #27]
 8005cb8:	f103 0301 	add.w	r3, r3, #1
 8005cbc:	76fb      	strb	r3, [r7, #27]
 8005cbe:	7efb      	ldrb	r3, [r7, #27]
 8005cc0:	2b03      	cmp	r3, #3
 8005cc2:	d9db      	bls.n	8005c7c <ADC001_EnableArbitrationSlot+0x38>
      if(HandlePtr->kActiveGroups[GroupIdx] == (uint8_t)1)
      {
        SET_BIT(VADCGroupPtr[GroupIdx]->ARBPR, VADC_G_ARBPR_ASEN2_Pos);
      }
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 8005cc4:	f04f 0300 	mov.w	r3, #0
 8005cc8:	61fb      	str	r3, [r7, #28]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8005cca:	69fb      	ldr	r3, [r7, #28]
}
 8005ccc:	4618      	mov	r0, r3
 8005cce:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	bc80      	pop	{r7}
 8005cd6:	4770      	bx	lr

08005cd8 <ADC001_DisableArbitrationSlot>:

/*
 * This function disables external trigger.
 */
status_t ADC001_DisableArbitrationSlot(const ADC001_HandleType *HandlePtr)
{
 8005cd8:	b480      	push	{r7}
 8005cda:	b089      	sub	sp, #36	; 0x24
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8005ce0:	f04f 0301 	mov.w	r3, #1
 8005ce4:	61fb      	str	r3, [r7, #28]
  uint8_t GroupIdx;
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr[4];

  VADCGroupPtr[0] = HandlePtr->VADCGroup0Ptr;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cea:	60bb      	str	r3, [r7, #8]
  VADCGroupPtr[1] = HandlePtr->VADCGroup1Ptr;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005cf0:	60fb      	str	r3, [r7, #12]
  VADCGroupPtr[2] = HandlePtr->VADCGroup2Ptr;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005cf6:	613b      	str	r3, [r7, #16]
  VADCGroupPtr[3] = HandlePtr->VADCGroup3Ptr;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005cfc:	617b      	str	r3, [r7, #20]

  if (HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d02:	791b      	ldrb	r3, [r3, #4]
 8005d04:	2b01      	cmp	r3, #1
 8005d06:	d12a      	bne.n	8005d5e <ADC001_DisableArbitrationSlot+0x86>
  {
    for(GroupIdx = (uint8_t)0; GroupIdx < (uint8_t)ADC001_MAX_ADC_GROUP; GroupIdx++)
 8005d08:	f04f 0300 	mov.w	r3, #0
 8005d0c:	76fb      	strb	r3, [r7, #27]
 8005d0e:	e020      	b.n	8005d52 <ADC001_DisableArbitrationSlot+0x7a>
    {
      if(HandlePtr->kActiveGroups[GroupIdx] == (uint8_t)1)
 8005d10:	7efb      	ldrb	r3, [r7, #27]
 8005d12:	687a      	ldr	r2, [r7, #4]
 8005d14:	18d3      	adds	r3, r2, r3
 8005d16:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8005d1a:	2b01      	cmp	r3, #1
 8005d1c:	d115      	bne.n	8005d4a <ADC001_DisableArbitrationSlot+0x72>
      {
        CLR_BIT(VADCGroupPtr[GroupIdx]->ARBPR, VADC_G_ARBPR_ASEN2_Pos);
 8005d1e:	7efb      	ldrb	r3, [r7, #27]
 8005d20:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005d24:	f107 0120 	add.w	r1, r7, #32
 8005d28:	18cb      	adds	r3, r1, r3
 8005d2a:	f853 2c18 	ldr.w	r2, [r3, #-24]
 8005d2e:	7efb      	ldrb	r3, [r7, #27]
 8005d30:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005d34:	f107 0120 	add.w	r1, r7, #32
 8005d38:	18cb      	adds	r3, r1, r3
 8005d3a:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8005d3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005d42:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005d46:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
  VADCGroupPtr[2] = HandlePtr->VADCGroup2Ptr;
  VADCGroupPtr[3] = HandlePtr->VADCGroup3Ptr;

  if (HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
  {
    for(GroupIdx = (uint8_t)0; GroupIdx < (uint8_t)ADC001_MAX_ADC_GROUP; GroupIdx++)
 8005d4a:	7efb      	ldrb	r3, [r7, #27]
 8005d4c:	f103 0301 	add.w	r3, r3, #1
 8005d50:	76fb      	strb	r3, [r7, #27]
 8005d52:	7efb      	ldrb	r3, [r7, #27]
 8005d54:	2b03      	cmp	r3, #3
 8005d56:	d9db      	bls.n	8005d10 <ADC001_DisableArbitrationSlot+0x38>
      if(HandlePtr->kActiveGroups[GroupIdx] == (uint8_t)1)
      {
        CLR_BIT(VADCGroupPtr[GroupIdx]->ARBPR, VADC_G_ARBPR_ASEN2_Pos);
      }
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 8005d58:	f04f 0300 	mov.w	r3, #0
 8005d5c:	61fb      	str	r3, [r7, #28]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8005d5e:	69fb      	ldr	r3, [r7, #28]
}
 8005d60:	4618      	mov	r0, r3
 8005d62:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8005d66:	46bd      	mov	sp, r7
 8005d68:	bc80      	pop	{r7}
 8005d6a:	4770      	bx	lr

08005d6c <ADC001_SetLoadEventMode>:
 * This function sets the Autoscan Source Load Event Mode.
 * Overwrite Mode or Combine Mode can be selected.
 */
status_t ADC001_SetLoadEventMode(const ADC001_HandleType *HandlePtr,
                                                            uint8_t EventMode)
{
 8005d6c:	b480      	push	{r7}
 8005d6e:	b085      	sub	sp, #20
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
 8005d74:	460b      	mov	r3, r1
 8005d76:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8005d78:	f04f 0301 	mov.w	r3, #1
 8005d7c:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;
  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d82:	60bb      	str	r3, [r7, #8]

  if (HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d88:	791b      	ldrb	r3, [r3, #4]
 8005d8a:	2b01      	cmp	r3, #1
 8005d8c:	d120      	bne.n	8005dd0 <ADC001_SetLoadEventMode+0x64>
  {
    if(EventMode == (uint8_t)ADC001_OVERWRITE_MODE)
 8005d8e:	78fb      	ldrb	r3, [r7, #3]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d10b      	bne.n	8005dac <ADC001_SetLoadEventMode+0x40>
    {
      /* Set OverWrite Mode */
      CLR_BIT(VADCGlobalPtr->BRSMR, VADC_BRSMR_LDM_Pos);
 8005d94:	68bb      	ldr	r3, [r7, #8]
 8005d96:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8005d9a:	f023 0220 	bic.w	r2, r3, #32
 8005d9e:	68bb      	ldr	r3, [r7, #8]
 8005da0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
      Status = (uint32_t)DAVEApp_SUCCESS;
 8005da4:	f04f 0300 	mov.w	r3, #0
 8005da8:	60fb      	str	r3, [r7, #12]
 8005daa:	e011      	b.n	8005dd0 <ADC001_SetLoadEventMode+0x64>
    }
    else if(EventMode == (uint8_t)ADC001_COMBINE_MODE)
 8005dac:	78fb      	ldrb	r3, [r7, #3]
 8005dae:	2b01      	cmp	r3, #1
 8005db0:	d10b      	bne.n	8005dca <ADC001_SetLoadEventMode+0x5e>
    {
      /* Set Combine Mode */
      SET_BIT(VADCGlobalPtr->BRSMR, VADC_BRSMR_LDM_Pos);
 8005db2:	68bb      	ldr	r3, [r7, #8]
 8005db4:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8005db8:	f043 0220 	orr.w	r2, r3, #32
 8005dbc:	68bb      	ldr	r3, [r7, #8]
 8005dbe:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
      Status = (uint32_t)DAVEApp_SUCCESS;
 8005dc2:	f04f 0300 	mov.w	r3, #0
 8005dc6:	60fb      	str	r3, [r7, #12]
 8005dc8:	e002      	b.n	8005dd0 <ADC001_SetLoadEventMode+0x64>
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 8005dca:	f04f 0302 	mov.w	r3, #2
 8005dce:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
}
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	f107 0714 	add.w	r7, r7, #20
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	bc80      	pop	{r7}
 8005ddc:	4770      	bx	lr
 8005dde:	bf00      	nop

08005de0 <ADC001_SetPendingChannel>:
/*
 * This function sets the required channel in channel pending register.
 */
status_t ADC001_SetPendingChannel(const ADC001_HandleType *HandlePtr,
                                  const ADC001_ChannelHandleType* ChannelPtr)
{
 8005de0:	b480      	push	{r7}
 8005de2:	b087      	sub	sp, #28
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
 8005de8:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8005dea:	f04f 0301 	mov.w	r3, #1
 8005dee:	617b      	str	r3, [r7, #20]
  uint8_t GroupNo;
  uint8_t ChannelNo;
  uint8_t GroupNoAct;
  uint8_t ChannelNoAct;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005df4:	613b      	str	r3, [r7, #16]

  if (HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005dfa:	791b      	ldrb	r3, [r3, #4]
 8005dfc:	2b01      	cmp	r3, #1
 8005dfe:	d142      	bne.n	8005e86 <ADC001_SetPendingChannel+0xa6>
  {
    if(ChannelPtr != NULL)
 8005e00:	683b      	ldr	r3, [r7, #0]
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d03c      	beq.n	8005e80 <ADC001_SetPendingChannel+0xa0>
    {
      GroupNo = ChannelPtr->kGroupNo;
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	781b      	ldrb	r3, [r3, #0]
 8005e0a:	73fb      	strb	r3, [r7, #15]
      ChannelNo = ChannelPtr->kChannelNo;
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	785b      	ldrb	r3, [r3, #1]
 8005e10:	73bb      	strb	r3, [r7, #14]
      GroupNoAct = HandlePtr->kActiveGroups[GroupNo];
 8005e12:	7bfb      	ldrb	r3, [r7, #15]
 8005e14:	687a      	ldr	r2, [r7, #4]
 8005e16:	18d3      	adds	r3, r2, r3
 8005e18:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8005e1c:	737b      	strb	r3, [r7, #13]
      ChannelNoAct = HandlePtr->kActiveChannels[GroupNo][ChannelNo];
 8005e1e:	7bfa      	ldrb	r2, [r7, #15]
 8005e20:	7bbb      	ldrb	r3, [r7, #14]
 8005e22:	6879      	ldr	r1, [r7, #4]
 8005e24:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8005e28:	188a      	adds	r2, r1, r2
 8005e2a:	18d3      	adds	r3, r2, r3
 8005e2c:	f103 0308 	add.w	r3, r3, #8
 8005e30:	789b      	ldrb	r3, [r3, #2]
 8005e32:	733b      	strb	r3, [r7, #12]

      if((GroupNo <= (uint8_t)ADC001_MAX_ADC_GROUP) &&
 8005e34:	7bfb      	ldrb	r3, [r7, #15]
 8005e36:	2b04      	cmp	r3, #4
 8005e38:	d81e      	bhi.n	8005e78 <ADC001_SetPendingChannel+0x98>
 8005e3a:	7bbb      	ldrb	r3, [r7, #14]
 8005e3c:	2b08      	cmp	r3, #8
 8005e3e:	d81b      	bhi.n	8005e78 <ADC001_SetPendingChannel+0x98>
          (ChannelNo <= (uint8_t)ADC001_MAX_ADC_GROUP_CHANNEL) &&
 8005e40:	7b7b      	ldrb	r3, [r7, #13]
 8005e42:	2b01      	cmp	r3, #1
 8005e44:	d118      	bne.n	8005e78 <ADC001_SetPendingChannel+0x98>
            (GroupNoAct == (uint8_t)1) && (ChannelNoAct == (uint8_t)1))
 8005e46:	7b3b      	ldrb	r3, [r7, #12]
 8005e48:	2b01      	cmp	r3, #1
 8005e4a:	d115      	bne.n	8005e78 <ADC001_SetPendingChannel+0x98>
      {
        /*set the channel*/
        SET_BIT(VADCGlobalPtr->BRSPND[GroupNo], ChannelNo);
 8005e4c:	7bfa      	ldrb	r2, [r7, #15]
 8005e4e:	7bf9      	ldrb	r1, [r7, #15]
 8005e50:	693b      	ldr	r3, [r7, #16]
 8005e52:	f101 0170 	add.w	r1, r1, #112	; 0x70
 8005e56:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8005e5a:	7bbb      	ldrb	r3, [r7, #14]
 8005e5c:	f04f 0001 	mov.w	r0, #1
 8005e60:	fa00 f303 	lsl.w	r3, r0, r3
 8005e64:	4319      	orrs	r1, r3
 8005e66:	693b      	ldr	r3, [r7, #16]
 8005e68:	f102 0270 	add.w	r2, r2, #112	; 0x70
 8005e6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        Status = (uint32_t)DAVEApp_SUCCESS;
 8005e70:	f04f 0300 	mov.w	r3, #0
 8005e74:	617b      	str	r3, [r7, #20]
 8005e76:	e006      	b.n	8005e86 <ADC001_SetPendingChannel+0xa6>
      }
      else
      {
        Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 8005e78:	f04f 0302 	mov.w	r3, #2
 8005e7c:	617b      	str	r3, [r7, #20]
 8005e7e:	e002      	b.n	8005e86 <ADC001_SetPendingChannel+0xa6>
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
      }
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 8005e80:	f04f 0302 	mov.w	r3, #2
 8005e84:	617b      	str	r3, [r7, #20]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8005e86:	697b      	ldr	r3, [r7, #20]
}
 8005e88:	4618      	mov	r0, r3
 8005e8a:	f107 071c 	add.w	r7, r7, #28
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	bc80      	pop	{r7}
 8005e92:	4770      	bx	lr

08005e94 <ADC001_ClearPendingChannel>:
/*
 * This function clears the required channel in channel pending register.
 */
status_t ADC001_ClearPendingChannel(const ADC001_HandleType *HandlePtr,
                                    const ADC001_ChannelHandleType* ChannelPtr)
{
 8005e94:	b480      	push	{r7}
 8005e96:	b087      	sub	sp, #28
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
 8005e9c:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8005e9e:	f04f 0301 	mov.w	r3, #1
 8005ea2:	617b      	str	r3, [r7, #20]
  uint8_t GroupNo;
  uint8_t ChannelNo;
  uint8_t GroupNoAct;
  uint8_t ChannelNoAct;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ea8:	613b      	str	r3, [r7, #16]

  if (HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005eae:	791b      	ldrb	r3, [r3, #4]
 8005eb0:	2b01      	cmp	r3, #1
 8005eb2:	d144      	bne.n	8005f3e <ADC001_ClearPendingChannel+0xaa>
  {
    if(ChannelPtr != NULL)
 8005eb4:	683b      	ldr	r3, [r7, #0]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d03e      	beq.n	8005f38 <ADC001_ClearPendingChannel+0xa4>
    {
      GroupNo = ChannelPtr->kGroupNo;
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	781b      	ldrb	r3, [r3, #0]
 8005ebe:	73fb      	strb	r3, [r7, #15]
      ChannelNo = ChannelPtr->kChannelNo;
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	785b      	ldrb	r3, [r3, #1]
 8005ec4:	73bb      	strb	r3, [r7, #14]
      GroupNoAct = HandlePtr->kActiveGroups[GroupNo];
 8005ec6:	7bfb      	ldrb	r3, [r7, #15]
 8005ec8:	687a      	ldr	r2, [r7, #4]
 8005eca:	18d3      	adds	r3, r2, r3
 8005ecc:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8005ed0:	737b      	strb	r3, [r7, #13]
      ChannelNoAct = HandlePtr->kActiveChannels[GroupNo][ChannelNo];
 8005ed2:	7bfa      	ldrb	r2, [r7, #15]
 8005ed4:	7bbb      	ldrb	r3, [r7, #14]
 8005ed6:	6879      	ldr	r1, [r7, #4]
 8005ed8:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8005edc:	188a      	adds	r2, r1, r2
 8005ede:	18d3      	adds	r3, r2, r3
 8005ee0:	f103 0308 	add.w	r3, r3, #8
 8005ee4:	789b      	ldrb	r3, [r3, #2]
 8005ee6:	733b      	strb	r3, [r7, #12]

      if((GroupNo <= (uint8_t)ADC001_MAX_ADC_GROUP) &&
 8005ee8:	7bfb      	ldrb	r3, [r7, #15]
 8005eea:	2b04      	cmp	r3, #4
 8005eec:	d820      	bhi.n	8005f30 <ADC001_ClearPendingChannel+0x9c>
 8005eee:	7bbb      	ldrb	r3, [r7, #14]
 8005ef0:	2b08      	cmp	r3, #8
 8005ef2:	d81d      	bhi.n	8005f30 <ADC001_ClearPendingChannel+0x9c>
            (ChannelNo <= (uint8_t)ADC001_MAX_ADC_GROUP_CHANNEL) &&
 8005ef4:	7b7b      	ldrb	r3, [r7, #13]
 8005ef6:	2b01      	cmp	r3, #1
 8005ef8:	d11a      	bne.n	8005f30 <ADC001_ClearPendingChannel+0x9c>
              (GroupNoAct == (uint8_t)1) &&(ChannelNoAct == (uint8_t)1))
 8005efa:	7b3b      	ldrb	r3, [r7, #12]
 8005efc:	2b01      	cmp	r3, #1
 8005efe:	d117      	bne.n	8005f30 <ADC001_ClearPendingChannel+0x9c>
      {
        /*Set the channel*/
        CLR_BIT(VADCGlobalPtr->BRSPND[GroupNo], ChannelNo);
 8005f00:	7bfa      	ldrb	r2, [r7, #15]
 8005f02:	7bf9      	ldrb	r1, [r7, #15]
 8005f04:	693b      	ldr	r3, [r7, #16]
 8005f06:	f101 0170 	add.w	r1, r1, #112	; 0x70
 8005f0a:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8005f0e:	7bbb      	ldrb	r3, [r7, #14]
 8005f10:	f04f 0001 	mov.w	r0, #1
 8005f14:	fa00 f303 	lsl.w	r3, r0, r3
 8005f18:	ea6f 0303 	mvn.w	r3, r3
 8005f1c:	4019      	ands	r1, r3
 8005f1e:	693b      	ldr	r3, [r7, #16]
 8005f20:	f102 0270 	add.w	r2, r2, #112	; 0x70
 8005f24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        Status = (uint32_t)DAVEApp_SUCCESS;
 8005f28:	f04f 0300 	mov.w	r3, #0
 8005f2c:	617b      	str	r3, [r7, #20]
 8005f2e:	e006      	b.n	8005f3e <ADC001_ClearPendingChannel+0xaa>
      }
      else
      {
        Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 8005f30:	f04f 0302 	mov.w	r3, #2
 8005f34:	617b      	str	r3, [r7, #20]
 8005f36:	e002      	b.n	8005f3e <ADC001_ClearPendingChannel+0xaa>
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
      }
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 8005f38:	f04f 0302 	mov.w	r3, #2
 8005f3c:	617b      	str	r3, [r7, #20]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8005f3e:	697b      	ldr	r3, [r7, #20]
}
 8005f40:	4618      	mov	r0, r3
 8005f42:	f107 071c 	add.w	r7, r7, #28
 8005f46:	46bd      	mov	sp, r7
 8005f48:	bc80      	pop	{r7}
 8005f4a:	4770      	bx	lr

08005f4c <ADC001_SetChannelSelect>:
/*
 *This function sets the required channel in channel pending register.
 */
status_t ADC001_SetChannelSelect(const ADC001_HandleType *HandlePtr,
                                 const ADC001_ChannelHandleType* ChannelPtr)
{
 8005f4c:	b480      	push	{r7}
 8005f4e:	b087      	sub	sp, #28
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	6078      	str	r0, [r7, #4]
 8005f54:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8005f56:	f04f 0301 	mov.w	r3, #1
 8005f5a:	617b      	str	r3, [r7, #20]
  uint8_t GroupNo;
  uint8_t ChannelNo;
  uint8_t GroupNoAct;
  uint8_t ChannelNoAct;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f60:	613b      	str	r3, [r7, #16]

  if (HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f66:	791b      	ldrb	r3, [r3, #4]
 8005f68:	2b01      	cmp	r3, #1
 8005f6a:	d142      	bne.n	8005ff2 <ADC001_SetChannelSelect+0xa6>
  {
    if(ChannelPtr != NULL)
 8005f6c:	683b      	ldr	r3, [r7, #0]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d03c      	beq.n	8005fec <ADC001_SetChannelSelect+0xa0>
    {
      GroupNo = ChannelPtr->kGroupNo;
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	781b      	ldrb	r3, [r3, #0]
 8005f76:	73fb      	strb	r3, [r7, #15]
      ChannelNo = ChannelPtr->kChannelNo;
 8005f78:	683b      	ldr	r3, [r7, #0]
 8005f7a:	785b      	ldrb	r3, [r3, #1]
 8005f7c:	73bb      	strb	r3, [r7, #14]
      GroupNoAct = HandlePtr->kActiveGroups[GroupNo];
 8005f7e:	7bfb      	ldrb	r3, [r7, #15]
 8005f80:	687a      	ldr	r2, [r7, #4]
 8005f82:	18d3      	adds	r3, r2, r3
 8005f84:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8005f88:	737b      	strb	r3, [r7, #13]
      ChannelNoAct = HandlePtr->kActiveChannels[GroupNo][ChannelNo];
 8005f8a:	7bfa      	ldrb	r2, [r7, #15]
 8005f8c:	7bbb      	ldrb	r3, [r7, #14]
 8005f8e:	6879      	ldr	r1, [r7, #4]
 8005f90:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8005f94:	188a      	adds	r2, r1, r2
 8005f96:	18d3      	adds	r3, r2, r3
 8005f98:	f103 0308 	add.w	r3, r3, #8
 8005f9c:	789b      	ldrb	r3, [r3, #2]
 8005f9e:	733b      	strb	r3, [r7, #12]

      if((GroupNo <= (uint8_t)ADC001_MAX_ADC_GROUP) &&
 8005fa0:	7bfb      	ldrb	r3, [r7, #15]
 8005fa2:	2b04      	cmp	r3, #4
 8005fa4:	d81e      	bhi.n	8005fe4 <ADC001_SetChannelSelect+0x98>
 8005fa6:	7bbb      	ldrb	r3, [r7, #14]
 8005fa8:	2b08      	cmp	r3, #8
 8005faa:	d81b      	bhi.n	8005fe4 <ADC001_SetChannelSelect+0x98>
          (ChannelNo <= (uint8_t)ADC001_MAX_ADC_GROUP_CHANNEL) &&
 8005fac:	7b7b      	ldrb	r3, [r7, #13]
 8005fae:	2b01      	cmp	r3, #1
 8005fb0:	d118      	bne.n	8005fe4 <ADC001_SetChannelSelect+0x98>
            (GroupNoAct == (uint8_t)1) &&(ChannelNoAct == (uint8_t)1))
 8005fb2:	7b3b      	ldrb	r3, [r7, #12]
 8005fb4:	2b01      	cmp	r3, #1
 8005fb6:	d115      	bne.n	8005fe4 <ADC001_SetChannelSelect+0x98>
      {
        /*set the channel*/
        SET_BIT(VADCGlobalPtr->BRSSEL[GroupNo], ChannelNo);
 8005fb8:	7bfa      	ldrb	r2, [r7, #15]
 8005fba:	7bf9      	ldrb	r1, [r7, #15]
 8005fbc:	693b      	ldr	r3, [r7, #16]
 8005fbe:	f101 0160 	add.w	r1, r1, #96	; 0x60
 8005fc2:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8005fc6:	7bbb      	ldrb	r3, [r7, #14]
 8005fc8:	f04f 0001 	mov.w	r0, #1
 8005fcc:	fa00 f303 	lsl.w	r3, r0, r3
 8005fd0:	4319      	orrs	r1, r3
 8005fd2:	693b      	ldr	r3, [r7, #16]
 8005fd4:	f102 0260 	add.w	r2, r2, #96	; 0x60
 8005fd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        Status = (uint32_t)DAVEApp_SUCCESS;
 8005fdc:	f04f 0300 	mov.w	r3, #0
 8005fe0:	617b      	str	r3, [r7, #20]
 8005fe2:	e006      	b.n	8005ff2 <ADC001_SetChannelSelect+0xa6>
      }
      else
      {
        Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 8005fe4:	f04f 0302 	mov.w	r3, #2
 8005fe8:	617b      	str	r3, [r7, #20]
 8005fea:	e002      	b.n	8005ff2 <ADC001_SetChannelSelect+0xa6>
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
      }
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 8005fec:	f04f 0302 	mov.w	r3, #2
 8005ff0:	617b      	str	r3, [r7, #20]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8005ff2:	697b      	ldr	r3, [r7, #20]
}
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	f107 071c 	add.w	r7, r7, #28
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	bc80      	pop	{r7}
 8005ffe:	4770      	bx	lr

08006000 <ADC001_ClearChannelSelect>:
/*
 * This function clears the required channel in channel pending register.
 */
status_t ADC001_ClearChannelSelect(const ADC001_HandleType *HandlePtr,
                                   const ADC001_ChannelHandleType* ChannelPtr)
{
 8006000:	b480      	push	{r7}
 8006002:	b087      	sub	sp, #28
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
 8006008:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 800600a:	f04f 0301 	mov.w	r3, #1
 800600e:	617b      	str	r3, [r7, #20]
  uint8_t GroupNo;
  uint8_t ChannelNo;
  uint8_t GroupNoAct;
  uint8_t ChannelNoAct;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006014:	613b      	str	r3, [r7, #16]

  if (HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800601a:	791b      	ldrb	r3, [r3, #4]
 800601c:	2b01      	cmp	r3, #1
 800601e:	d144      	bne.n	80060aa <ADC001_ClearChannelSelect+0xaa>
  {
    if(ChannelPtr != NULL)
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	2b00      	cmp	r3, #0
 8006024:	d03e      	beq.n	80060a4 <ADC001_ClearChannelSelect+0xa4>
    {
      GroupNo = ChannelPtr->kGroupNo;
 8006026:	683b      	ldr	r3, [r7, #0]
 8006028:	781b      	ldrb	r3, [r3, #0]
 800602a:	73fb      	strb	r3, [r7, #15]
      ChannelNo = ChannelPtr->kChannelNo;
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	785b      	ldrb	r3, [r3, #1]
 8006030:	73bb      	strb	r3, [r7, #14]
      GroupNoAct = HandlePtr->kActiveGroups[GroupNo];
 8006032:	7bfb      	ldrb	r3, [r7, #15]
 8006034:	687a      	ldr	r2, [r7, #4]
 8006036:	18d3      	adds	r3, r2, r3
 8006038:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 800603c:	737b      	strb	r3, [r7, #13]
      ChannelNoAct = HandlePtr->kActiveChannels[GroupNo][ChannelNo];
 800603e:	7bfa      	ldrb	r2, [r7, #15]
 8006040:	7bbb      	ldrb	r3, [r7, #14]
 8006042:	6879      	ldr	r1, [r7, #4]
 8006044:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8006048:	188a      	adds	r2, r1, r2
 800604a:	18d3      	adds	r3, r2, r3
 800604c:	f103 0308 	add.w	r3, r3, #8
 8006050:	789b      	ldrb	r3, [r3, #2]
 8006052:	733b      	strb	r3, [r7, #12]

      if((GroupNo <= (uint8_t)ADC001_MAX_ADC_GROUP) &&
 8006054:	7bfb      	ldrb	r3, [r7, #15]
 8006056:	2b04      	cmp	r3, #4
 8006058:	d820      	bhi.n	800609c <ADC001_ClearChannelSelect+0x9c>
 800605a:	7bbb      	ldrb	r3, [r7, #14]
 800605c:	2b08      	cmp	r3, #8
 800605e:	d81d      	bhi.n	800609c <ADC001_ClearChannelSelect+0x9c>
          (ChannelNo <= (uint8_t)ADC001_MAX_ADC_GROUP_CHANNEL) &&
 8006060:	7b7b      	ldrb	r3, [r7, #13]
 8006062:	2b01      	cmp	r3, #1
 8006064:	d11a      	bne.n	800609c <ADC001_ClearChannelSelect+0x9c>
            (GroupNoAct == (uint8_t)1) &&
 8006066:	7b3b      	ldrb	r3, [r7, #12]
 8006068:	2b01      	cmp	r3, #1
 800606a:	d117      	bne.n	800609c <ADC001_ClearChannelSelect+0x9c>
              (ChannelNoAct == (uint8_t)1))
      {
        /*Set the channel*/
        CLR_BIT(VADCGlobalPtr->BRSSEL[GroupNo], ChannelNo);
 800606c:	7bfa      	ldrb	r2, [r7, #15]
 800606e:	7bf9      	ldrb	r1, [r7, #15]
 8006070:	693b      	ldr	r3, [r7, #16]
 8006072:	f101 0160 	add.w	r1, r1, #96	; 0x60
 8006076:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 800607a:	7bbb      	ldrb	r3, [r7, #14]
 800607c:	f04f 0001 	mov.w	r0, #1
 8006080:	fa00 f303 	lsl.w	r3, r0, r3
 8006084:	ea6f 0303 	mvn.w	r3, r3
 8006088:	4019      	ands	r1, r3
 800608a:	693b      	ldr	r3, [r7, #16]
 800608c:	f102 0260 	add.w	r2, r2, #96	; 0x60
 8006090:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        Status = (uint32_t)DAVEApp_SUCCESS;
 8006094:	f04f 0300 	mov.w	r3, #0
 8006098:	617b      	str	r3, [r7, #20]
 800609a:	e006      	b.n	80060aa <ADC001_ClearChannelSelect+0xaa>
      }
      else
      {
        Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 800609c:	f04f 0302 	mov.w	r3, #2
 80060a0:	617b      	str	r3, [r7, #20]
 80060a2:	e002      	b.n	80060aa <ADC001_ClearChannelSelect+0xaa>
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
      }
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 80060a4:	f04f 0302 	mov.w	r3, #2
 80060a8:	617b      	str	r3, [r7, #20]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 80060aa:	697b      	ldr	r3, [r7, #20]
}
 80060ac:	4618      	mov	r0, r3
 80060ae:	f107 071c 	add.w	r7, r7, #28
 80060b2:	46bd      	mov	sp, r7
 80060b4:	bc80      	pop	{r7}
 80060b6:	4770      	bx	lr

080060b8 <ADC001_SetChannelEventMode>:
 *This function sets the channel event mode.
 */
status_t ADC001_SetChannelEventMode(const ADC001_HandleType *HandlePtr,
                                    const ADC001_ChannelHandleType* ChannelPtr,
                                    uint8_t EventMode)
{
 80060b8:	b490      	push	{r4, r7}
 80060ba:	b08a      	sub	sp, #40	; 0x28
 80060bc:	af00      	add	r7, sp, #0
 80060be:	60f8      	str	r0, [r7, #12]
 80060c0:	60b9      	str	r1, [r7, #8]
 80060c2:	4613      	mov	r3, r2
 80060c4:	71fb      	strb	r3, [r7, #7]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 80060c6:	f04f 0301 	mov.w	r3, #1
 80060ca:	627b      	str	r3, [r7, #36]	; 0x24
  uint8_t ChannelNoAct;

  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr[4];

  VADCGroupPtr[0] = HandlePtr->VADCGroup0Ptr;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060d0:	613b      	str	r3, [r7, #16]
  VADCGroupPtr[1] = HandlePtr->VADCGroup1Ptr;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80060d6:	617b      	str	r3, [r7, #20]
  VADCGroupPtr[2] = HandlePtr->VADCGroup2Ptr;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80060dc:	61bb      	str	r3, [r7, #24]
  VADCGroupPtr[3] = HandlePtr->VADCGroup3Ptr;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80060e2:	61fb      	str	r3, [r7, #28]

  if(HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060e8:	791b      	ldrb	r3, [r3, #4]
 80060ea:	2b01      	cmp	r3, #1
 80060ec:	d167      	bne.n	80061be <ADC001_SetChannelEventMode+0x106>
  {
    if(ChannelPtr != NULL)
 80060ee:	68bb      	ldr	r3, [r7, #8]
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d061      	beq.n	80061b8 <ADC001_SetChannelEventMode+0x100>
    {
      GroupNo = ChannelPtr->kGroupNo;
 80060f4:	68bb      	ldr	r3, [r7, #8]
 80060f6:	781b      	ldrb	r3, [r3, #0]
 80060f8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
      ChannelNo = ChannelPtr->kChannelNo;
 80060fc:	68bb      	ldr	r3, [r7, #8]
 80060fe:	785b      	ldrb	r3, [r3, #1]
 8006100:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
      GroupNoAct = HandlePtr->kActiveGroups[GroupNo];
 8006104:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006108:	68fa      	ldr	r2, [r7, #12]
 800610a:	18d3      	adds	r3, r2, r3
 800610c:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8006110:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
      ChannelNoAct = HandlePtr->kActiveChannels[GroupNo][ChannelNo];
 8006114:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8006118:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800611c:	68f9      	ldr	r1, [r7, #12]
 800611e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8006122:	188a      	adds	r2, r1, r2
 8006124:	18d3      	adds	r3, r2, r3
 8006126:	f103 0308 	add.w	r3, r3, #8
 800612a:	789b      	ldrb	r3, [r3, #2]
 800612c:	f887 3020 	strb.w	r3, [r7, #32]

      if((GroupNo <= (uint8_t)ADC001_MAX_ADC_GROUP) &&
 8006130:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006134:	2b04      	cmp	r3, #4
 8006136:	d83b      	bhi.n	80061b0 <ADC001_SetChannelEventMode+0xf8>
 8006138:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800613c:	2b08      	cmp	r3, #8
 800613e:	d837      	bhi.n	80061b0 <ADC001_SetChannelEventMode+0xf8>
          (ChannelNo <= (uint8_t)ADC001_MAX_ADC_GROUP_CHANNEL) &&
 8006140:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8006144:	2b01      	cmp	r3, #1
 8006146:	d133      	bne.n	80061b0 <ADC001_SetChannelEventMode+0xf8>
            (GroupNoAct == (uint8_t)1) &&
 8006148:	f897 3020 	ldrb.w	r3, [r7, #32]
 800614c:	2b01      	cmp	r3, #1
 800614e:	d12f      	bne.n	80061b0 <ADC001_SetChannelEventMode+0xf8>
              (ChannelNoAct == (uint8_t)1) &&
 8006150:	79fb      	ldrb	r3, [r7, #7]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d002      	beq.n	800615c <ADC001_SetChannelEventMode+0xa4>
                ((EventMode == (uint8_t)ADC001_CHANNEL_EVENT_NEVER) ||
 8006156:	79fb      	ldrb	r3, [r7, #7]
 8006158:	2b03      	cmp	r3, #3
 800615a:	d129      	bne.n	80061b0 <ADC001_SetChannelEventMode+0xf8>
                    (EventMode == (uint8_t)ADC001_CHANNEL_EVENT_ALWAYS)))
      {
        WR_REG( VADCGroupPtr[GroupNo]->CHCTR[ChannelNo],
 800615c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006160:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006164:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8006168:	18d3      	adds	r3, r2, r3
 800616a:	f853 2c18 	ldr.w	r2, [r3, #-24]
 800616e:	f897 0022 	ldrb.w	r0, [r7, #34]	; 0x22
 8006172:	79fb      	ldrb	r3, [r7, #7]
 8006174:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8006178:	f403 7140 	and.w	r1, r3, #768	; 0x300
 800617c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006180:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006184:	f107 0c28 	add.w	ip, r7, #40	; 0x28
 8006188:	4463      	add	r3, ip
 800618a:	f853 3c18 	ldr.w	r3, [r3, #-24]
 800618e:	f897 4022 	ldrb.w	r4, [r7, #34]	; 0x22
 8006192:	f104 0480 	add.w	r4, r4, #128	; 0x80
 8006196:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800619a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800619e:	4319      	orrs	r1, r3
 80061a0:	f100 0380 	add.w	r3, r0, #128	; 0x80
 80061a4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
          VADC_G_CHCTR_CHEVMODE_Msk,
          VADC_G_CHCTR_CHEVMODE_Pos,
          (uint32_t)EventMode
         );
        Status = (uint32_t)DAVEApp_SUCCESS;
 80061a8:	f04f 0300 	mov.w	r3, #0
 80061ac:	627b      	str	r3, [r7, #36]	; 0x24
 80061ae:	e006      	b.n	80061be <ADC001_SetChannelEventMode+0x106>
      }
      else
      {
        Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 80061b0:	f04f 0302 	mov.w	r3, #2
 80061b4:	627b      	str	r3, [r7, #36]	; 0x24
 80061b6:	e002      	b.n	80061be <ADC001_SetChannelEventMode+0x106>
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
      }
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 80061b8:	f04f 0302 	mov.w	r3, #2
 80061bc:	627b      	str	r3, [r7, #36]	; 0x24
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 80061be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80061c0:	4618      	mov	r0, r3
 80061c2:	f107 0728 	add.w	r7, r7, #40	; 0x28
 80061c6:	46bd      	mov	sp, r7
 80061c8:	bc90      	pop	{r4, r7}
 80061ca:	4770      	bx	lr

080061cc <__libc_init_array>:
 80061cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061ce:	4f20      	ldr	r7, [pc, #128]	; (8006250 <__libc_init_array+0x84>)
 80061d0:	4c20      	ldr	r4, [pc, #128]	; (8006254 <__libc_init_array+0x88>)
 80061d2:	1b38      	subs	r0, r7, r4
 80061d4:	1087      	asrs	r7, r0, #2
 80061d6:	d017      	beq.n	8006208 <__libc_init_array+0x3c>
 80061d8:	1e7a      	subs	r2, r7, #1
 80061da:	6823      	ldr	r3, [r4, #0]
 80061dc:	2501      	movs	r5, #1
 80061de:	f002 0601 	and.w	r6, r2, #1
 80061e2:	4798      	blx	r3
 80061e4:	42af      	cmp	r7, r5
 80061e6:	d00f      	beq.n	8006208 <__libc_init_array+0x3c>
 80061e8:	b12e      	cbz	r6, 80061f6 <__libc_init_array+0x2a>
 80061ea:	f854 1f04 	ldr.w	r1, [r4, #4]!
 80061ee:	2502      	movs	r5, #2
 80061f0:	4788      	blx	r1
 80061f2:	42af      	cmp	r7, r5
 80061f4:	d008      	beq.n	8006208 <__libc_init_array+0x3c>
 80061f6:	6860      	ldr	r0, [r4, #4]
 80061f8:	4780      	blx	r0
 80061fa:	3502      	adds	r5, #2
 80061fc:	68a2      	ldr	r2, [r4, #8]
 80061fe:	1d26      	adds	r6, r4, #4
 8006200:	4790      	blx	r2
 8006202:	3408      	adds	r4, #8
 8006204:	42af      	cmp	r7, r5
 8006206:	d1f6      	bne.n	80061f6 <__libc_init_array+0x2a>
 8006208:	4f13      	ldr	r7, [pc, #76]	; (8006258 <__libc_init_array+0x8c>)
 800620a:	4c14      	ldr	r4, [pc, #80]	; (800625c <__libc_init_array+0x90>)
 800620c:	f7fb fc26 	bl	8001a5c <_init>
 8006210:	1b3b      	subs	r3, r7, r4
 8006212:	109f      	asrs	r7, r3, #2
 8006214:	d018      	beq.n	8006248 <__libc_init_array+0x7c>
 8006216:	1e7d      	subs	r5, r7, #1
 8006218:	6821      	ldr	r1, [r4, #0]
 800621a:	f005 0601 	and.w	r6, r5, #1
 800621e:	2501      	movs	r5, #1
 8006220:	4788      	blx	r1
 8006222:	42af      	cmp	r7, r5
 8006224:	d011      	beq.n	800624a <__libc_init_array+0x7e>
 8006226:	b12e      	cbz	r6, 8006234 <__libc_init_array+0x68>
 8006228:	f854 0f04 	ldr.w	r0, [r4, #4]!
 800622c:	2502      	movs	r5, #2
 800622e:	4780      	blx	r0
 8006230:	42af      	cmp	r7, r5
 8006232:	d00b      	beq.n	800624c <__libc_init_array+0x80>
 8006234:	6862      	ldr	r2, [r4, #4]
 8006236:	4790      	blx	r2
 8006238:	3502      	adds	r5, #2
 800623a:	68a3      	ldr	r3, [r4, #8]
 800623c:	1d26      	adds	r6, r4, #4
 800623e:	4798      	blx	r3
 8006240:	3408      	adds	r4, #8
 8006242:	42af      	cmp	r7, r5
 8006244:	d1f6      	bne.n	8006234 <__libc_init_array+0x68>
 8006246:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006248:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800624a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800624c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800624e:	bf00      	nop
 8006250:	08006260 	.word	0x08006260
 8006254:	08006260 	.word	0x08006260
 8006258:	08006260 	.word	0x08006260
 800625c:	08006260 	.word	0x08006260
