INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Sat May 28 09:56:11 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.78 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.95 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 3.17 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.19 sec.
Execute   create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'FPGA/.settings/mutual_info.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling FPGA/.settings/mutual_info.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       is_encrypted FPGA/.settings/mutual_info.cpp 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/new_xilinx/software/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "FPGA/.settings/mutual_info.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/new_xilinx/software/Vivado/2019.2/common/technology/autopilot" -I "/new_xilinx/software/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp" 
INFO-FLOW: exec /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /new_xilinx/software/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E FPGA/.settings/mutual_info.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /new_xilinx/software/Vivado/2019.2/common/technology/autopilot -I /new_xilinx/software/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp
Command       clang done; 2.03 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 7.32 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/new_xilinx/software/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/new_xilinx/software/Vivado/2019.2/common/technology/autopilot" -I "/new_xilinx/software/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp"  -o "/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /new_xilinx/software/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /new_xilinx/software/Vivado/2019.2/common/technology/autopilot -I /new_xilinx/software/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/useless.bc
Command       clang done; 6.02 sec.
INFO-FLOW: Done: GCC PP time: 15.4 seconds per iteration
Execute       source /new_xilinx/software/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /new_xilinx/software/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp std=gnu++98 -directive=/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 6.67 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp std=gnu++98 -directive=/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 6.52 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/xilinx-dataflow-lawyer.mutual_info.pp.0.cpp.diag.yml /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/xilinx-dataflow-lawyer.mutual_info.pp.0.cpp.out.log 2> /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/xilinx-dataflow-lawyer.mutual_info.pp.0.cpp.err.log 
Command       ap_eval done; 7.16 sec.
Execute       source /new_xilinx/software/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: FPGA/.settings/mutual_info.cpp:69:33
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: FPGA/.settings/mutual_info.cpp:71:33
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: FPGA/.settings/mutual_info.cpp:74:44
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: FPGA/.settings/mutual_info.cpp:98:31
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: FPGA/.settings/mutual_info.cpp:100:31
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: FPGA/.settings/mutual_info.cpp:102:31
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: FPGA/.settings/mutual_info.cpp:105:28
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: FPGA/.settings/mutual_info.cpp:107:28
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: FPGA/.settings/mutual_info.cpp:109:28
Execute       send_msg_by_id WARNING @200-471@%s%s 9 FPGA/.settings/mutual_info.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 9 issue(s) in file FPGA/.settings/mutual_info.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/tidy-3.1.mutual_info.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/tidy-3.1.mutual_info.pp.0.cpp.out.log 2> /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/tidy-3.1.mutual_info.pp.0.cpp.err.log 
Command         ap_eval done; 11.96 sec.
Execute         ap_eval exec -ignorestderr /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/xilinx-legacy-rewriter.mutual_info.pp.0.cpp.out.log 2> /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/xilinx-legacy-rewriter.mutual_info.pp.0.cpp.err.log 
Command         ap_eval done; 5.32 sec.
Command       tidy_31 done; 18.18 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 31.9 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 9.82 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /new_xilinx/software/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/new_xilinx/software/Vivado/2019.2/common/technology/autopilot" -I "/new_xilinx/software/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.bc" 
INFO-FLOW: exec /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /new_xilinx/software/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /new_xilinx/software/Vivado/2019.2/common/technology/autopilot -I /new_xilinx/software/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.bc
Command       clang done; 6.18 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.g.bc -hls-opt -except-internalize mutual_information_master -L/new_xilinx/software/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.88 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:10 ; elapsed = 00:01:16 . Memory (MB): peak = 1068.020 ; gain = 543.992 ; free physical = 14502 ; free virtual = 286470
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:10 ; elapsed = 00:01:16 . Memory (MB): peak = 1068.020 ; gain = 543.992 ; free physical = 14502 ; free virtual = 286470
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/a.pp.bc -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.24 sec.
Execute         llvm-ld /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/new_xilinx/software/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.52 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top mutual_information_master -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/a.g.0.bc -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'wrapper_joint_histogram_1<ap_uint<8>, 64u, ap_uint<10>, ap_uint<10>, 10u>' into 'compute' (FPGA/.settings/mutual_info.cpp:131).
INFO: [XFORM 203-603] Inlining function 'wrapper_entropy_1<ap_uint<10>, ap_uint<10>, float, 65536u>' into 'compute' (FPGA/.settings/mutual_info.cpp:145).
INFO: [XFORM 203-603] Inlining function 'wrapper_entropy_1<ap_uint<10>, ap_uint<10>, float, 256u>' into 'compute' (FPGA/.settings/mutual_info.cpp:147).
INFO: [XFORM 203-603] Inlining function 'wrapper_entropy_1<ap_uint<10>, ap_uint<10>, float, 256u>' into 'compute' (FPGA/.settings/mutual_info.cpp:146).
INFO: [XFORM 203-603] Inlining function 'compute' into 'mutual_information_master' (FPGA/.settings/mutual_info.cpp:190).
Command         transform done; 0.53 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:13 ; elapsed = 00:01:18 . Memory (MB): peak = 1071.109 ; gain = 547.082 ; free physical = 14225 ; free virtual = 286205
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/a.g.1.bc -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Sat May 28 09:57:39 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.85 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.02 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 3.23 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.33 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 12.53 sec.
Command ap_source done; 15.76 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Sat May 28 10:18:34 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.9 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.07 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 3.29 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.61 sec.
Command ap_source done; error code: 1; 4.9 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Sat May 28 10:20:41 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.87 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.05 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 3.27 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.28 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 12.54 sec.
Command ap_source done; 15.82 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Sat May 28 10:24:23 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.84 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.01 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 3.24 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 96.67 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 107.3 sec.
Command ap_source done; 110.54 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Sat May 28 10:32:38 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.85 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.05 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 3.26 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 117.7 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 128.1 sec.
Command ap_source done; 131.36 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Sat May 28 10:36:19 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.86 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.04 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 3.26 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 9.41 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 20.33 sec.
Command ap_source done; 23.6 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Sat May 28 10:37:36 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.87 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.05 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 3.27 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 8.81 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 19.74 sec.
Command ap_source done; 23.02 sec.
Execute cleanup_all 
