<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Haiku-commits] r20278 - in haiku/trunk:	headers/private/graphics/radeon	src/add-ons/kernel/drivers/graphics/radeon
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/haiku-commits/2007-March/index.html" >
   <LINK REL="made" HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r20278%20-%20in%20haiku/trunk%3A%0A%09headers/private/graphics/radeon%0A%09src/add-ons/kernel/drivers/graphics/radeon&In-Reply-To=%3C200703010943.l219hYpd004655%40sheep.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="000981.html">
   <LINK REL="Next"  HREF="000983.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Haiku-commits] r20278 - in haiku/trunk:	headers/private/graphics/radeon	src/add-ons/kernel/drivers/graphics/radeon</H1>
    <B>axeld at BerliOS</B> 
    <A HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r20278%20-%20in%20haiku/trunk%3A%0A%09headers/private/graphics/radeon%0A%09src/add-ons/kernel/drivers/graphics/radeon&In-Reply-To=%3C200703010943.l219hYpd004655%40sheep.berlios.de%3E"
       TITLE="[Haiku-commits] r20278 - in haiku/trunk:	headers/private/graphics/radeon	src/add-ons/kernel/drivers/graphics/radeon">axeld at mail.berlios.de
       </A><BR>
    <I>Thu Mar  1 10:43:34 CET 2007</I>
    <P><UL>
        <LI>Previous message: <A HREF="000981.html">[Haiku-commits] r20277 - in haiku/trunk:	headers/private/graphics/radeon src/add-ons/accelerants/radeon
</A></li>
        <LI>Next message: <A HREF="000983.html">[Haiku-commits] r20279 - haiku/trunk/src/system/kernel/vm
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#982">[ date ]</a>
              <a href="thread.html#982">[ thread ]</a>
              <a href="subject.html#982">[ subject ]</a>
              <a href="author.html#982">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Author: axeld
Date: 2007-03-01 10:43:33 +0100 (Thu, 01 Mar 2007)
New Revision: 20278
ViewCVS: <A HREF="http://svn.berlios.de/viewcvs/haiku?rev=20278&amp;view=rev">http://svn.berlios.de/viewcvs/haiku?rev=20278&amp;view=rev</A>

Modified:
   haiku/trunk/headers/private/graphics/radeon/radeon_interface.h
   haiku/trunk/headers/private/graphics/radeon/version.h
   haiku/trunk/src/add-ons/kernel/drivers/graphics/radeon/driver.c
   haiku/trunk/src/add-ons/kernel/drivers/graphics/radeon/radeon_driver.h
   haiku/trunk/src/add-ons/kernel/drivers/graphics/radeon/vip.c
Log:
Patch by Euan Kirkhope:
* VIP FIFO functions for Rage Theater200 support


Modified: haiku/trunk/headers/private/graphics/radeon/radeon_interface.h
===================================================================
--- haiku/trunk/headers/private/graphics/radeon/radeon_interface.h	2007-03-01 09:41:37 UTC (rev 20277)
+++ haiku/trunk/headers/private/graphics/radeon/radeon_interface.h	2007-03-01 09:43:33 UTC (rev 20278)
@@ -20,8 +20,8 @@
 #include &quot;ddc.h&quot;
 
 // magic code for ioctls
-// changed from TKRA to TKR1 for RADEON_WAITFORFIFO ioctl
-#define RADEON_PRIVATE_DATA_MAGIC	'TKR1'
+// changed from TKRA to TKR2 for VIP FIFO ioctls
+#define RADEON_PRIVATE_DATA_MAGIC	'TKR2'
 
 #define MAX_RADEON_DEVICE_NAME_LENGTH MAXPATHLEN
 
@@ -40,7 +40,10 @@
 	RADEON_RESETENGINE,
 	RADEON_VIPREAD,
 	RADEON_VIPWRITE,
+	RADEON_VIPFIFOREAD,
+	RADEON_VIPFIFOWRITE,
 	RADEON_FINDVIPDEVICE,
+	RADEON_VIPRESET,
 
 	RADEON_WAIT_FOR_CAP_IRQ,	
 	RADEON_DMACOPY,
@@ -633,6 +636,26 @@
 	bool			lock;		// true, if CP lock must be acquired
 } radeon_vip_write;
 
+// read VIP fifo
+typedef struct {
+	uint32 			magic;
+	uint 			channel;	// channel, i.e. device
+	uint 			address;	// address
+	uint32			count;		// size of buffer
+	uint8 			*data;		// read data
+	bool			lock;		// true, if CP lock must be acquired
+} radeon_vip_fifo_read;
+
+// write VIP fifo
+typedef struct {
+	uint32 			magic;
+	uint 			channel;	// channel, i.e. device
+	uint 			address;	// address
+	uint32			count;		// size of buffer
+	uint8 			*data;		// data to write
+	bool			lock;		// true, if CP lock must be acquired
+} radeon_vip_fifo_write;
+
 // find channel of device with given ID
 typedef struct {
 	uint32 			magic;
@@ -640,6 +663,13 @@
 	uint 			channel;	// channel of device (-1 if not found)
 } radeon_find_vip_device;
 
+// reset / init VIP
+typedef struct {
+	uint32 			magic;
+	bool			lock;
+} radeon_vip_reset;
+
+
 // wait for capture interrupt and get status about
 typedef struct {
 	uint32 			magic;

Modified: haiku/trunk/headers/private/graphics/radeon/version.h
===================================================================
--- haiku/trunk/headers/private/graphics/radeon/version.h	2007-03-01 09:41:37 UTC (rev 20277)
+++ haiku/trunk/headers/private/graphics/radeon/version.h	2007-03-01 09:43:33 UTC (rev 20278)
@@ -8,4 +8,4 @@
 */
 
 // current version
-#define RADEON_DRIVER_VERSION &quot;Version: 5.1.4.9&quot;
+#define RADEON_DRIVER_VERSION &quot;Version: 5.1.5.0&quot;

Modified: haiku/trunk/src/add-ons/kernel/drivers/graphics/radeon/driver.c
===================================================================
--- haiku/trunk/src/add-ons/kernel/drivers/graphics/radeon/driver.c	2007-03-01 09:41:37 UTC (rev 20277)
+++ haiku/trunk/src/add-ons/kernel/drivers/graphics/radeon/driver.c	2007-03-01 09:43:33 UTC (rev 20278)
@@ -400,6 +400,26 @@
 				vw-&gt;lock ) ? B_OK : B_ERROR;
 		} break;
 		
+		case RADEON_VIPFIFOREAD: {
+			radeon_vip_fifo_read *vr = (radeon_vip_fifo_read *)buf;
+			
+			if( vr-&gt;magic != RADEON_PRIVATE_DATA_MAGIC )
+				break;
+				
+			result = Radeon_VIPFifoRead( di, vr-&gt;channel, vr-&gt;address, vr-&gt;count, vr-&gt;data,
+				vr-&gt;lock ) ? B_OK : B_ERROR;
+		} break;
+		
+		case RADEON_VIPFIFOWRITE: {
+			radeon_vip_fifo_write *vw = (radeon_vip_fifo_write *)buf;
+			
+			if( vw-&gt;magic != RADEON_PRIVATE_DATA_MAGIC )
+				break;
+				
+			result = Radeon_VIPFifoWrite( di, vw-&gt;channel, vw-&gt;address, vw-&gt;count, vw-&gt;data,
+				vw-&gt;lock ) ? B_OK : B_ERROR;
+		} break;
+		
 		case RADEON_FINDVIPDEVICE: {
 			radeon_find_vip_device *fvd = (radeon_find_vip_device *)buf;
 			
@@ -409,7 +429,18 @@
 			fvd-&gt;channel = Radeon_FindVIPDevice( di, fvd-&gt;device_id );
 			result = B_OK;
 		} break;
+		
+		
+		case RADEON_VIPRESET: {
+			radeon_vip_reset *fvd = (radeon_vip_reset *)buf;
 
+			if( fvd-&gt;magic != RADEON_PRIVATE_DATA_MAGIC )
+				break;
+			
+			Radeon_VIPReset( di, fvd-&gt;lock );
+			result = B_OK;
+		} break;
+		
 		case RADEON_WAIT_FOR_CAP_IRQ: {
 			radeon_wait_for_cap_irq *wvc = (radeon_wait_for_cap_irq *)buf;
 			

Modified: haiku/trunk/src/add-ons/kernel/drivers/graphics/radeon/radeon_driver.h
===================================================================
--- haiku/trunk/src/add-ons/kernel/drivers/graphics/radeon/radeon_driver.h	2007-03-01 09:41:37 UTC (rev 20277)
+++ haiku/trunk/src/add-ons/kernel/drivers/graphics/radeon/radeon_driver.h	2007-03-01 09:43:33 UTC (rev 20278)
@@ -225,7 +225,10 @@
 // vip.c
 bool Radeon_VIPRead( device_info *di, uint channel, uint address, uint32 *data, bool lock );
 bool Radeon_VIPWrite( device_info *di, uint8 channel, uint address, uint32 data, bool lock );
+bool Radeon_VIPFifoRead(device_info *di, uint8 channel, uint32 address, uint32 count, uint8 *buffer, bool lock);
+bool Radeon_VIPFifoWrite(device_info *di, uint8 channel, uint32 address, uint32 count, uint8 *buffer, bool lock);
 int Radeon_FindVIPDevice( device_info *di, uint32 device_id );
+void Radeon_VIPReset( device_info *di, bool lock );
 
 
 // dma.c

Modified: haiku/trunk/src/add-ons/kernel/drivers/graphics/radeon/vip.c
===================================================================
--- haiku/trunk/src/add-ons/kernel/drivers/graphics/radeon/vip.c	2007-03-01 09:41:37 UTC (rev 20277)
+++ haiku/trunk/src/add-ons/kernel/drivers/graphics/radeon/vip.c	2007-03-01 09:43:33 UTC (rev 20278)
@@ -21,6 +21,7 @@
 
 // moved to bottom to avoid inlining
 static bool Radeon_VIPWaitForIdle( device_info *di );
+static status_t RADEON_VIPFifoIdle(device_info *di, uint8 channel);
 
 
 // read data from VIP
@@ -84,8 +85,98 @@
 		ACQUIRE_BEN( di-&gt;si-&gt;cp.lock );
 	
 	res = do_VIPRead( di, channel, address, data );
+
+	if( lock )
+		RELEASE_BEN( di-&gt;si-&gt;cp.lock );
+		
+//	SHOW_FLOW( 2, &quot;address=%x, data=%lx, lock=%d&quot;, address, *data, lock );
+
+	return res;
+}
+
+static bool do_VIPFifoRead(device_info *di, uint8 channel, uint32 address, uint32 count, uint8 *buffer)
+{
+   	vuint8 *regs = di-&gt;regs;
+	uint32 status, tmp;
+
+	if(count!=1)
+	{
+		SHOW_FLOW0( 2, &quot;Attempt to access VIP bus with non-stadard transaction length\n&quot;);
+		return false;
+	}
+		
+	SHOW_FLOW( 2, &quot;address=%lx, count=%ld &quot;, address, count );
 	
+	Radeon_WaitForFifo( di, 2);
+	SHOW_FLOW0( 2, &quot;1&quot;);
+	OUTREG( regs, RADEON_VIPH_REG_ADDR,  (channel &lt;&lt; 14) | address | 0x3000);
+	SHOW_FLOW0( 2, &quot;3&quot;);
+	while(B_BUSY == (status = RADEON_VIPFifoIdle( di , 0xff)));
+	if(B_OK != status) return false;
+	
+	//	disable VIPH_REGR_DIS to enable VIP cycle.
+	//	The LSB of VIPH_TIMEOUT_STAT are set to 0
+	//	because 1 would have acknowledged various VIP
+	//	interrupts unexpectedly       
+	
+	SHOW_FLOW0( 2, &quot;4&quot;);
+	Radeon_WaitForFifo( di, 2 ); // Radeon_WaitForIdle( di, false, false );
+	SHOW_FLOW0( 2, &quot;5&quot;);
+	OUTREG( regs, RADEON_VIPH_TIMEOUT_STAT, 
+		INREG( regs, RADEON_VIPH_TIMEOUT_STAT) &amp; 
+			(0xffffff00 &amp; ~RADEON_VIPH_TIMEOUT_STAT_VIPH_REGR_DIS) );
+	
+	//	the value returned here is garbage.  The read merely initiates
+	//	a register cycle
+	SHOW_FLOW0( 2, &quot;6&quot;);
+	Radeon_WaitForFifo( di, 2 ); // Radeon_WaitForIdle( di, false, false );
+	INREG( regs, RADEON_VIPH_REG_DATA);
+	SHOW_FLOW0( 2, &quot;7&quot;);
+	while(B_BUSY == (status = RADEON_VIPFifoIdle( di , 0xff)));
+	if(B_OK != status)  return false;
+	
+	//	set VIPH_REGR_DIS so that the read won't take too long.
+	SHOW_FLOW0( 2, &quot;8&quot;);
+	Radeon_WaitForFifo( di, 2 ); // Radeon_WaitForIdle( di, false, false );
+	SHOW_FLOW0( 2, &quot;9&quot;);
+	tmp = INREG( regs, RADEON_VIPH_TIMEOUT_STAT);
+	OUTREG( regs, RADEON_VIPH_TIMEOUT_STAT, (tmp &amp; 0xffffff00) | RADEON_VIPH_TIMEOUT_STAT_VIPH_REGR_DIS);
+	
+	SHOW_FLOW0( 2, &quot;10&quot;);
+	Radeon_WaitForFifo( di, 2 ); // Radeon_WaitForIdle( di, false, false );
+	switch(count){
+	   case 1:
+	        *buffer=(uint8)(INREG( regs, RADEON_VIPH_REG_DATA) &amp; 0xff);
+	        break;
+	   case 2:
+	        *(uint16 *)buffer=(uint16) (INREG( regs, RADEON_VIPH_REG_DATA) &amp; 0xffff);
+	        break;
+	   case 4:
+	        *(uint32 *)buffer=(uint32) ( INREG( regs, RADEON_VIPH_REG_DATA) &amp; 0xffffffff);
+	        break;
+	   }
+	SHOW_FLOW0( 2, &quot;11&quot;);
+	while(B_BUSY == (status = RADEON_VIPFifoIdle( di , 0xff)));
+	if(B_OK != status) return false;
+	
+	// so that reading VIPH_REG_DATA would not trigger unnecessary vip cycles.
+	SHOW_FLOW0( 2, &quot;12&quot;);
+	OUTREG( regs, RADEON_VIPH_TIMEOUT_STAT, 
+		(INREG( regs, RADEON_VIPH_TIMEOUT_STAT) &amp; 0xffffff00) | RADEON_VIPH_TIMEOUT_STAT_VIPH_REGR_DIS);
+	return true;
+		
+}
+
+bool Radeon_VIPFifoRead(device_info *di, uint8 channel, uint32 address, uint32 count, uint8 *buffer, bool lock)
+{
+	bool res;
+
 	if( lock )
+		ACQUIRE_BEN( di-&gt;si-&gt;cp.lock );
+	
+	res = do_VIPFifoRead( di, channel, address, count, buffer );
+	
+	if( lock )
 		RELEASE_BEN( di-&gt;si-&gt;cp.lock );
 		
 	//SHOW_FLOW( 2, &quot;address=%x, data=%lx, lock=%d&quot;, address, *data, lock );
@@ -95,31 +186,26 @@
 
 // write data to VIP
 // CP must be hold
-static bool do_VIPWrite( 
-	device_info *di, uint8 channel, uint address, uint32 data )
+static bool do_VIPWrite( device_info *di, uint8 channel, uint address, uint32 data )
 {
 	vuint8 *regs = di-&gt;regs;
-	bool res;
 
 	Radeon_WaitForFifo( di, 2 );
 	OUTREG( regs, RADEON_VIPH_REG_ADDR, (channel &lt;&lt; 14) | (address &amp; ~0x2000) );
 
-	if( !Radeon_VIPWaitForIdle( di ))
-		return false;
+	if( !Radeon_VIPWaitForIdle( di )) return false;
 		
 	//SHOW_FLOW( 4, &quot;channel=%d, address=%x, data=%lx&quot;, channel, address, data );
 		
 	Radeon_WaitForFifo( di, 2 );
 	OUTREG( regs, RADEON_VIPH_REG_DATA, data );
 	
-	res = Radeon_VIPWaitForIdle( di );
+	return Radeon_VIPWaitForIdle( di );
 		
-	return res;
 }
 
 // public function: write data to VIP
-bool Radeon_VIPWrite( 
-	device_info *di, uint8 channel, uint address, uint32 data, bool lock )
+bool Radeon_VIPWrite(device_info *di, uint8 channel, uint address, uint32 data, bool lock )
 {
 	bool res;
 
@@ -137,8 +223,64 @@
 }
 
 
+static bool do_VIPFifoWrite(device_info *di, uint8 channel, uint32 address, uint32 count, uint8 *buffer)
+{
+	vuint8 *regs = di-&gt;regs;
+    
+    uint32 status;
+	uint32 i;
+	
+	SHOW_FLOW( 2, &quot;address=%lx, count=%ld, &quot;, address, count );
+
+    Radeon_WaitForFifo( di, 2 );
+    OUTREG( regs, RADEON_VIPH_REG_ADDR, ((channel &lt;&lt; 14) | address | 0x1000) &amp; ~0x2000 );
+   	SHOW_FLOW0( 2, &quot;1&quot;);
+    while(B_BUSY == (status = RADEON_VIPFifoIdle( di, 0x0f)));
+	
+    
+    if(B_OK != status){
+		SHOW_FLOW( 2 ,&quot;cannot write %x to VIPH_REG_ADDR\n&quot;, (unsigned int)address);
+		return false;
+	}
+    
+    SHOW_FLOW0( 2, &quot;2&quot;);
+	for (i = 0; i &lt; count; i+=4)
+	{
+		Radeon_WaitForFifo( di, 2);
+		SHOW_FLOW( 2, &quot;count %ld&quot;, count);
+		OUTREG( regs, RADEON_VIPH_REG_DATA, *(uint32*)(buffer + i));
+		while(B_BUSY == (status = RADEON_VIPFifoIdle( di, 0x0f)));
+    	if(B_OK != status)
+		{
+    		SHOW_FLOW0( 2 , &quot;cannot write to VIPH_REG_DATA\n&quot;);
+			return false;
+	 	}
+	}
+				
+    return true;
+}
+
+bool Radeon_VIPFifoWrite(device_info *di, uint8 channel, uint32 address, uint32 count, uint8 *buffer, bool lock)
+{
+    bool res;
+
+	//SHOW_FLOW( 2, &quot;address=%x, data=%lx, lock=%d&quot;, address, data, lock );
+
+	if( lock )
+		ACQUIRE_BEN( di-&gt;si-&gt;cp.lock );
+	
+	Radeon_VIPReset( di, false);
+	res = do_VIPFifoWrite( di, channel, address, count, buffer );
+	
+	if( lock )
+		RELEASE_BEN( di-&gt;si-&gt;cp.lock );
+	
+	return res;
+}
+
+
 // reset VIP
-static void VIPReset( 
+void Radeon_VIPReset( 
 	device_info *di, bool lock )
 {
 	vuint8 *regs = di-&gt;regs;
@@ -146,27 +288,43 @@
 	if( lock )
 		ACQUIRE_BEN( di-&gt;si-&gt;cp.lock );
 
-	Radeon_WaitForFifo( di, 5 );
-	OUTREG( regs, RADEON_VIPH_CONTROL, 
-		4 | 
-		(15 &lt;&lt; RADEON_VIPH_CONTROL_VIPH_MAX_WAIT_SHIFT) |
-		RADEON_VIPH_CONTROL_VIPH_DMA_MODE |
-		RADEON_VIPH_CONTROL_VIPH_EN );
-	OUTREGP( regs, RADEON_VIPH_TIMEOUT_STAT, RADEON_VIPH_TIMEOUT_STAT_VIPH_REGR_DIS, 
-		~RADEON_VIPH_TIMEOUT_STAT_AK_MASK &amp; ~RADEON_VIPH_TIMEOUT_STAT_VIPH_REGR_DIS);
-	OUTREG( regs, RADEON_VIPH_DV_LAT, 
-		0xff |
-		(4 &lt;&lt; RADEON_VIPH_DV_LAT_VIPH_DV0_LAT_SHIFT) |
-		(4 &lt;&lt; RADEON_VIPH_DV_LAT_VIPH_DV1_LAT_SHIFT) |
-		(4 &lt;&lt; RADEON_VIPH_DV_LAT_VIPH_DV2_LAT_SHIFT) |
-		(4 &lt;&lt; RADEON_VIPH_DV_LAT_VIPH_DV3_LAT_SHIFT));
-	OUTREG( regs, RADEON_VIPH_DMA_CHUNK,
-		1 |
-		(1 &lt;&lt; RADEON_VIPH_DMA_CHUNK_VIPH_CH1_CHUNK_SHIFT) |
-		(1 &lt;&lt; RADEON_VIPH_DMA_CHUNK_VIPH_CH2_CHUNK_SHIFT) |
-		(1 &lt;&lt; RADEON_VIPH_DMA_CHUNK_VIPH_CH3_CHUNK_SHIFT));
-	OUTREGP( regs, RADEON_TEST_DEBUG_CNTL, 0, ~RADEON_TEST_DEBUG_CNTL_OUT_EN );
+	Radeon_WaitForFifo( di, 5 ); // Radeon_WaitForIdle( di, false, false );
+	switch(di-&gt;asic){
+	    case rt_r200:
+	    case rt_rs200:
+	    case rt_rv200:
+	    case rt_rs100:
+		case rt_rv100:
+		case rt_r100:
+	    OUTREG( regs, RADEON_VIPH_CONTROL, 4 | 	(15 &lt;&lt; RADEON_VIPH_CONTROL_VIPH_MAX_WAIT_SHIFT) |
+			RADEON_VIPH_CONTROL_VIPH_DMA_MODE |	RADEON_VIPH_CONTROL_VIPH_EN ); // slowest, timeout in 16 phases
+	    OUTREG( regs, RADEON_VIPH_TIMEOUT_STAT, (INREG( regs, RADEON_VIPH_TIMEOUT_STAT) &amp; 0xFFFFFF00) | 
+	    	RADEON_VIPH_TIMEOUT_STAT_VIPH_REGR_DIS);
+	    OUTREG( regs, RADEON_VIPH_DV_LAT, 
+	    		0xff |
+				(4 &lt;&lt; RADEON_VIPH_DV_LAT_VIPH_DV0_LAT_SHIFT) |
+				(4 &lt;&lt; RADEON_VIPH_DV_LAT_VIPH_DV1_LAT_SHIFT) |
+				(4 &lt;&lt; RADEON_VIPH_DV_LAT_VIPH_DV2_LAT_SHIFT) |
+				(4 &lt;&lt; RADEON_VIPH_DV_LAT_VIPH_DV3_LAT_SHIFT)); // set timeslice
+	    OUTREG( regs, RADEON_VIPH_DMA_CHUNK, 0x151);
+	    OUTREG( regs, RADEON_TEST_DEBUG_CNTL, INREG( regs, RADEON_TEST_DEBUG_CNTL) &amp; (~RADEON_TEST_DEBUG_CNTL_OUT_EN));
+	default:
+		    OUTREG( regs, RADEON_VIPH_CONTROL, 9 | 	(15 &lt;&lt; RADEON_VIPH_CONTROL_VIPH_MAX_WAIT_SHIFT) |
+				RADEON_VIPH_CONTROL_VIPH_DMA_MODE |	RADEON_VIPH_CONTROL_VIPH_EN ); // slowest, timeout in 16 phases
+	    OUTREG( regs, RADEON_VIPH_TIMEOUT_STAT, (INREG( regs, RADEON_VIPH_TIMEOUT_STAT) &amp; 0xFFFFFF00) | 
+		    	RADEON_VIPH_TIMEOUT_STAT_VIPH_REGR_DIS);
+	    OUTREG( regs, RADEON_VIPH_DV_LAT, 
+			    0xff |
+				(4 &lt;&lt; RADEON_VIPH_DV_LAT_VIPH_DV0_LAT_SHIFT) |
+				(4 &lt;&lt; RADEON_VIPH_DV_LAT_VIPH_DV1_LAT_SHIFT) |
+				(4 &lt;&lt; RADEON_VIPH_DV_LAT_VIPH_DV2_LAT_SHIFT) |
+				(4 &lt;&lt; RADEON_VIPH_DV_LAT_VIPH_DV3_LAT_SHIFT)); // set timeslice
+	    OUTREG( regs, RADEON_VIPH_DMA_CHUNK, 0x0);
+	    OUTREG( regs, RADEON_TEST_DEBUG_CNTL, INREG( regs, RADEON_TEST_DEBUG_CNTL) &amp; (~RADEON_TEST_DEBUG_CNTL_OUT_EN));
+	    break;
 
+	} 
+		
 	if( lock )
 		RELEASE_BEN( di-&gt;si-&gt;cp.lock );
 }
@@ -184,25 +342,30 @@
 	
 	// if there is a stuck transaction, acknowledge that
 	timeout = INREG( regs, RADEON_VIPH_TIMEOUT_STAT );
-	if( (timeout &amp; RADEON_VIPH_TIMEOUT_STAT_VIPH_REG_STAT) != 0 ) {
-		OUTREGP( regs, RADEON_VIPH_TIMEOUT_STAT, 
-			RADEON_VIPH_TIMEOUT_STAT_VIPH_REG_AK, 
-			~RADEON_VIPH_TIMEOUT_STAT_VIPH_REG_AK &amp; ~RADEON_VIPH_TIMEOUT_STAT_AK_MASK );
-		if( (INREG( regs, RADEON_VIPH_CONTROL) &amp; RADEON_VIPH_CONTROL_VIPH_REG_RDY) != 0 )
-			return B_BUSY;
-		else
-			return B_ERROR;
+	if( (timeout &amp; RADEON_VIPH_TIMEOUT_STAT_VIPH_REG_STAT) != 0 ) 
+	{
+		OUTREG( regs, RADEON_VIPH_TIMEOUT_STAT, 
+			(timeout &amp; 0xffffff00) | RADEON_VIPH_TIMEOUT_STAT_VIPH_REG_AK);
+		return (INREG( regs, RADEON_VIPH_CONTROL) &amp; 0x2000) ? B_BUSY : B_ERROR;
 	}
-	
-	//Radeon_WaitForIdle( di, false, false );
-	
-	if( (INREG( regs, RADEON_VIPH_CONTROL) &amp; RADEON_VIPH_CONTROL_VIPH_REG_RDY) != 0 )
-		return B_BUSY;
-	else
-		return B_OK;
+	return (INREG( regs, RADEON_VIPH_CONTROL) &amp; 0x2000) ? B_BUSY : B_OK;
 }
 
+static status_t RADEON_VIPFifoIdle(device_info *di, uint8 channel)
+{
+	vuint8 *regs = di-&gt;regs;
+	uint32 timeout;
 
+	timeout = INREG( regs, RADEON_VIPH_TIMEOUT_STAT);
+	if((timeout &amp; 0x0000000f) &amp; channel) /* lockup ?? */
+	{
+		OUTREG( regs, RADEON_VIPH_TIMEOUT_STAT, (timeout &amp; 0xfffffff0) | channel);
+		return (INREG( regs, RADEON_VIPH_CONTROL) &amp; 0x2000) ? B_BUSY : B_ERROR;
+	}
+	return (INREG( regs, RADEON_VIPH_CONTROL) &amp; 0x2000) ? B_BUSY : B_OK ;
+}
+  	 
+  	 
 // wait until VIP host is idle
 // lock must be hold
 static bool Radeon_VIPWaitForIdle( 
@@ -240,23 +403,28 @@
 	
 	// if card has no VIP port, let hardware detection fail;
 	// in this case, noone will bother us again
-	if( !di-&gt;has_vip )
+	if( !di-&gt;has_vip ) {
+		SHOW_FLOW0( 3, &quot;This Device has no VIP Bus.&quot;);
 		return -1;
-	
+	}
+
 	ACQUIRE_BEN( di-&gt;si-&gt;cp.lock );
 
-	VIPReset( di, false );
+	Radeon_VIPReset( di, false );
 
 	// there are up to 4 devices, connected to one of 4 channels	
 	for( channel = 0; channel &lt; 4; ++channel ) {
+	
 		// read device id
-		if( !Radeon_VIPRead( di, channel, RADEON_VIP_VENDOR_DEVICE_ID, &amp;cur_device_id, false ))
+		if( !Radeon_VIPRead( di, channel, RADEON_VIP_VENDOR_DEVICE_ID, &amp;cur_device_id, false ))	{
+			SHOW_FLOW( 3, &quot;No device found on channel %d&quot;, channel);
 			continue;
+		}
 		
 		// compare device id directly
 		if( cur_device_id == device_id ) {
+			SHOW_FLOW( 3, &quot;Device %08lx found on channel %d&quot;, device_id, channel);
 			RELEASE_BEN( di-&gt;si-&gt;cp.lock );
-			
 			return channel;
 		}
 	}


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="000981.html">[Haiku-commits] r20277 - in haiku/trunk:	headers/private/graphics/radeon src/add-ons/accelerants/radeon
</A></li>
	<LI>Next message: <A HREF="000983.html">[Haiku-commits] r20279 - haiku/trunk/src/system/kernel/vm
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#982">[ date ]</a>
              <a href="thread.html#982">[ thread ]</a>
              <a href="subject.html#982">[ subject ]</a>
              <a href="author.html#982">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/haiku-commits">More information about the Haiku-commits
mailing list</a><br>
</body></html>
