Loading plugins phase: Elapsed time ==> 0s.137ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\basile.berckmoes\Documents\GitHub\RobotComp2ELO\Software\PSoc\Roadster\Roadster\Roadster1.0.cydsn\Roadster1.0.cyprj -d CY8C5888LTI-LP097 -s C:\Users\basile.berckmoes\Documents\GitHub\RobotComp2ELO\Software\PSoc\Roadster\Roadster\Roadster1.0.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.955ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.074ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Roadster1.0.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\basile.berckmoes\Documents\GitHub\RobotComp2ELO\Software\PSoc\Roadster\Roadster\Roadster1.0.cydsn\Roadster1.0.cyprj -dcpsoc3 Roadster1.0.v -verilog
======================================================================

======================================================================
Compiling:  Roadster1.0.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\basile.berckmoes\Documents\GitHub\RobotComp2ELO\Software\PSoc\Roadster\Roadster\Roadster1.0.cydsn\Roadster1.0.cyprj -dcpsoc3 Roadster1.0.v -verilog
======================================================================

======================================================================
Compiling:  Roadster1.0.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\basile.berckmoes\Documents\GitHub\RobotComp2ELO\Software\PSoc\Roadster\Roadster\Roadster1.0.cydsn\Roadster1.0.cyprj -dcpsoc3 -verilog Roadster1.0.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed May 09 15:43:17 2018


======================================================================
Compiling:  Roadster1.0.v
Program  :   vpp
Options  :    -yv2 -q10 Roadster1.0.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed May 09 15:43:17 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Roadster1.0.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Roadster1.0.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\basile.berckmoes\Documents\GitHub\RobotComp2ELO\Software\PSoc\Roadster\Roadster\Roadster1.0.cydsn\Roadster1.0.cyprj -dcpsoc3 -verilog Roadster1.0.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed May 09 15:43:17 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\basile.berckmoes\Documents\GitHub\RobotComp2ELO\Software\PSoc\Roadster\Roadster\Roadster1.0.cydsn\codegentemp\Roadster1.0.ctl'.
Linking 'C:\Users\basile.berckmoes\Documents\GitHub\RobotComp2ELO\Software\PSoc\Roadster\Roadster\Roadster1.0.cydsn\codegentemp\Roadster1.0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Roadster1.0.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\basile.berckmoes\Documents\GitHub\RobotComp2ELO\Software\PSoc\Roadster\Roadster\Roadster1.0.cydsn\Roadster1.0.cyprj -dcpsoc3 -verilog Roadster1.0.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed May 09 15:43:18 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\basile.berckmoes\Documents\GitHub\RobotComp2ELO\Software\PSoc\Roadster\Roadster\Roadster1.0.cydsn\codegentemp\Roadster1.0.ctl'.
Linking 'C:\Users\basile.berckmoes\Documents\GitHub\RobotComp2ELO\Software\PSoc\Roadster\Roadster\Roadster1.0.cydsn\codegentemp\Roadster1.0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\MotorControl:PWMUDB:km_run\
	\MotorControl:PWMUDB:ctrl_cmpmode2_2\
	\MotorControl:PWMUDB:ctrl_cmpmode2_1\
	\MotorControl:PWMUDB:ctrl_cmpmode2_0\
	\MotorControl:PWMUDB:ctrl_cmpmode1_2\
	\MotorControl:PWMUDB:ctrl_cmpmode1_1\
	\MotorControl:PWMUDB:ctrl_cmpmode1_0\
	\MotorControl:PWMUDB:capt_rising\
	\MotorControl:PWMUDB:capt_falling\
	\MotorControl:PWMUDB:trig_rise\
	\MotorControl:PWMUDB:trig_fall\
	\MotorControl:PWMUDB:sc_kill\
	\MotorControl:PWMUDB:min_kill\
	\MotorControl:PWMUDB:km_tc\
	\MotorControl:PWMUDB:db_tc\
	\MotorControl:PWMUDB:dith_sel\
	\MotorControl:Net_101\
	\MotorControl:Net_96\
	\MotorControl:PWMUDB:MODULE_1:b_31\
	\MotorControl:PWMUDB:MODULE_1:b_30\
	\MotorControl:PWMUDB:MODULE_1:b_29\
	\MotorControl:PWMUDB:MODULE_1:b_28\
	\MotorControl:PWMUDB:MODULE_1:b_27\
	\MotorControl:PWMUDB:MODULE_1:b_26\
	\MotorControl:PWMUDB:MODULE_1:b_25\
	\MotorControl:PWMUDB:MODULE_1:b_24\
	\MotorControl:PWMUDB:MODULE_1:b_23\
	\MotorControl:PWMUDB:MODULE_1:b_22\
	\MotorControl:PWMUDB:MODULE_1:b_21\
	\MotorControl:PWMUDB:MODULE_1:b_20\
	\MotorControl:PWMUDB:MODULE_1:b_19\
	\MotorControl:PWMUDB:MODULE_1:b_18\
	\MotorControl:PWMUDB:MODULE_1:b_17\
	\MotorControl:PWMUDB:MODULE_1:b_16\
	\MotorControl:PWMUDB:MODULE_1:b_15\
	\MotorControl:PWMUDB:MODULE_1:b_14\
	\MotorControl:PWMUDB:MODULE_1:b_13\
	\MotorControl:PWMUDB:MODULE_1:b_12\
	\MotorControl:PWMUDB:MODULE_1:b_11\
	\MotorControl:PWMUDB:MODULE_1:b_10\
	\MotorControl:PWMUDB:MODULE_1:b_9\
	\MotorControl:PWMUDB:MODULE_1:b_8\
	\MotorControl:PWMUDB:MODULE_1:b_7\
	\MotorControl:PWMUDB:MODULE_1:b_6\
	\MotorControl:PWMUDB:MODULE_1:b_5\
	\MotorControl:PWMUDB:MODULE_1:b_4\
	\MotorControl:PWMUDB:MODULE_1:b_3\
	\MotorControl:PWMUDB:MODULE_1:b_2\
	\MotorControl:PWMUDB:MODULE_1:b_1\
	\MotorControl:PWMUDB:MODULE_1:b_0\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:a_31\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:a_30\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:a_29\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:a_28\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:a_27\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:a_26\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:a_25\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:a_24\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:b_31\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:b_30\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:b_29\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:b_28\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:b_27\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:b_26\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:b_25\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:b_24\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:b_23\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:b_22\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:b_21\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:b_20\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:b_19\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:b_18\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:b_17\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:b_16\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:b_15\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:b_14\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:b_13\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:b_12\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:b_11\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:b_10\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:b_9\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:b_8\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:b_7\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:b_6\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:b_5\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:b_4\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:b_3\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:b_2\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:b_1\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:b_0\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:s_31\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:s_30\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:s_29\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:s_28\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:s_27\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:s_26\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:s_25\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:s_24\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:s_23\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:s_22\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:s_21\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:s_20\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:s_19\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:s_18\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:s_17\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:s_16\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:s_15\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:s_14\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:s_13\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:s_12\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:s_11\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:s_10\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:s_9\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:s_8\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:s_7\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:s_6\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:s_5\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:s_4\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:s_3\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:s_2\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1134
	Net_1128
	Net_1127
	\MotorControl:Net_113\
	\MotorControl:Net_107\
	\MotorControl:Net_114\
	\BleUart:BUART:reset_sr\
	Net_786
	\BleUart:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\
	\BleUart:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\
	\BleUart:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	\BleUart:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	Net_781
	\BleUart:BUART:sRX:MODULE_5:g2:a0:gta_0\
	\BleUart:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\
	\BleUart:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\
	\BleUart:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\
	\BleUart:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\
	\BleUart:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\
	\BleUart:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\
	\BleUart:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\
	\BleUart:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\
	\BleUart:BUART:sRX:MODULE_6:g1:a0:xeq\
	\BleUart:BUART:sRX:MODULE_6:g1:a0:xlt\
	\BleUart:BUART:sRX:MODULE_6:g1:a0:xlte\
	\BleUart:BUART:sRX:MODULE_6:g1:a0:xgt\
	\BleUart:BUART:sRX:MODULE_6:g1:a0:xgte\
	\BleUart:BUART:sRX:MODULE_6:lt\
	\BleUart:BUART:sRX:MODULE_6:eq\
	\BleUart:BUART:sRX:MODULE_6:gt\
	\BleUart:BUART:sRX:MODULE_6:gte\
	\BleUart:BUART:sRX:MODULE_6:lte\
	Net_12
	Net_1197
	Net_1198
	Net_1199
	Net_1201
	Net_1202
	Net_1203
	Net_1204

    Synthesized names
	\MotorControl:PWMUDB:add_vi_vv_MODGEN_1_31\
	\MotorControl:PWMUDB:add_vi_vv_MODGEN_1_30\
	\MotorControl:PWMUDB:add_vi_vv_MODGEN_1_29\
	\MotorControl:PWMUDB:add_vi_vv_MODGEN_1_28\
	\MotorControl:PWMUDB:add_vi_vv_MODGEN_1_27\
	\MotorControl:PWMUDB:add_vi_vv_MODGEN_1_26\
	\MotorControl:PWMUDB:add_vi_vv_MODGEN_1_25\
	\MotorControl:PWMUDB:add_vi_vv_MODGEN_1_24\
	\MotorControl:PWMUDB:add_vi_vv_MODGEN_1_23\
	\MotorControl:PWMUDB:add_vi_vv_MODGEN_1_22\
	\MotorControl:PWMUDB:add_vi_vv_MODGEN_1_21\
	\MotorControl:PWMUDB:add_vi_vv_MODGEN_1_20\
	\MotorControl:PWMUDB:add_vi_vv_MODGEN_1_19\
	\MotorControl:PWMUDB:add_vi_vv_MODGEN_1_18\
	\MotorControl:PWMUDB:add_vi_vv_MODGEN_1_17\
	\MotorControl:PWMUDB:add_vi_vv_MODGEN_1_16\
	\MotorControl:PWMUDB:add_vi_vv_MODGEN_1_15\
	\MotorControl:PWMUDB:add_vi_vv_MODGEN_1_14\
	\MotorControl:PWMUDB:add_vi_vv_MODGEN_1_13\
	\MotorControl:PWMUDB:add_vi_vv_MODGEN_1_12\
	\MotorControl:PWMUDB:add_vi_vv_MODGEN_1_11\
	\MotorControl:PWMUDB:add_vi_vv_MODGEN_1_10\
	\MotorControl:PWMUDB:add_vi_vv_MODGEN_1_9\
	\MotorControl:PWMUDB:add_vi_vv_MODGEN_1_8\
	\MotorControl:PWMUDB:add_vi_vv_MODGEN_1_7\
	\MotorControl:PWMUDB:add_vi_vv_MODGEN_1_6\
	\MotorControl:PWMUDB:add_vi_vv_MODGEN_1_5\
	\MotorControl:PWMUDB:add_vi_vv_MODGEN_1_4\
	\MotorControl:PWMUDB:add_vi_vv_MODGEN_1_3\
	\MotorControl:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 167 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__LED5_net_0
Aliasing tmpOE__LED4_net_0 to tmpOE__LED5_net_0
Aliasing tmpOE__LED3_net_0 to tmpOE__LED5_net_0
Aliasing tmpOE__LED2_net_0 to tmpOE__LED5_net_0
Aliasing tmpOE__LED1_net_0 to tmpOE__LED5_net_0
Aliasing tmpOE__SW1_net_0 to tmpOE__LED5_net_0
Aliasing tmpOE__IN3_net_0 to tmpOE__LED5_net_0
Aliasing tmpOE__IN2_net_0 to tmpOE__LED5_net_0
Aliasing \LCD:tmpOE__LCDPort_net_6\ to tmpOE__LED5_net_0
Aliasing \LCD:tmpOE__LCDPort_net_5\ to tmpOE__LED5_net_0
Aliasing \LCD:tmpOE__LCDPort_net_4\ to tmpOE__LED5_net_0
Aliasing \LCD:tmpOE__LCDPort_net_3\ to tmpOE__LED5_net_0
Aliasing \LCD:tmpOE__LCDPort_net_2\ to tmpOE__LED5_net_0
Aliasing \LCD:tmpOE__LCDPort_net_1\ to tmpOE__LED5_net_0
Aliasing \LCD:tmpOE__LCDPort_net_0\ to tmpOE__LED5_net_0
Aliasing tmpOE__IN1_net_0 to tmpOE__LED5_net_0
Aliasing tmpOE__ENB_net_0 to tmpOE__LED5_net_0
Aliasing tmpOE__ENA_net_0 to tmpOE__LED5_net_0
Aliasing \MotorControl:PWMUDB:hwCapture\ to zero
Aliasing \MotorControl:PWMUDB:trig_out\ to tmpOE__LED5_net_0
Aliasing Net_662 to zero
Aliasing \MotorControl:PWMUDB:runmode_enable\\S\ to zero
Aliasing \MotorControl:PWMUDB:ltch_kill_reg\\R\ to \MotorControl:PWMUDB:runmode_enable\\R\
Aliasing \MotorControl:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \MotorControl:PWMUDB:min_kill_reg\\R\ to \MotorControl:PWMUDB:runmode_enable\\R\
Aliasing \MotorControl:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \MotorControl:PWMUDB:final_kill\ to tmpOE__LED5_net_0
Aliasing \MotorControl:PWMUDB:dith_count_1\\R\ to \MotorControl:PWMUDB:runmode_enable\\R\
Aliasing \MotorControl:PWMUDB:dith_count_1\\S\ to zero
Aliasing \MotorControl:PWMUDB:dith_count_0\\R\ to \MotorControl:PWMUDB:runmode_enable\\R\
Aliasing \MotorControl:PWMUDB:dith_count_0\\S\ to zero
Aliasing \MotorControl:PWMUDB:status_6\ to zero
Aliasing \MotorControl:PWMUDB:status_4\ to zero
Aliasing \MotorControl:PWMUDB:cmp1_status_reg\\R\ to \MotorControl:PWMUDB:runmode_enable\\R\
Aliasing \MotorControl:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \MotorControl:PWMUDB:cmp2_status_reg\\R\ to \MotorControl:PWMUDB:runmode_enable\\R\
Aliasing \MotorControl:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \MotorControl:PWMUDB:final_kill_reg\\R\ to \MotorControl:PWMUDB:runmode_enable\\R\
Aliasing \MotorControl:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \MotorControl:PWMUDB:cs_addr_0\ to \MotorControl:PWMUDB:runmode_enable\\R\
Aliasing \MotorControl:PWMUDB:pwm_temp\ to zero
Aliasing \MotorControl:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \MotorControl:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \MotorControl:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \MotorControl:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \MotorControl:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \MotorControl:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \MotorControl:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \MotorControl:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \MotorControl:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \MotorControl:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \MotorControl:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \MotorControl:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \MotorControl:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \MotorControl:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \MotorControl:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \MotorControl:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \MotorControl:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \MotorControl:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \MotorControl:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \MotorControl:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \MotorControl:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \MotorControl:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED5_net_0
Aliasing tmpOE__IN4_net_0 to tmpOE__LED5_net_0
Aliasing \BleVDAC:Net_83\ to zero
Aliasing \BleVDAC:Net_81\ to zero
Aliasing \BleVDAC:Net_82\ to zero
Aliasing Net_784 to zero
Aliasing \BleUart:BUART:tx_hd_send_break\ to zero
Aliasing \BleUart:BUART:HalfDuplexSend\ to zero
Aliasing \BleUart:BUART:FinalParityType_1\ to zero
Aliasing \BleUart:BUART:FinalParityType_0\ to zero
Aliasing \BleUart:BUART:FinalAddrMode_2\ to zero
Aliasing \BleUart:BUART:FinalAddrMode_1\ to zero
Aliasing \BleUart:BUART:FinalAddrMode_0\ to zero
Aliasing \BleUart:BUART:tx_ctrl_mark\ to zero
Aliasing \BleUart:BUART:tx_status_6\ to zero
Aliasing \BleUart:BUART:tx_status_5\ to zero
Aliasing \BleUart:BUART:tx_status_4\ to zero
Aliasing \BleUart:BUART:rx_count7_bit8_wire\ to zero
Aliasing \BleUart:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED5_net_0
Aliasing \BleUart:BUART:sRX:s23Poll:MODIN3_1\ to \BleUart:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \BleUart:BUART:sRX:s23Poll:MODIN3_0\ to \BleUart:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \BleUart:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to zero
Aliasing \BleUart:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to tmpOE__LED5_net_0
Aliasing \BleUart:BUART:sRX:s23Poll:MODIN4_1\ to \BleUart:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \BleUart:BUART:sRX:s23Poll:MODIN4_0\ to \BleUart:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \BleUart:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to tmpOE__LED5_net_0
Aliasing \BleUart:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \BleUart:BUART:rx_status_1\ to zero
Aliasing \BleUart:BUART:sRX:MODULE_5:g2:a0:newa_6\ to zero
Aliasing \BleUart:BUART:sRX:MODULE_5:g2:a0:newa_5\ to zero
Aliasing \BleUart:BUART:sRX:MODULE_5:g2:a0:newa_4\ to zero
Aliasing \BleUart:BUART:sRX:MODULE_5:g2:a0:newb_6\ to zero
Aliasing \BleUart:BUART:sRX:MODULE_5:g2:a0:newb_5\ to zero
Aliasing \BleUart:BUART:sRX:MODULE_5:g2:a0:newb_4\ to zero
Aliasing \BleUart:BUART:sRX:MODULE_5:g2:a0:newb_3\ to zero
Aliasing \BleUart:BUART:sRX:MODULE_5:g2:a0:newb_2\ to tmpOE__LED5_net_0
Aliasing \BleUart:BUART:sRX:MODULE_5:g2:a0:newb_1\ to tmpOE__LED5_net_0
Aliasing \BleUart:BUART:sRX:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \BleUart:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ to tmpOE__LED5_net_0
Aliasing tmpOE__BleRx_net_0 to tmpOE__LED5_net_0
Aliasing tmpOE__BleTx_net_0 to tmpOE__LED5_net_0
Aliasing tmpOE__BleKey_net_0 to tmpOE__LED5_net_0
Aliasing tmpOE__BleState_net_0 to tmpOE__LED5_net_0
Aliasing \RijRichting:clk\ to zero
Aliasing \RijRichting:rst\ to zero
Aliasing \MotorControl:PWMUDB:min_kill_reg\\D\ to tmpOE__LED5_net_0
Aliasing \MotorControl:PWMUDB:prevCapture\\D\ to zero
Aliasing \MotorControl:PWMUDB:trig_last\\D\ to zero
Aliasing \MotorControl:PWMUDB:ltch_kill_reg\\D\ to tmpOE__LED5_net_0
Aliasing \MotorControl:PWMUDB:tc_i_reg\\D\ to \MotorControl:PWMUDB:status_2\
Aliasing Net_782D to zero
Aliasing \BleUart:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire one[6] = tmpOE__LED5_net_0[1]
Removing Lhs of wire tmpOE__LED4_net_0[9] = tmpOE__LED5_net_0[1]
Removing Lhs of wire tmpOE__LED3_net_0[15] = tmpOE__LED5_net_0[1]
Removing Lhs of wire tmpOE__LED2_net_0[21] = tmpOE__LED5_net_0[1]
Removing Lhs of wire tmpOE__LED1_net_0[27] = tmpOE__LED5_net_0[1]
Removing Lhs of wire tmpOE__SW1_net_0[33] = tmpOE__LED5_net_0[1]
Removing Lhs of wire tmpOE__IN3_net_0[39] = tmpOE__LED5_net_0[1]
Removing Rhs of wire Net_1171[40] = \demux_3:tmp__demux_3_0_reg\[763]
Removing Lhs of wire tmpOE__IN2_net_0[46] = tmpOE__LED5_net_0[1]
Removing Rhs of wire Net_1173[47] = \demux_2:tmp__demux_2_1_reg\[762]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[53] = tmpOE__LED5_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[54] = tmpOE__LED5_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[55] = tmpOE__LED5_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[56] = tmpOE__LED5_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[57] = tmpOE__LED5_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[58] = tmpOE__LED5_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[59] = tmpOE__LED5_net_0[1]
Removing Lhs of wire tmpOE__IN1_net_0[77] = tmpOE__LED5_net_0[1]
Removing Rhs of wire Net_1170[78] = \demux_2:tmp__demux_2_0_reg\[760]
Removing Lhs of wire tmpOE__ENB_net_0[84] = tmpOE__LED5_net_0[1]
Removing Lhs of wire tmpOE__ENA_net_0[90] = tmpOE__LED5_net_0[1]
Removing Lhs of wire \MotorControl:PWMUDB:ctrl_enable\[110] = \MotorControl:PWMUDB:control_7\[102]
Removing Lhs of wire \MotorControl:PWMUDB:hwCapture\[120] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:hwEnable\[121] = \MotorControl:PWMUDB:control_7\[102]
Removing Lhs of wire \MotorControl:PWMUDB:trig_out\[125] = tmpOE__LED5_net_0[1]
Removing Lhs of wire \MotorControl:PWMUDB:runmode_enable\\R\[127] = zero[2]
Removing Lhs of wire Net_662[128] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:runmode_enable\\S\[129] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:final_enable\[130] = \MotorControl:PWMUDB:runmode_enable\[126]
Removing Lhs of wire \MotorControl:PWMUDB:ltch_kill_reg\\R\[134] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:ltch_kill_reg\\S\[135] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:min_kill_reg\\R\[136] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:min_kill_reg\\S\[137] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:final_kill\[140] = tmpOE__LED5_net_0[1]
Removing Lhs of wire \MotorControl:PWMUDB:add_vi_vv_MODGEN_1_1\[144] = \MotorControl:PWMUDB:MODULE_1:g2:a0:s_1\[384]
Removing Lhs of wire \MotorControl:PWMUDB:add_vi_vv_MODGEN_1_0\[146] = \MotorControl:PWMUDB:MODULE_1:g2:a0:s_0\[385]
Removing Lhs of wire \MotorControl:PWMUDB:dith_count_1\\R\[147] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:dith_count_1\\S\[148] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:dith_count_0\\R\[149] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:dith_count_0\\S\[150] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:status_6\[153] = zero[2]
Removing Rhs of wire \MotorControl:PWMUDB:status_5\[154] = \MotorControl:PWMUDB:final_kill_reg\[169]
Removing Lhs of wire \MotorControl:PWMUDB:status_4\[155] = zero[2]
Removing Rhs of wire \MotorControl:PWMUDB:status_3\[156] = \MotorControl:PWMUDB:fifo_full\[176]
Removing Rhs of wire \MotorControl:PWMUDB:status_1\[158] = \MotorControl:PWMUDB:cmp2_status_reg\[168]
Removing Rhs of wire \MotorControl:PWMUDB:status_0\[159] = \MotorControl:PWMUDB:cmp1_status_reg\[167]
Removing Lhs of wire \MotorControl:PWMUDB:cmp1_status_reg\\R\[170] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:cmp1_status_reg\\S\[171] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:cmp2_status_reg\\R\[172] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:cmp2_status_reg\\S\[173] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:final_kill_reg\\R\[174] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:final_kill_reg\\S\[175] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:cs_addr_2\[177] = \MotorControl:PWMUDB:tc_i\[132]
Removing Lhs of wire \MotorControl:PWMUDB:cs_addr_1\[178] = \MotorControl:PWMUDB:runmode_enable\[126]
Removing Lhs of wire \MotorControl:PWMUDB:cs_addr_0\[179] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:compare1\[212] = \MotorControl:PWMUDB:cmp1_less\[183]
Removing Lhs of wire \MotorControl:PWMUDB:compare2\[213] = \MotorControl:PWMUDB:cmp2_less\[186]
Removing Rhs of wire Net_1176[223] = \MotorControl:PWMUDB:pwm1_i_reg\[216]
Removing Rhs of wire Net_1181[224] = \MotorControl:PWMUDB:pwm2_i_reg\[218]
Removing Lhs of wire \MotorControl:PWMUDB:pwm_temp\[225] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:MODULE_1:g2:a0:a_23\[266] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:MODULE_1:g2:a0:a_22\[267] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:MODULE_1:g2:a0:a_21\[268] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:MODULE_1:g2:a0:a_20\[269] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:MODULE_1:g2:a0:a_19\[270] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:MODULE_1:g2:a0:a_18\[271] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:MODULE_1:g2:a0:a_17\[272] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:MODULE_1:g2:a0:a_16\[273] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:MODULE_1:g2:a0:a_15\[274] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:MODULE_1:g2:a0:a_14\[275] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:MODULE_1:g2:a0:a_13\[276] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:MODULE_1:g2:a0:a_12\[277] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:MODULE_1:g2:a0:a_11\[278] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:MODULE_1:g2:a0:a_10\[279] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:MODULE_1:g2:a0:a_9\[280] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:MODULE_1:g2:a0:a_8\[281] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:MODULE_1:g2:a0:a_7\[282] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:MODULE_1:g2:a0:a_6\[283] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:MODULE_1:g2:a0:a_5\[284] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:MODULE_1:g2:a0:a_4\[285] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:MODULE_1:g2:a0:a_3\[286] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:MODULE_1:g2:a0:a_2\[287] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:MODULE_1:g2:a0:a_1\[288] = \MotorControl:PWMUDB:MODIN1_1\[289]
Removing Lhs of wire \MotorControl:PWMUDB:MODIN1_1\[289] = \MotorControl:PWMUDB:dith_count_1\[143]
Removing Lhs of wire \MotorControl:PWMUDB:MODULE_1:g2:a0:a_0\[290] = \MotorControl:PWMUDB:MODIN1_0\[291]
Removing Lhs of wire \MotorControl:PWMUDB:MODIN1_0\[291] = \MotorControl:PWMUDB:dith_count_0\[145]
Removing Lhs of wire \MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[423] = tmpOE__LED5_net_0[1]
Removing Lhs of wire \MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[424] = tmpOE__LED5_net_0[1]
Removing Lhs of wire tmpOE__IN4_net_0[432] = tmpOE__LED5_net_0[1]
Removing Rhs of wire Net_1185[433] = \demux_3:tmp__demux_3_1_reg\[764]
Removing Lhs of wire \BleVDAC:Net_83\[439] = zero[2]
Removing Lhs of wire \BleVDAC:Net_81\[440] = zero[2]
Removing Lhs of wire \BleVDAC:Net_82\[441] = zero[2]
Removing Lhs of wire \BleUart:Net_61\[451] = \BleUart:Net_9\[450]
Removing Lhs of wire Net_784[455] = zero[2]
Removing Lhs of wire \BleUart:BUART:tx_hd_send_break\[456] = zero[2]
Removing Lhs of wire \BleUart:BUART:HalfDuplexSend\[457] = zero[2]
Removing Lhs of wire \BleUart:BUART:FinalParityType_1\[458] = zero[2]
Removing Lhs of wire \BleUart:BUART:FinalParityType_0\[459] = zero[2]
Removing Lhs of wire \BleUart:BUART:FinalAddrMode_2\[460] = zero[2]
Removing Lhs of wire \BleUart:BUART:FinalAddrMode_1\[461] = zero[2]
Removing Lhs of wire \BleUart:BUART:FinalAddrMode_0\[462] = zero[2]
Removing Lhs of wire \BleUart:BUART:tx_ctrl_mark\[463] = zero[2]
Removing Rhs of wire Net_893[470] = \BleUart:BUART:rx_interrupt_out\[471]
Removing Rhs of wire \BleUart:BUART:tx_bitclk_enable_pre\[475] = \BleUart:BUART:tx_bitclk_dp\[511]
Removing Lhs of wire \BleUart:BUART:tx_counter_tc\[521] = \BleUart:BUART:tx_counter_dp\[512]
Removing Lhs of wire \BleUart:BUART:tx_status_6\[522] = zero[2]
Removing Lhs of wire \BleUart:BUART:tx_status_5\[523] = zero[2]
Removing Lhs of wire \BleUart:BUART:tx_status_4\[524] = zero[2]
Removing Lhs of wire \BleUart:BUART:tx_status_1\[526] = \BleUart:BUART:tx_fifo_empty\[489]
Removing Lhs of wire \BleUart:BUART:tx_status_3\[528] = \BleUart:BUART:tx_fifo_notfull\[488]
Removing Lhs of wire \BleUart:BUART:rx_count7_bit8_wire\[588] = zero[2]
Removing Lhs of wire \BleUart:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_1\[596] = \BleUart:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\[607]
Removing Lhs of wire \BleUart:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_0\[598] = \BleUart:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\[608]
Removing Lhs of wire \BleUart:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[599] = \BleUart:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[624]
Removing Lhs of wire \BleUart:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[600] = \BleUart:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[638]
Removing Lhs of wire \BleUart:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\[601] = \BleUart:BUART:sRX:s23Poll:MODIN2_1\[602]
Removing Lhs of wire \BleUart:BUART:sRX:s23Poll:MODIN2_1\[602] = \BleUart:BUART:pollcount_1\[594]
Removing Lhs of wire \BleUart:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\[603] = \BleUart:BUART:sRX:s23Poll:MODIN2_0\[604]
Removing Lhs of wire \BleUart:BUART:sRX:s23Poll:MODIN2_0\[604] = \BleUart:BUART:pollcount_0\[597]
Removing Lhs of wire \BleUart:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[610] = tmpOE__LED5_net_0[1]
Removing Lhs of wire \BleUart:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[611] = tmpOE__LED5_net_0[1]
Removing Lhs of wire \BleUart:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[612] = \BleUart:BUART:pollcount_1\[594]
Removing Lhs of wire \BleUart:BUART:sRX:s23Poll:MODIN3_1\[613] = \BleUart:BUART:pollcount_1\[594]
Removing Lhs of wire \BleUart:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[614] = \BleUart:BUART:pollcount_0\[597]
Removing Lhs of wire \BleUart:BUART:sRX:s23Poll:MODIN3_0\[615] = \BleUart:BUART:pollcount_0\[597]
Removing Lhs of wire \BleUart:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[616] = zero[2]
Removing Lhs of wire \BleUart:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[617] = tmpOE__LED5_net_0[1]
Removing Lhs of wire \BleUart:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[618] = \BleUart:BUART:pollcount_1\[594]
Removing Lhs of wire \BleUart:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[619] = \BleUart:BUART:pollcount_0\[597]
Removing Lhs of wire \BleUart:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[620] = zero[2]
Removing Lhs of wire \BleUart:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[621] = tmpOE__LED5_net_0[1]
Removing Lhs of wire \BleUart:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[626] = \BleUart:BUART:pollcount_1\[594]
Removing Lhs of wire \BleUart:BUART:sRX:s23Poll:MODIN4_1\[627] = \BleUart:BUART:pollcount_1\[594]
Removing Lhs of wire \BleUart:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[628] = \BleUart:BUART:pollcount_0\[597]
Removing Lhs of wire \BleUart:BUART:sRX:s23Poll:MODIN4_0\[629] = \BleUart:BUART:pollcount_0\[597]
Removing Lhs of wire \BleUart:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[630] = tmpOE__LED5_net_0[1]
Removing Lhs of wire \BleUart:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[631] = zero[2]
Removing Lhs of wire \BleUart:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[632] = \BleUart:BUART:pollcount_1\[594]
Removing Lhs of wire \BleUart:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[633] = \BleUart:BUART:pollcount_0\[597]
Removing Lhs of wire \BleUart:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[634] = tmpOE__LED5_net_0[1]
Removing Lhs of wire \BleUart:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[635] = zero[2]
Removing Lhs of wire \BleUart:BUART:rx_status_1\[642] = zero[2]
Removing Rhs of wire \BleUart:BUART:rx_status_2\[643] = \BleUart:BUART:rx_parity_error_status\[644]
Removing Rhs of wire \BleUart:BUART:rx_status_3\[645] = \BleUart:BUART:rx_stop_bit_error\[646]
Removing Lhs of wire \BleUart:BUART:sRX:cmp_vv_vv_MODGEN_5\[656] = \BleUart:BUART:sRX:MODULE_5:g2:a0:lta_0\[705]
Removing Lhs of wire \BleUart:BUART:sRX:cmp_vv_vv_MODGEN_6\[660] = \BleUart:BUART:sRX:MODULE_6:g1:a0:xneq\[727]
Removing Lhs of wire \BleUart:BUART:sRX:MODULE_5:g2:a0:newa_6\[661] = zero[2]
Removing Lhs of wire \BleUart:BUART:sRX:MODULE_5:g2:a0:newa_5\[662] = zero[2]
Removing Lhs of wire \BleUart:BUART:sRX:MODULE_5:g2:a0:newa_4\[663] = zero[2]
Removing Lhs of wire \BleUart:BUART:sRX:MODULE_5:g2:a0:newa_3\[664] = \BleUart:BUART:sRX:MODIN5_6\[665]
Removing Lhs of wire \BleUart:BUART:sRX:MODIN5_6\[665] = \BleUart:BUART:rx_count_6\[583]
Removing Lhs of wire \BleUart:BUART:sRX:MODULE_5:g2:a0:newa_2\[666] = \BleUart:BUART:sRX:MODIN5_5\[667]
Removing Lhs of wire \BleUart:BUART:sRX:MODIN5_5\[667] = \BleUart:BUART:rx_count_5\[584]
Removing Lhs of wire \BleUart:BUART:sRX:MODULE_5:g2:a0:newa_1\[668] = \BleUart:BUART:sRX:MODIN5_4\[669]
Removing Lhs of wire \BleUart:BUART:sRX:MODIN5_4\[669] = \BleUart:BUART:rx_count_4\[585]
Removing Lhs of wire \BleUart:BUART:sRX:MODULE_5:g2:a0:newa_0\[670] = \BleUart:BUART:sRX:MODIN5_3\[671]
Removing Lhs of wire \BleUart:BUART:sRX:MODIN5_3\[671] = \BleUart:BUART:rx_count_3\[586]
Removing Lhs of wire \BleUart:BUART:sRX:MODULE_5:g2:a0:newb_6\[672] = zero[2]
Removing Lhs of wire \BleUart:BUART:sRX:MODULE_5:g2:a0:newb_5\[673] = zero[2]
Removing Lhs of wire \BleUart:BUART:sRX:MODULE_5:g2:a0:newb_4\[674] = zero[2]
Removing Lhs of wire \BleUart:BUART:sRX:MODULE_5:g2:a0:newb_3\[675] = zero[2]
Removing Lhs of wire \BleUart:BUART:sRX:MODULE_5:g2:a0:newb_2\[676] = tmpOE__LED5_net_0[1]
Removing Lhs of wire \BleUart:BUART:sRX:MODULE_5:g2:a0:newb_1\[677] = tmpOE__LED5_net_0[1]
Removing Lhs of wire \BleUart:BUART:sRX:MODULE_5:g2:a0:newb_0\[678] = zero[2]
Removing Lhs of wire \BleUart:BUART:sRX:MODULE_5:g2:a0:dataa_6\[679] = zero[2]
Removing Lhs of wire \BleUart:BUART:sRX:MODULE_5:g2:a0:dataa_5\[680] = zero[2]
Removing Lhs of wire \BleUart:BUART:sRX:MODULE_5:g2:a0:dataa_4\[681] = zero[2]
Removing Lhs of wire \BleUart:BUART:sRX:MODULE_5:g2:a0:dataa_3\[682] = \BleUart:BUART:rx_count_6\[583]
Removing Lhs of wire \BleUart:BUART:sRX:MODULE_5:g2:a0:dataa_2\[683] = \BleUart:BUART:rx_count_5\[584]
Removing Lhs of wire \BleUart:BUART:sRX:MODULE_5:g2:a0:dataa_1\[684] = \BleUart:BUART:rx_count_4\[585]
Removing Lhs of wire \BleUart:BUART:sRX:MODULE_5:g2:a0:dataa_0\[685] = \BleUart:BUART:rx_count_3\[586]
Removing Lhs of wire \BleUart:BUART:sRX:MODULE_5:g2:a0:datab_6\[686] = zero[2]
Removing Lhs of wire \BleUart:BUART:sRX:MODULE_5:g2:a0:datab_5\[687] = zero[2]
Removing Lhs of wire \BleUart:BUART:sRX:MODULE_5:g2:a0:datab_4\[688] = zero[2]
Removing Lhs of wire \BleUart:BUART:sRX:MODULE_5:g2:a0:datab_3\[689] = zero[2]
Removing Lhs of wire \BleUart:BUART:sRX:MODULE_5:g2:a0:datab_2\[690] = tmpOE__LED5_net_0[1]
Removing Lhs of wire \BleUart:BUART:sRX:MODULE_5:g2:a0:datab_1\[691] = tmpOE__LED5_net_0[1]
Removing Lhs of wire \BleUart:BUART:sRX:MODULE_5:g2:a0:datab_0\[692] = zero[2]
Removing Lhs of wire \BleUart:BUART:sRX:MODULE_6:g1:a0:newa_0\[707] = \BleUart:BUART:rx_postpoll\[542]
Removing Lhs of wire \BleUart:BUART:sRX:MODULE_6:g1:a0:newb_0\[708] = \BleUart:BUART:rx_parity_bit\[659]
Removing Lhs of wire \BleUart:BUART:sRX:MODULE_6:g1:a0:dataa_0\[709] = \BleUart:BUART:rx_postpoll\[542]
Removing Lhs of wire \BleUart:BUART:sRX:MODULE_6:g1:a0:datab_0\[710] = \BleUart:BUART:rx_parity_bit\[659]
Removing Lhs of wire \BleUart:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\[711] = \BleUart:BUART:rx_postpoll\[542]
Removing Lhs of wire \BleUart:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\[712] = \BleUart:BUART:rx_parity_bit\[659]
Removing Lhs of wire \BleUart:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\[714] = tmpOE__LED5_net_0[1]
Removing Lhs of wire \BleUart:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\[715] = \BleUart:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[713]
Removing Lhs of wire \BleUart:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\[716] = \BleUart:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[713]
Removing Lhs of wire tmpOE__BleRx_net_0[738] = tmpOE__LED5_net_0[1]
Removing Lhs of wire tmpOE__BleTx_net_0[743] = tmpOE__LED5_net_0[1]
Removing Lhs of wire tmpOE__BleKey_net_0[749] = tmpOE__LED5_net_0[1]
Removing Lhs of wire tmpOE__BleState_net_0[754] = tmpOE__LED5_net_0[1]
Removing Rhs of wire Net_1200[761] = \RijRichting:control_out_0\[767]
Removing Rhs of wire Net_1200[761] = \RijRichting:control_0\[790]
Removing Lhs of wire \RijRichting:clk\[765] = zero[2]
Removing Lhs of wire \RijRichting:rst\[766] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:min_kill_reg\\D\[791] = tmpOE__LED5_net_0[1]
Removing Lhs of wire \MotorControl:PWMUDB:prevCapture\\D\[792] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:trig_last\\D\[793] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:ltch_kill_reg\\D\[796] = tmpOE__LED5_net_0[1]
Removing Lhs of wire \MotorControl:PWMUDB:prevCompare1\\D\[799] = \MotorControl:PWMUDB:cmp1\[162]
Removing Lhs of wire \MotorControl:PWMUDB:prevCompare2\\D\[800] = \MotorControl:PWMUDB:cmp2\[165]
Removing Lhs of wire \MotorControl:PWMUDB:cmp1_status_reg\\D\[801] = \MotorControl:PWMUDB:cmp1_status\[163]
Removing Lhs of wire \MotorControl:PWMUDB:cmp2_status_reg\\D\[802] = \MotorControl:PWMUDB:cmp2_status\[166]
Removing Lhs of wire \MotorControl:PWMUDB:pwm_i_reg\\D\[804] = \MotorControl:PWMUDB:pwm_i\[215]
Removing Lhs of wire \MotorControl:PWMUDB:pwm1_i_reg\\D\[805] = \MotorControl:PWMUDB:pwm1_i\[217]
Removing Lhs of wire \MotorControl:PWMUDB:pwm2_i_reg\\D\[806] = \MotorControl:PWMUDB:pwm2_i\[219]
Removing Lhs of wire \MotorControl:PWMUDB:tc_i_reg\\D\[807] = \MotorControl:PWMUDB:status_2\[157]
Removing Lhs of wire \BleUart:BUART:reset_reg\\D\[808] = zero[2]
Removing Lhs of wire Net_782D[813] = zero[2]
Removing Lhs of wire \BleUart:BUART:rx_bitclk\\D\[823] = \BleUart:BUART:rx_bitclk_pre\[577]
Removing Lhs of wire \BleUart:BUART:rx_parity_error_pre\\D\[832] = \BleUart:BUART:rx_parity_error_pre\[654]
Removing Lhs of wire \BleUart:BUART:rx_break_status\\D\[833] = zero[2]

------------------------------------------------------
Aliased 0 equations, 213 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__LED5_net_0' (cost = 0):
tmpOE__LED5_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\MotorControl:PWMUDB:cmp1\' (cost = 0):
\MotorControl:PWMUDB:cmp1\ <= (\MotorControl:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\MotorControl:PWMUDB:cmp2\' (cost = 0):
\MotorControl:PWMUDB:cmp2\ <= (\MotorControl:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\MotorControl:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\MotorControl:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\MotorControl:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \MotorControl:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\MotorControl:PWMUDB:dith_count_1\ and \MotorControl:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\BleUart:BUART:rx_addressmatch\' (cost = 0):
\BleUart:BUART:rx_addressmatch\ <= (\BleUart:BUART:rx_addressmatch2\
	OR \BleUart:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\BleUart:BUART:rx_bitclk_pre\' (cost = 1):
\BleUart:BUART:rx_bitclk_pre\ <= ((not \BleUart:BUART:rx_count_2\ and not \BleUart:BUART:rx_count_1\ and not \BleUart:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\BleUart:BUART:rx_bitclk_pre16x\' (cost = 0):
\BleUart:BUART:rx_bitclk_pre16x\ <= ((not \BleUart:BUART:rx_count_2\ and \BleUart:BUART:rx_count_1\ and \BleUart:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\BleUart:BUART:rx_poll_bit1\' (cost = 1):
\BleUart:BUART:rx_poll_bit1\ <= ((not \BleUart:BUART:rx_count_2\ and not \BleUart:BUART:rx_count_1\ and \BleUart:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\BleUart:BUART:rx_poll_bit2\' (cost = 1):
\BleUart:BUART:rx_poll_bit2\ <= ((not \BleUart:BUART:rx_count_2\ and not \BleUart:BUART:rx_count_1\ and not \BleUart:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\BleUart:BUART:pollingrange\' (cost = 4):
\BleUart:BUART:pollingrange\ <= ((not \BleUart:BUART:rx_count_2\ and not \BleUart:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\BleUart:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BleUart:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\BleUart:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\BleUart:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\' (cost = 0):
\BleUart:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ <= (not \BleUart:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\BleUart:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\BleUart:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\BleUart:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\BleUart:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <= (\BleUart:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\BleUart:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\BleUart:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <= (not \BleUart:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\BleUart:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\BleUart:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\BleUart:BUART:sRX:MODULE_5:g2:a0:lta_6\' (cost = 0):
\BleUart:BUART:sRX:MODULE_5:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\BleUart:BUART:sRX:MODULE_5:g2:a0:gta_6\' (cost = 0):
\BleUart:BUART:sRX:MODULE_5:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\BleUart:BUART:sRX:MODULE_5:g2:a0:lta_5\' (cost = 0):
\BleUart:BUART:sRX:MODULE_5:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\BleUart:BUART:sRX:MODULE_5:g2:a0:gta_5\' (cost = 0):
\BleUart:BUART:sRX:MODULE_5:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\BleUart:BUART:sRX:MODULE_5:g2:a0:lta_4\' (cost = 0):
\BleUart:BUART:sRX:MODULE_5:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\BleUart:BUART:sRX:MODULE_5:g2:a0:gta_4\' (cost = 0):
\BleUart:BUART:sRX:MODULE_5:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\BleUart:BUART:sRX:MODULE_5:g2:a0:lta_3\' (cost = 0):
\BleUart:BUART:sRX:MODULE_5:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\BleUart:BUART:sRX:MODULE_5:g2:a0:gta_3\' (cost = 0):
\BleUart:BUART:sRX:MODULE_5:g2:a0:gta_3\ <= (\BleUart:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\BleUart:BUART:sRX:MODULE_5:g2:a0:lta_2\' (cost = 1):
\BleUart:BUART:sRX:MODULE_5:g2:a0:lta_2\ <= ((not \BleUart:BUART:rx_count_6\ and not \BleUart:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\BleUart:BUART:sRX:MODULE_5:g2:a0:gta_2\' (cost = 0):
\BleUart:BUART:sRX:MODULE_5:g2:a0:gta_2\ <= (\BleUart:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\BleUart:BUART:sRX:MODULE_5:g2:a0:lta_1\' (cost = 2):
\BleUart:BUART:sRX:MODULE_5:g2:a0:lta_1\ <= ((not \BleUart:BUART:rx_count_6\ and not \BleUart:BUART:rx_count_4\)
	OR (not \BleUart:BUART:rx_count_6\ and not \BleUart:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\BleUart:BUART:sRX:MODULE_5:g2:a0:gta_1\' (cost = 0):
\BleUart:BUART:sRX:MODULE_5:g2:a0:gta_1\ <= (\BleUart:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\BleUart:BUART:sRX:MODULE_5:g2:a0:lta_0\' (cost = 8):
\BleUart:BUART:sRX:MODULE_5:g2:a0:lta_0\ <= ((not \BleUart:BUART:rx_count_6\ and not \BleUart:BUART:rx_count_4\)
	OR (not \BleUart:BUART:rx_count_6\ and not \BleUart:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\MotorControl:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\MotorControl:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \MotorControl:PWMUDB:dith_count_0\ and \MotorControl:PWMUDB:dith_count_1\)
	OR (not \MotorControl:PWMUDB:dith_count_1\ and \MotorControl:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\BleUart:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 4):
\BleUart:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= ((not \BleUart:BUART:pollcount_1\ and not \BleUart:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\BleUart:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 0):
\BleUart:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= (not \BleUart:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\BleUart:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\' (cost = 2):
\BleUart:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ <= ((not \BleUart:BUART:pollcount_0\ and \BleUart:BUART:pollcount_1\)
	OR (not \BleUart:BUART:pollcount_1\ and \BleUart:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\BleUart:BUART:rx_postpoll\' (cost = 72):
\BleUart:BUART:rx_postpoll\ <= (\BleUart:BUART:pollcount_1\
	OR (Net_785 and \BleUart:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\BleUart:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\BleUart:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not \BleUart:BUART:pollcount_1\ and not Net_785 and not \BleUart:BUART:rx_parity_bit\)
	OR (not \BleUart:BUART:pollcount_1\ and not \BleUart:BUART:pollcount_0\ and not \BleUart:BUART:rx_parity_bit\)
	OR (\BleUart:BUART:pollcount_1\ and \BleUart:BUART:rx_parity_bit\)
	OR (Net_785 and \BleUart:BUART:pollcount_0\ and \BleUart:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\BleUart:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\BleUart:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ <= ((not \BleUart:BUART:pollcount_1\ and not Net_785 and not \BleUart:BUART:rx_parity_bit\)
	OR (not \BleUart:BUART:pollcount_1\ and not \BleUart:BUART:pollcount_0\ and not \BleUart:BUART:rx_parity_bit\)
	OR (\BleUart:BUART:pollcount_1\ and \BleUart:BUART:rx_parity_bit\)
	OR (Net_785 and \BleUart:BUART:pollcount_0\ and \BleUart:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 58 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \MotorControl:PWMUDB:final_capture\ to zero
Aliasing \MotorControl:PWMUDB:pwm_i\ to zero
Aliasing \MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \BleUart:BUART:rx_status_0\ to zero
Aliasing \BleUart:BUART:rx_status_6\ to zero
Aliasing \MotorControl:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \BleUart:BUART:rx_markspace_status\\D\ to zero
Aliasing \BleUart:BUART:rx_parity_error_status\\D\ to zero
Aliasing \BleUart:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \MotorControl:PWMUDB:final_capture\[181] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:pwm_i\[215] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[394] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[404] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[414] = zero[2]
Removing Rhs of wire \BleUart:BUART:rx_bitclk_enable\[541] = \BleUart:BUART:rx_bitclk\[589]
Removing Lhs of wire \BleUart:BUART:rx_status_0\[640] = zero[2]
Removing Lhs of wire \BleUart:BUART:rx_status_6\[649] = zero[2]
Removing Lhs of wire \MotorControl:PWMUDB:runmode_enable\\D\[794] = \MotorControl:PWMUDB:control_7\[102]
Removing Lhs of wire \MotorControl:PWMUDB:final_kill_reg\\D\[803] = zero[2]
Removing Lhs of wire \BleUart:BUART:tx_ctrl_mark_last\\D\[815] = \BleUart:BUART:tx_ctrl_mark_last\[532]
Removing Lhs of wire \BleUart:BUART:rx_markspace_status\\D\[827] = zero[2]
Removing Lhs of wire \BleUart:BUART:rx_parity_error_status\\D\[828] = zero[2]
Removing Lhs of wire \BleUart:BUART:rx_addr_match_status\\D\[830] = zero[2]
Removing Lhs of wire \BleUart:BUART:rx_markspace_pre\\D\[831] = \BleUart:BUART:rx_markspace_pre\[653]
Removing Lhs of wire \BleUart:BUART:rx_parity_bit\\D\[836] = \BleUart:BUART:rx_parity_bit\[659]

------------------------------------------------------
Aliased 0 equations, 16 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\BleUart:BUART:sRX:MODULE_6:g1:a0:xneq\ <= ((not \BleUart:BUART:rx_parity_bit\ and Net_785 and \BleUart:BUART:pollcount_0\)
	OR (not \BleUart:BUART:pollcount_1\ and not \BleUart:BUART:pollcount_0\ and \BleUart:BUART:rx_parity_bit\)
	OR (not \BleUart:BUART:pollcount_1\ and not Net_785 and \BleUart:BUART:rx_parity_bit\)
	OR (not \BleUart:BUART:rx_parity_bit\ and \BleUart:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\basile.berckmoes\Documents\GitHub\RobotComp2ELO\Software\PSoc\Roadster\Roadster\Roadster1.0.cydsn\Roadster1.0.cyprj -dcpsoc3 Roadster1.0.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.265ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Wednesday, 09 May 2018 15:43:18
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\basile.berckmoes\Documents\GitHub\RobotComp2ELO\Software\PSoc\Roadster\Roadster\Roadster1.0.cydsn\Roadster1.0.cyprj -d CY8C5888LTI-LP097 Roadster1.0.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.021ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \MotorControl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \MotorControl:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \MotorControl:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \MotorControl:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \MotorControl:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \BleUart:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_782 from registered to combinatorial
    Converted constant MacroCell: \BleUart:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \BleUart:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \BleUart:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \BleUart:BUART:rx_break_status\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'BleUart_IntClock'. Fanout=1, Signal=\BleUart:Net_9\
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_242
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \MotorControl:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \BleUart:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: BleUart_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BleUart_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \BleUart:BUART:rx_parity_bit\, Duplicate of \BleUart:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\BleUart:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\BleUart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \BleUart:BUART:rx_parity_bit\ (fanout=0)

    Removing \BleUart:BUART:rx_address_detected\, Duplicate of \BleUart:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\BleUart:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\BleUart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \BleUart:BUART:rx_address_detected\ (fanout=0)

    Removing \BleUart:BUART:rx_parity_error_pre\, Duplicate of \BleUart:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\BleUart:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\BleUart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \BleUart:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \BleUart:BUART:rx_markspace_pre\, Duplicate of \BleUart:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\BleUart:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\BleUart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \BleUart:BUART:rx_markspace_pre\ (fanout=0)

    Removing \BleUart:BUART:rx_state_1\, Duplicate of \BleUart:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\BleUart:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\BleUart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \BleUart:BUART:rx_state_1\ (fanout=8)

    Removing \BleUart:BUART:tx_parity_bit\, Duplicate of \BleUart:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\BleUart:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\BleUart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \BleUart:BUART:tx_parity_bit\ (fanout=0)

    Removing \BleUart:BUART:tx_mark\, Duplicate of \BleUart:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\BleUart:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\BleUart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \BleUart:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = LED5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED5(0)__PA ,
            pad => LED5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED4(0)__PA ,
            pad => LED4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED3(0)__PA ,
            pad => LED3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED2(0)__PA ,
            pad => LED2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED1(0)__PA ,
            pad => LED1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW1(0)__PA ,
            pad => SW1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IN3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IN3(0)__PA ,
            pin_input => Net_1171 ,
            pad => IN3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IN2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IN2(0)__PA ,
            pin_input => Net_1173 ,
            pad => IN2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = IN1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IN1(0)__PA ,
            pin_input => Net_1170 ,
            pad => IN1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ENB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ENB(0)__PA ,
            pad => ENB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ENA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ENA(0)__PA ,
            pad => ENA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IN4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IN4(0)__PA ,
            pin_input => Net_1185 ,
            pad => IN4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BleRx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BleRx(0)__PA ,
            fb => Net_785 ,
            pad => BleRx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BleTx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: REGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: HIGH
            SIO Hyst: ENABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO Multiplier Index: 0
            SIO RefSel: VOHREF
            Required Capabilities: DIGITAL, ROUTABLE, SIO
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BleTx(0)__PA ,
            pin_input => Net_780 ,
            pad => BleTx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BleKey(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: REGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: HIGH
            SIO Hyst: ENABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO Multiplier Index: 0
            SIO RefSel: VOHREF
            Required Capabilities: DIGITAL, SIO
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BleKey(0)__PA ,
            pad => BleKey(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BleState(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BleState(0)__PA ,
            pad => BleState(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\MotorControl:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorControl:PWMUDB:runmode_enable\ * 
              \MotorControl:PWMUDB:tc_i\
        );
        Output = \MotorControl:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_780, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BleUart:BUART:txn\
        );
        Output = Net_780 (fanout=1)

    MacroCell: Name=\BleUart:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\BleUart:BUART:tx_state_1\ * !\BleUart:BUART:tx_state_0\ * 
              \BleUart:BUART:tx_bitclk_enable_pre\
            + !\BleUart:BUART:tx_state_1\ * !\BleUart:BUART:tx_state_0\ * 
              !\BleUart:BUART:tx_state_2\
        );
        Output = \BleUart:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\BleUart:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BleUart:BUART:tx_state_1\ * !\BleUart:BUART:tx_state_0\ * 
              \BleUart:BUART:tx_bitclk_enable_pre\ * 
              \BleUart:BUART:tx_fifo_empty\ * \BleUart:BUART:tx_state_2\
        );
        Output = \BleUart:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\BleUart:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BleUart:BUART:tx_fifo_notfull\
        );
        Output = \BleUart:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\BleUart:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BleUart:BUART:tx_ctrl_mark_last\ * 
              !\BleUart:BUART:rx_state_0\ * !\BleUart:BUART:rx_state_3\ * 
              !\BleUart:BUART:rx_state_2\
        );
        Output = \BleUart:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\BleUart:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \BleUart:BUART:pollcount_1\
            + Net_785 * \BleUart:BUART:pollcount_0\
        );
        Output = \BleUart:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\BleUart:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BleUart:BUART:rx_load_fifo\ * \BleUart:BUART:rx_fifofull\
        );
        Output = \BleUart:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\BleUart:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BleUart:BUART:rx_fifonotempty\ * 
              \BleUart:BUART:rx_state_stop1_reg\
        );
        Output = \BleUart:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_1170, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1176 * !Net_1200
        );
        Output = Net_1170 (fanout=1)

    MacroCell: Name=Net_1173, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1176 * Net_1200
        );
        Output = Net_1173 (fanout=1)

    MacroCell: Name=Net_1171, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1181 * !Net_1200
        );
        Output = Net_1171 (fanout=1)

    MacroCell: Name=Net_1185, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1181 * Net_1200
        );
        Output = Net_1185 (fanout=1)

    MacroCell: Name=\MotorControl:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_242) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorControl:PWMUDB:control_7\
        );
        Output = \MotorControl:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\MotorControl:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_242) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorControl:PWMUDB:cmp1_less\
        );
        Output = \MotorControl:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\MotorControl:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_242) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorControl:PWMUDB:cmp2_less\
        );
        Output = \MotorControl:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\MotorControl:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_242) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MotorControl:PWMUDB:prevCompare1\ * 
              \MotorControl:PWMUDB:cmp1_less\
        );
        Output = \MotorControl:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\MotorControl:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_242) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MotorControl:PWMUDB:prevCompare2\ * 
              \MotorControl:PWMUDB:cmp2_less\
        );
        Output = \MotorControl:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_1176, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_242) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorControl:PWMUDB:runmode_enable\ * 
              \MotorControl:PWMUDB:cmp1_less\
        );
        Output = Net_1176 (fanout=2)

    MacroCell: Name=Net_1181, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_242) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorControl:PWMUDB:runmode_enable\ * 
              \MotorControl:PWMUDB:cmp2_less\
        );
        Output = Net_1181 (fanout=2)

    MacroCell: Name=\BleUart:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\BleUart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \BleUart:BUART:txn\ * \BleUart:BUART:tx_state_1\ * 
              !\BleUart:BUART:tx_bitclk\
            + \BleUart:BUART:txn\ * \BleUart:BUART:tx_state_2\
            + !\BleUart:BUART:tx_state_1\ * \BleUart:BUART:tx_state_0\ * 
              !\BleUart:BUART:tx_shift_out\ * !\BleUart:BUART:tx_state_2\
            + !\BleUart:BUART:tx_state_1\ * \BleUart:BUART:tx_state_0\ * 
              !\BleUart:BUART:tx_state_2\ * !\BleUart:BUART:tx_bitclk\
            + \BleUart:BUART:tx_state_1\ * !\BleUart:BUART:tx_state_0\ * 
              !\BleUart:BUART:tx_shift_out\ * !\BleUart:BUART:tx_state_2\ * 
              !\BleUart:BUART:tx_counter_dp\ * \BleUart:BUART:tx_bitclk\
        );
        Output = \BleUart:BUART:txn\ (fanout=2)

    MacroCell: Name=\BleUart:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\BleUart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \BleUart:BUART:tx_state_1\ * \BleUart:BUART:tx_state_0\ * 
              \BleUart:BUART:tx_bitclk_enable_pre\ * 
              \BleUart:BUART:tx_state_2\
            + \BleUart:BUART:tx_state_1\ * !\BleUart:BUART:tx_state_2\ * 
              \BleUart:BUART:tx_counter_dp\ * \BleUart:BUART:tx_bitclk\
            + \BleUart:BUART:tx_state_0\ * !\BleUart:BUART:tx_state_2\ * 
              \BleUart:BUART:tx_bitclk\
        );
        Output = \BleUart:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\BleUart:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\BleUart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\BleUart:BUART:tx_state_1\ * !\BleUart:BUART:tx_state_0\ * 
              \BleUart:BUART:tx_bitclk_enable_pre\ * 
              !\BleUart:BUART:tx_fifo_empty\
            + !\BleUart:BUART:tx_state_1\ * !\BleUart:BUART:tx_state_0\ * 
              !\BleUart:BUART:tx_fifo_empty\ * !\BleUart:BUART:tx_state_2\
            + \BleUart:BUART:tx_state_1\ * \BleUart:BUART:tx_state_0\ * 
              \BleUart:BUART:tx_bitclk_enable_pre\ * 
              \BleUart:BUART:tx_fifo_empty\ * \BleUart:BUART:tx_state_2\
            + \BleUart:BUART:tx_state_0\ * !\BleUart:BUART:tx_state_2\ * 
              \BleUart:BUART:tx_bitclk\
        );
        Output = \BleUart:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\BleUart:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\BleUart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\BleUart:BUART:tx_state_1\ * !\BleUart:BUART:tx_state_0\ * 
              \BleUart:BUART:tx_bitclk_enable_pre\ * 
              \BleUart:BUART:tx_state_2\
            + \BleUart:BUART:tx_state_1\ * \BleUart:BUART:tx_state_0\ * 
              \BleUart:BUART:tx_bitclk_enable_pre\ * 
              \BleUart:BUART:tx_state_2\
            + \BleUart:BUART:tx_state_1\ * \BleUart:BUART:tx_state_0\ * 
              !\BleUart:BUART:tx_state_2\ * \BleUart:BUART:tx_bitclk\
            + \BleUart:BUART:tx_state_1\ * !\BleUart:BUART:tx_state_2\ * 
              \BleUart:BUART:tx_counter_dp\ * \BleUart:BUART:tx_bitclk\
        );
        Output = \BleUart:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\BleUart:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\BleUart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\BleUart:BUART:tx_state_1\ * !\BleUart:BUART:tx_state_0\ * 
              \BleUart:BUART:tx_state_2\
            + !\BleUart:BUART:tx_bitclk_enable_pre\
        );
        Output = \BleUart:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\BleUart:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\BleUart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \BleUart:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\BleUart:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\BleUart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\BleUart:BUART:tx_ctrl_mark_last\ * 
              !\BleUart:BUART:rx_state_0\ * \BleUart:BUART:rx_bitclk_enable\ * 
              !\BleUart:BUART:rx_state_3\ * \BleUart:BUART:rx_state_2\ * 
              !\BleUart:BUART:pollcount_1\ * !Net_785
            + !\BleUart:BUART:tx_ctrl_mark_last\ * 
              !\BleUart:BUART:rx_state_0\ * \BleUart:BUART:rx_bitclk_enable\ * 
              !\BleUart:BUART:rx_state_3\ * \BleUart:BUART:rx_state_2\ * 
              !\BleUart:BUART:pollcount_1\ * !\BleUart:BUART:pollcount_0\
            + !\BleUart:BUART:tx_ctrl_mark_last\ * \BleUart:BUART:rx_state_0\ * 
              !\BleUart:BUART:rx_state_3\ * !\BleUart:BUART:rx_state_2\ * 
              !\BleUart:BUART:rx_count_6\ * !\BleUart:BUART:rx_count_5\
            + !\BleUart:BUART:tx_ctrl_mark_last\ * \BleUart:BUART:rx_state_0\ * 
              !\BleUart:BUART:rx_state_3\ * !\BleUart:BUART:rx_state_2\ * 
              !\BleUart:BUART:rx_count_6\ * !\BleUart:BUART:rx_count_4\
        );
        Output = \BleUart:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\BleUart:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\BleUart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\BleUart:BUART:tx_ctrl_mark_last\ * 
              !\BleUart:BUART:rx_state_0\ * \BleUart:BUART:rx_bitclk_enable\ * 
              \BleUart:BUART:rx_state_3\ * !\BleUart:BUART:rx_state_2\
            + !\BleUart:BUART:tx_ctrl_mark_last\ * \BleUart:BUART:rx_state_0\ * 
              !\BleUart:BUART:rx_state_3\ * !\BleUart:BUART:rx_state_2\ * 
              !\BleUart:BUART:rx_count_6\ * !\BleUart:BUART:rx_count_5\
            + !\BleUart:BUART:tx_ctrl_mark_last\ * \BleUart:BUART:rx_state_0\ * 
              !\BleUart:BUART:rx_state_3\ * !\BleUart:BUART:rx_state_2\ * 
              !\BleUart:BUART:rx_count_6\ * !\BleUart:BUART:rx_count_4\
        );
        Output = \BleUart:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\BleUart:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\BleUart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\BleUart:BUART:tx_ctrl_mark_last\ * 
              !\BleUart:BUART:rx_state_0\ * \BleUart:BUART:rx_bitclk_enable\ * 
              \BleUart:BUART:rx_state_3\ * \BleUart:BUART:rx_state_2\
            + !\BleUart:BUART:tx_ctrl_mark_last\ * \BleUart:BUART:rx_state_0\ * 
              !\BleUart:BUART:rx_state_3\ * !\BleUart:BUART:rx_state_2\ * 
              !\BleUart:BUART:rx_count_6\ * !\BleUart:BUART:rx_count_5\
            + !\BleUart:BUART:tx_ctrl_mark_last\ * \BleUart:BUART:rx_state_0\ * 
              !\BleUart:BUART:rx_state_3\ * !\BleUart:BUART:rx_state_2\ * 
              !\BleUart:BUART:rx_count_6\ * !\BleUart:BUART:rx_count_4\
        );
        Output = \BleUart:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\BleUart:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\BleUart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\BleUart:BUART:tx_ctrl_mark_last\ * 
              !\BleUart:BUART:rx_state_0\ * \BleUart:BUART:rx_bitclk_enable\ * 
              \BleUart:BUART:rx_state_3\
            + !\BleUart:BUART:tx_ctrl_mark_last\ * 
              !\BleUart:BUART:rx_state_0\ * \BleUart:BUART:rx_bitclk_enable\ * 
              \BleUart:BUART:rx_state_2\
            + !\BleUart:BUART:tx_ctrl_mark_last\ * 
              !\BleUart:BUART:rx_state_0\ * !\BleUart:BUART:rx_state_3\ * 
              !\BleUart:BUART:rx_state_2\ * !Net_785 * 
              \BleUart:BUART:rx_last\
            + !\BleUart:BUART:tx_ctrl_mark_last\ * \BleUart:BUART:rx_state_0\ * 
              !\BleUart:BUART:rx_state_3\ * !\BleUart:BUART:rx_state_2\ * 
              !\BleUart:BUART:rx_count_6\ * !\BleUart:BUART:rx_count_5\
            + !\BleUart:BUART:tx_ctrl_mark_last\ * \BleUart:BUART:rx_state_0\ * 
              !\BleUart:BUART:rx_state_3\ * !\BleUart:BUART:rx_state_2\ * 
              !\BleUart:BUART:rx_count_6\ * !\BleUart:BUART:rx_count_4\
        );
        Output = \BleUart:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\BleUart:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\BleUart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BleUart:BUART:rx_count_2\ * !\BleUart:BUART:rx_count_1\ * 
              !\BleUart:BUART:rx_count_0\
        );
        Output = \BleUart:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\BleUart:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\BleUart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\BleUart:BUART:tx_ctrl_mark_last\ * 
              !\BleUart:BUART:rx_state_0\ * \BleUart:BUART:rx_state_3\ * 
              \BleUart:BUART:rx_state_2\
        );
        Output = \BleUart:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\BleUart:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\BleUart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\BleUart:BUART:rx_count_2\ * !\BleUart:BUART:rx_count_1\ * 
              !\BleUart:BUART:pollcount_1\ * Net_785 * 
              \BleUart:BUART:pollcount_0\
            + !\BleUart:BUART:rx_count_2\ * !\BleUart:BUART:rx_count_1\ * 
              \BleUart:BUART:pollcount_1\ * !Net_785
            + !\BleUart:BUART:rx_count_2\ * !\BleUart:BUART:rx_count_1\ * 
              \BleUart:BUART:pollcount_1\ * !\BleUart:BUART:pollcount_0\
        );
        Output = \BleUart:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\BleUart:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\BleUart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\BleUart:BUART:rx_count_2\ * !\BleUart:BUART:rx_count_1\ * 
              !Net_785 * \BleUart:BUART:pollcount_0\
            + !\BleUart:BUART:rx_count_2\ * !\BleUart:BUART:rx_count_1\ * 
              Net_785 * !\BleUart:BUART:pollcount_0\
        );
        Output = \BleUart:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\BleUart:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\BleUart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\BleUart:BUART:tx_ctrl_mark_last\ * 
              !\BleUart:BUART:rx_state_0\ * \BleUart:BUART:rx_bitclk_enable\ * 
              \BleUart:BUART:rx_state_3\ * \BleUart:BUART:rx_state_2\ * 
              !\BleUart:BUART:pollcount_1\ * !Net_785
            + !\BleUart:BUART:tx_ctrl_mark_last\ * 
              !\BleUart:BUART:rx_state_0\ * \BleUart:BUART:rx_bitclk_enable\ * 
              \BleUart:BUART:rx_state_3\ * \BleUart:BUART:rx_state_2\ * 
              !\BleUart:BUART:pollcount_1\ * !\BleUart:BUART:pollcount_0\
        );
        Output = \BleUart:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\BleUart:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\BleUart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_785
        );
        Output = \BleUart:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\MotorControl:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_242 ,
            cs_addr_2 => \MotorControl:PWMUDB:tc_i\ ,
            cs_addr_1 => \MotorControl:PWMUDB:runmode_enable\ ,
            cl0_comb => \MotorControl:PWMUDB:cmp1_less\ ,
            z0_comb => \MotorControl:PWMUDB:tc_i\ ,
            cl1_comb => \MotorControl:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \MotorControl:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\BleUart:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \BleUart:Net_9\ ,
            cs_addr_2 => \BleUart:BUART:tx_state_1\ ,
            cs_addr_1 => \BleUart:BUART:tx_state_0\ ,
            cs_addr_0 => \BleUart:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \BleUart:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \BleUart:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \BleUart:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\BleUart:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \BleUart:Net_9\ ,
            cs_addr_0 => \BleUart:BUART:counter_load_not\ ,
            ce0_reg => \BleUart:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \BleUart:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\BleUart:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \BleUart:Net_9\ ,
            cs_addr_2 => \BleUart:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \BleUart:BUART:rx_state_0\ ,
            cs_addr_0 => \BleUart:BUART:rx_bitclk_enable\ ,
            route_si => \BleUart:BUART:rx_postpoll\ ,
            f0_load => \BleUart:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \BleUart:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \BleUart:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\MotorControl:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_242 ,
            status_3 => \MotorControl:PWMUDB:status_3\ ,
            status_2 => \MotorControl:PWMUDB:status_2\ ,
            status_1 => \MotorControl:PWMUDB:status_1\ ,
            status_0 => \MotorControl:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\BleUart:BUART:sTX:TxSts\
        PORT MAP (
            clock => \BleUart:Net_9\ ,
            status_3 => \BleUart:BUART:tx_fifo_notfull\ ,
            status_2 => \BleUart:BUART:tx_status_2\ ,
            status_1 => \BleUart:BUART:tx_fifo_empty\ ,
            status_0 => \BleUart:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\BleUart:BUART:sRX:RxSts\
        PORT MAP (
            clock => \BleUart:Net_9\ ,
            status_5 => \BleUart:BUART:rx_status_5\ ,
            status_4 => \BleUart:BUART:rx_status_4\ ,
            status_3 => \BleUart:BUART:rx_status_3\ ,
            interrupt => Net_893 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\MotorControl:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_242 ,
            control_7 => \MotorControl:PWMUDB:control_7\ ,
            control_6 => \MotorControl:PWMUDB:control_6\ ,
            control_5 => \MotorControl:PWMUDB:control_5\ ,
            control_4 => \MotorControl:PWMUDB:control_4\ ,
            control_3 => \MotorControl:PWMUDB:control_3\ ,
            control_2 => \MotorControl:PWMUDB:control_2\ ,
            control_1 => \MotorControl:PWMUDB:control_1\ ,
            control_0 => \MotorControl:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RijRichting:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \RijRichting:control_7\ ,
            control_6 => \RijRichting:control_6\ ,
            control_5 => \RijRichting:control_5\ ,
            control_4 => \RijRichting:control_4\ ,
            control_3 => \RijRichting:control_3\ ,
            control_2 => \RijRichting:control_2\ ,
            control_1 => \RijRichting:control_1\ ,
            control_0 => Net_1200 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\BleUart:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \BleUart:Net_9\ ,
            load => \BleUart:BUART:rx_counter_load\ ,
            count_6 => \BleUart:BUART:rx_count_6\ ,
            count_5 => \BleUart:BUART:rx_count_5\ ,
            count_4 => \BleUart:BUART:rx_count_4\ ,
            count_3 => \BleUart:BUART:rx_count_3\ ,
            count_2 => \BleUart:BUART:rx_count_2\ ,
            count_1 => \BleUart:BUART:rx_count_1\ ,
            count_0 => \BleUart:BUART:rx_count_0\ ,
            tc => \BleUart:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =BleRxISR
        PORT MAP (
            interrupt => Net_893 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :   23 :   25 :   48 : 47.92 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   36 :  156 :  192 : 18.75 %
  Unique P-terms              :   56 :  328 :  384 : 14.58 %
  Total P-terms               :   65 :      :      :        
  Datapath Cells              :    4 :   20 :   24 : 16.67 %
  Status Cells                :    4 :   20 :   24 : 16.67 %
    StatusI Registers         :    3 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    3 :   21 :   24 : 12.50 %
    Control Registers         :    2 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    1 :    3 :    4 : 25.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.157ms
Tech Mapping phase: Elapsed time ==> 0s.231ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
[IOP=(12)][IoId=(4)] : BleKey(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : BleKey_SIOREF_0 (fixed)
IO_7@[IOP=(12)][IoId=(7)] : BleRx(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : BleState(0) (fixed)
[IOP=(12)][IoId=(6)] : BleTx(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : BleTx_SIOREF_0 (fixed)
IO_2@[IOP=(1)][IoId=(2)] : ENA(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : ENB(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : IN1(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : IN2(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : IN3(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : IN4(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : LED1(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : LED2(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : LED3(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : LED4(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : LED5(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : SW1(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
OpAmp[3]@[FFB(OpAmp,3)] : \BleBuffer:ABuf\ (OPAMP-GPIO)
VIDAC[0]@[FFB(VIDAC,0)] : \BleVDAC:viDAC8\
IO_7@[IOP=(3)][IoId=(7)] : Dedicated_Output (OPAMP-GPIO)
Log: apr.M0058: The analog placement iterative improvement is 41% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 90% done. (App=cydsfit)
Analog Placement Results:
[IOP=(12)][IoId=(4)] : BleKey(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : BleKey_SIOREF_0 (fixed)
IO_7@[IOP=(12)][IoId=(7)] : BleRx(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : BleState(0) (fixed)
[IOP=(12)][IoId=(6)] : BleTx(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : BleTx_SIOREF_0 (fixed)
IO_2@[IOP=(1)][IoId=(2)] : ENA(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : ENB(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : IN1(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : IN2(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : IN3(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : IN4(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : LED1(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : LED2(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : LED3(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : LED4(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : LED5(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : SW1(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
OpAmp[3]@[FFB(OpAmp,3)] : \BleBuffer:ABuf\ (OPAMP-GPIO)
VIDAC[3]@[FFB(VIDAC,3)] : \BleVDAC:viDAC8\
IO_7@[IOP=(3)][IoId=(7)] : Dedicated_Output (OPAMP-GPIO)

Analog Placement phase: Elapsed time ==> 0s.582ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.005ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
Warning: apr.M0042: Bonded pin(s) "P1[0]" are not used in your current design but have been connected in order to route the design. (App=cydsfit)
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_812 {
    p3_7
    amuxbusr_x_p3_7
    amuxbusr
    amuxbusr_x_p1_0
    p1_0
    agr0_x_p1_0
    agr0
    agr0_x_sio_p12_67
    sio_p12_67
    agl0_x_agr0
    agl0
    agl0_x_sio_p12_45
    sio_p12_45
    opamp_3_vminus_x_p3_7
    opamp_3_vminus
  }
  Net: Net_705 {
    vidac_3_vout
    agr5_x_vidac_3_vout
    agr5
    agr5_x_opamp_3_vplus
    opamp_3_vplus
  }
  Net: \BleVDAC:Net_77\ {
  }
}
Map of item to net {
  p3_7                                             -> Net_812
  amuxbusr_x_p3_7                                  -> Net_812
  amuxbusr                                         -> Net_812
  amuxbusr_x_p1_0                                  -> Net_812
  p1_0                                             -> Net_812
  agr0_x_p1_0                                      -> Net_812
  agr0                                             -> Net_812
  agr0_x_sio_p12_67                                -> Net_812
  sio_p12_67                                       -> Net_812
  agl0_x_agr0                                      -> Net_812
  agl0                                             -> Net_812
  agl0_x_sio_p12_45                                -> Net_812
  sio_p12_45                                       -> Net_812
  opamp_3_vminus_x_p3_7                            -> Net_812
  opamp_3_vminus                                   -> Net_812
  vidac_3_vout                                     -> Net_705
  agr5_x_vidac_3_vout                              -> Net_705
  agr5                                             -> Net_705
  agr5_x_opamp_3_vplus                             -> Net_705
  opamp_3_vplus                                    -> Net_705
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.283ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   12 :   36 :   48 :  25.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.08
                   Pterms :            4.92
               Macrocells :            3.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.059ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          6 :       9.67 :       6.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\MotorControl:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_242) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MotorControl:PWMUDB:prevCompare2\ * 
              \MotorControl:PWMUDB:cmp2_less\
        );
        Output = \MotorControl:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MotorControl:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_242) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorControl:PWMUDB:cmp2_less\
        );
        Output = \MotorControl:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_1181, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_242) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorControl:PWMUDB:runmode_enable\ * 
              \MotorControl:PWMUDB:cmp2_less\
        );
        Output = Net_1181 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MotorControl:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_242) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorControl:PWMUDB:control_7\
        );
        Output = \MotorControl:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MotorControl:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorControl:PWMUDB:runmode_enable\ * 
              \MotorControl:PWMUDB:tc_i\
        );
        Output = \MotorControl:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1176, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_242) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorControl:PWMUDB:runmode_enable\ * 
              \MotorControl:PWMUDB:cmp1_less\
        );
        Output = Net_1176 (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\MotorControl:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_242 ,
        cs_addr_2 => \MotorControl:PWMUDB:tc_i\ ,
        cs_addr_1 => \MotorControl:PWMUDB:runmode_enable\ ,
        cl0_comb => \MotorControl:PWMUDB:cmp1_less\ ,
        z0_comb => \MotorControl:PWMUDB:tc_i\ ,
        cl1_comb => \MotorControl:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \MotorControl:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\MotorControl:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_242 ,
        status_3 => \MotorControl:PWMUDB:status_3\ ,
        status_2 => \MotorControl:PWMUDB:status_2\ ,
        status_1 => \MotorControl:PWMUDB:status_1\ ,
        status_0 => \MotorControl:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\MotorControl:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_242 ,
        control_7 => \MotorControl:PWMUDB:control_7\ ,
        control_6 => \MotorControl:PWMUDB:control_6\ ,
        control_5 => \MotorControl:PWMUDB:control_5\ ,
        control_4 => \MotorControl:PWMUDB:control_4\ ,
        control_3 => \MotorControl:PWMUDB:control_3\ ,
        control_2 => \MotorControl:PWMUDB:control_2\ ,
        control_1 => \MotorControl:PWMUDB:control_1\ ,
        control_0 => \MotorControl:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\BleUart:BUART:txn\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\BleUart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \BleUart:BUART:txn\ * \BleUart:BUART:tx_state_1\ * 
              !\BleUart:BUART:tx_bitclk\
            + \BleUart:BUART:txn\ * \BleUart:BUART:tx_state_2\
            + !\BleUart:BUART:tx_state_1\ * \BleUart:BUART:tx_state_0\ * 
              !\BleUart:BUART:tx_shift_out\ * !\BleUart:BUART:tx_state_2\
            + !\BleUart:BUART:tx_state_1\ * \BleUart:BUART:tx_state_0\ * 
              !\BleUart:BUART:tx_state_2\ * !\BleUart:BUART:tx_bitclk\
            + \BleUart:BUART:tx_state_1\ * !\BleUart:BUART:tx_state_0\ * 
              !\BleUart:BUART:tx_shift_out\ * !\BleUart:BUART:tx_state_2\ * 
              !\BleUart:BUART:tx_counter_dp\ * \BleUart:BUART:tx_bitclk\
        );
        Output = \BleUart:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_780, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BleUart:BUART:txn\
        );
        Output = Net_780 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\BleUart:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\BleUart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\BleUart:BUART:tx_state_1\ * !\BleUart:BUART:tx_state_0\ * 
              \BleUart:BUART:tx_bitclk_enable_pre\ * 
              \BleUart:BUART:tx_state_2\
            + \BleUart:BUART:tx_state_1\ * \BleUart:BUART:tx_state_0\ * 
              \BleUart:BUART:tx_bitclk_enable_pre\ * 
              \BleUart:BUART:tx_state_2\
            + \BleUart:BUART:tx_state_1\ * \BleUart:BUART:tx_state_0\ * 
              !\BleUart:BUART:tx_state_2\ * \BleUart:BUART:tx_bitclk\
            + \BleUart:BUART:tx_state_1\ * !\BleUart:BUART:tx_state_2\ * 
              \BleUart:BUART:tx_counter_dp\ * \BleUart:BUART:tx_bitclk\
        );
        Output = \BleUart:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\BleUart:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\BleUart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \BleUart:BUART:tx_state_1\ * \BleUart:BUART:tx_state_0\ * 
              \BleUart:BUART:tx_bitclk_enable_pre\ * 
              \BleUart:BUART:tx_state_2\
            + \BleUart:BUART:tx_state_1\ * !\BleUart:BUART:tx_state_2\ * 
              \BleUart:BUART:tx_counter_dp\ * \BleUart:BUART:tx_bitclk\
            + \BleUart:BUART:tx_state_0\ * !\BleUart:BUART:tx_state_2\ * 
              \BleUart:BUART:tx_bitclk\
        );
        Output = \BleUart:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\BleUart:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\BleUart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\BleUart:BUART:tx_state_1\ * !\BleUart:BUART:tx_state_0\ * 
              \BleUart:BUART:tx_state_2\
            + !\BleUart:BUART:tx_bitclk_enable_pre\
        );
        Output = \BleUart:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1171, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1181 * !Net_1200
        );
        Output = Net_1171 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\BleUart:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \BleUart:Net_9\ ,
        cs_addr_2 => \BleUart:BUART:tx_state_1\ ,
        cs_addr_1 => \BleUart:BUART:tx_state_0\ ,
        cs_addr_0 => \BleUart:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \BleUart:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \BleUart:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \BleUart:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\BleUart:BUART:sTX:TxSts\
    PORT MAP (
        clock => \BleUart:Net_9\ ,
        status_3 => \BleUart:BUART:tx_fifo_notfull\ ,
        status_2 => \BleUart:BUART:tx_status_2\ ,
        status_1 => \BleUart:BUART:tx_fifo_empty\ ,
        status_0 => \BleUart:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\BleUart:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\BleUart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \BleUart:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1185, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1181 * Net_1200
        );
        Output = Net_1185 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\BleUart:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BleUart:BUART:tx_fifo_notfull\
        );
        Output = \BleUart:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_1170, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1176 * !Net_1200
        );
        Output = Net_1170 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1173, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1176 * Net_1200
        );
        Output = Net_1173 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\RijRichting:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \RijRichting:control_7\ ,
        control_6 => \RijRichting:control_6\ ,
        control_5 => \RijRichting:control_5\ ,
        control_4 => \RijRichting:control_4\ ,
        control_3 => \RijRichting:control_3\ ,
        control_2 => \RijRichting:control_2\ ,
        control_1 => \RijRichting:control_1\ ,
        control_0 => Net_1200 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\BleUart:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\BleUart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\BleUart:BUART:rx_count_2\ * !\BleUart:BUART:rx_count_1\ * 
              !Net_785 * \BleUart:BUART:pollcount_0\
            + !\BleUart:BUART:rx_count_2\ * !\BleUart:BUART:rx_count_1\ * 
              Net_785 * !\BleUart:BUART:pollcount_0\
        );
        Output = \BleUart:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\BleUart:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \BleUart:BUART:pollcount_1\
            + Net_785 * \BleUart:BUART:pollcount_0\
        );
        Output = \BleUart:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\BleUart:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\BleUart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BleUart:BUART:rx_count_2\ * !\BleUart:BUART:rx_count_1\ * 
              !\BleUart:BUART:rx_count_0\
        );
        Output = \BleUart:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\BleUart:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\BleUart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\BleUart:BUART:rx_count_2\ * !\BleUart:BUART:rx_count_1\ * 
              !\BleUart:BUART:pollcount_1\ * Net_785 * 
              \BleUart:BUART:pollcount_0\
            + !\BleUart:BUART:rx_count_2\ * !\BleUart:BUART:rx_count_1\ * 
              \BleUart:BUART:pollcount_1\ * !Net_785
            + !\BleUart:BUART:rx_count_2\ * !\BleUart:BUART:rx_count_1\ * 
              \BleUart:BUART:pollcount_1\ * !\BleUart:BUART:pollcount_0\
        );
        Output = \BleUart:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\MotorControl:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_242) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MotorControl:PWMUDB:prevCompare1\ * 
              \MotorControl:PWMUDB:cmp1_less\
        );
        Output = \MotorControl:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MotorControl:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_242) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorControl:PWMUDB:cmp1_less\
        );
        Output = \MotorControl:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\BleUart:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \BleUart:Net_9\ ,
        cs_addr_2 => \BleUart:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \BleUart:BUART:rx_state_0\ ,
        cs_addr_0 => \BleUart:BUART:rx_bitclk_enable\ ,
        route_si => \BleUart:BUART:rx_postpoll\ ,
        f0_load => \BleUart:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \BleUart:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \BleUart:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\BleUart:BUART:sRX:RxSts\
    PORT MAP (
        clock => \BleUart:Net_9\ ,
        status_5 => \BleUart:BUART:rx_status_5\ ,
        status_4 => \BleUart:BUART:rx_status_4\ ,
        status_3 => \BleUart:BUART:rx_status_3\ ,
        interrupt => Net_893 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\BleUart:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\BleUart:BUART:tx_state_1\ * !\BleUart:BUART:tx_state_0\ * 
              \BleUart:BUART:tx_bitclk_enable_pre\
            + !\BleUart:BUART:tx_state_1\ * !\BleUart:BUART:tx_state_0\ * 
              !\BleUart:BUART:tx_state_2\
        );
        Output = \BleUart:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\BleUart:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\BleUart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\BleUart:BUART:tx_state_1\ * !\BleUart:BUART:tx_state_0\ * 
              \BleUart:BUART:tx_bitclk_enable_pre\ * 
              !\BleUart:BUART:tx_fifo_empty\
            + !\BleUart:BUART:tx_state_1\ * !\BleUart:BUART:tx_state_0\ * 
              !\BleUart:BUART:tx_fifo_empty\ * !\BleUart:BUART:tx_state_2\
            + \BleUart:BUART:tx_state_1\ * \BleUart:BUART:tx_state_0\ * 
              \BleUart:BUART:tx_bitclk_enable_pre\ * 
              \BleUart:BUART:tx_fifo_empty\ * \BleUart:BUART:tx_state_2\
            + \BleUart:BUART:tx_state_0\ * !\BleUart:BUART:tx_state_2\ * 
              \BleUart:BUART:tx_bitclk\
        );
        Output = \BleUart:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\BleUart:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BleUart:BUART:tx_state_1\ * !\BleUart:BUART:tx_state_0\ * 
              \BleUart:BUART:tx_bitclk_enable_pre\ * 
              \BleUart:BUART:tx_fifo_empty\ * \BleUart:BUART:tx_state_2\
        );
        Output = \BleUart:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\BleUart:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BleUart:BUART:rx_load_fifo\ * \BleUart:BUART:rx_fifofull\
        );
        Output = \BleUart:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\BleUart:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\BleUart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\BleUart:BUART:tx_ctrl_mark_last\ * 
              !\BleUart:BUART:rx_state_0\ * \BleUart:BUART:rx_bitclk_enable\ * 
              \BleUart:BUART:rx_state_3\ * \BleUart:BUART:rx_state_2\ * 
              !\BleUart:BUART:pollcount_1\ * !Net_785
            + !\BleUart:BUART:tx_ctrl_mark_last\ * 
              !\BleUart:BUART:rx_state_0\ * \BleUart:BUART:rx_bitclk_enable\ * 
              \BleUart:BUART:rx_state_3\ * \BleUart:BUART:rx_state_2\ * 
              !\BleUart:BUART:pollcount_1\ * !\BleUart:BUART:pollcount_0\
        );
        Output = \BleUart:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\BleUart:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\BleUart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_785
        );
        Output = \BleUart:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\BleUart:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\BleUart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\BleUart:BUART:tx_ctrl_mark_last\ * 
              !\BleUart:BUART:rx_state_0\ * \BleUart:BUART:rx_state_3\ * 
              \BleUart:BUART:rx_state_2\
        );
        Output = \BleUart:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\BleUart:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BleUart:BUART:tx_ctrl_mark_last\ * 
              !\BleUart:BUART:rx_state_0\ * !\BleUart:BUART:rx_state_3\ * 
              !\BleUart:BUART:rx_state_2\
        );
        Output = \BleUart:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\BleUart:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\BleUart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\BleUart:BUART:tx_ctrl_mark_last\ * 
              !\BleUart:BUART:rx_state_0\ * \BleUart:BUART:rx_bitclk_enable\ * 
              \BleUart:BUART:rx_state_3\ * \BleUart:BUART:rx_state_2\
            + !\BleUart:BUART:tx_ctrl_mark_last\ * \BleUart:BUART:rx_state_0\ * 
              !\BleUart:BUART:rx_state_3\ * !\BleUart:BUART:rx_state_2\ * 
              !\BleUart:BUART:rx_count_6\ * !\BleUart:BUART:rx_count_5\
            + !\BleUart:BUART:tx_ctrl_mark_last\ * \BleUart:BUART:rx_state_0\ * 
              !\BleUart:BUART:rx_state_3\ * !\BleUart:BUART:rx_state_2\ * 
              !\BleUart:BUART:rx_count_6\ * !\BleUart:BUART:rx_count_4\
        );
        Output = \BleUart:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\BleUart:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BleUart:BUART:rx_fifonotempty\ * 
              \BleUart:BUART:rx_state_stop1_reg\
        );
        Output = \BleUart:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\BleUart:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\BleUart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\BleUart:BUART:tx_ctrl_mark_last\ * 
              !\BleUart:BUART:rx_state_0\ * \BleUart:BUART:rx_bitclk_enable\ * 
              \BleUart:BUART:rx_state_3\
            + !\BleUart:BUART:tx_ctrl_mark_last\ * 
              !\BleUart:BUART:rx_state_0\ * \BleUart:BUART:rx_bitclk_enable\ * 
              \BleUart:BUART:rx_state_2\
            + !\BleUart:BUART:tx_ctrl_mark_last\ * 
              !\BleUart:BUART:rx_state_0\ * !\BleUart:BUART:rx_state_3\ * 
              !\BleUart:BUART:rx_state_2\ * !Net_785 * 
              \BleUart:BUART:rx_last\
            + !\BleUart:BUART:tx_ctrl_mark_last\ * \BleUart:BUART:rx_state_0\ * 
              !\BleUart:BUART:rx_state_3\ * !\BleUart:BUART:rx_state_2\ * 
              !\BleUart:BUART:rx_count_6\ * !\BleUart:BUART:rx_count_5\
            + !\BleUart:BUART:tx_ctrl_mark_last\ * \BleUart:BUART:rx_state_0\ * 
              !\BleUart:BUART:rx_state_3\ * !\BleUart:BUART:rx_state_2\ * 
              !\BleUart:BUART:rx_count_6\ * !\BleUart:BUART:rx_count_4\
        );
        Output = \BleUart:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\BleUart:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\BleUart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\BleUart:BUART:tx_ctrl_mark_last\ * 
              !\BleUart:BUART:rx_state_0\ * \BleUart:BUART:rx_bitclk_enable\ * 
              \BleUart:BUART:rx_state_3\ * !\BleUart:BUART:rx_state_2\
            + !\BleUart:BUART:tx_ctrl_mark_last\ * \BleUart:BUART:rx_state_0\ * 
              !\BleUart:BUART:rx_state_3\ * !\BleUart:BUART:rx_state_2\ * 
              !\BleUart:BUART:rx_count_6\ * !\BleUart:BUART:rx_count_5\
            + !\BleUart:BUART:tx_ctrl_mark_last\ * \BleUart:BUART:rx_state_0\ * 
              !\BleUart:BUART:rx_state_3\ * !\BleUart:BUART:rx_state_2\ * 
              !\BleUart:BUART:rx_count_6\ * !\BleUart:BUART:rx_count_4\
        );
        Output = \BleUart:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\BleUart:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\BleUart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\BleUart:BUART:tx_ctrl_mark_last\ * 
              !\BleUart:BUART:rx_state_0\ * \BleUart:BUART:rx_bitclk_enable\ * 
              !\BleUart:BUART:rx_state_3\ * \BleUart:BUART:rx_state_2\ * 
              !\BleUart:BUART:pollcount_1\ * !Net_785
            + !\BleUart:BUART:tx_ctrl_mark_last\ * 
              !\BleUart:BUART:rx_state_0\ * \BleUart:BUART:rx_bitclk_enable\ * 
              !\BleUart:BUART:rx_state_3\ * \BleUart:BUART:rx_state_2\ * 
              !\BleUart:BUART:pollcount_1\ * !\BleUart:BUART:pollcount_0\
            + !\BleUart:BUART:tx_ctrl_mark_last\ * \BleUart:BUART:rx_state_0\ * 
              !\BleUart:BUART:rx_state_3\ * !\BleUart:BUART:rx_state_2\ * 
              !\BleUart:BUART:rx_count_6\ * !\BleUart:BUART:rx_count_5\
            + !\BleUart:BUART:tx_ctrl_mark_last\ * \BleUart:BUART:rx_state_0\ * 
              !\BleUart:BUART:rx_state_3\ * !\BleUart:BUART:rx_state_2\ * 
              !\BleUart:BUART:rx_count_6\ * !\BleUart:BUART:rx_count_4\
        );
        Output = \BleUart:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\BleUart:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \BleUart:Net_9\ ,
        cs_addr_0 => \BleUart:BUART:counter_load_not\ ,
        ce0_reg => \BleUart:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \BleUart:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\BleUart:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \BleUart:Net_9\ ,
        load => \BleUart:BUART:rx_counter_load\ ,
        count_6 => \BleUart:BUART:rx_count_6\ ,
        count_5 => \BleUart:BUART:rx_count_5\ ,
        count_4 => \BleUart:BUART:rx_count_4\ ,
        count_3 => \BleUart:BUART:rx_count_3\ ,
        count_2 => \BleUart:BUART:rx_count_2\ ,
        count_1 => \BleUart:BUART:rx_count_1\ ,
        count_0 => \BleUart:BUART:rx_count_0\ ,
        tc => \BleUart:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =BleRxISR
        PORT MAP (
            interrupt => Net_893 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = ENA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ENA(0)__PA ,
        pad => ENA(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = IN1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IN1(0)__PA ,
        pin_input => Net_1170 ,
        pad => IN1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = IN2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IN2(0)__PA ,
        pin_input => Net_1173 ,
        pad => IN2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = IN3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IN3(0)__PA ,
        pin_input => Net_1171 ,
        pad => IN3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = IN4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IN4(0)__PA ,
        pin_input => Net_1185 ,
        pad => IN4(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = ENB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ENB(0)__PA ,
        pad => ENB(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED1(0)__PA ,
        pad => LED1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED2(0)__PA ,
        pad => LED2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LED3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED3(0)__PA ,
        pad => LED3(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LED4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED4(0)__PA ,
        pad => LED4(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LED5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED5(0)__PA ,
        pad => LED5(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SW1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW1(0)__PA ,
        pad => SW1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Dedicated_Output
    Attributes:
        In Group/Port: False
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dedicated_Output__PA ,
        analog_term => Net_812 );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=4]: 
Pin : Name = BleKey(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: REGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: HIGH
        SIO Hyst: ENABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO Multiplier Index: 0
        SIO RefSel: VOHREF
        Required Capabilities: DIGITAL, SIO
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BleKey(0)__PA ,
        pad => BleKey(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = BleState(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BleState(0)__PA ,
        pad => BleState(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = BleTx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: REGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: HIGH
        SIO Hyst: ENABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO Multiplier Index: 0
        SIO RefSel: VOHREF
        Required Capabilities: DIGITAL, ROUTABLE, SIO
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BleTx(0)__PA ,
        pin_input => Net_780 ,
        pad => BleTx(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = BleRx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BleRx(0)__PA ,
        fb => Net_785 ,
        pad => BleRx(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \BleUart:Net_9\ ,
            dclk_0 => \BleUart:Net_9_local\ ,
            dclk_glb_1 => Net_242 ,
            dclk_1 => Net_242_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,3): 
    vidaccell: Name =\BleVDAC:viDAC8\
        PORT MAP (
            vout => Net_705 ,
            iout => \BleVDAC:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: 
    Opamp Block @ F(OpAmp,3): 
    abufcell: Name =\BleBuffer:ABuf\
        PORT MAP (
            vplus => Net_705 ,
            vminus => Net_812 ,
            vout => Net_812 );
        Properties:
        {
            cy_registers = ""
        }
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+----------------
   1 |   2 |     * |      NONE |      RES_PULL_UP |           ENA(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |           IN1(0) | In(Net_1170)
     |   4 |     * |      NONE |         CMOS_OUT |           IN2(0) | In(Net_1173)
     |   5 |     * |      NONE |         CMOS_OUT |           IN3(0) | In(Net_1171)
     |   6 |     * |      NONE |         CMOS_OUT |           IN4(0) | In(Net_1185)
     |   7 |     * |      NONE |      RES_PULL_UP |           ENB(0) | 
-----+-----+-------+-----------+------------------+------------------+----------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+------------------+----------------
   3 |   0 |     * |      NONE |         CMOS_OUT |          LED1(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |          LED2(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |          LED3(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |          LED4(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |          LED5(0) | 
     |   5 |     * |      NONE |      RES_PULL_UP |           SW1(0) | 
     |   7 |       |      NONE |      HI_Z_ANALOG | Dedicated_Output | Analog(Net_812)
-----+-----+-------+-----------+------------------+------------------+----------------
  12 |   4 |     * |      NONE |         CMOS_OUT |        BleKey(0) | 
     |   5 |     * |      NONE |     HI_Z_DIGITAL |      BleState(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |         BleTx(0) | In(Net_780)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |         BleRx(0) | FB(Net_785)
--------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.073ms
Digital Placement phase: Elapsed time ==> 1s.245ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Roadster1.0_r.vh2" --pcf-path "Roadster1.0.pco" --des-name "Roadster1.0" --dsf-path "Roadster1.0.dsf" --sdc-path "Roadster1.0.sdc" --lib-path "Roadster1.0_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.751ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.294ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Roadster1.0_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.412ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.229ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.148ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.150ms
API generation phase: Elapsed time ==> 1s.658ms
Dependency generation phase: Elapsed time ==> 0s.025ms
Cleanup phase: Elapsed time ==> 0s.000ms
