<stg><name>pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5</name>


<trans_list>

<trans id="83" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc64.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc64.i:0 %i_38 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_38"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc64.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc64.i:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc64.i:3 %icmp_ln416 = icmp_eq  i3 %i_38, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln416"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc64.i:4 %i_39 = add i3 %i_38, i3 1

]]></Node>
<StgValue><ssdm name="i_39"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc64.i:5 %br_ln416 = br i1 %icmp_ln416, void %for.inc64.split.i, void %keccak_absorb.18.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln416"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="3">
<![CDATA[
for.inc64.split.i:0 %zext_ln416 = zext i3 %i_38

]]></Node>
<StgValue><ssdm name="zext_ln416"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="2" op_0_bw="3">
<![CDATA[
for.inc64.split.i:2 %trunc_ln417 = trunc i3 %i_38

]]></Node>
<StgValue><ssdm name="trunc_ln417"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
for.inc64.split.i:3 %shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln417, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="5">
<![CDATA[
for.inc64.split.i:4 %zext_ln417 = zext i5 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln417"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64.split.i:5 %seed_addr = getelementptr i8 %seed, i64 0, i64 %zext_ln417

]]></Node>
<StgValue><ssdm name="seed_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8">
<![CDATA[
for.inc64.split.i:6 %seed_load = load i8 %seed_addr

]]></Node>
<StgValue><ssdm name="seed_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc64.split.i:7 %or_ln31 = or i5 %shl_ln, i5 1

]]></Node>
<StgValue><ssdm name="or_ln31"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="5">
<![CDATA[
for.inc64.split.i:8 %zext_ln31 = zext i5 %or_ln31

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64.split.i:9 %seed_addr_8 = getelementptr i8 %seed, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="seed_addr_8"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8">
<![CDATA[
for.inc64.split.i:10 %seed_load_8 = load i8 %seed_addr_8

]]></Node>
<StgValue><ssdm name="seed_load_8"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64.split.i:36 %state_s_addr = getelementptr i64 %state_s, i64 0, i64 %zext_ln416

]]></Node>
<StgValue><ssdm name="state_s_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="5">
<![CDATA[
for.inc64.split.i:37 %state_s_load = load i5 %state_s_addr

]]></Node>
<StgValue><ssdm name="state_s_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc64.split.i:40 %store_ln416 = store i3 %i_39, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln416"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0">
<![CDATA[
keccak_absorb.18.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="30" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8">
<![CDATA[
for.inc64.split.i:6 %seed_load = load i8 %seed_addr

]]></Node>
<StgValue><ssdm name="seed_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8">
<![CDATA[
for.inc64.split.i:10 %seed_load_8 = load i8 %seed_addr_8

]]></Node>
<StgValue><ssdm name="seed_load_8"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc64.split.i:11 %or_ln31_13 = or i5 %shl_ln, i5 2

]]></Node>
<StgValue><ssdm name="or_ln31_13"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="5">
<![CDATA[
for.inc64.split.i:12 %zext_ln31_31 = zext i5 %or_ln31_13

]]></Node>
<StgValue><ssdm name="zext_ln31_31"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64.split.i:13 %seed_addr_9 = getelementptr i8 %seed, i64 0, i64 %zext_ln31_31

]]></Node>
<StgValue><ssdm name="seed_addr_9"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8">
<![CDATA[
for.inc64.split.i:14 %seed_load_9 = load i8 %seed_addr_9

]]></Node>
<StgValue><ssdm name="seed_load_9"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc64.split.i:15 %or_ln31_14 = or i5 %shl_ln, i5 3

]]></Node>
<StgValue><ssdm name="or_ln31_14"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="5">
<![CDATA[
for.inc64.split.i:16 %zext_ln31_32 = zext i5 %or_ln31_14

]]></Node>
<StgValue><ssdm name="zext_ln31_32"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64.split.i:17 %seed_addr_10 = getelementptr i8 %seed, i64 0, i64 %zext_ln31_32

]]></Node>
<StgValue><ssdm name="seed_addr_10"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8">
<![CDATA[
for.inc64.split.i:18 %seed_load_10 = load i8 %seed_addr_10

]]></Node>
<StgValue><ssdm name="seed_load_10"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="5">
<![CDATA[
for.inc64.split.i:37 %state_s_load = load i5 %state_s_addr

]]></Node>
<StgValue><ssdm name="state_s_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="41" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8">
<![CDATA[
for.inc64.split.i:14 %seed_load_9 = load i8 %seed_addr_9

]]></Node>
<StgValue><ssdm name="seed_load_9"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8">
<![CDATA[
for.inc64.split.i:18 %seed_load_10 = load i8 %seed_addr_10

]]></Node>
<StgValue><ssdm name="seed_load_10"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc64.split.i:19 %or_ln31_15 = or i5 %shl_ln, i5 4

]]></Node>
<StgValue><ssdm name="or_ln31_15"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="5">
<![CDATA[
for.inc64.split.i:20 %zext_ln31_33 = zext i5 %or_ln31_15

]]></Node>
<StgValue><ssdm name="zext_ln31_33"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64.split.i:21 %seed_addr_11 = getelementptr i8 %seed, i64 0, i64 %zext_ln31_33

]]></Node>
<StgValue><ssdm name="seed_addr_11"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8">
<![CDATA[
for.inc64.split.i:22 %seed_load_11 = load i8 %seed_addr_11

]]></Node>
<StgValue><ssdm name="seed_load_11"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc64.split.i:23 %or_ln31_16 = or i5 %shl_ln, i5 5

]]></Node>
<StgValue><ssdm name="or_ln31_16"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="5">
<![CDATA[
for.inc64.split.i:24 %zext_ln31_34 = zext i5 %or_ln31_16

]]></Node>
<StgValue><ssdm name="zext_ln31_34"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64.split.i:25 %seed_addr_12 = getelementptr i8 %seed, i64 0, i64 %zext_ln31_34

]]></Node>
<StgValue><ssdm name="seed_addr_12"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8">
<![CDATA[
for.inc64.split.i:26 %seed_load_12 = load i8 %seed_addr_12

]]></Node>
<StgValue><ssdm name="seed_load_12"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="51" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8">
<![CDATA[
for.inc64.split.i:22 %seed_load_11 = load i8 %seed_addr_11

]]></Node>
<StgValue><ssdm name="seed_load_11"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8">
<![CDATA[
for.inc64.split.i:26 %seed_load_12 = load i8 %seed_addr_12

]]></Node>
<StgValue><ssdm name="seed_load_12"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc64.split.i:27 %or_ln31_17 = or i5 %shl_ln, i5 6

]]></Node>
<StgValue><ssdm name="or_ln31_17"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="5">
<![CDATA[
for.inc64.split.i:28 %zext_ln31_35 = zext i5 %or_ln31_17

]]></Node>
<StgValue><ssdm name="zext_ln31_35"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64.split.i:29 %seed_addr_13 = getelementptr i8 %seed, i64 0, i64 %zext_ln31_35

]]></Node>
<StgValue><ssdm name="seed_addr_13"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8">
<![CDATA[
for.inc64.split.i:30 %seed_load_13 = load i8 %seed_addr_13

]]></Node>
<StgValue><ssdm name="seed_load_13"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc64.split.i:31 %or_ln31_18 = or i5 %shl_ln, i5 7

]]></Node>
<StgValue><ssdm name="or_ln31_18"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="5">
<![CDATA[
for.inc64.split.i:32 %zext_ln31_36 = zext i5 %or_ln31_18

]]></Node>
<StgValue><ssdm name="zext_ln31_36"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64.split.i:33 %seed_addr_14 = getelementptr i8 %seed, i64 0, i64 %zext_ln31_36

]]></Node>
<StgValue><ssdm name="seed_addr_14"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8">
<![CDATA[
for.inc64.split.i:34 %seed_load_14 = load i8 %seed_addr_14

]]></Node>
<StgValue><ssdm name="seed_load_14"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc64.split.i:1 %specloopname_ln386 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36

]]></Node>
<StgValue><ssdm name="specloopname_ln386"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8">
<![CDATA[
for.inc64.split.i:30 %seed_load_13 = load i8 %seed_addr_13

]]></Node>
<StgValue><ssdm name="seed_load_13"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8">
<![CDATA[
for.inc64.split.i:34 %seed_load_14 = load i8 %seed_addr_14

]]></Node>
<StgValue><ssdm name="seed_load_14"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
for.inc64.split.i:35 %r_15_7_i = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %seed_load_14, i8 %seed_load_13, i8 %seed_load_12, i8 %seed_load_11, i8 %seed_load_10, i8 %seed_load_9, i8 %seed_load_8, i8 %seed_load

]]></Node>
<StgValue><ssdm name="r_15_7_i"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc64.split.i:38 %xor_ln417 = xor i64 %state_s_load, i64 %r_15_7_i

]]></Node>
<StgValue><ssdm name="xor_ln417"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc64.split.i:39 %store_ln417 = store i64 %xor_ln417, i5 %state_s_addr

]]></Node>
<StgValue><ssdm name="store_ln417"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
for.inc64.split.i:41 %br_ln416 = br void %for.inc64.i

]]></Node>
<StgValue><ssdm name="br_ln416"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="84" name="seed" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="seed"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="85" name="state_s" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="state_s"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="87" from="StgValue_86" to="i" fromId="86" toId="8">
</dataflow>
<dataflow id="89" from="StgValue_88" to="store_ln0" fromId="88" toId="9">
</dataflow>
<dataflow id="90" from="i" to="store_ln0" fromId="8" toId="9">
</dataflow>
<dataflow id="91" from="i" to="i_38" fromId="8" toId="11">
</dataflow>
<dataflow id="93" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="92" toId="12">
</dataflow>
<dataflow id="95" from="StgValue_94" to="specpipeline_ln0" fromId="94" toId="12">
</dataflow>
<dataflow id="97" from="StgValue_96" to="specpipeline_ln0" fromId="96" toId="12">
</dataflow>
<dataflow id="98" from="StgValue_86" to="specpipeline_ln0" fromId="86" toId="12">
</dataflow>
<dataflow id="99" from="StgValue_96" to="specpipeline_ln0" fromId="96" toId="12">
</dataflow>
<dataflow id="101" from="p_str" to="specpipeline_ln0" fromId="100" toId="12">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="102" toId="13">
</dataflow>
<dataflow id="105" from="StgValue_104" to="empty" fromId="104" toId="13">
</dataflow>
<dataflow id="106" from="StgValue_104" to="empty" fromId="104" toId="13">
</dataflow>
<dataflow id="107" from="StgValue_104" to="empty" fromId="104" toId="13">
</dataflow>
<dataflow id="108" from="i_38" to="icmp_ln416" fromId="11" toId="14">
</dataflow>
<dataflow id="110" from="StgValue_109" to="icmp_ln416" fromId="109" toId="14">
</dataflow>
<dataflow id="111" from="i_38" to="i_39" fromId="11" toId="15">
</dataflow>
<dataflow id="113" from="StgValue_112" to="i_39" fromId="112" toId="15">
</dataflow>
<dataflow id="114" from="icmp_ln416" to="br_ln416" fromId="14" toId="16">
</dataflow>
<dataflow id="115" from="i_38" to="zext_ln416" fromId="11" toId="17">
</dataflow>
<dataflow id="116" from="i_38" to="trunc_ln417" fromId="11" toId="18">
</dataflow>
<dataflow id="118" from="_ssdm_op_BitConcatenate.i5.i2.i3" to="shl_ln" fromId="117" toId="19">
</dataflow>
<dataflow id="119" from="trunc_ln417" to="shl_ln" fromId="18" toId="19">
</dataflow>
<dataflow id="120" from="StgValue_88" to="shl_ln" fromId="88" toId="19">
</dataflow>
<dataflow id="121" from="shl_ln" to="zext_ln417" fromId="19" toId="20">
</dataflow>
<dataflow id="122" from="seed" to="seed_addr" fromId="84" toId="21">
</dataflow>
<dataflow id="124" from="StgValue_123" to="seed_addr" fromId="123" toId="21">
</dataflow>
<dataflow id="125" from="zext_ln417" to="seed_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="126" from="seed_addr" to="seed_load" fromId="21" toId="22">
</dataflow>
<dataflow id="127" from="shl_ln" to="or_ln31" fromId="19" toId="23">
</dataflow>
<dataflow id="129" from="StgValue_128" to="or_ln31" fromId="128" toId="23">
</dataflow>
<dataflow id="130" from="or_ln31" to="zext_ln31" fromId="23" toId="24">
</dataflow>
<dataflow id="131" from="seed" to="seed_addr_8" fromId="84" toId="25">
</dataflow>
<dataflow id="132" from="StgValue_123" to="seed_addr_8" fromId="123" toId="25">
</dataflow>
<dataflow id="133" from="zext_ln31" to="seed_addr_8" fromId="24" toId="25">
</dataflow>
<dataflow id="134" from="seed_addr_8" to="seed_load_8" fromId="25" toId="26">
</dataflow>
<dataflow id="135" from="state_s" to="state_s_addr" fromId="85" toId="27">
</dataflow>
<dataflow id="136" from="StgValue_123" to="state_s_addr" fromId="123" toId="27">
</dataflow>
<dataflow id="137" from="zext_ln416" to="state_s_addr" fromId="17" toId="27">
</dataflow>
<dataflow id="138" from="state_s_addr" to="state_s_load" fromId="27" toId="28">
</dataflow>
<dataflow id="139" from="i_39" to="store_ln416" fromId="15" toId="29">
</dataflow>
<dataflow id="140" from="i" to="store_ln416" fromId="8" toId="29">
</dataflow>
<dataflow id="141" from="seed_addr" to="seed_load" fromId="21" toId="30">
</dataflow>
<dataflow id="142" from="seed_addr_8" to="seed_load_8" fromId="25" toId="31">
</dataflow>
<dataflow id="143" from="shl_ln" to="or_ln31_13" fromId="19" toId="32">
</dataflow>
<dataflow id="145" from="StgValue_144" to="or_ln31_13" fromId="144" toId="32">
</dataflow>
<dataflow id="146" from="or_ln31_13" to="zext_ln31_31" fromId="32" toId="33">
</dataflow>
<dataflow id="147" from="seed" to="seed_addr_9" fromId="84" toId="34">
</dataflow>
<dataflow id="148" from="StgValue_123" to="seed_addr_9" fromId="123" toId="34">
</dataflow>
<dataflow id="149" from="zext_ln31_31" to="seed_addr_9" fromId="33" toId="34">
</dataflow>
<dataflow id="150" from="seed_addr_9" to="seed_load_9" fromId="34" toId="35">
</dataflow>
<dataflow id="151" from="shl_ln" to="or_ln31_14" fromId="19" toId="36">
</dataflow>
<dataflow id="153" from="StgValue_152" to="or_ln31_14" fromId="152" toId="36">
</dataflow>
<dataflow id="154" from="or_ln31_14" to="zext_ln31_32" fromId="36" toId="37">
</dataflow>
<dataflow id="155" from="seed" to="seed_addr_10" fromId="84" toId="38">
</dataflow>
<dataflow id="156" from="StgValue_123" to="seed_addr_10" fromId="123" toId="38">
</dataflow>
<dataflow id="157" from="zext_ln31_32" to="seed_addr_10" fromId="37" toId="38">
</dataflow>
<dataflow id="158" from="seed_addr_10" to="seed_load_10" fromId="38" toId="39">
</dataflow>
<dataflow id="159" from="state_s_addr" to="state_s_load" fromId="27" toId="40">
</dataflow>
<dataflow id="160" from="seed_addr_9" to="seed_load_9" fromId="34" toId="41">
</dataflow>
<dataflow id="161" from="seed_addr_10" to="seed_load_10" fromId="38" toId="42">
</dataflow>
<dataflow id="162" from="shl_ln" to="or_ln31_15" fromId="19" toId="43">
</dataflow>
<dataflow id="164" from="StgValue_163" to="or_ln31_15" fromId="163" toId="43">
</dataflow>
<dataflow id="165" from="or_ln31_15" to="zext_ln31_33" fromId="43" toId="44">
</dataflow>
<dataflow id="166" from="seed" to="seed_addr_11" fromId="84" toId="45">
</dataflow>
<dataflow id="167" from="StgValue_123" to="seed_addr_11" fromId="123" toId="45">
</dataflow>
<dataflow id="168" from="zext_ln31_33" to="seed_addr_11" fromId="44" toId="45">
</dataflow>
<dataflow id="169" from="seed_addr_11" to="seed_load_11" fromId="45" toId="46">
</dataflow>
<dataflow id="170" from="shl_ln" to="or_ln31_16" fromId="19" toId="47">
</dataflow>
<dataflow id="172" from="StgValue_171" to="or_ln31_16" fromId="171" toId="47">
</dataflow>
<dataflow id="173" from="or_ln31_16" to="zext_ln31_34" fromId="47" toId="48">
</dataflow>
<dataflow id="174" from="seed" to="seed_addr_12" fromId="84" toId="49">
</dataflow>
<dataflow id="175" from="StgValue_123" to="seed_addr_12" fromId="123" toId="49">
</dataflow>
<dataflow id="176" from="zext_ln31_34" to="seed_addr_12" fromId="48" toId="49">
</dataflow>
<dataflow id="177" from="seed_addr_12" to="seed_load_12" fromId="49" toId="50">
</dataflow>
<dataflow id="178" from="seed_addr_11" to="seed_load_11" fromId="45" toId="51">
</dataflow>
<dataflow id="179" from="seed_addr_12" to="seed_load_12" fromId="49" toId="52">
</dataflow>
<dataflow id="180" from="shl_ln" to="or_ln31_17" fromId="19" toId="53">
</dataflow>
<dataflow id="182" from="StgValue_181" to="or_ln31_17" fromId="181" toId="53">
</dataflow>
<dataflow id="183" from="or_ln31_17" to="zext_ln31_35" fromId="53" toId="54">
</dataflow>
<dataflow id="184" from="seed" to="seed_addr_13" fromId="84" toId="55">
</dataflow>
<dataflow id="185" from="StgValue_123" to="seed_addr_13" fromId="123" toId="55">
</dataflow>
<dataflow id="186" from="zext_ln31_35" to="seed_addr_13" fromId="54" toId="55">
</dataflow>
<dataflow id="187" from="seed_addr_13" to="seed_load_13" fromId="55" toId="56">
</dataflow>
<dataflow id="188" from="shl_ln" to="or_ln31_18" fromId="19" toId="57">
</dataflow>
<dataflow id="190" from="StgValue_189" to="or_ln31_18" fromId="189" toId="57">
</dataflow>
<dataflow id="191" from="or_ln31_18" to="zext_ln31_36" fromId="57" toId="58">
</dataflow>
<dataflow id="192" from="seed" to="seed_addr_14" fromId="84" toId="59">
</dataflow>
<dataflow id="193" from="StgValue_123" to="seed_addr_14" fromId="123" toId="59">
</dataflow>
<dataflow id="194" from="zext_ln31_36" to="seed_addr_14" fromId="58" toId="59">
</dataflow>
<dataflow id="195" from="seed_addr_14" to="seed_load_14" fromId="59" toId="60">
</dataflow>
<dataflow id="197" from="_ssdm_op_SpecLoopName" to="specloopname_ln386" fromId="196" toId="61">
</dataflow>
<dataflow id="199" from="empty_36" to="specloopname_ln386" fromId="198" toId="61">
</dataflow>
<dataflow id="200" from="seed_addr_13" to="seed_load_13" fromId="55" toId="62">
</dataflow>
<dataflow id="201" from="seed_addr_14" to="seed_load_14" fromId="59" toId="63">
</dataflow>
<dataflow id="203" from="_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8" to="r_15_7_i" fromId="202" toId="64">
</dataflow>
<dataflow id="204" from="seed_load_14" to="r_15_7_i" fromId="63" toId="64">
</dataflow>
<dataflow id="205" from="seed_load_13" to="r_15_7_i" fromId="62" toId="64">
</dataflow>
<dataflow id="206" from="seed_load_12" to="r_15_7_i" fromId="52" toId="64">
</dataflow>
<dataflow id="207" from="seed_load_11" to="r_15_7_i" fromId="51" toId="64">
</dataflow>
<dataflow id="208" from="seed_load_10" to="r_15_7_i" fromId="42" toId="64">
</dataflow>
<dataflow id="209" from="seed_load_9" to="r_15_7_i" fromId="41" toId="64">
</dataflow>
<dataflow id="210" from="seed_load_8" to="r_15_7_i" fromId="31" toId="64">
</dataflow>
<dataflow id="211" from="seed_load" to="r_15_7_i" fromId="30" toId="64">
</dataflow>
<dataflow id="212" from="state_s_load" to="xor_ln417" fromId="40" toId="65">
</dataflow>
<dataflow id="213" from="r_15_7_i" to="xor_ln417" fromId="64" toId="65">
</dataflow>
<dataflow id="214" from="xor_ln417" to="store_ln417" fromId="65" toId="66">
</dataflow>
<dataflow id="215" from="state_s_addr" to="store_ln417" fromId="27" toId="66">
</dataflow>
<dataflow id="216" from="icmp_ln416" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="217" from="icmp_ln416" to="StgValue_3" fromId="14" toId="3">
</dataflow>
<dataflow id="218" from="icmp_ln416" to="StgValue_4" fromId="14" toId="4">
</dataflow>
<dataflow id="219" from="icmp_ln416" to="StgValue_5" fromId="14" toId="5">
</dataflow>
</dataflows>


</stg>
