
nios4usb_app.elf:     file format elf32-littlenios2
nios4usb_app.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00010020

Program Header:
    LOAD off    0x00001000 vaddr 0x00010000 paddr 0x00010000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00010020 paddr 0x00010020 align 2**12
         filesz 0x000074f4 memsz 0x000074f4 flags r-x
    LOAD off    0x00008514 vaddr 0x00017514 paddr 0x000177f8 align 2**12
         filesz 0x000002e4 memsz 0x000002e4 flags rw-
    LOAD off    0x00008adc vaddr 0x00017adc paddr 0x00017adc align 2**12
         filesz 0x00000000 memsz 0x00000094 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00010000  00010000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000000  00010020  00010020  000087f8  2**0
                  CONTENTS
  2 .text         000073c0  00010020  00010020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000134  000173e0  000173e0  000083e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       000002e4  00017514  000177f8  00008514  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000094  00017adc  00017adc  00008adc  2**2
                  ALLOC, SMALL_DATA
  6 .oc_mem       00000000  00017b70  00017b70  000087f8  2**0
                  CONTENTS
  7 .comment      00000023  00000000  00000000  000087f8  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 000005e8  00000000  00000000  00008820  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   00007761  00000000  00000000  00008e08  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002a48  00000000  00000000  00010569  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   000038a6  00000000  00000000  00012fb1  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00000f00  00000000  00000000  00016858  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0000233c  00000000  00000000  00017758  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    000069a7  00000000  00000000  00019a94  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000010  00000000  00000000  0002043c  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000948  00000000  00000000  00020450  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  00022ab2  2**0
                  CONTENTS, READONLY
 18 .cpu          00000009  00000000  00000000  00022ab5  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  00022abe  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  00022abf  2**0
                  CONTENTS, READONLY
 21 .sysid_hash   00000004  00000000  00000000  00022ac0  2**0
                  CONTENTS, READONLY
 22 .sysid_base   00000004  00000000  00000000  00022ac4  2**0
                  CONTENTS, READONLY
 23 .sysid_time   00000004  00000000  00000000  00022ac8  2**0
                  CONTENTS, READONLY
 24 .stderr_dev   0000000b  00000000  00000000  00022acc  2**0
                  CONTENTS, READONLY
 25 .stdin_dev    0000000b  00000000  00000000  00022ad7  2**0
                  CONTENTS, READONLY
 26 .stdout_dev   0000000b  00000000  00000000  00022ae2  2**0
                  CONTENTS, READONLY
 27 .sopc_system_name 00000008  00000000  00000000  00022aed  2**0
                  CONTENTS, READONLY
 28 .quartus_project_dir 00000056  00000000  00000000  00022af5  2**0
                  CONTENTS, READONLY
 29 .jdi          0000589f  00000000  00000000  00022b4b  2**0
                  CONTENTS, READONLY
 30 .sopcinfo     000af468  00000000  00000000  000283ea  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00010000 l    d  .entry	00000000 .entry
00010020 l    d  .exceptions	00000000 .exceptions
00010020 l    d  .text	00000000 .text
000173e0 l    d  .rodata	00000000 .rodata
00017514 l    d  .rwdata	00000000 .rwdata
00017adc l    d  .bss	00000000 .bss
00017b70 l    d  .oc_mem	00000000 .oc_mem
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../nios4usb_bsp//obj/HAL/src/crt0.o
00010058 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 pll_rcfg.c
00000000 l    df *ABS*	00000000 vctcxo_tamer.c
00000000 l    df *ABS*	00000000 s_round.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 lib2-mul.c
00000000 l    df *ABS*	00000000 divsf3.c
00000000 l    df *ABS*	00000000 mulsf3.c
00000000 l    df *ABS*	00000000 floatsisf.c
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 divdf3.c
00000000 l    df *ABS*	00000000 gedf2.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 fixdfsi.c
00000000 l    df *ABS*	00000000 extendsfdf2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 alt_load.c
00015f50 l     F .text	00000068 alt_load_section
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
000160a8 l     F .text	00000034 alt_dev_reg
00017514 l     O .rwdata	0000002c jtag_uart_0
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_spi.c
00000000 l    df *ABS*	00000000 i2c_opencores.c
00000000 l    df *ABS*	00000000 alt_close.c
00016868 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
0001699c l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
000169c8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
00016ac8 l     F .text	000000e4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
00016c28 l     F .text	0000003c alt_get_errno
00016c64 l     F .text	000000ec alt_file_locked
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 impure.c
000176e8 l     O .rwdata	000000e0 impure_data
00000000 l    df *ABS*	00000000 alt_exit.c
0001603c g     F .text	0000006c alt_main
000100d0 g     F .text	00000058 Check_Periph_ID
000177f8 g       *ABS*	00000000 __flash_rwdata_start
00017adc g     O .bss	00000001 block
00013404 g     F .text	00000100 round
00017af0 g     O .bss	00000040 glEp0Buffer_Tx
00013754 g     F .text	00000440 .hidden __divsf3
000177ca g     O .rwdata	00000002 converted_val
00015364 g     F .text	000000dc .hidden __gtdf2
00016f30 g     F .text	00000024 altera_nios2_gen2_irq_init
00010000 g     F .entry	0000000c __reset
00010800 g     F .text	0000011c Control_TCXO_ADF
00010020 g       *ABS*	00000000 __flash_exceptions_start
00017aec g     O .bss	00000004 errno
00017ae4 g     O .bss	00000004 alt_argv
0001f7c8 g       *ABS*	00000000 _gp
00017568 g     O .rwdata	00000180 alt_fd_list
00016f54 g     F .text	00000090 alt_find_dev
00016bac g     F .text	0000007c alt_io_redirect
00016650 g     F .text	000000c0 I2C_start
00011088 g     F .text	000001c0 Modify_BRDSPI16_Reg_bits
0001621c g     F .text	000000ec altera_avalon_jtag_uart_read
00013670 g     F .text	00000064 .hidden __udivsi3
00012fd8 g     F .text	0000006c vctcxo_tamer_enable_isr
00013504 g     F .text	00000074 .hidden __fixunsdfsi
000109c4 g     F .text	00000090 GetPLLCFG_Base
000177e8 g     O .rwdata	00000004 alt_max_fd
00015dbc g     F .text	00000110 .hidden __extendsfdf2
00017adf g     O .bss	00000001 vctcxo_tamer_ctrl_reg
000140e8 g     F .text	000008ac .hidden __adddf3
00010fe4 g     F .text	000000a4 ResetPLL
00010a54 g     F .text	00000460 UpdatePLLCFG
000177f0 g     O .rwdata	00000004 _global_impure_ptr
00017b70 g       *ABS*	00000000 __bss_end
00013044 g     F .text	00000040 vctcxo_tamer_clear_isr
00017540 g     O .rwdata	00000028 alt_dev_null
00013148 g     F .text	000000f0 vctcxo_tamer_read_count
00012d44 g     F .text	00000088 set_pll_config
0001697c g     F .text	00000020 alt_dcache_flush_all
00010eb4 g     F .text	00000130 UpdatePHCFG
00015d3c g     F .text	00000080 .hidden __fixdfsi
00010000 g       *ABS*	00000000 __alt_mem_oc_mem
000177f8 g       *ABS*	00000000 __ram_rwdata_end
00012ef8 g     F .text	00000034 vctcxo_tamer_read
000177e0 g     O .rwdata	00000008 alt_dev_list
00017514 g       *ABS*	00000000 __ram_rodata_end
000136d4 g     F .text	00000058 .hidden __umodsi3
00017b70 g       *ABS*	00000000 end
00018000 g       *ABS*	00000000 __alt_stack_pointer
00015ecc g     F .text	00000064 .hidden __clzsi2
00016308 g     F .text	00000094 altera_avalon_jtag_uart_write
00012dcc g     F .text	0000003c set_CxCnt
0001721c g     F .text	00000190 __call_exitprocs
00017add g     O .bss	00000001 test
00010020 g     F .text	0000003c _start
0001639c g     F .text	000001fc alt_avalon_spi_command
00016114 g     F .text	00000048 alt_sys_init
00013fc4 g     F .text	00000124 .hidden __floatsisf
000177d4 g     O .rwdata	00000002 vctcxo_trim_dac_value
0001372c g     F .text	00000028 .hidden __mulsi3
00017514 g       *ABS*	00000000 __ram_rwdata_start
000173e0 g       *ABS*	00000000 __ram_rodata_start
00012f6c g     F .text	0000006c vctcxo_tamer_reset_counters
0001615c g     F .text	00000060 altera_avalon_jtag_uart_read_fd
000170ec g     F .text	000000c4 alt_get_fd
000132a4 g     F .text	000000e8 vctcxo_tamer_isr
00010730 g     F .text	000000d0 Control_TCXO_DAC
0001091c g     F .text	000000a8 change_ADC_tpat
000102b0 g     F .text	00000480 init_ADC
000171d0 g     F .text	00000030 memcmp
00017b70 g       *ABS*	00000000 __alt_stack_base
00013084 g     F .text	000000c4 vctcxo_tamer_set_tune_mode
00014994 g     F .text	000009d0 .hidden __divdf3
00016fe4 g     F .text	00000108 alt_find_file
00016a04 g     F .text	000000a4 alt_dev_llist_insert
00012c74 g     F .text	000000d0 get_pll_config
00017adc g       *ABS*	00000000 __bss_start
00015f30 g     F .text	00000020 memset
00011248 g     F .text	00001a2c main
00017ae8 g     O .bss	00000004 alt_envp
000161bc g     F .text	00000060 altera_avalon_jtag_uart_write_fd
00010128 g     F .text	00000084 getFifoData
00012e84 g     F .text	00000074 start_Reconfig
000101ac g     F .text	00000104 Configure_LM75
000177ec g     O .rwdata	00000004 alt_errno
00013578 g     F .text	00000084 .hidden __divsi3
00013b94 g     F .text	00000430 .hidden __mulsf3
00016710 g     F .text	00000094 I2C_read
000173e0 g       *ABS*	00000000 __flash_rodata_start
000160dc g     F .text	00000038 alt_irq_init
00016eac g     F .text	00000084 alt_release_fd
000173e0 g     O .rodata	00000100 .hidden __clz_tab
0001338c g     F .text	0000003c vctcxo_tamer_init
000177d0 g     O .rwdata	00000004 LMS_Ctrl_Packet_Rx
000177f4 g     O .rwdata	00000004 _impure_ptr
00017ae0 g     O .bss	00000004 alt_argc
00012f2c g     F .text	00000040 vctcxo_tamer_write
000177d8 g     O .rwdata	00000008 alt_fs_list
000177c8 g     O .rwdata	00000002 dac_val
00016598 g     F .text	000000b8 I2C_init
00010020 g       *ABS*	00000000 __ram_exceptions_start
00012e08 g     F .text	0000007c set_Phase
000177f8 g       *ABS*	00000000 _edata
00017b70 g       *ABS*	00000000 _end
00010020 g       *ABS*	00000000 __ram_exceptions_end
00017ade g     O .bss	00000001 cmd_errors
000171b0 g     F .text	00000020 exit
000135fc g     F .text	00000074 .hidden __modsi3
00018000 g       *ABS*	00000000 __alt_data_end
000173ac g     F .text	00000034 _exit
0001005c g     F .text	00000074 Check_many_blocks
00017200 g     F .text	0000001c strlen
00016d50 g     F .text	0000015c open
00015364 g     F .text	000000dc .hidden __gedf2
000177cc g     O .rwdata	00000004 LMS_Ctrl_Packet_Tx
000133c8 g     F .text	0000003c vctcxo_tamer_dis
00016aa8 g     F .text	00000020 alt_icache_flush_all
00013238 g     F .text	0000006c vctcxo_trim_dac_write
00015440 g     F .text	000008fc .hidden __subdf3
000168a4 g     F .text	000000d8 close
00015fb8 g     F .text	00000084 alt_load
000167a4 g     F .text	000000c4 I2C_write
00017b30 g     O .bss	00000040 glEp0Buffer_Rx



Disassembly of section .entry:

00010000 <__reset>:
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
   10000:	00400074 	movhi	at,1
    ori r1, r1, %lo(_start)
   10004:	08400814 	ori	at,at,32
    jmp r1
   10008:	0800683a 	jmp	at
	...

Disassembly of section .text:

00010020 <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
   10020:	06c00074 	movhi	sp,1
    ori sp, sp, %lo(__alt_stack_pointer)
   10024:	dee00014 	ori	sp,sp,32768
    movhi gp, %hi(_gp)
   10028:	06800074 	movhi	gp,1
    ori gp, gp, %lo(_gp)
   1002c:	d6bdf214 	ori	gp,gp,63432
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
   10030:	00800074 	movhi	r2,1
    ori r2, r2, %lo(__bss_start)
   10034:	109eb714 	ori	r2,r2,31452

    movhi r3, %hi(__bss_end)
   10038:	00c00074 	movhi	r3,1
    ori r3, r3, %lo(__bss_end)
   1003c:	18dedc14 	ori	r3,r3,31600

    beq r2, r3, 1f
   10040:	10c00326 	beq	r2,r3,10050 <_start+0x30>

0:
    stw zero, (r2)
   10044:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
   10048:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
   1004c:	10fffd36 	bltu	r2,r3,10044 <_gp+0xffff087c>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
   10050:	0015fb80 	call	15fb8 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
   10054:	001603c0 	call	1603c <alt_main>

00010058 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
   10058:	003fff06 	br	10058 <_gp+0xffff0890>

0001005c <Check_many_blocks>:


/**	This function checks if all blocks could fit in data field.
*	If blocks will not fit, function returns TRUE. */
unsigned char Check_many_blocks (unsigned char block_size)
{
   1005c:	defffc04 	addi	sp,sp,-16
   10060:	dfc00315 	stw	ra,12(sp)
   10064:	df000215 	stw	fp,8(sp)
   10068:	dc000115 	stw	r16,4(sp)
   1006c:	df000204 	addi	fp,sp,8
   10070:	2005883a 	mov	r2,r4
   10074:	e0bffe05 	stb	r2,-8(fp)
	if (LMS_Ctrl_Packet_Rx->Header.Data_blocks > (sizeof(LMS_Ctrl_Packet_Tx->Data_field)/block_size))
   10078:	d0a00217 	ldw	r2,-32760(gp)
   1007c:	14000083 	ldbu	r16,2(r2)
   10080:	e0bffe03 	ldbu	r2,-8(fp)
   10084:	100b883a 	mov	r5,r2
   10088:	01000e04 	movi	r4,56
   1008c:	00136700 	call	13670 <__udivsi3>
   10090:	1007883a 	mov	r3,r2
   10094:	80803fcc 	andi	r2,r16,255
   10098:	18c03fcc 	andi	r3,r3,255
   1009c:	1880052e 	bgeu	r3,r2,100b4 <Check_many_blocks+0x58>
	{
		LMS_Ctrl_Packet_Tx->Header.Status = STATUS_BLOCKS_ERROR_CMD;
   100a0:	d0a00117 	ldw	r2,-32764(gp)
   100a4:	00c00104 	movi	r3,4
   100a8:	10c00045 	stb	r3,1(r2)
		return 1;
   100ac:	00800044 	movi	r2,1
   100b0:	00000106 	br	100b8 <Check_many_blocks+0x5c>
	}
	else return 0;
   100b4:	0005883a 	mov	r2,zero
	return 1;
}
   100b8:	e6ffff04 	addi	sp,fp,-4
   100bc:	dfc00217 	ldw	ra,8(sp)
   100c0:	df000117 	ldw	fp,4(sp)
   100c4:	dc000017 	ldw	r16,0(sp)
   100c8:	dec00304 	addi	sp,sp,12
   100cc:	f800283a 	ret

000100d0 <Check_Periph_ID>:

/** Cchecks if peripheral ID is valid.
 Returns 1 if valid, else 0. */
unsigned char Check_Periph_ID (unsigned char max_periph_id, unsigned char Periph_ID)
{
   100d0:	defffd04 	addi	sp,sp,-12
   100d4:	df000215 	stw	fp,8(sp)
   100d8:	df000204 	addi	fp,sp,8
   100dc:	2007883a 	mov	r3,r4
   100e0:	2805883a 	mov	r2,r5
   100e4:	e0fffe05 	stb	r3,-8(fp)
   100e8:	e0bfff05 	stb	r2,-4(fp)
		if (LMS_Ctrl_Packet_Rx->Header.Periph_ID > max_periph_id)
   100ec:	d0a00217 	ldw	r2,-32760(gp)
   100f0:	108000c3 	ldbu	r2,3(r2)
   100f4:	10803fcc 	andi	r2,r2,255
   100f8:	e0fffe03 	ldbu	r3,-8(fp)
   100fc:	1880052e 	bgeu	r3,r2,10114 <Check_Periph_ID+0x44>
		{
		LMS_Ctrl_Packet_Tx->Header.Status = STATUS_INVALID_PERIPH_ID_CMD;
   10100:	d0a00117 	ldw	r2,-32764(gp)
   10104:	00c00204 	movi	r3,8
   10108:	10c00045 	stb	r3,1(r2)
		return 0;
   1010c:	0005883a 	mov	r2,zero
   10110:	00000106 	br	10118 <Check_Periph_ID+0x48>
		}
	else return 1;
   10114:	00800044 	movi	r2,1
}
   10118:	e037883a 	mov	sp,fp
   1011c:	df000017 	ldw	fp,0(sp)
   10120:	dec00104 	addi	sp,sp,4
   10124:	f800283a 	ret

00010128 <getFifoData>:

/**
 * Gets 64 bytes packet from FIFO.
 */
void getFifoData(uint8_t *buf, uint8_t k)
{
   10128:	defffb04 	addi	sp,sp,-20
   1012c:	df000415 	stw	fp,16(sp)
   10130:	df000404 	addi	fp,sp,16
   10134:	e13ffe15 	stw	r4,-8(fp)
   10138:	2805883a 	mov	r2,r5
   1013c:	e0bfff05 	stb	r2,-4(fp)
	uint8_t cnt = 0;
   10140:	e03ffc05 	stb	zero,-16(fp)
	uint32_t* dest = (uint32_t*)buf;
   10144:	e0bffe17 	ldw	r2,-8(fp)
   10148:	e0bffd15 	stw	r2,-12(fp)
	for(cnt=0; cnt<k/sizeof(uint32_t); ++cnt)
   1014c:	e03ffc05 	stb	zero,-16(fp)
   10150:	00000c06 	br	10184 <getFifoData+0x5c>
	{
		dest[cnt] = IORD(AV_FIFO_INT_0_BASE, 1);	// Read Data from FIFO
   10154:	e0bffc03 	ldbu	r2,-16(fp)
   10158:	1085883a 	add	r2,r2,r2
   1015c:	1085883a 	add	r2,r2,r2
   10160:	1007883a 	mov	r3,r2
   10164:	e0bffd17 	ldw	r2,-12(fp)
   10168:	10c5883a 	add	r2,r2,r3
   1016c:	00c1f904 	movi	r3,2020
   10170:	18c00037 	ldwio	r3,0(r3)
   10174:	10c00015 	stw	r3,0(r2)
 */
void getFifoData(uint8_t *buf, uint8_t k)
{
	uint8_t cnt = 0;
	uint32_t* dest = (uint32_t*)buf;
	for(cnt=0; cnt<k/sizeof(uint32_t); ++cnt)
   10178:	e0bffc03 	ldbu	r2,-16(fp)
   1017c:	10800044 	addi	r2,r2,1
   10180:	e0bffc05 	stb	r2,-16(fp)
   10184:	e0bfff03 	ldbu	r2,-4(fp)
   10188:	1004d0ba 	srli	r2,r2,2
   1018c:	10803fcc 	andi	r2,r2,255
   10190:	e0fffc03 	ldbu	r3,-16(fp)
   10194:	18bfef36 	bltu	r3,r2,10154 <_gp+0xffff098c>
	{
		dest[cnt] = IORD(AV_FIFO_INT_0_BASE, 1);	// Read Data from FIFO
	};
}
   10198:	0001883a 	nop
   1019c:	e037883a 	mov	sp,fp
   101a0:	df000017 	ldw	fp,0(sp)
   101a4:	dec00104 	addi	sp,sp,4
   101a8:	f800283a 	ret

000101ac <Configure_LM75>:
/**
 * Configures LM75
 */

void Configure_LM75(void)
{
   101ac:	defffd04 	addi	sp,sp,-12
   101b0:	dfc00215 	stw	ra,8(sp)
   101b4:	df000115 	stw	fp,4(sp)
   101b8:	df000104 	addi	fp,sp,4
	int spirez;

	// OS polarity configuration
	spirez = I2C_start(I2C_OPENCORES_0_BASE, LM75_I2C_ADDR, 0);
   101bc:	000d883a 	mov	r6,zero
   101c0:	01401204 	movi	r5,72
   101c4:	0101d804 	movi	r4,1888
   101c8:	00166500 	call	16650 <I2C_start>
   101cc:	e0bfff15 	stw	r2,-4(fp)
	spirez = I2C_write(I2C_OPENCORES_0_BASE, 0x01, 0);				// Pointer = configuration register
   101d0:	000d883a 	mov	r6,zero
   101d4:	01400044 	movi	r5,1
   101d8:	0101d804 	movi	r4,1888
   101dc:	00167a40 	call	167a4 <I2C_write>
   101e0:	e0bfff15 	stw	r2,-4(fp)
	//spirez = I2C_start(I2C_OPENCORES_0_BASE, LM75_I2C_ADDR, 1);
	spirez = I2C_write(I2C_OPENCORES_0_BASE, 0x04, 1);				//Configuration value: OS polarity = 1, Comparator/int = 0, Shutdown = 0
   101e4:	01800044 	movi	r6,1
   101e8:	01400104 	movi	r5,4
   101ec:	0101d804 	movi	r4,1888
   101f0:	00167a40 	call	167a4 <I2C_write>
   101f4:	e0bfff15 	stw	r2,-4(fp)

	// THYST configuration
	spirez = I2C_start(I2C_OPENCORES_0_BASE, LM75_I2C_ADDR, 0);
   101f8:	000d883a 	mov	r6,zero
   101fc:	01401204 	movi	r5,72
   10200:	0101d804 	movi	r4,1888
   10204:	00166500 	call	16650 <I2C_start>
   10208:	e0bfff15 	stw	r2,-4(fp)
	spirez = I2C_write(I2C_OPENCORES_0_BASE, 0x02, 0);				// Pointer = THYST register
   1020c:	000d883a 	mov	r6,zero
   10210:	01400084 	movi	r5,2
   10214:	0101d804 	movi	r4,1888
   10218:	00167a40 	call	167a4 <I2C_write>
   1021c:	e0bfff15 	stw	r2,-4(fp)
	//spirez = I2C_start(I2C_OPENCORES_0_BASE, LM75_I2C_ADDR, 1);
	spirez = I2C_write(I2C_OPENCORES_0_BASE, 45, 0);				// Set THYST H
   10220:	000d883a 	mov	r6,zero
   10224:	01400b44 	movi	r5,45
   10228:	0101d804 	movi	r4,1888
   1022c:	00167a40 	call	167a4 <I2C_write>
   10230:	e0bfff15 	stw	r2,-4(fp)
	spirez = I2C_write(I2C_OPENCORES_0_BASE,  0, 1);				// Set THYST L
   10234:	01800044 	movi	r6,1
   10238:	000b883a 	mov	r5,zero
   1023c:	0101d804 	movi	r4,1888
   10240:	00167a40 	call	167a4 <I2C_write>
   10244:	e0bfff15 	stw	r2,-4(fp)

	// TOS configuration
	spirez = I2C_start(I2C_OPENCORES_0_BASE, LM75_I2C_ADDR, 0);
   10248:	000d883a 	mov	r6,zero
   1024c:	01401204 	movi	r5,72
   10250:	0101d804 	movi	r4,1888
   10254:	00166500 	call	16650 <I2C_start>
   10258:	e0bfff15 	stw	r2,-4(fp)
	spirez = I2C_write(I2C_OPENCORES_0_BASE, 0x03, 0);				// Pointer = TOS register
   1025c:	000d883a 	mov	r6,zero
   10260:	014000c4 	movi	r5,3
   10264:	0101d804 	movi	r4,1888
   10268:	00167a40 	call	167a4 <I2C_write>
   1026c:	e0bfff15 	stw	r2,-4(fp)
	//spirez = I2C_start(I2C_OPENCORES_0_BASE, LM75_I2C_ADDR, 1);
	spirez = I2C_write(I2C_OPENCORES_0_BASE, 55, 0);				// Set TOS H
   10270:	000d883a 	mov	r6,zero
   10274:	01400dc4 	movi	r5,55
   10278:	0101d804 	movi	r4,1888
   1027c:	00167a40 	call	167a4 <I2C_write>
   10280:	e0bfff15 	stw	r2,-4(fp)
	spirez = I2C_write(I2C_OPENCORES_0_BASE,  0, 1);				// Set TOS L
   10284:	01800044 	movi	r6,1
   10288:	000b883a 	mov	r5,zero
   1028c:	0101d804 	movi	r4,1888
   10290:	00167a40 	call	167a4 <I2C_write>
   10294:	e0bfff15 	stw	r2,-4(fp)
}
   10298:	0001883a 	nop
   1029c:	e037883a 	mov	sp,fp
   102a0:	dfc00117 	ldw	ra,4(sp)
   102a4:	df000017 	ldw	fp,0(sp)
   102a8:	dec00204 	addi	sp,sp,8
   102ac:	f800283a 	ret

000102b0 <init_ADC>:

void init_ADC()
{
   102b0:	defff904 	addi	sp,sp,-28
   102b4:	dfc00615 	stw	ra,24(sp)
   102b8:	df000515 	stw	fp,20(sp)
   102bc:	df000504 	addi	fp,sp,20
    //asm("nop"); asm("nop"); asm("nop");
    //IOWR(GPIO_0_BASE, 0x00, ui32_tmp & 0xFFFFFFFE);	//Set to 0


	// Disable ADC readout and reset
	wr_buf[0] = 0x00;	//Address
   102c0:	e03fff05 	stb	zero,-4(fp)
	wr_buf[1] = 0x02;	//Data
   102c4:	00800084 	movi	r2,2
   102c8:	e0bfff45 	stb	r2,-3(fp)
	//wr_buf[1] = 0x00;	//Data
	spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, SPI_NR_EXTADC, 2, wr_buf, 0, NULL, 0);
   102cc:	e0bfff04 	addi	r2,fp,-4
   102d0:	d8000215 	stw	zero,8(sp)
   102d4:	d8000115 	stw	zero,4(sp)
   102d8:	d8000015 	stw	zero,0(sp)
   102dc:	100f883a 	mov	r7,r2
   102e0:	01800084 	movi	r6,2
   102e4:	01400144 	movi	r5,5
   102e8:	0101d004 	movi	r4,1856
   102ec:	001639c0 	call	1639c <alt_avalon_spi_command>
   102f0:	e0bffe15 	stw	r2,-8(fp)

	// 0x01
	wr_buf[0] = 0x01;	//Address
   102f4:	00800044 	movi	r2,1
   102f8:	e0bfff05 	stb	r2,-4(fp)
	wr_buf[1] = 0x00;	//Data
   102fc:	e03fff45 	stb	zero,-3(fp)
	spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, SPI_NR_EXTADC, 2, wr_buf, 0, NULL, 0);
   10300:	e0bfff04 	addi	r2,fp,-4
   10304:	d8000215 	stw	zero,8(sp)
   10308:	d8000115 	stw	zero,4(sp)
   1030c:	d8000015 	stw	zero,0(sp)
   10310:	100f883a 	mov	r7,r2
   10314:	01800084 	movi	r6,2
   10318:	01400144 	movi	r5,5
   1031c:	0101d004 	movi	r4,1856
   10320:	001639c0 	call	1639c <alt_avalon_spi_command>
   10324:	e0bffe15 	stw	r2,-8(fp)

	// 0x03
	wr_buf[0] = 0x03;	//Address
   10328:	008000c4 	movi	r2,3
   1032c:	e0bfff05 	stb	r2,-4(fp)
	//wr_buf[1] = 0x53;	//Data
	wr_buf[1] = 0x00;	//Data
   10330:	e03fff45 	stb	zero,-3(fp)
	spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, SPI_NR_EXTADC, 2, wr_buf, 0, NULL, 0);
   10334:	e0bfff04 	addi	r2,fp,-4
   10338:	d8000215 	stw	zero,8(sp)
   1033c:	d8000115 	stw	zero,4(sp)
   10340:	d8000015 	stw	zero,0(sp)
   10344:	100f883a 	mov	r7,r2
   10348:	01800084 	movi	r6,2
   1034c:	01400144 	movi	r5,5
   10350:	0101d004 	movi	r4,1856
   10354:	001639c0 	call	1639c <alt_avalon_spi_command>
   10358:	e0bffe15 	stw	r2,-8(fp)

	// 0x25
	wr_buf[0] = 0x25;	//Address
   1035c:	00800944 	movi	r2,37
   10360:	e0bfff05 	stb	r2,-4(fp)
	wr_buf[1] = 0x04;	//Data
   10364:	00800104 	movi	r2,4
   10368:	e0bfff45 	stb	r2,-3(fp)
	spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, SPI_NR_EXTADC, 2, wr_buf, 0, NULL, 0);
   1036c:	e0bfff04 	addi	r2,fp,-4
   10370:	d8000215 	stw	zero,8(sp)
   10374:	d8000115 	stw	zero,4(sp)
   10378:	d8000015 	stw	zero,0(sp)
   1037c:	100f883a 	mov	r7,r2
   10380:	01800084 	movi	r6,2
   10384:	01400144 	movi	r5,5
   10388:	0101d004 	movi	r4,1856
   1038c:	001639c0 	call	1639c <alt_avalon_spi_command>
   10390:	e0bffe15 	stw	r2,-8(fp)

	// 0x29
	wr_buf[0] = 0x29;	//Address
   10394:	00800a44 	movi	r2,41
   10398:	e0bfff05 	stb	r2,-4(fp)
	wr_buf[1] = 0x00;	//Data
   1039c:	e03fff45 	stb	zero,-3(fp)
	spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, SPI_NR_EXTADC, 2, wr_buf, 0, NULL, 0);
   103a0:	e0bfff04 	addi	r2,fp,-4
   103a4:	d8000215 	stw	zero,8(sp)
   103a8:	d8000115 	stw	zero,4(sp)
   103ac:	d8000015 	stw	zero,0(sp)
   103b0:	100f883a 	mov	r7,r2
   103b4:	01800084 	movi	r6,2
   103b8:	01400144 	movi	r5,5
   103bc:	0101d004 	movi	r4,1856
   103c0:	001639c0 	call	1639c <alt_avalon_spi_command>
   103c4:	e0bffe15 	stw	r2,-8(fp)

	// 0x2B
	wr_buf[0] = 0x2B;	//Address
   103c8:	00800ac4 	movi	r2,43
   103cc:	e0bfff05 	stb	r2,-4(fp)
	wr_buf[1] = 0x04;	//Data
   103d0:	00800104 	movi	r2,4
   103d4:	e0bfff45 	stb	r2,-3(fp)
	spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, SPI_NR_EXTADC, 2, wr_buf, 0, NULL, 0);
   103d8:	e0bfff04 	addi	r2,fp,-4
   103dc:	d8000215 	stw	zero,8(sp)
   103e0:	d8000115 	stw	zero,4(sp)
   103e4:	d8000015 	stw	zero,0(sp)
   103e8:	100f883a 	mov	r7,r2
   103ec:	01800084 	movi	r6,2
   103f0:	01400144 	movi	r5,5
   103f4:	0101d004 	movi	r4,1856
   103f8:	001639c0 	call	1639c <alt_avalon_spi_command>
   103fc:	e0bffe15 	stw	r2,-8(fp)

	// 0x3D
	wr_buf[0] = 0x3D;	//Address
   10400:	00800f44 	movi	r2,61
   10404:	e0bfff05 	stb	r2,-4(fp)
	wr_buf[1] = 0x00;	//Data
   10408:	e03fff45 	stb	zero,-3(fp)
	spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, SPI_NR_EXTADC, 2, wr_buf, 0, NULL, 0);
   1040c:	e0bfff04 	addi	r2,fp,-4
   10410:	d8000215 	stw	zero,8(sp)
   10414:	d8000115 	stw	zero,4(sp)
   10418:	d8000015 	stw	zero,0(sp)
   1041c:	100f883a 	mov	r7,r2
   10420:	01800084 	movi	r6,2
   10424:	01400144 	movi	r5,5
   10428:	0101d004 	movi	r4,1856
   1042c:	001639c0 	call	1639c <alt_avalon_spi_command>
   10430:	e0bffe15 	stw	r2,-8(fp)

	// 0x3F
	wr_buf[0] = 0x3F;	//Address
   10434:	00800fc4 	movi	r2,63
   10438:	e0bfff05 	stb	r2,-4(fp)
	wr_buf[1] = 0x00;	//Data
   1043c:	e03fff45 	stb	zero,-3(fp)
	spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, SPI_NR_EXTADC, 2, wr_buf, 0, NULL, 0);
   10440:	e0bfff04 	addi	r2,fp,-4
   10444:	d8000215 	stw	zero,8(sp)
   10448:	d8000115 	stw	zero,4(sp)
   1044c:	d8000015 	stw	zero,0(sp)
   10450:	100f883a 	mov	r7,r2
   10454:	01800084 	movi	r6,2
   10458:	01400144 	movi	r5,5
   1045c:	0101d004 	movi	r4,1856
   10460:	001639c0 	call	1639c <alt_avalon_spi_command>
   10464:	e0bffe15 	stw	r2,-8(fp)

	// 0x40
	wr_buf[0] = 0x40;	//Address
   10468:	00801004 	movi	r2,64
   1046c:	e0bfff05 	stb	r2,-4(fp)
	wr_buf[1] = 0x00;	//Data
   10470:	e03fff45 	stb	zero,-3(fp)
	spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, SPI_NR_EXTADC, 2, wr_buf, 0, NULL, 0);
   10474:	e0bfff04 	addi	r2,fp,-4
   10478:	d8000215 	stw	zero,8(sp)
   1047c:	d8000115 	stw	zero,4(sp)
   10480:	d8000015 	stw	zero,0(sp)
   10484:	100f883a 	mov	r7,r2
   10488:	01800084 	movi	r6,2
   1048c:	01400144 	movi	r5,5
   10490:	0101d004 	movi	r4,1856
   10494:	001639c0 	call	1639c <alt_avalon_spi_command>
   10498:	e0bffe15 	stw	r2,-8(fp)

	// 0x41
	wr_buf[0] = 0x41;	//Address
   1049c:	00801044 	movi	r2,65
   104a0:	e0bfff05 	stb	r2,-4(fp)
	wr_buf[1] = 0x00;	//Data
   104a4:	e03fff45 	stb	zero,-3(fp)
	spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, SPI_NR_EXTADC, 2, wr_buf, 0, NULL, 0);
   104a8:	e0bfff04 	addi	r2,fp,-4
   104ac:	d8000215 	stw	zero,8(sp)
   104b0:	d8000115 	stw	zero,4(sp)
   104b4:	d8000015 	stw	zero,0(sp)
   104b8:	100f883a 	mov	r7,r2
   104bc:	01800084 	movi	r6,2
   104c0:	01400144 	movi	r5,5
   104c4:	0101d004 	movi	r4,1856
   104c8:	001639c0 	call	1639c <alt_avalon_spi_command>
   104cc:	e0bffe15 	stw	r2,-8(fp)

	// 0x42
	wr_buf[0] = 0x42;	//Address
   104d0:	00801084 	movi	r2,66
   104d4:	e0bfff05 	stb	r2,-4(fp)
	//wr_buf[1] = 0x08;	//Data
	wr_buf[1] = 0x00;	//Data
   104d8:	e03fff45 	stb	zero,-3(fp)
	spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, SPI_NR_EXTADC, 2, wr_buf, 0, NULL, 0);
   104dc:	e0bfff04 	addi	r2,fp,-4
   104e0:	d8000215 	stw	zero,8(sp)
   104e4:	d8000115 	stw	zero,4(sp)
   104e8:	d8000015 	stw	zero,0(sp)
   104ec:	100f883a 	mov	r7,r2
   104f0:	01800084 	movi	r6,2
   104f4:	01400144 	movi	r5,5
   104f8:	0101d004 	movi	r4,1856
   104fc:	001639c0 	call	1639c <alt_avalon_spi_command>
   10500:	e0bffe15 	stw	r2,-8(fp)

	// 0x45
	wr_buf[0] = 0x45;	//Address
   10504:	00801144 	movi	r2,69
   10508:	e0bfff05 	stb	r2,-4(fp)
	wr_buf[1] = 0x00;	//Data
   1050c:	e03fff45 	stb	zero,-3(fp)
	spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, SPI_NR_EXTADC, 2, wr_buf, 0, NULL, 0);
   10510:	e0bfff04 	addi	r2,fp,-4
   10514:	d8000215 	stw	zero,8(sp)
   10518:	d8000115 	stw	zero,4(sp)
   1051c:	d8000015 	stw	zero,0(sp)
   10520:	100f883a 	mov	r7,r2
   10524:	01800084 	movi	r6,2
   10528:	01400144 	movi	r5,5
   1052c:	0101d004 	movi	r4,1856
   10530:	001639c0 	call	1639c <alt_avalon_spi_command>
   10534:	e0bffe15 	stw	r2,-8(fp)

	// 0x4A
	wr_buf[0] = 0x4A;	//Address
   10538:	00801284 	movi	r2,74
   1053c:	e0bfff05 	stb	r2,-4(fp)
	wr_buf[1] = 0x00;	//Data
   10540:	e03fff45 	stb	zero,-3(fp)
	spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, SPI_NR_EXTADC, 2, wr_buf, 0, NULL, 0);
   10544:	e0bfff04 	addi	r2,fp,-4
   10548:	d8000215 	stw	zero,8(sp)
   1054c:	d8000115 	stw	zero,4(sp)
   10550:	d8000015 	stw	zero,0(sp)
   10554:	100f883a 	mov	r7,r2
   10558:	01800084 	movi	r6,2
   1055c:	01400144 	movi	r5,5
   10560:	0101d004 	movi	r4,1856
   10564:	001639c0 	call	1639c <alt_avalon_spi_command>
   10568:	e0bffe15 	stw	r2,-8(fp)

	// 0x58
	wr_buf[0] = 0x58;	//Address
   1056c:	00801604 	movi	r2,88
   10570:	e0bfff05 	stb	r2,-4(fp)
	wr_buf[1] = 0x00;	//Data
   10574:	e03fff45 	stb	zero,-3(fp)
	spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, SPI_NR_EXTADC, 2, wr_buf, 0, NULL, 0);
   10578:	e0bfff04 	addi	r2,fp,-4
   1057c:	d8000215 	stw	zero,8(sp)
   10580:	d8000115 	stw	zero,4(sp)
   10584:	d8000015 	stw	zero,0(sp)
   10588:	100f883a 	mov	r7,r2
   1058c:	01800084 	movi	r6,2
   10590:	01400144 	movi	r5,5
   10594:	0101d004 	movi	r4,1856
   10598:	001639c0 	call	1639c <alt_avalon_spi_command>
   1059c:	e0bffe15 	stw	r2,-8(fp)

	// 0xBF
	wr_buf[0] = 0xBF;	//Address
   105a0:	00bfefc4 	movi	r2,-65
   105a4:	e0bfff05 	stb	r2,-4(fp)
	wr_buf[1] = 0x00;	//Data
   105a8:	e03fff45 	stb	zero,-3(fp)
	spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, SPI_NR_EXTADC, 2, wr_buf, 0, NULL, 0);
   105ac:	e0bfff04 	addi	r2,fp,-4
   105b0:	d8000215 	stw	zero,8(sp)
   105b4:	d8000115 	stw	zero,4(sp)
   105b8:	d8000015 	stw	zero,0(sp)
   105bc:	100f883a 	mov	r7,r2
   105c0:	01800084 	movi	r6,2
   105c4:	01400144 	movi	r5,5
   105c8:	0101d004 	movi	r4,1856
   105cc:	001639c0 	call	1639c <alt_avalon_spi_command>
   105d0:	e0bffe15 	stw	r2,-8(fp)

	// 0xC1
	wr_buf[0] = 0xC1;	//Address
   105d4:	00bff044 	movi	r2,-63
   105d8:	e0bfff05 	stb	r2,-4(fp)
	wr_buf[1] = 0x00;	//Data
   105dc:	e03fff45 	stb	zero,-3(fp)
	spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, SPI_NR_EXTADC, 2, wr_buf, 0, NULL, 0);
   105e0:	e0bfff04 	addi	r2,fp,-4
   105e4:	d8000215 	stw	zero,8(sp)
   105e8:	d8000115 	stw	zero,4(sp)
   105ec:	d8000015 	stw	zero,0(sp)
   105f0:	100f883a 	mov	r7,r2
   105f4:	01800084 	movi	r6,2
   105f8:	01400144 	movi	r5,5
   105fc:	0101d004 	movi	r4,1856
   10600:	001639c0 	call	1639c <alt_avalon_spi_command>
   10604:	e0bffe15 	stw	r2,-8(fp)

	// 0xCF
	wr_buf[0] = 0xCF;	//Address
   10608:	00bff3c4 	movi	r2,-49
   1060c:	e0bfff05 	stb	r2,-4(fp)
	wr_buf[1] = 0x00;	//Data
   10610:	e03fff45 	stb	zero,-3(fp)
	spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, SPI_NR_EXTADC, 2, wr_buf, 0, NULL, 0);
   10614:	e0bfff04 	addi	r2,fp,-4
   10618:	d8000215 	stw	zero,8(sp)
   1061c:	d8000115 	stw	zero,4(sp)
   10620:	d8000015 	stw	zero,0(sp)
   10624:	100f883a 	mov	r7,r2
   10628:	01800084 	movi	r6,2
   1062c:	01400144 	movi	r5,5
   10630:	0101d004 	movi	r4,1856
   10634:	001639c0 	call	1639c <alt_avalon_spi_command>
   10638:	e0bffe15 	stw	r2,-8(fp)

	// 0xDB
	wr_buf[0] = 0xDB;	//Address
   1063c:	00bff6c4 	movi	r2,-37
   10640:	e0bfff05 	stb	r2,-4(fp)
	wr_buf[1] = 0x01;	//Data (0x01 - Low Speed MODE CH B enabled, 0x00 - Low Speed MODE CH B disabled)
   10644:	00800044 	movi	r2,1
   10648:	e0bfff45 	stb	r2,-3(fp)
	spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, SPI_NR_EXTADC, 2, wr_buf, 0, NULL, 0);
   1064c:	e0bfff04 	addi	r2,fp,-4
   10650:	d8000215 	stw	zero,8(sp)
   10654:	d8000115 	stw	zero,4(sp)
   10658:	d8000015 	stw	zero,0(sp)
   1065c:	100f883a 	mov	r7,r2
   10660:	01800084 	movi	r6,2
   10664:	01400144 	movi	r5,5
   10668:	0101d004 	movi	r4,1856
   1066c:	001639c0 	call	1639c <alt_avalon_spi_command>
   10670:	e0bffe15 	stw	r2,-8(fp)

	// 0xEF
	wr_buf[0] = 0xEF;	//Address
   10674:	00bffbc4 	movi	r2,-17
   10678:	e0bfff05 	stb	r2,-4(fp)
	wr_buf[1] = 0x10;	//Data (0x10 - Low Speed MODE enabled, 0x00 - Low Speed MODE disabled)
   1067c:	00800404 	movi	r2,16
   10680:	e0bfff45 	stb	r2,-3(fp)
	spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, SPI_NR_EXTADC, 2, wr_buf, 0, NULL, 0);
   10684:	e0bfff04 	addi	r2,fp,-4
   10688:	d8000215 	stw	zero,8(sp)
   1068c:	d8000115 	stw	zero,4(sp)
   10690:	d8000015 	stw	zero,0(sp)
   10694:	100f883a 	mov	r7,r2
   10698:	01800084 	movi	r6,2
   1069c:	01400144 	movi	r5,5
   106a0:	0101d004 	movi	r4,1856
   106a4:	001639c0 	call	1639c <alt_avalon_spi_command>
   106a8:	e0bffe15 	stw	r2,-8(fp)

	// 0xF1
	wr_buf[0] = 0xF1;	//Address
   106ac:	00bffc44 	movi	r2,-15
   106b0:	e0bfff05 	stb	r2,-4(fp)
	wr_buf[1] = 0x00;	//Data
   106b4:	e03fff45 	stb	zero,-3(fp)
	spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, SPI_NR_EXTADC, 2, wr_buf, 0, NULL, 0);
   106b8:	e0bfff04 	addi	r2,fp,-4
   106bc:	d8000215 	stw	zero,8(sp)
   106c0:	d8000115 	stw	zero,4(sp)
   106c4:	d8000015 	stw	zero,0(sp)
   106c8:	100f883a 	mov	r7,r2
   106cc:	01800084 	movi	r6,2
   106d0:	01400144 	movi	r5,5
   106d4:	0101d004 	movi	r4,1856
   106d8:	001639c0 	call	1639c <alt_avalon_spi_command>
   106dc:	e0bffe15 	stw	r2,-8(fp)

	// 0xF2
	wr_buf[0] = 0xF2;	//Address
   106e0:	00bffc84 	movi	r2,-14
   106e4:	e0bfff05 	stb	r2,-4(fp)
	wr_buf[1] = 0x08;	//Data (0x08 - Low Speed MODE CH A enabled, 0x00 - Low Speed MODE CH A disabled)
   106e8:	00800204 	movi	r2,8
   106ec:	e0bfff45 	stb	r2,-3(fp)
	spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, SPI_NR_EXTADC, 2, wr_buf, 0, NULL, 0);
   106f0:	e0bfff04 	addi	r2,fp,-4
   106f4:	d8000215 	stw	zero,8(sp)
   106f8:	d8000115 	stw	zero,4(sp)
   106fc:	d8000015 	stw	zero,0(sp)
   10700:	100f883a 	mov	r7,r2
   10704:	01800084 	movi	r6,2
   10708:	01400144 	movi	r5,5
   1070c:	0101d004 	movi	r4,1856
   10710:	001639c0 	call	1639c <alt_avalon_spi_command>
   10714:	e0bffe15 	stw	r2,-8(fp)

}
   10718:	0001883a 	nop
   1071c:	e037883a 	mov	sp,fp
   10720:	dfc00117 	ldw	ra,4(sp)
   10724:	df000017 	ldw	fp,0(sp)
   10728:	dec00204 	addi	sp,sp,8
   1072c:	f800283a 	ret

00010730 <Control_TCXO_DAC>:
 *	@brief Function to control DAC for TCXO frequency control
 *	@param oe output enable control: 0 - output disabled, 1 - output enabled
 *	@param data pointer to DAC value (1 byte)
 */
void Control_TCXO_DAC (unsigned char oe, unsigned short int *data) //controls DAC (AD5601)
{
   10730:	defff704 	addi	sp,sp,-36
   10734:	dfc00815 	stw	ra,32(sp)
   10738:	df000715 	stw	fp,28(sp)
   1073c:	df000704 	addi	fp,sp,28
   10740:	2005883a 	mov	r2,r4
   10744:	e17fff15 	stw	r5,-4(fp)
   10748:	e0bffe05 	stb	r2,-8(fp)
	volatile int spirez;
	unsigned char DAC_data[3];

	if (oe == 0) //set DAC out to three-state
   1074c:	e0bffe03 	ldbu	r2,-8(fp)
   10750:	10000f1e 	bne	r2,zero,10790 <Control_TCXO_DAC+0x60>
	{
		DAC_data[0] = 0x03; //POWER-DOWN MODE = THREE-STATE (PD[1:0]([17:16]) = 11)
   10754:	008000c4 	movi	r2,3
   10758:	e0bffd05 	stb	r2,-12(fp)
		DAC_data[1] = 0x00;
   1075c:	e03ffd45 	stb	zero,-11(fp)
		DAC_data[2] = 0x00; //LSB data
   10760:	e03ffd85 	stb	zero,-10(fp)

		spirez = alt_avalon_spi_command(DAC_SPI1_BASE, SPI_NR_TCXO_DAC, 3, DAC_data, 0, NULL, 0);
   10764:	e0bffd04 	addi	r2,fp,-12
   10768:	d8000215 	stw	zero,8(sp)
   1076c:	d8000115 	stw	zero,4(sp)
   10770:	d8000015 	stw	zero,0(sp)
   10774:	100f883a 	mov	r7,r2
   10778:	018000c4 	movi	r6,3
   1077c:	000b883a 	mov	r5,zero
   10780:	0101c004 	movi	r4,1792
   10784:	001639c0 	call	1639c <alt_avalon_spi_command>
   10788:	e0bffc15 	stw	r2,-16(fp)

	    /* Update cached value of trim DAC setting */
	    vctcxo_trim_dac_value = (uint16_t) *data;
		spirez = alt_avalon_spi_command(DAC_SPI1_BASE, SPI_NR_TCXO_DAC, 3, DAC_data, 0, NULL, 0);
	}
}
   1078c:	00001606 	br	107e8 <Control_TCXO_DAC+0xb8>

		spirez = alt_avalon_spi_command(DAC_SPI1_BASE, SPI_NR_TCXO_DAC, 3, DAC_data, 0, NULL, 0);
	}
	else //enable DAC output, set new val
	{
		DAC_data[0] = 0; //POWER-DOWN MODE = NORMAL OPERATION PD[1:0]([17:16]) = 00)
   10790:	e03ffd05 	stb	zero,-12(fp)
		DAC_data[1] = ((*data) >>8) & 0xFF;
   10794:	e0bfff17 	ldw	r2,-4(fp)
   10798:	1080000b 	ldhu	r2,0(r2)
   1079c:	10bfffcc 	andi	r2,r2,65535
   107a0:	1004d23a 	srli	r2,r2,8
   107a4:	e0bffd45 	stb	r2,-11(fp)
		DAC_data[2] = ((*data) >>0) & 0xFF;
   107a8:	e0bfff17 	ldw	r2,-4(fp)
   107ac:	1080000b 	ldhu	r2,0(r2)
   107b0:	e0bffd85 	stb	r2,-10(fp)

	    /* Update cached value of trim DAC setting */
	    vctcxo_trim_dac_value = (uint16_t) *data;
   107b4:	e0bfff17 	ldw	r2,-4(fp)
   107b8:	1080000b 	ldhu	r2,0(r2)
   107bc:	d0a0030d 	sth	r2,-32756(gp)
		spirez = alt_avalon_spi_command(DAC_SPI1_BASE, SPI_NR_TCXO_DAC, 3, DAC_data, 0, NULL, 0);
   107c0:	e0bffd04 	addi	r2,fp,-12
   107c4:	d8000215 	stw	zero,8(sp)
   107c8:	d8000115 	stw	zero,4(sp)
   107cc:	d8000015 	stw	zero,0(sp)
   107d0:	100f883a 	mov	r7,r2
   107d4:	018000c4 	movi	r6,3
   107d8:	000b883a 	mov	r5,zero
   107dc:	0101c004 	movi	r4,1792
   107e0:	001639c0 	call	1639c <alt_avalon_spi_command>
   107e4:	e0bffc15 	stw	r2,-16(fp)
	}
}
   107e8:	0001883a 	nop
   107ec:	e037883a 	mov	sp,fp
   107f0:	dfc00117 	ldw	ra,4(sp)
   107f4:	df000017 	ldw	fp,0(sp)
   107f8:	dec00204 	addi	sp,sp,8
   107fc:	f800283a 	ret

00010800 <Control_TCXO_ADF>:
 *	@brief Function to control ADF for TCXO frequency control
 *	@param oe output enable control: 0 - output disabled, 1 - output enabled
 *	@param data pointer to ADF data block (3 bytes)
 */
void Control_TCXO_ADF (unsigned char oe, unsigned char *data) //controls ADF4002
{
   10800:	defff404 	addi	sp,sp,-48
   10804:	dfc00b15 	stw	ra,44(sp)
   10808:	df000a15 	stw	fp,40(sp)
   1080c:	df000a04 	addi	fp,sp,40
   10810:	2005883a 	mov	r2,r4
   10814:	e17fff15 	stw	r5,-4(fp)
   10818:	e0bffe05 	stb	r2,-8(fp)
	volatile int spirez;
	unsigned char ADF_data[12], ADF_block;

	if (oe == 0) //set ADF4002 CP to three-state and MUX_OUT to DGND
   1081c:	e0bffe03 	ldbu	r2,-8(fp)
   10820:	10002f1e 	bne	r2,zero,108e0 <Control_TCXO_ADF+0xe0>
	{
		ADF_data[0] = 0x1f;
   10824:	008007c4 	movi	r2,31
   10828:	e0bffb05 	stb	r2,-20(fp)
		ADF_data[1] = 0x81;
   1082c:	00bfe044 	movi	r2,-127
   10830:	e0bffb45 	stb	r2,-19(fp)
		ADF_data[2] = 0xf3;
   10834:	00bffcc4 	movi	r2,-13
   10838:	e0bffb85 	stb	r2,-18(fp)
		ADF_data[3] = 0x1f;
   1083c:	008007c4 	movi	r2,31
   10840:	e0bffbc5 	stb	r2,-17(fp)
		ADF_data[4] = 0x81;
   10844:	00bfe044 	movi	r2,-127
   10848:	e0bffc05 	stb	r2,-16(fp)
		ADF_data[5] = 0xf2;
   1084c:	00bffc84 	movi	r2,-14
   10850:	e0bffc45 	stb	r2,-15(fp)
		ADF_data[6] = 0x00;
   10854:	e03ffc85 	stb	zero,-14(fp)
		ADF_data[7] = 0x01;
   10858:	00800044 	movi	r2,1
   1085c:	e0bffcc5 	stb	r2,-13(fp)
		ADF_data[8] = 0xf4;
   10860:	00bffd04 	movi	r2,-12
   10864:	e0bffd05 	stb	r2,-12(fp)
		ADF_data[9] = 0x01;
   10868:	00800044 	movi	r2,1
   1086c:	e0bffd45 	stb	r2,-11(fp)
		ADF_data[10] = 0x80;
   10870:	00bfe004 	movi	r2,-128
   10874:	e0bffd85 	stb	r2,-10(fp)
		ADF_data[11] = 0x01;
   10878:	00800044 	movi	r2,1
   1087c:	e0bffdc5 	stb	r2,-9(fp)

		//Reconfigure_SPI_for_LMS();

		//write data to ADF
		for(ADF_block = 0; ADF_block < 4; ADF_block++)
   10880:	e03ff905 	stb	zero,-28(fp)
   10884:	00001206 	br	108d0 <Control_TCXO_ADF+0xd0>
		{
			spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, SPI_NR_TCXO_ADF4002, 3, &ADF_data[ADF_block*3], 0, NULL, 0);
   10888:	e0fff903 	ldbu	r3,-28(fp)
   1088c:	1805883a 	mov	r2,r3
   10890:	1085883a 	add	r2,r2,r2
   10894:	10c5883a 	add	r2,r2,r3
   10898:	e0fffb04 	addi	r3,fp,-20
   1089c:	1885883a 	add	r2,r3,r2
   108a0:	d8000215 	stw	zero,8(sp)
   108a4:	d8000115 	stw	zero,4(sp)
   108a8:	d8000015 	stw	zero,0(sp)
   108ac:	100f883a 	mov	r7,r2
   108b0:	018000c4 	movi	r6,3
   108b4:	01400084 	movi	r5,2
   108b8:	0101d004 	movi	r4,1856
   108bc:	001639c0 	call	1639c <alt_avalon_spi_command>
   108c0:	e0bffa15 	stw	r2,-24(fp)
		ADF_data[11] = 0x01;

		//Reconfigure_SPI_for_LMS();

		//write data to ADF
		for(ADF_block = 0; ADF_block < 4; ADF_block++)
   108c4:	e0bff903 	ldbu	r2,-28(fp)
   108c8:	10800044 	addi	r2,r2,1
   108cc:	e0bff905 	stb	r2,-28(fp)
   108d0:	e0bff903 	ldbu	r2,-28(fp)
   108d4:	10800130 	cmpltui	r2,r2,4
   108d8:	103feb1e 	bne	r2,zero,10888 <_gp+0xffff10c0>
	}
	else //set PLL parameters, 4 blocks must be written
	{
		spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, SPI_NR_TCXO_ADF4002, 3, data, 0, NULL, 0);
	}
}
   108dc:	00000906 	br	10904 <Control_TCXO_ADF+0x104>
			spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, SPI_NR_TCXO_ADF4002, 3, &ADF_data[ADF_block*3], 0, NULL, 0);
		}
	}
	else //set PLL parameters, 4 blocks must be written
	{
		spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, SPI_NR_TCXO_ADF4002, 3, data, 0, NULL, 0);
   108e0:	d8000215 	stw	zero,8(sp)
   108e4:	d8000115 	stw	zero,4(sp)
   108e8:	d8000015 	stw	zero,0(sp)
   108ec:	e1ffff17 	ldw	r7,-4(fp)
   108f0:	018000c4 	movi	r6,3
   108f4:	01400084 	movi	r5,2
   108f8:	0101d004 	movi	r4,1856
   108fc:	001639c0 	call	1639c <alt_avalon_spi_command>
   10900:	e0bffa15 	stw	r2,-24(fp)
	}
}
   10904:	0001883a 	nop
   10908:	e037883a 	mov	sp,fp
   1090c:	dfc00117 	ldw	ra,4(sp)
   10910:	df000017 	ldw	fp,0(sp)
   10914:	dec00204 	addi	sp,sp,8
   10918:	f800283a 	ret

0001091c <change_ADC_tpat>:

void change_ADC_tpat(uint8_t mode)
{
   1091c:	defff804 	addi	sp,sp,-32
   10920:	dfc00715 	stw	ra,28(sp)
   10924:	df000615 	stw	fp,24(sp)
   10928:	df000604 	addi	fp,sp,24
   1092c:	2005883a 	mov	r2,r4
   10930:	e0bfff05 	stb	r2,-4(fp)
	uint8_t wr_buf[2];
	int spirez;

	if(mode)
   10934:	e0bfff03 	ldbu	r2,-4(fp)
   10938:	10000f26 	beq	r2,zero,10978 <change_ADC_tpat+0x5c>
		wr_buf[1] = 0x55;	//Data
		spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, SPI_NR_EXTADC, 2, wr_buf, 0, NULL, 0);
		*/

		// 0x42 Enable Digital functions
		wr_buf[0] = 0x42;	//Address
   1093c:	00801084 	movi	r2,66
   10940:	e0bffe05 	stb	r2,-8(fp)
		wr_buf[1] = 0x08;	//Data
   10944:	00800204 	movi	r2,8
   10948:	e0bffe45 	stb	r2,-7(fp)
		spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, SPI_NR_EXTADC, 2, wr_buf, 0, NULL, 0);
   1094c:	e0bffe04 	addi	r2,fp,-8
   10950:	d8000215 	stw	zero,8(sp)
   10954:	d8000115 	stw	zero,4(sp)
   10958:	d8000015 	stw	zero,0(sp)
   1095c:	100f883a 	mov	r7,r2
   10960:	01800084 	movi	r6,2
   10964:	01400144 	movi	r5,5
   10968:	0101d004 	movi	r4,1856
   1096c:	001639c0 	call	1639c <alt_avalon_spi_command>
   10970:	e0bffd15 	stw	r2,-12(fp)
		wr_buf[0] = 0x42;	//Address
		wr_buf[1] = 0x00;	//Data
		spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, SPI_NR_EXTADC, 2, wr_buf, 0, NULL, 0);

	};
}
   10974:	00000d06 	br	109ac <change_ADC_tpat+0x90>
		wr_buf[1] = 0x00;	//Data
		spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, SPI_NR_EXTADC, 2, wr_buf, 0, NULL, 0);

		*/
		// 0x42 Disable Digital functions
		wr_buf[0] = 0x42;	//Address
   10978:	00801084 	movi	r2,66
   1097c:	e0bffe05 	stb	r2,-8(fp)
		wr_buf[1] = 0x00;	//Data
   10980:	e03ffe45 	stb	zero,-7(fp)
		spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, SPI_NR_EXTADC, 2, wr_buf, 0, NULL, 0);
   10984:	e0bffe04 	addi	r2,fp,-8
   10988:	d8000215 	stw	zero,8(sp)
   1098c:	d8000115 	stw	zero,4(sp)
   10990:	d8000015 	stw	zero,0(sp)
   10994:	100f883a 	mov	r7,r2
   10998:	01800084 	movi	r6,2
   1099c:	01400144 	movi	r5,5
   109a0:	0101d004 	movi	r4,1856
   109a4:	001639c0 	call	1639c <alt_avalon_spi_command>
   109a8:	e0bffd15 	stw	r2,-12(fp)

	};
}
   109ac:	0001883a 	nop
   109b0:	e037883a 	mov	sp,fp
   109b4:	dfc00117 	ldw	ra,4(sp)
   109b8:	df000017 	ldw	fp,0(sp)
   109bc:	dec00204 	addi	sp,sp,8
   109c0:	f800283a 	ret

000109c4 <GetPLLCFG_Base>:

// Return PLL base address acoording to the PLL index
uint32_t GetPLLCFG_Base(uint8_t ind)
{
   109c4:	defffd04 	addi	sp,sp,-12
   109c8:	df000215 	stw	fp,8(sp)
   109cc:	df000204 	addi	fp,sp,8
   109d0:	2005883a 	mov	r2,r4
   109d4:	e0bfff05 	stb	r2,-4(fp)
	uint32_t PLL_BASE;

	switch ( ind )
   109d8:	e0bfff03 	ldbu	r2,-4(fp)
   109dc:	10c000a0 	cmpeqi	r3,r2,2
   109e0:	18000d1e 	bne	r3,zero,10a18 <GetPLLCFG_Base+0x54>
   109e4:	10c000c8 	cmpgei	r3,r2,3
   109e8:	1800031e 	bne	r3,zero,109f8 <GetPLLCFG_Base+0x34>
   109ec:	10800060 	cmpeqi	r2,r2,1
   109f0:	1000061e 	bne	r2,zero,10a0c <GetPLLCFG_Base+0x48>
   109f4:	00001106 	br	10a3c <GetPLLCFG_Base+0x78>
   109f8:	10c000e0 	cmpeqi	r3,r2,3
   109fc:	1800091e 	bne	r3,zero,10a24 <GetPLLCFG_Base+0x60>
   10a00:	10800120 	cmpeqi	r2,r2,4
   10a04:	10000a1e 	bne	r2,zero,10a30 <GetPLLCFG_Base+0x6c>
   10a08:	00000c06 	br	10a3c <GetPLLCFG_Base+0x78>
	{
		case 1:
			PLL_BASE = PLL_RECONFIG_1_BASE;
   10a0c:	00804004 	movi	r2,256
   10a10:	e0bffe15 	stw	r2,-8(fp)
	    break;
   10a14:	00000a06 	br	10a40 <GetPLLCFG_Base+0x7c>

		case 2:
			PLL_BASE = PLL_RECONFIG_2_BASE;
   10a18:	00808004 	movi	r2,512
   10a1c:	e0bffe15 	stw	r2,-8(fp)
		break;
   10a20:	00000706 	br	10a40 <GetPLLCFG_Base+0x7c>

		case 3:
			PLL_BASE = PLL_RECONFIG_3_BASE;
   10a24:	0080c004 	movi	r2,768
   10a28:	e0bffe15 	stw	r2,-8(fp)
		break;
   10a2c:	00000406 	br	10a40 <GetPLLCFG_Base+0x7c>

		case 4:
			PLL_BASE = PLL_RECONFIG_4_BASE;
   10a30:	00810004 	movi	r2,1024
   10a34:	e0bffe15 	stw	r2,-8(fp)
	    break;
   10a38:	00000106 	br	10a40 <GetPLLCFG_Base+0x7c>

		default:
			PLL_BASE = PLL_RECONFIG_0_BASE;
   10a3c:	e03ffe15 	stw	zero,-8(fp)
	}

	return PLL_BASE;
   10a40:	e0bffe17 	ldw	r2,-8(fp)
}
   10a44:	e037883a 	mov	sp,fp
   10a48:	df000017 	ldw	fp,0(sp)
   10a4c:	dec00104 	addi	sp,sp,4
   10a50:	f800283a 	ret

00010a54 <UpdatePLLCFG>:

// Updates PLL configuration
uint8_t UpdatePLLCFG(void)
{
   10a54:	deffee04 	addi	sp,sp,-72
   10a58:	dfc01115 	stw	ra,68(sp)
   10a5c:	df001015 	stw	fp,64(sp)
   10a60:	df001004 	addi	fp,sp,64
	int spirez, i;
	tPLL_CFG pll_cfg = {0};
   10a64:	e03ff715 	stw	zero,-36(fp)
   10a68:	e03ff815 	stw	zero,-32(fp)
   10a6c:	e03ff915 	stw	zero,-28(fp)
   10a70:	e03ffa15 	stw	zero,-24(fp)
   10a74:	e03ffb15 	stw	zero,-20(fp)
   10a78:	e03ffc15 	stw	zero,-16(fp)
   10a7c:	e03ffd15 	stw	zero,-12(fp)
   10a80:	e03ffe15 	stw	zero,-8(fp)
	uint32_t PLL_BASE;
	uint16_t div_byp;
	uint8_t pllcfgrez;

	// Read
	wr_buf[0] = 0x00;	// Command and Address
   10a84:	e03fff05 	stb	zero,-4(fp)
	wr_buf[1] = 0x23;	// Command and Address
   10a88:	008008c4 	movi	r2,35
   10a8c:	e0bfff45 	stb	r2,-3(fp)
	spirez = alt_avalon_spi_command(PLLCFG_SPI_BASE, 0, 2, wr_buf, 2, rd_buf, 0);
   10a90:	e0ffff04 	addi	r3,fp,-4
   10a94:	d8000215 	stw	zero,8(sp)
   10a98:	e0bfff84 	addi	r2,fp,-2
   10a9c:	d8800115 	stw	r2,4(sp)
   10aa0:	00800084 	movi	r2,2
   10aa4:	d8800015 	stw	r2,0(sp)
   10aa8:	180f883a 	mov	r7,r3
   10aac:	01800084 	movi	r6,2
   10ab0:	000b883a 	mov	r5,zero
   10ab4:	0101c804 	movi	r4,1824
   10ab8:	001639c0 	call	1639c <alt_avalon_spi_command>
   10abc:	e0bff415 	stw	r2,-48(fp)

	// Get PLL base address
	PLL_BASE = GetPLLCFG_Base( PLL_IND(rd_buf[1]) );
   10ac0:	e0bfffc3 	ldbu	r2,-1(fp)
   10ac4:	10803fcc 	andi	r2,r2,255
   10ac8:	1004d0fa 	srli	r2,r2,3
   10acc:	10803fcc 	andi	r2,r2,255
   10ad0:	1009883a 	mov	r4,r2
   10ad4:	00109c40 	call	109c4 <GetPLLCFG_Base>
   10ad8:	e0bff515 	stw	r2,-44(fp)

	//Write in Mode Register "0" for wait request mode, "1" for polling mode
	IOWR_32DIRECT(PLL_BASE, MODE, 0x01);
   10adc:	e0bff517 	ldw	r2,-44(fp)
   10ae0:	00c00044 	movi	r3,1
   10ae4:	10c00035 	stwio	r3,0(r2)


	// Set M_ODDDIV, M_BYP, N_ODDDIV, N_BYP
	wr_buf[0] = 0x00;	// Command and Address
   10ae8:	e03fff05 	stb	zero,-4(fp)
	wr_buf[1] = 0x26;	// Command and Address
   10aec:	00800984 	movi	r2,38
   10af0:	e0bfff45 	stb	r2,-3(fp)
	spirez = alt_avalon_spi_command(PLLCFG_SPI_BASE, 0, 2, wr_buf, 2, rd_buf, 0);
   10af4:	e0ffff04 	addi	r3,fp,-4
   10af8:	d8000215 	stw	zero,8(sp)
   10afc:	e0bfff84 	addi	r2,fp,-2
   10b00:	d8800115 	stw	r2,4(sp)
   10b04:	00800084 	movi	r2,2
   10b08:	d8800015 	stw	r2,0(sp)
   10b0c:	180f883a 	mov	r7,r3
   10b10:	01800084 	movi	r6,2
   10b14:	000b883a 	mov	r5,zero
   10b18:	0101c804 	movi	r4,1824
   10b1c:	001639c0 	call	1639c <alt_avalon_spi_command>
   10b20:	e0bff415 	stw	r2,-48(fp)
	pll_cfg.N_cnt = N_CNT_DIVBYP(rd_buf[1]); //(rd_buf[0] & 0x03) << 16;
   10b24:	e0bfffc3 	ldbu	r2,-1(fp)
   10b28:	10803fcc 	andi	r2,r2,255
   10b2c:	108000cc 	andi	r2,r2,3
   10b30:	1004943a 	slli	r2,r2,16
   10b34:	e0bff915 	stw	r2,-28(fp)
	pll_cfg.M_cnt = M_CNT_DIVBYP(rd_buf[1]); //(rd_buf[0] & 0x0C) << 14;
   10b38:	e0bfffc3 	ldbu	r2,-1(fp)
   10b3c:	10803fcc 	andi	r2,r2,255
   10b40:	1080030c 	andi	r2,r2,12
   10b44:	100493ba 	slli	r2,r2,14
   10b48:	e0bff715 	stw	r2,-36(fp)

	// Set N_HCNT[15:8], N_LCNT[7:0]
	wr_buf[0] = 0x00;	// Command and Address
   10b4c:	e03fff05 	stb	zero,-4(fp)
	wr_buf[1] = 0x2A;	// Command and Address
   10b50:	00800a84 	movi	r2,42
   10b54:	e0bfff45 	stb	r2,-3(fp)
	spirez = alt_avalon_spi_command(PLLCFG_SPI_BASE, 0, 2, wr_buf, 2, rd_buf, 0);
   10b58:	e0ffff04 	addi	r3,fp,-4
   10b5c:	d8000215 	stw	zero,8(sp)
   10b60:	e0bfff84 	addi	r2,fp,-2
   10b64:	d8800115 	stw	r2,4(sp)
   10b68:	00800084 	movi	r2,2
   10b6c:	d8800015 	stw	r2,0(sp)
   10b70:	180f883a 	mov	r7,r3
   10b74:	01800084 	movi	r6,2
   10b78:	000b883a 	mov	r5,zero
   10b7c:	0101c804 	movi	r4,1824
   10b80:	001639c0 	call	1639c <alt_avalon_spi_command>
   10b84:	e0bff415 	stw	r2,-48(fp)
	pll_cfg.N_cnt = pll_cfg.N_cnt | N_CNT(rd_buf[0], rd_buf[1]); //pll_cfg.N_cnt | (rd_buf[1] << 8) | rd_buf[0];
   10b88:	e0bff917 	ldw	r2,-28(fp)
   10b8c:	e0ffff83 	ldbu	r3,-2(fp)
   10b90:	18c03fcc 	andi	r3,r3,255
   10b94:	1808923a 	slli	r4,r3,8
   10b98:	e0ffffc3 	ldbu	r3,-1(fp)
   10b9c:	18c03fcc 	andi	r3,r3,255
   10ba0:	20c6b03a 	or	r3,r4,r3
   10ba4:	10c4b03a 	or	r2,r2,r3
   10ba8:	e0bff915 	stw	r2,-28(fp)

	// Set M_HCNT[15:8], M_LCNT[7:0]
	wr_buf[0] = 0x00;	// Command and Address
   10bac:	e03fff05 	stb	zero,-4(fp)
	wr_buf[1] = 0x2B;	// Command and Address
   10bb0:	00800ac4 	movi	r2,43
   10bb4:	e0bfff45 	stb	r2,-3(fp)
	spirez = alt_avalon_spi_command(PLLCFG_SPI_BASE, 0, 2, wr_buf, 2, rd_buf, 0);
   10bb8:	e0ffff04 	addi	r3,fp,-4
   10bbc:	d8000215 	stw	zero,8(sp)
   10bc0:	e0bfff84 	addi	r2,fp,-2
   10bc4:	d8800115 	stw	r2,4(sp)
   10bc8:	00800084 	movi	r2,2
   10bcc:	d8800015 	stw	r2,0(sp)
   10bd0:	180f883a 	mov	r7,r3
   10bd4:	01800084 	movi	r6,2
   10bd8:	000b883a 	mov	r5,zero
   10bdc:	0101c804 	movi	r4,1824
   10be0:	001639c0 	call	1639c <alt_avalon_spi_command>
   10be4:	e0bff415 	stw	r2,-48(fp)
	pll_cfg.M_cnt = pll_cfg.M_cnt | M_CNT(rd_buf[0], rd_buf[1]); //pll_cfg.M_cnt | (rd_buf[1] << 8) | rd_buf[0];
   10be8:	e0bff717 	ldw	r2,-36(fp)
   10bec:	e0ffff83 	ldbu	r3,-2(fp)
   10bf0:	18c03fcc 	andi	r3,r3,255
   10bf4:	1808923a 	slli	r4,r3,8
   10bf8:	e0ffffc3 	ldbu	r3,-1(fp)
   10bfc:	18c03fcc 	andi	r3,r3,255
   10c00:	20c6b03a 	or	r3,r4,r3
   10c04:	10c4b03a 	or	r2,r2,r3
   10c08:	e0bff715 	stw	r2,-36(fp)

	// Set M_FRAC[15:0]
	wr_buf[0] = 0x00;	// Command and Address
   10c0c:	e03fff05 	stb	zero,-4(fp)
	wr_buf[1] = 0x2C;	// Command and Address
   10c10:	00800b04 	movi	r2,44
   10c14:	e0bfff45 	stb	r2,-3(fp)
	spirez = alt_avalon_spi_command(PLLCFG_SPI_BASE, 0, 2, wr_buf, 2, rd_buf, 0);
   10c18:	e0ffff04 	addi	r3,fp,-4
   10c1c:	d8000215 	stw	zero,8(sp)
   10c20:	e0bfff84 	addi	r2,fp,-2
   10c24:	d8800115 	stw	r2,4(sp)
   10c28:	00800084 	movi	r2,2
   10c2c:	d8800015 	stw	r2,0(sp)
   10c30:	180f883a 	mov	r7,r3
   10c34:	01800084 	movi	r6,2
   10c38:	000b883a 	mov	r5,zero
   10c3c:	0101c804 	movi	r4,1824
   10c40:	001639c0 	call	1639c <alt_avalon_spi_command>
   10c44:	e0bff415 	stw	r2,-48(fp)
	pll_cfg.MFrac_cnt = MFRAC_CNT_LSB(rd_buf[0], rd_buf[1]); //(rd_buf[1] << 8) | rd_buf[0];
   10c48:	e0bfff83 	ldbu	r2,-2(fp)
   10c4c:	10803fcc 	andi	r2,r2,255
   10c50:	1006923a 	slli	r3,r2,8
   10c54:	e0bfffc3 	ldbu	r2,-1(fp)
   10c58:	10803fcc 	andi	r2,r2,255
   10c5c:	1884b03a 	or	r2,r3,r2
   10c60:	e0bff815 	stw	r2,-32(fp)

	// Set M_FRAC[31:16]
	wr_buf[0] = 0x00;	// Command and Address
   10c64:	e03fff05 	stb	zero,-4(fp)
	wr_buf[1] = 0x2D;	// Command and Address
   10c68:	00800b44 	movi	r2,45
   10c6c:	e0bfff45 	stb	r2,-3(fp)
	spirez = alt_avalon_spi_command(PLLCFG_SPI_BASE, 0, 2, wr_buf, 2, rd_buf, 0);
   10c70:	e0ffff04 	addi	r3,fp,-4
   10c74:	d8000215 	stw	zero,8(sp)
   10c78:	e0bfff84 	addi	r2,fp,-2
   10c7c:	d8800115 	stw	r2,4(sp)
   10c80:	00800084 	movi	r2,2
   10c84:	d8800015 	stw	r2,0(sp)
   10c88:	180f883a 	mov	r7,r3
   10c8c:	01800084 	movi	r6,2
   10c90:	000b883a 	mov	r5,zero
   10c94:	0101c804 	movi	r4,1824
   10c98:	001639c0 	call	1639c <alt_avalon_spi_command>
   10c9c:	e0bff415 	stw	r2,-48(fp)
	pll_cfg.MFrac_cnt = pll_cfg.MFrac_cnt | MFRAC_CNT_MSB(rd_buf[0], rd_buf[1]); //pll_cfg.MFrac_cnt | ( ((rd_buf[1] << 8) | rd_buf[0]) << 16 );
   10ca0:	e0bff817 	ldw	r2,-32(fp)
   10ca4:	e0ffff83 	ldbu	r3,-2(fp)
   10ca8:	18c03fcc 	andi	r3,r3,255
   10cac:	1808923a 	slli	r4,r3,8
   10cb0:	e0ffffc3 	ldbu	r3,-1(fp)
   10cb4:	18c03fcc 	andi	r3,r3,255
   10cb8:	20c6b03a 	or	r3,r4,r3
   10cbc:	1806943a 	slli	r3,r3,16
   10cc0:	10c4b03a 	or	r2,r2,r3
   10cc4:	e0bff815 	stw	r2,-32(fp)

	// Set PLLCFG_BS[3:0] (for Cyclone V), CHP_CURR[2:0], PLLCFG_VCODIV
	wr_buf[0] = 0x00;	// Command and Address
   10cc8:	e03fff05 	stb	zero,-4(fp)
	wr_buf[1] = 0x25;	// Command and Address
   10ccc:	00800944 	movi	r2,37
   10cd0:	e0bfff45 	stb	r2,-3(fp)
	spirez = alt_avalon_spi_command(PLLCFG_SPI_BASE, 0, 2, wr_buf, 2, rd_buf, 0);
   10cd4:	e0ffff04 	addi	r3,fp,-4
   10cd8:	d8000215 	stw	zero,8(sp)
   10cdc:	e0bfff84 	addi	r2,fp,-2
   10ce0:	d8800115 	stw	r2,4(sp)
   10ce4:	00800084 	movi	r2,2
   10ce8:	d8800015 	stw	r2,0(sp)
   10cec:	180f883a 	mov	r7,r3
   10cf0:	01800084 	movi	r6,2
   10cf4:	000b883a 	mov	r5,zero
   10cf8:	0101c804 	movi	r4,1824
   10cfc:	001639c0 	call	1639c <alt_avalon_spi_command>
   10d00:	e0bff415 	stw	r2,-48(fp)
	pll_cfg.BS_cnt = BS_CNT(rd_buf[0]); //(rd_buf[1] >> 3) & 0x0F;
   10d04:	e0bfff83 	ldbu	r2,-2(fp)
   10d08:	10803fcc 	andi	r2,r2,255
   10d0c:	1004d0fa 	srli	r2,r2,3
   10d10:	10803fcc 	andi	r2,r2,255
   10d14:	108003cc 	andi	r2,r2,15
   10d18:	e0bffc15 	stw	r2,-16(fp)
	pll_cfg.CPS_cnt = CPS_CNT(rd_buf[0]); //rd_buf[1] & 0x07;
   10d1c:	e0bfff83 	ldbu	r2,-2(fp)
   10d20:	10803fcc 	andi	r2,r2,255
   10d24:	108001cc 	andi	r2,r2,7
   10d28:	e0bffd15 	stw	r2,-12(fp)
	pll_cfg.VCO_div = VCO_DIVSEL(rd_buf[1]); //(rd_buf[0] >> 7) & 0x01;
   10d2c:	e0bfffc3 	ldbu	r2,-1(fp)
   10d30:	10803fcc 	andi	r2,r2,255
   10d34:	1004d1fa 	srli	r2,r2,7
   10d38:	10803fcc 	andi	r2,r2,255
   10d3c:	1080004c 	andi	r2,r2,1
   10d40:	e0bffe15 	stw	r2,-8(fp)


	// Update PLL configuration;
	pllcfgrez = set_pll_config(PLL_BASE, &pll_cfg);
   10d44:	e0bff704 	addi	r2,fp,-36
   10d48:	100b883a 	mov	r5,r2
   10d4c:	e13ff517 	ldw	r4,-44(fp)
   10d50:	0012d440 	call	12d44 <set_pll_config>
   10d54:	e0bff605 	stb	r2,-40(fp)
	if(pllcfgrez) return pllcfgrez;
   10d58:	e0bff603 	ldbu	r2,-40(fp)
   10d5c:	10000226 	beq	r2,zero,10d68 <UpdatePLLCFG+0x314>
   10d60:	e0bff603 	ldbu	r2,-40(fp)
   10d64:	00004e06 	br	10ea0 <UpdatePLLCFG+0x44c>


	//// Set Cx counters (first eight for now)

	// Read ODDDIV and BYP values for first 8 counters
	wr_buf[0] = 0x00;	// Command and Address
   10d68:	e03fff05 	stb	zero,-4(fp)
	wr_buf[1] = 0x27;	// Command and Address
   10d6c:	008009c4 	movi	r2,39
   10d70:	e0bfff45 	stb	r2,-3(fp)
	spirez = alt_avalon_spi_command(PLLCFG_SPI_BASE, 0, 2, wr_buf, 2, rd_buf, 0);
   10d74:	e0ffff04 	addi	r3,fp,-4
   10d78:	d8000215 	stw	zero,8(sp)
   10d7c:	e0bfff84 	addi	r2,fp,-2
   10d80:	d8800115 	stw	r2,4(sp)
   10d84:	00800084 	movi	r2,2
   10d88:	d8800015 	stw	r2,0(sp)
   10d8c:	180f883a 	mov	r7,r3
   10d90:	01800084 	movi	r6,2
   10d94:	000b883a 	mov	r5,zero
   10d98:	0101c804 	movi	r4,1824
   10d9c:	001639c0 	call	1639c <alt_avalon_spi_command>
   10da0:	e0bff415 	stw	r2,-48(fp)
	div_byp = CX_DIVBYP(rd_buf[0], rd_buf[1]); //(rd_buf[1] << 8) | rd_buf[0];
   10da4:	e0bfff83 	ldbu	r2,-2(fp)
   10da8:	10803fcc 	andi	r2,r2,255
   10dac:	1004923a 	slli	r2,r2,8
   10db0:	1007883a 	mov	r3,r2
   10db4:	e0bfffc3 	ldbu	r2,-1(fp)
   10db8:	10803fcc 	andi	r2,r2,255
   10dbc:	1884b03a 	or	r2,r3,r2
   10dc0:	e0bff68d 	sth	r2,-38(fp)


	for(i=0; i<8; i++)
   10dc4:	e03ff315 	stw	zero,-52(fp)
   10dc8:	00002d06 	br	10e80 <UpdatePLLCFG+0x42c>
	{
		// Read Cx value
		wr_buf[0] = 0x00;	// Command and Address
   10dcc:	e03fff05 	stb	zero,-4(fp)
		wr_buf[1] = 0x2E + i;	// Command and Address
   10dd0:	e0bff317 	ldw	r2,-52(fp)
   10dd4:	10800b84 	addi	r2,r2,46
   10dd8:	e0bfff45 	stb	r2,-3(fp)
		spirez = alt_avalon_spi_command(PLLCFG_SPI_BASE, 0, 2, wr_buf, 2, rd_buf, 0);
   10ddc:	e0ffff04 	addi	r3,fp,-4
   10de0:	d8000215 	stw	zero,8(sp)
   10de4:	e0bfff84 	addi	r2,fp,-2
   10de8:	d8800115 	stw	r2,4(sp)
   10dec:	00800084 	movi	r2,2
   10df0:	d8800015 	stw	r2,0(sp)
   10df4:	180f883a 	mov	r7,r3
   10df8:	01800084 	movi	r6,2
   10dfc:	000b883a 	mov	r5,zero
   10e00:	0101c804 	movi	r4,1824
   10e04:	001639c0 	call	1639c <alt_avalon_spi_command>
   10e08:	e0bff415 	stw	r2,-48(fp)
		pll_cfg.C_cnt = (i << 18) | ( ((div_byp >> 2*i) & 0x03) << 16 ) | C_CNT(rd_buf[0], rd_buf[1]); //(rd_buf[1] << 8) | rd_buf[0];
   10e0c:	e0bff317 	ldw	r2,-52(fp)
   10e10:	100694ba 	slli	r3,r2,18
   10e14:	e13ff68b 	ldhu	r4,-38(fp)
   10e18:	e0bff317 	ldw	r2,-52(fp)
   10e1c:	1085883a 	add	r2,r2,r2
   10e20:	2085d83a 	sra	r2,r4,r2
   10e24:	108000cc 	andi	r2,r2,3
   10e28:	1004943a 	slli	r2,r2,16
   10e2c:	1886b03a 	or	r3,r3,r2
   10e30:	e0bfff83 	ldbu	r2,-2(fp)
   10e34:	10803fcc 	andi	r2,r2,255
   10e38:	1008923a 	slli	r4,r2,8
   10e3c:	e0bfffc3 	ldbu	r2,-1(fp)
   10e40:	10803fcc 	andi	r2,r2,255
   10e44:	2084b03a 	or	r2,r4,r2
   10e48:	1884b03a 	or	r2,r3,r2
   10e4c:	e0bffa15 	stw	r2,-24(fp)

		// Set Cx register
		pllcfgrez = set_CxCnt(PLL_BASE, pll_cfg.C_cnt);
   10e50:	e0bffa17 	ldw	r2,-24(fp)
   10e54:	100b883a 	mov	r5,r2
   10e58:	e13ff517 	ldw	r4,-44(fp)
   10e5c:	0012dcc0 	call	12dcc <set_CxCnt>
   10e60:	e0bff605 	stb	r2,-40(fp)
		if(pllcfgrez) return pllcfgrez;
   10e64:	e0bff603 	ldbu	r2,-40(fp)
   10e68:	10000226 	beq	r2,zero,10e74 <UpdatePLLCFG+0x420>
   10e6c:	e0bff603 	ldbu	r2,-40(fp)
   10e70:	00000b06 	br	10ea0 <UpdatePLLCFG+0x44c>
	wr_buf[1] = 0x27;	// Command and Address
	spirez = alt_avalon_spi_command(PLLCFG_SPI_BASE, 0, 2, wr_buf, 2, rd_buf, 0);
	div_byp = CX_DIVBYP(rd_buf[0], rd_buf[1]); //(rd_buf[1] << 8) | rd_buf[0];


	for(i=0; i<8; i++)
   10e74:	e0bff317 	ldw	r2,-52(fp)
   10e78:	10800044 	addi	r2,r2,1
   10e7c:	e0bff315 	stw	r2,-52(fp)
   10e80:	e0bff317 	ldw	r2,-52(fp)
   10e84:	10800210 	cmplti	r2,r2,8
   10e88:	103fd01e 	bne	r2,zero,10dcc <_gp+0xffff1604>
		//set_Phase(PLL_BASE, i, 0, 1);
		//if(pllcfgrez) return pllcfgrez;
	}

	// Apply PLL configuration
	pllcfgrez = start_Reconfig(PLL_BASE);
   10e8c:	e13ff517 	ldw	r4,-44(fp)
   10e90:	0012e840 	call	12e84 <start_Reconfig>
   10e94:	e0bff605 	stb	r2,-40(fp)

	ResetPLL();
   10e98:	0010fe40 	call	10fe4 <ResetPLL>

	return pllcfgrez;
   10e9c:	e0bff603 	ldbu	r2,-40(fp)

}
   10ea0:	e037883a 	mov	sp,fp
   10ea4:	dfc00117 	ldw	ra,4(sp)
   10ea8:	df000017 	ldw	fp,0(sp)
   10eac:	dec00204 	addi	sp,sp,8
   10eb0:	f800283a 	ret

00010eb4 <UpdatePHCFG>:

// Change PLL phase
uint8_t UpdatePHCFG(void)
{
   10eb4:	defff404 	addi	sp,sp,-48
   10eb8:	dfc00b15 	stw	ra,44(sp)
   10ebc:	df000a15 	stw	fp,40(sp)
   10ec0:	df000a04 	addi	fp,sp,40
	uint8_t rd_buf[2];
	int spirez;
	uint8_t pllcfgrez;

	// Read
	wr_buf[0] = 0x00;	// Command and Address
   10ec4:	e03ffe45 	stb	zero,-7(fp)
	wr_buf[1] = 0x23;	// Command and Address
   10ec8:	008008c4 	movi	r2,35
   10ecc:	e0bffe85 	stb	r2,-6(fp)
	spirez = alt_avalon_spi_command(PLLCFG_SPI_BASE, 0, 2, wr_buf, 2, rd_buf, 0);
   10ed0:	e0fffe44 	addi	r3,fp,-7
   10ed4:	d8000215 	stw	zero,8(sp)
   10ed8:	e0bffec4 	addi	r2,fp,-5
   10edc:	d8800115 	stw	r2,4(sp)
   10ee0:	00800084 	movi	r2,2
   10ee4:	d8800015 	stw	r2,0(sp)
   10ee8:	180f883a 	mov	r7,r3
   10eec:	01800084 	movi	r6,2
   10ef0:	000b883a 	mov	r5,zero
   10ef4:	0101c804 	movi	r4,1824
   10ef8:	001639c0 	call	1639c <alt_avalon_spi_command>
   10efc:	e0bff915 	stw	r2,-28(fp)

	// Get PLL base address
	PLL_BASE = GetPLLCFG_Base( PLL_IND(rd_buf[1]) );
   10f00:	e0bfff03 	ldbu	r2,-4(fp)
   10f04:	10803fcc 	andi	r2,r2,255
   10f08:	1004d0fa 	srli	r2,r2,3
   10f0c:	10803fcc 	andi	r2,r2,255
   10f10:	1009883a 	mov	r4,r2
   10f14:	00109c40 	call	109c4 <GetPLLCFG_Base>
   10f18:	e0bffa15 	stw	r2,-24(fp)

	//Write in Mode Register "0" for waitrequest mode, "1" for polling mode
	IOWR_32DIRECT(PLL_BASE, MODE, 0x01);
   10f1c:	e0bffa17 	ldw	r2,-24(fp)
   10f20:	00c00044 	movi	r3,1
   10f24:	10c00035 	stwio	r3,0(r2)

	// Set Up/Down
	Dir = PH_DIR(rd_buf[0]); //(rd_buf[1] >> 5) & 0x01;
   10f28:	e0bffec3 	ldbu	r2,-5(fp)
   10f2c:	10803fcc 	andi	r2,r2,255
   10f30:	1004d17a 	srli	r2,r2,5
   10f34:	10803fcc 	andi	r2,r2,255
   10f38:	1080004c 	andi	r2,r2,1
   10f3c:	e0bffb15 	stw	r2,-20(fp)

	// Set Cx
	Cx = CX_IND(rd_buf[0]) - 2; //(rd_buf[1] & 0x1F);
   10f40:	e0bffec3 	ldbu	r2,-5(fp)
   10f44:	10803fcc 	andi	r2,r2,255
   10f48:	108007cc 	andi	r2,r2,31
   10f4c:	10bfff84 	addi	r2,r2,-2
   10f50:	e0bffc15 	stw	r2,-16(fp)

	// Set Phase Cnt
	wr_buf[0] = 0x00;	// Command and Address
   10f54:	e03ffe45 	stb	zero,-7(fp)
	wr_buf[1] = 0x24;	// Command and Address
   10f58:	00800904 	movi	r2,36
   10f5c:	e0bffe85 	stb	r2,-6(fp)
	spirez = alt_avalon_spi_command(PLLCFG_SPI_BASE, 0, 2, wr_buf, 2, rd_buf, 0);
   10f60:	e0fffe44 	addi	r3,fp,-7
   10f64:	d8000215 	stw	zero,8(sp)
   10f68:	e0bffec4 	addi	r2,fp,-5
   10f6c:	d8800115 	stw	r2,4(sp)
   10f70:	00800084 	movi	r2,2
   10f74:	d8800015 	stw	r2,0(sp)
   10f78:	180f883a 	mov	r7,r3
   10f7c:	01800084 	movi	r6,2
   10f80:	000b883a 	mov	r5,zero
   10f84:	0101c804 	movi	r4,1824
   10f88:	001639c0 	call	1639c <alt_avalon_spi_command>
   10f8c:	e0bff915 	stw	r2,-28(fp)
	Val = CX_PHASE(rd_buf[0], rd_buf[1]); //(rd_buf[1] << 8) | rd_buf[0];
   10f90:	e0bffec3 	ldbu	r2,-5(fp)
   10f94:	10803fcc 	andi	r2,r2,255
   10f98:	1006923a 	slli	r3,r2,8
   10f9c:	e0bfff03 	ldbu	r2,-4(fp)
   10fa0:	10803fcc 	andi	r2,r2,255
   10fa4:	1884b03a 	or	r2,r3,r2
   10fa8:	e0bffd15 	stw	r2,-12(fp)

	// Set Phase shift register
	set_Phase(PLL_BASE, Cx, Val, Dir);
   10fac:	e1fffb17 	ldw	r7,-20(fp)
   10fb0:	e1bffd17 	ldw	r6,-12(fp)
   10fb4:	e17ffc17 	ldw	r5,-16(fp)
   10fb8:	e13ffa17 	ldw	r4,-24(fp)
   10fbc:	0012e080 	call	12e08 <set_Phase>
	// Apply PLL configuration
	pllcfgrez = start_Reconfig(PLL_BASE);
   10fc0:	e13ffa17 	ldw	r4,-24(fp)
   10fc4:	0012e840 	call	12e84 <start_Reconfig>
   10fc8:	e0bffe05 	stb	r2,-8(fp)
	return pllcfgrez;
   10fcc:	e0bffe03 	ldbu	r2,-8(fp)
}
   10fd0:	e037883a 	mov	sp,fp
   10fd4:	dfc00117 	ldw	ra,4(sp)
   10fd8:	df000017 	ldw	fp,0(sp)
   10fdc:	dec00204 	addi	sp,sp,8
   10fe0:	f800283a 	ret

00010fe4 <ResetPLL>:

//
void ResetPLL(void)
{
   10fe4:	defff804 	addi	sp,sp,-32
   10fe8:	dfc00715 	stw	ra,28(sp)
   10fec:	df000615 	stw	fp,24(sp)
   10ff0:	df000604 	addi	fp,sp,24
	uint8_t wr_buf[2];
	uint8_t rd_buf[2];
	int pll_ind, spirez;

	// Read
	wr_buf[0] = 0x00;	// Command and Address
   10ff4:	e03fff05 	stb	zero,-4(fp)
	wr_buf[1] = 0x23;	// Command and Address
   10ff8:	008008c4 	movi	r2,35
   10ffc:	e0bfff45 	stb	r2,-3(fp)
	spirez = alt_avalon_spi_command(PLLCFG_SPI_BASE, 0, 2, wr_buf, 2, rd_buf, 0);
   11000:	e0ffff04 	addi	r3,fp,-4
   11004:	d8000215 	stw	zero,8(sp)
   11008:	e0bfff84 	addi	r2,fp,-2
   1100c:	d8800115 	stw	r2,4(sp)
   11010:	00800084 	movi	r2,2
   11014:	d8800015 	stw	r2,0(sp)
   11018:	180f883a 	mov	r7,r3
   1101c:	01800084 	movi	r6,2
   11020:	000b883a 	mov	r5,zero
   11024:	0101c804 	movi	r4,1824
   11028:	001639c0 	call	1639c <alt_avalon_spi_command>
   1102c:	e0bffd15 	stw	r2,-12(fp)

	// Get PLL index
	pll_ind = PLL_IND(rd_buf[1]); //(rd_buf[0] >> 3) & 0x3F;
   11030:	e0bfffc3 	ldbu	r2,-1(fp)
   11034:	10803fcc 	andi	r2,r2,255
   11038:	1004d0fa 	srli	r2,r2,3
   1103c:	10803fcc 	andi	r2,r2,255
   11040:	108007cc 	andi	r2,r2,31
   11044:	e0bffe15 	stw	r2,-8(fp)

	// Toggle reset line of appropriate PLL
    IOWR(PLL_RST_BASE, 0x00, 0x01 << pll_ind);	//Set to 1
   11048:	00c00044 	movi	r3,1
   1104c:	e0bffe17 	ldw	r2,-8(fp)
   11050:	1886983a 	sll	r3,r3,r2
   11054:	0081e404 	movi	r2,1936
   11058:	10c00035 	stwio	r3,0(r2)
    asm("nop"); asm("nop");
   1105c:	0001883a 	nop
   11060:	0001883a 	nop
    IOWR(PLL_RST_BASE, 0x00, 0x00);	//Set to 0
   11064:	0007883a 	mov	r3,zero
   11068:	0081e404 	movi	r2,1936
   1106c:	10c00035 	stwio	r3,0(r2)
}
   11070:	0001883a 	nop
   11074:	e037883a 	mov	sp,fp
   11078:	dfc00117 	ldw	ra,4(sp)
   1107c:	df000017 	ldw	fp,0(sp)
   11080:	dec00204 	addi	sp,sp,8
   11084:	f800283a 	ret

00011088 <Modify_BRDSPI16_Reg_bits>:
 *	@param SPI_reg_addr register address
 *	@param MSB_bit MSB bit of range that will be modified
 *	@param LSB_bit LSB bit of range that will be modified
 */
void Modify_BRDSPI16_Reg_bits (unsigned short int SPI_reg_addr, unsigned char MSB_bit, unsigned char LSB_bit, unsigned short int new_bits_data)
{
   11088:	defff304 	addi	sp,sp,-52
   1108c:	dfc00c15 	stw	ra,48(sp)
   11090:	df000b15 	stw	fp,44(sp)
   11094:	df000b04 	addi	fp,sp,44
   11098:	2011883a 	mov	r8,r4
   1109c:	2809883a 	mov	r4,r5
   110a0:	3007883a 	mov	r3,r6
   110a4:	3805883a 	mov	r2,r7
   110a8:	e23ffc0d 	sth	r8,-16(fp)
   110ac:	e13ffd05 	stb	r4,-12(fp)
   110b0:	e0fffe05 	stb	r3,-8(fp)
   110b4:	e0bfff0d 	sth	r2,-4(fp)
	unsigned char RdBuff[2];
	int spirez;

	//**Reconfigure_SPI_for_LMS();

	bits_number = MSB_bit - LSB_bit + 1;
   110b8:	e0fffd03 	ldbu	r3,-12(fp)
   110bc:	e0bffe03 	ldbu	r2,-8(fp)
   110c0:	1885c83a 	sub	r2,r3,r2
   110c4:	10800044 	addi	r2,r2,1
   110c8:	e0bff805 	stb	r2,-32(fp)

	mask = 0xFFFF;
   110cc:	00bfffc4 	movi	r2,-1
   110d0:	e0bff88d 	sth	r2,-30(fp)

	//removing unnecessary bits from mask
	mask = mask << (16 - bits_number);
   110d4:	e0fff88b 	ldhu	r3,-30(fp)
   110d8:	e0bff803 	ldbu	r2,-32(fp)
   110dc:	01000404 	movi	r4,16
   110e0:	2085c83a 	sub	r2,r4,r2
   110e4:	1884983a 	sll	r2,r3,r2
   110e8:	e0bff88d 	sth	r2,-30(fp)
	mask = mask >> (16 - bits_number);
   110ec:	e0fff88b 	ldhu	r3,-30(fp)
   110f0:	e0bff803 	ldbu	r2,-32(fp)
   110f4:	01000404 	movi	r4,16
   110f8:	2085c83a 	sub	r2,r4,r2
   110fc:	1885d83a 	sra	r2,r3,r2
   11100:	e0bff88d 	sth	r2,-30(fp)

	new_bits_data &= mask; //mask new data
   11104:	e0ffff0b 	ldhu	r3,-4(fp)
   11108:	e0bff88b 	ldhu	r2,-30(fp)
   1110c:	1884703a 	and	r2,r3,r2
   11110:	e0bfff0d 	sth	r2,-4(fp)

	new_bits_data = new_bits_data << LSB_bit; //shift new data
   11114:	e0ffff0b 	ldhu	r3,-4(fp)
   11118:	e0bffe03 	ldbu	r2,-8(fp)
   1111c:	1884983a 	sll	r2,r3,r2
   11120:	e0bfff0d 	sth	r2,-4(fp)

	mask = mask << LSB_bit; //shift mask
   11124:	e0fff88b 	ldhu	r3,-30(fp)
   11128:	e0bffe03 	ldbu	r2,-8(fp)
   1112c:	1884983a 	sll	r2,r3,r2
   11130:	e0bff88d 	sth	r2,-30(fp)
	mask =~ mask;//invert mask
   11134:	e0bff88b 	ldhu	r2,-30(fp)
   11138:	0084303a 	nor	r2,zero,r2
   1113c:	e0bff88d 	sth	r2,-30(fp)

	// Read original data
	WrBuff[0] = (SPI_reg_addr >> 8 ) & 0xFF; //MSB_byte
   11140:	e0bffc0b 	ldhu	r2,-16(fp)
   11144:	1004d23a 	srli	r2,r2,8
   11148:	e0bffa85 	stb	r2,-22(fp)
	WrBuff[1] = SPI_reg_addr & 0xFF; //LSB_byte
   1114c:	e0bffc0b 	ldhu	r2,-16(fp)
   11150:	e0bffac5 	stb	r2,-21(fp)
	cbi(WrBuff[0], 7);  //clear write bit
   11154:	e0bffa83 	ldbu	r2,-22(fp)
   11158:	10801fcc 	andi	r2,r2,127
   1115c:	e0bffa85 	stb	r2,-22(fp)
	spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, SPI_NR_FPGA, 2, WrBuff, 2, RdBuff, 0);
   11160:	e0fffa84 	addi	r3,fp,-22
   11164:	d8000215 	stw	zero,8(sp)
   11168:	e0bffb84 	addi	r2,fp,-18
   1116c:	d8800115 	stw	r2,4(sp)
   11170:	00800084 	movi	r2,2
   11174:	d8800015 	stw	r2,0(sp)
   11178:	180f883a 	mov	r7,r3
   1117c:	01800084 	movi	r6,2
   11180:	01400184 	movi	r5,6
   11184:	0101d004 	movi	r4,1856
   11188:	001639c0 	call	1639c <alt_avalon_spi_command>
   1118c:	e0bff915 	stw	r2,-28(fp)

	SPI_reg_data = (RdBuff[0] << 8) + RdBuff[1]; //read current SPI reg data
   11190:	e0bffb83 	ldbu	r2,-18(fp)
   11194:	10803fcc 	andi	r2,r2,255
   11198:	1004923a 	slli	r2,r2,8
   1119c:	1007883a 	mov	r3,r2
   111a0:	e0bffbc3 	ldbu	r2,-17(fp)
   111a4:	10803fcc 	andi	r2,r2,255
   111a8:	1885883a 	add	r2,r3,r2
   111ac:	e0bffa0d 	sth	r2,-24(fp)

	//modify reg data
	SPI_reg_data &= mask;//clear bits
   111b0:	e0fffa0b 	ldhu	r3,-24(fp)
   111b4:	e0bff88b 	ldhu	r2,-30(fp)
   111b8:	1884703a 	and	r2,r3,r2
   111bc:	e0bffa0d 	sth	r2,-24(fp)
	SPI_reg_data |= new_bits_data; //set bits with new data
   111c0:	e0fffa0b 	ldhu	r3,-24(fp)
   111c4:	e0bfff0b 	ldhu	r2,-4(fp)
   111c8:	1884b03a 	or	r2,r3,r2
   111cc:	e0bffa0d 	sth	r2,-24(fp)

	//write reg addr
	WrBuff[0] = (SPI_reg_addr >> 8 ) & 0xFF; //MSB_byte
   111d0:	e0bffc0b 	ldhu	r2,-16(fp)
   111d4:	1004d23a 	srli	r2,r2,8
   111d8:	e0bffa85 	stb	r2,-22(fp)
	WrBuff[1] = SPI_reg_addr & 0xFF; //LSB_byte
   111dc:	e0bffc0b 	ldhu	r2,-16(fp)
   111e0:	e0bffac5 	stb	r2,-21(fp)
	//modified data to be written to SPI reg
	WrBuff[2] = (SPI_reg_data >> 8 ) & 0xFF;
   111e4:	e0bffa0b 	ldhu	r2,-24(fp)
   111e8:	1004d23a 	srli	r2,r2,8
   111ec:	e0bffb05 	stb	r2,-20(fp)
	WrBuff[3] = SPI_reg_data & 0xFF;
   111f0:	e0bffa0b 	ldhu	r2,-24(fp)
   111f4:	e0bffb45 	stb	r2,-19(fp)
	sbi(WrBuff[0], 7); //set write bit
   111f8:	e0fffa83 	ldbu	r3,-22(fp)
   111fc:	00bfe004 	movi	r2,-128
   11200:	1884b03a 	or	r2,r3,r2
   11204:	e0bffa85 	stb	r2,-22(fp)
	spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, SPI_NR_FPGA, 4, WrBuff, 0, NULL, 0);
   11208:	e0bffa84 	addi	r2,fp,-22
   1120c:	d8000215 	stw	zero,8(sp)
   11210:	d8000115 	stw	zero,4(sp)
   11214:	d8000015 	stw	zero,0(sp)
   11218:	100f883a 	mov	r7,r2
   1121c:	01800104 	movi	r6,4
   11220:	01400184 	movi	r5,6
   11224:	0101d004 	movi	r4,1856
   11228:	001639c0 	call	1639c <alt_avalon_spi_command>
   1122c:	e0bff915 	stw	r2,-28(fp)
}
   11230:	0001883a 	nop
   11234:	e037883a 	mov	sp,fp
   11238:	dfc00117 	ldw	ra,4(sp)
   1123c:	df000017 	ldw	fp,0(sp)
   11240:	dec00204 	addi	sp,sp,8
   11244:	f800283a 	ret

00011248 <main>:


int main(void)
{
   11248:	deffe104 	addi	sp,sp,-124
   1124c:	dfc01e15 	stw	ra,120(sp)
   11250:	df001d15 	stw	fp,116(sp)
   11254:	dc401c15 	stw	r17,112(sp)
   11258:	dc001b15 	stw	r16,108(sp)
   1125c:	df001d04 	addi	fp,sp,116
	uint8_t pllcfgrez;

	uint8_t wr_buf[2];
	uint8_t rd_buf[2];
	int spirez;
	char cnt = 0;
   11260:	e03fe845 	stb	zero,-95(fp)
	uint32_t* dest = (uint32_t*)glEp0Buffer_Tx;
   11264:	00800074 	movhi	r2,1
   11268:	109ebc04 	addi	r2,r2,31472
   1126c:	e0bfea15 	stw	r2,-88(fp)

	//MCP4261 wiper control
	unsigned char MCP_data[2];
	uint16_t wiper_pos[2];

    uint8_t vctcxo_tamer_irq = 0;
   11270:	e03feb05 	stb	zero,-84(fp)
    uint8_t vctcxo_tamer_en=0,	vctcxo_tamer_en_old = 0;
   11274:	e03fe885 	stb	zero,-94(fp)
   11278:	e03feb45 	stb	zero,-83(fp)

    // Trim DAC constants
    const uint16_t trimdac_min       = 0x1938;  // Decimal value  = 6456
   1127c:	00864e04 	movi	r2,6456
   11280:	e0bfeb8d 	sth	r2,-82(fp)
    const uint16_t trimdac_max       = 0xE2F3;	// Decimal value  = 58099
   11284:	00b8bcc4 	movi	r2,-7437
   11288:	e0bfec0d 	sth	r2,-80(fp)

    // Trim DAC calibration line
    line_t trimdac_cal_line;

    // VCTCXO Tune State machine
    state_t tune_state = COARSE_TUNE_MIN;
   1128c:	e03fe915 	stw	zero,-92(fp)

    // Set the known/default values of the trim DAC cal line
    trimdac_cal_line.point[0].x  = 0;
   11290:	e03ff115 	stw	zero,-60(fp)
    trimdac_cal_line.point[0].y  = trimdac_min;
   11294:	e0bfeb8b 	ldhu	r2,-82(fp)
   11298:	e0bff20d 	sth	r2,-56(fp)
    trimdac_cal_line.point[1].x  = 0;
   1129c:	e03ff315 	stw	zero,-52(fp)
    trimdac_cal_line.point[1].y  = trimdac_max;
   112a0:	e0bfec0b 	ldhu	r2,-80(fp)
   112a4:	e0bff40d 	sth	r2,-48(fp)
    trimdac_cal_line.slope       = 0;
   112a8:	e03ff515 	stw	zero,-44(fp)
    trimdac_cal_line.y_intercept = 0;
   112ac:	e03ff60d 	sth	zero,-40(fp)
    struct vctcxo_tamer_pkt_buf vctcxo_tamer_pkt;
	vctcxo_tamer_pkt.ready = false;
   112b0:	e03ff705 	stb	zero,-36(fp)

    // I2C initialiazation
    I2C_init(I2C_OPENCORES_0_BASE, ALT_CPU_FREQ, 100000);
   112b4:	018000b4 	movhi	r6,2
   112b8:	31a1a804 	addi	r6,r6,-31072
   112bc:	01407574 	movhi	r5,469
   112c0:	29700004 	addi	r5,r5,-16384
   112c4:	0101d804 	movi	r4,1888
   112c8:	00165980 	call	16598 <I2C_init>

    // Configure LM75
    Configure_LM75();
   112cc:	00101ac0 	call	101ac <Configure_LM75>


	// Initialize variables to detect PLL phase change and PLL config update request
	phcfg_start_old = 0; phcfg_start = 0;
   112d0:	e03fe685 	stb	zero,-102(fp)
   112d4:	e03fe6c5 	stb	zero,-101(fp)
	pllcfg_start_old = 0; pllcfg_start = 0;
   112d8:	e03fe705 	stb	zero,-100(fp)
   112dc:	e03fe745 	stb	zero,-99(fp)
	pllrst_start_old = 0; pllrst_start = 0;
   112e0:	e03fe785 	stb	zero,-98(fp)
   112e4:	e03fe7c5 	stb	zero,-97(fp)

	// Initialize PLL configuration status
	IOWR(PLLCFG_STATUS_BASE, 0x00, PLLCFG_DONE);
   112e8:	00c00044 	movi	r3,1
   112ec:	0081e804 	movi	r2,1952
   112f0:	10c00035 	stwio	r3,0(r2)

	// Initialize ADC
	init_ADC();
   112f4:	00102b00 	call	102b0 <init_ADC>

	//write default TCXO DAC value
	Control_TCXO_ADF (0, NULL); //set ADF4002 CP to three-state
   112f8:	000b883a 	mov	r5,zero
   112fc:	0009883a 	mov	r4,zero
   11300:	00108000 	call	10800 <Control_TCXO_ADF>
	dac_val = 30714;
   11304:	009dfe84 	movi	r2,30714
   11308:	d0a0000d 	sth	r2,-32768(gp)
	Control_TCXO_DAC (1, &dac_val); //enable DAC output, set new val
   1130c:	d1600004 	addi	r5,gp,-32768
   11310:	01000044 	movi	r4,1
   11314:	00107300 	call	10730 <Control_TCXO_DAC>

	//default dig pot wiper values
	wiper_pos[0] = wiper_pos[1] = 0x80;
   11318:	00802004 	movi	r2,128
   1131c:	e0bff00d 	sth	r2,-64(fp)
   11320:	e0bff00b 	ldhu	r2,-64(fp)
   11324:	e0bfef8d 	sth	r2,-66(fp)

	// Initialize switch for ADC test pattern change detection
	sw2 = IORD(GPI_0_BASE, 0x00) & 0x01;
   11328:	0081f004 	movi	r2,1984
   1132c:	10800037 	ldwio	r2,0(r2)
   11330:	1080004c 	andi	r2,r2,1
   11334:	e0bfe645 	stb	r2,-103(fp)
	sw2_old = 0x00;
   11338:	e03fe605 	stb	zero,-104(fp)

	//get_pll_config(PLL_RECONFIG_0_BASE, &pll_config);

    IOWR(AV_FIFO_INT_0_BASE, 3, 1);		// Toggle FIFO reset
   1133c:	00c00044 	movi	r3,1
   11340:	0081fb04 	movi	r2,2028
   11344:	10c00035 	stwio	r3,0(r2)
    IOWR(AV_FIFO_INT_0_BASE, 3, 0); // Toggle FIFO reset
   11348:	0007883a 	mov	r3,zero
   1134c:	0081fb04 	movi	r2,2028
   11350:	10c00035 	stwio	r3,0(r2)
	    IOWR(GPIO_0_BASE, 0x00, ui32_tmp & 0xFFFFFF7F);	//Set to 0
	    asm("nop"); asm("nop"); asm("nop"); asm("nop"); asm("nop"); asm("nop");
	    asm("nop"); asm("nop"); asm("nop"); asm("nop"); asm("nop"); asm("nop");
*/
	    // Check if ADC test pattern must be changed
	    if(sw2_old != sw2)
   11354:	e0ffe603 	ldbu	r3,-104(fp)
   11358:	e0bfe643 	ldbu	r2,-103(fp)
   1135c:	18800326 	beq	r3,r2,1136c <main+0x124>
	    {
	    	change_ADC_tpat(sw2);
   11360:	e0bfe643 	ldbu	r2,-103(fp)
   11364:	1009883a 	mov	r4,r2
   11368:	001091c0 	call	1091c <change_ADC_tpat>
	    }

	    // Update switch status for ADC test pattern change detection
	    sw2_old = sw2;
   1136c:	e0bfe643 	ldbu	r2,-103(fp)
   11370:	e0bfe605 	stb	r2,-104(fp)
	    sw2 = IORD(GPI_0_BASE, 0x00) & 0x01;
   11374:	0081f004 	movi	r2,1984
   11378:	10800037 	ldwio	r2,0(r2)
   1137c:	1080004c 	andi	r2,r2,1
   11380:	e0bfe645 	stb	r2,-103(fp)


	    // Check if there is a request for PLL phase update
	    if((phcfg_start_old == 0) && (phcfg_start != 0))
   11384:	e0bfe683 	ldbu	r2,-102(fp)
   11388:	1000101e 	bne	r2,zero,113cc <main+0x184>
   1138c:	e0bfe6c3 	ldbu	r2,-101(fp)
   11390:	10000e26 	beq	r2,zero,113cc <main+0x184>
	    {
	    	IOWR(PLLCFG_STATUS_BASE, 0x00, PLLCFG_BUSY);
   11394:	00c00084 	movi	r3,2
   11398:	0081e804 	movi	r2,1952
   1139c:	10c00035 	stwio	r3,0(r2)
	    	phcfg_mode = (IORD(PLLCFG_COMMAND_BASE, 0x00) & 0x08) >> 3;
   113a0:	0081ec04 	movi	r2,1968
   113a4:	10800037 	ldwio	r2,0(r2)
   113a8:	1080020c 	andi	r2,r2,8
   113ac:	1005d0fa 	srai	r2,r2,3
   113b0:	e0bfec85 	stb	r2,-78(fp)
	    	else{
	    		//pllcfgrez = UpdatePHCFG();

	    	};

	    	IOWR(PLLCFG_STATUS_BASE, 0x00, (pllcfgrez << 2) | PLLCFG_DONE);
   113b4:	e0bfe803 	ldbu	r2,-96(fp)
   113b8:	1085883a 	add	r2,r2,r2
   113bc:	1085883a 	add	r2,r2,r2
   113c0:	10c00054 	ori	r3,r2,1
   113c4:	0081e804 	movi	r2,1952
   113c8:	10c00035 	stwio	r3,0(r2)
	    }

	    // Check if there is a request for PLL configuration update
	    if((pllcfg_start_old == 0) && (pllcfg_start != 0))
   113cc:	e0bfe703 	ldbu	r2,-100(fp)
   113d0:	10000d1e 	bne	r2,zero,11408 <main+0x1c0>
   113d4:	e0bfe743 	ldbu	r2,-99(fp)
   113d8:	10000b26 	beq	r2,zero,11408 <main+0x1c0>
	    {
	    	IOWR(PLLCFG_STATUS_BASE, 0x00, PLLCFG_BUSY);
   113dc:	00c00084 	movi	r3,2
   113e0:	0081e804 	movi	r2,1952
   113e4:	10c00035 	stwio	r3,0(r2)
	    	pllcfgrez = UpdatePLLCFG();
   113e8:	0010a540 	call	10a54 <UpdatePLLCFG>
   113ec:	e0bfe805 	stb	r2,-96(fp)
	    	IOWR(PLLCFG_STATUS_BASE, 0x00, (pllcfgrez << 2) | PLLCFG_DONE);
   113f0:	e0bfe803 	ldbu	r2,-96(fp)
   113f4:	1085883a 	add	r2,r2,r2
   113f8:	1085883a 	add	r2,r2,r2
   113fc:	10c00054 	ori	r3,r2,1
   11400:	0081e804 	movi	r2,1952
   11404:	10c00035 	stwio	r3,0(r2)
	    }

	    // Check if there is a request for PLL configuration update
	    if((pllrst_start_old == 0) && (pllrst_start != 0))
   11408:	e0bfe783 	ldbu	r2,-98(fp)
   1140c:	1000091e 	bne	r2,zero,11434 <main+0x1ec>
   11410:	e0bfe7c3 	ldbu	r2,-97(fp)
   11414:	10000726 	beq	r2,zero,11434 <main+0x1ec>
	    {
	    	IOWR(PLLCFG_STATUS_BASE, 0x00, PLLCFG_BUSY);
   11418:	00c00084 	movi	r3,2
   1141c:	0081e804 	movi	r2,1952
   11420:	10c00035 	stwio	r3,0(r2)
	    	ResetPLL();
   11424:	0010fe40 	call	10fe4 <ResetPLL>
	    	IOWR(PLLCFG_STATUS_BASE, 0x00, PLLCFG_DONE);
   11428:	00c00044 	movi	r3,1
   1142c:	0081e804 	movi	r2,1952
   11430:	10c00035 	stwio	r3,0(r2)
	    }

	    // Update PLL configuration command status
	    pllrst_start_old = pllrst_start;
   11434:	e0bfe7c3 	ldbu	r2,-97(fp)
   11438:	e0bfe785 	stb	r2,-98(fp)
	    pllrst_start = (IORD(PLLCFG_COMMAND_BASE, 0x00) & 0x04) >> 2;
   1143c:	0081ec04 	movi	r2,1968
   11440:	10800037 	ldwio	r2,0(r2)
   11444:	1080010c 	andi	r2,r2,4
   11448:	1005d0ba 	srai	r2,r2,2
   1144c:	e0bfe7c5 	stb	r2,-97(fp)
	    phcfg_start_old = phcfg_start;
   11450:	e0bfe6c3 	ldbu	r2,-101(fp)
   11454:	e0bfe685 	stb	r2,-102(fp)
	    phcfg_start = (IORD(PLLCFG_COMMAND_BASE, 0x00) & 0x02) >> 1;
   11458:	0081ec04 	movi	r2,1968
   1145c:	10800037 	ldwio	r2,0(r2)
   11460:	1080008c 	andi	r2,r2,2
   11464:	1005d07a 	srai	r2,r2,1
   11468:	e0bfe6c5 	stb	r2,-101(fp)
	    pllcfg_start_old = pllcfg_start;
   1146c:	e0bfe743 	ldbu	r2,-99(fp)
   11470:	e0bfe705 	stb	r2,-100(fp)
	    pllcfg_start = IORD(PLLCFG_COMMAND_BASE, 0x00) & 0x01;
   11474:	0081ec04 	movi	r2,1968
   11478:	10800037 	ldwio	r2,0(r2)
   1147c:	1080004c 	andi	r2,r2,1
   11480:	e0bfe745 	stb	r2,-99(fp)


    	vctcxo_tamer_irq = (IORD_8DIRECT(VCTCXO_TAMER_0_CTRL_BASE, 0x00) & 0x02);
   11484:	0081e004 	movi	r2,1920
   11488:	10800023 	ldbuio	r2,0(r2)
   1148c:	10803fcc 	andi	r2,r2,255
   11490:	1080008c 	andi	r2,r2,2
   11494:	e0bfeb05 	stb	r2,-84(fp)
	    // Clear VCTCXO tamer interrupt
	    if(vctcxo_tamer_irq != 0)
   11498:	e0bfeb03 	ldbu	r2,-84(fp)
   1149c:	10000326 	beq	r2,zero,114ac <main+0x264>
	    {	vctcxo_tamer_isr(&vctcxo_tamer_pkt);
   114a0:	e0bff704 	addi	r2,fp,-36
   114a4:	1009883a 	mov	r4,r2
   114a8:	00132a40 	call	132a4 <vctcxo_tamer_isr>
	    	//IOWR_8DIRECT(VCTCXO_TAMER_0_BASE, 0, 0x70);
	    }

    	//Get vctcxo tamer enable bit status
    	vctcxo_tamer_en_old = vctcxo_tamer_en;
   114ac:	e0bfe883 	ldbu	r2,-94(fp)
   114b0:	e0bfeb45 	stb	r2,-83(fp)
    	vctcxo_tamer_en = (IORD_8DIRECT(VCTCXO_TAMER_0_CTRL_BASE, 0x00) & 0x01);
   114b4:	0081e004 	movi	r2,1920
   114b8:	10800023 	ldbuio	r2,0(r2)
   114bc:	10803fcc 	andi	r2,r2,255
   114c0:	1080004c 	andi	r2,r2,1
   114c4:	e0bfe885 	stb	r2,-94(fp)

    	if (vctcxo_tamer_en_old != vctcxo_tamer_en){
   114c8:	e0ffeb43 	ldbu	r3,-83(fp)
   114cc:	e0bfe883 	ldbu	r2,-94(fp)
   114d0:	18800a26 	beq	r3,r2,114fc <main+0x2b4>
    		if (vctcxo_tamer_en == 0x01){
   114d4:	e0bfe883 	ldbu	r2,-94(fp)
   114d8:	10800058 	cmpnei	r2,r2,1
   114dc:	1000041e 	bne	r2,zero,114f0 <main+0x2a8>
    			vctcxo_tamer_init();
   114e0:	001338c0 	call	1338c <vctcxo_tamer_init>
    			vctcxo_tamer_pkt.ready = true;
   114e4:	00800044 	movi	r2,1
   114e8:	e0bff705 	stb	r2,-36(fp)
   114ec:	00000306 	br	114fc <main+0x2b4>
    		}
    		else {
    			vctcxo_tamer_dis();
   114f0:	00133c80 	call	133c8 <vctcxo_tamer_dis>
    			tune_state = COARSE_TUNE_MIN;
   114f4:	e03fe915 	stw	zero,-92(fp)
    			vctcxo_tamer_pkt.ready = false;
   114f8:	e03ff705 	stb	zero,-36(fp)
    		}
    	}

        /* Temporarily putting the VCTCXO Calibration stuff here. */
        if( vctcxo_tamer_pkt.ready ) {
   114fc:	e0bff703 	ldbu	r2,-36(fp)
   11500:	10803fcc 	andi	r2,r2,255
   11504:	1000ee26 	beq	r2,zero,118c0 <main+0x678>

            vctcxo_tamer_pkt.ready = false;
   11508:	e03ff705 	stb	zero,-36(fp)

            switch(tune_state) {
   1150c:	e0bfe917 	ldw	r2,-92(fp)
   11510:	10c00060 	cmpeqi	r3,r2,1
   11514:	1800121e 	bne	r3,zero,11560 <main+0x318>
   11518:	0080052e 	bgeu	zero,r2,11530 <main+0x2e8>
   1151c:	10c000a0 	cmpeqi	r3,r2,2
   11520:	18001d1e 	bne	r3,zero,11598 <main+0x350>
   11524:	108000e0 	cmpeqi	r2,r2,3
   11528:	10005a1e 	bne	r2,zero,11694 <main+0x44c>
                }

                break;

            default:
                break;
   1152c:	0000e006 	br	118b0 <main+0x668>
            switch(tune_state) {

            case COARSE_TUNE_MIN:

                /* Tune to the minimum DAC value */
                vctcxo_trim_dac_write( 0x08, trimdac_min );
   11530:	e0bfeb8b 	ldhu	r2,-82(fp)
   11534:	100b883a 	mov	r5,r2
   11538:	01000204 	movi	r4,8
   1153c:	00132380 	call	13238 <vctcxo_trim_dac_write>
                dac_val = (unsigned short int) trimdac_min;
   11540:	e0bfeb8b 	ldhu	r2,-82(fp)
   11544:	d0a0000d 	sth	r2,-32768(gp)
            	Control_TCXO_DAC (1, &dac_val); //enable DAC output, set new val
   11548:	d1600004 	addi	r5,gp,-32768
   1154c:	01000044 	movi	r4,1
   11550:	00107300 	call	10730 <Control_TCXO_DAC>

                /* State to enter upon the next interrupt */
                tune_state = COARSE_TUNE_MAX;
   11554:	00800044 	movi	r2,1
   11558:	e0bfe915 	stw	r2,-92(fp)

                break;
   1155c:	0000d406 	br	118b0 <main+0x668>

            case COARSE_TUNE_MAX:

                /* We have the error from the minimum DAC setting, store it
                 * as the 'x' coordinate for the first point */
                trimdac_cal_line.point[0].x = vctcxo_tamer_pkt.pps_1s_error;
   11560:	e0bff817 	ldw	r2,-32(fp)
   11564:	e0bff115 	stw	r2,-60(fp)

                /* Tune to the maximum DAC value */
                vctcxo_trim_dac_write( 0x08, trimdac_max );
   11568:	e0bfec0b 	ldhu	r2,-80(fp)
   1156c:	100b883a 	mov	r5,r2
   11570:	01000204 	movi	r4,8
   11574:	00132380 	call	13238 <vctcxo_trim_dac_write>
                dac_val = (unsigned short int) trimdac_max;
   11578:	e0bfec0b 	ldhu	r2,-80(fp)
   1157c:	d0a0000d 	sth	r2,-32768(gp)
            	Control_TCXO_DAC (1, &dac_val); //enable DAC output, set new val
   11580:	d1600004 	addi	r5,gp,-32768
   11584:	01000044 	movi	r4,1
   11588:	00107300 	call	10730 <Control_TCXO_DAC>

                /* State to enter upon the next interrupt */
                tune_state = COARSE_TUNE_DONE;
   1158c:	00800084 	movi	r2,2
   11590:	e0bfe915 	stw	r2,-92(fp)

                break;
   11594:	0000c606 	br	118b0 <main+0x668>

            case COARSE_TUNE_DONE:
            	/* Write status to to state register*/
            	vctcxo_tamer_write(VT_STATE_ADDR, 0x01);
   11598:	01400044 	movi	r5,1
   1159c:	01000704 	movi	r4,28
   115a0:	0012f2c0 	call	12f2c <vctcxo_tamer_write>

                /* We have the error from the maximum DAC setting, store it
                 * as the 'x' coordinate for the second point */
                trimdac_cal_line.point[1].x = vctcxo_tamer_pkt.pps_1s_error;
   115a4:	e0bff817 	ldw	r2,-32(fp)
   115a8:	e0bff315 	stw	r2,-52(fp)

                /* We now have two points, so we can calculate the equation
                 * for a line plotted with DAC counts on the Y axis and
                 * error on the X axis. We want a PPM of zero, which ideally
                 * corresponds to the y-intercept of the line. */
                trimdac_cal_line.slope = ( (float) (trimdac_cal_line.point[1].y - trimdac_cal_line.point[0].y) / (float)
   115ac:	e0bff40b 	ldhu	r2,-48(fp)
   115b0:	10ffffcc 	andi	r3,r2,65535
   115b4:	e0bff20b 	ldhu	r2,-56(fp)
   115b8:	10bfffcc 	andi	r2,r2,65535
   115bc:	1885c83a 	sub	r2,r3,r2
   115c0:	1009883a 	mov	r4,r2
   115c4:	0013fc40 	call	13fc4 <__floatsisf>
   115c8:	1021883a 	mov	r16,r2
                                           (trimdac_cal_line.point[1].x - trimdac_cal_line.point[0].x) );
   115cc:	e0fff317 	ldw	r3,-52(fp)
   115d0:	e0bff117 	ldw	r2,-60(fp)
   115d4:	1885c83a 	sub	r2,r3,r2

                /* We now have two points, so we can calculate the equation
                 * for a line plotted with DAC counts on the Y axis and
                 * error on the X axis. We want a PPM of zero, which ideally
                 * corresponds to the y-intercept of the line. */
                trimdac_cal_line.slope = ( (float) (trimdac_cal_line.point[1].y - trimdac_cal_line.point[0].y) / (float)
   115d8:	1009883a 	mov	r4,r2
   115dc:	0013fc40 	call	13fc4 <__floatsisf>
   115e0:	1007883a 	mov	r3,r2
   115e4:	180b883a 	mov	r5,r3
   115e8:	8009883a 	mov	r4,r16
   115ec:	00137540 	call	13754 <__divsf3>
   115f0:	1007883a 	mov	r3,r2
   115f4:	1805883a 	mov	r2,r3
   115f8:	e0bff515 	stw	r2,-44(fp)
                                           (trimdac_cal_line.point[1].x - trimdac_cal_line.point[0].x) );

                trimdac_cal_line.y_intercept = ( trimdac_cal_line.point[0].y -
   115fc:	e43ff20b 	ldhu	r16,-56(fp)
                                                 (uint16_t)(round(trimdac_cal_line.slope * (float) trimdac_cal_line.point[0].x)));
   11600:	e47ff517 	ldw	r17,-44(fp)
   11604:	e0bff117 	ldw	r2,-60(fp)
   11608:	1009883a 	mov	r4,r2
   1160c:	0013fc40 	call	13fc4 <__floatsisf>
   11610:	1007883a 	mov	r3,r2
   11614:	180b883a 	mov	r5,r3
   11618:	8809883a 	mov	r4,r17
   1161c:	0013b940 	call	13b94 <__mulsf3>
   11620:	1007883a 	mov	r3,r2
   11624:	1805883a 	mov	r2,r3
   11628:	1009883a 	mov	r4,r2
   1162c:	0015dbc0 	call	15dbc <__extendsfdf2>
   11630:	100b883a 	mov	r5,r2
   11634:	180d883a 	mov	r6,r3
   11638:	2809883a 	mov	r4,r5
   1163c:	300b883a 	mov	r5,r6
   11640:	00134040 	call	13404 <round>
   11644:	100b883a 	mov	r5,r2
   11648:	180d883a 	mov	r6,r3
   1164c:	2809883a 	mov	r4,r5
   11650:	300b883a 	mov	r5,r6
   11654:	00135040 	call	13504 <__fixunsdfsi>
                 * error on the X axis. We want a PPM of zero, which ideally
                 * corresponds to the y-intercept of the line. */
                trimdac_cal_line.slope = ( (float) (trimdac_cal_line.point[1].y - trimdac_cal_line.point[0].y) / (float)
                                           (trimdac_cal_line.point[1].x - trimdac_cal_line.point[0].x) );

                trimdac_cal_line.y_intercept = ( trimdac_cal_line.point[0].y -
   11658:	8085c83a 	sub	r2,r16,r2
   1165c:	e0bff60d 	sth	r2,-40(fp)
                                                 (uint16_t)(round(trimdac_cal_line.slope * (float) trimdac_cal_line.point[0].x)));

                /* Set the trim DAC count to the y-intercept */
                vctcxo_trim_dac_write( 0x08, trimdac_cal_line.y_intercept );
   11660:	e0bff60b 	ldhu	r2,-40(fp)
   11664:	10bfffcc 	andi	r2,r2,65535
   11668:	100b883a 	mov	r5,r2
   1166c:	01000204 	movi	r4,8
   11670:	00132380 	call	13238 <vctcxo_trim_dac_write>
                dac_val = (unsigned short int) trimdac_cal_line.y_intercept;
   11674:	e0bff60b 	ldhu	r2,-40(fp)
   11678:	d0a0000d 	sth	r2,-32768(gp)
            	Control_TCXO_DAC (1, &dac_val); //enable DAC output, set new val
   1167c:	d1600004 	addi	r5,gp,-32768
   11680:	01000044 	movi	r4,1
   11684:	00107300 	call	10730 <Control_TCXO_DAC>


                /* State to enter upon the next interrupt */
                tune_state = FINE_TUNE;
   11688:	008000c4 	movi	r2,3
   1168c:	e0bfe915 	stw	r2,-92(fp)

                break;
   11690:	00008706 	br	118b0 <main+0x668>
                /* Check the magnitude of the errors starting with the
                 * one second count. If an error is greater than the maxium
                 * tolerated error, adjust the trim DAC by the error (Hz)
                 * multiplied by the slope (in counts/Hz) and scale the
                 * result by the precision interval (e.g. 1s, 10s, 100s). */
                if( vctcxo_tamer_pkt.pps_1s_error_flag ) {
   11694:	e0bff903 	ldbu	r2,-28(fp)
   11698:	10803fcc 	andi	r2,r2,255
   1169c:	10002426 	beq	r2,zero,11730 <main+0x4e8>
                	vctcxo_trim_dac_value = (vctcxo_trim_dac_value -
   116a0:	d420030b 	ldhu	r16,-32756(gp)
                	                    		(uint16_t) (round((float)vctcxo_tamer_pkt.pps_1s_error * trimdac_cal_line.slope)/1));
   116a4:	e0bff817 	ldw	r2,-32(fp)
   116a8:	1009883a 	mov	r4,r2
   116ac:	0013fc40 	call	13fc4 <__floatsisf>
   116b0:	1007883a 	mov	r3,r2
   116b4:	e0bff517 	ldw	r2,-44(fp)
   116b8:	100b883a 	mov	r5,r2
   116bc:	1809883a 	mov	r4,r3
   116c0:	0013b940 	call	13b94 <__mulsf3>
   116c4:	1007883a 	mov	r3,r2
   116c8:	1805883a 	mov	r2,r3
   116cc:	1009883a 	mov	r4,r2
   116d0:	0015dbc0 	call	15dbc <__extendsfdf2>
   116d4:	100b883a 	mov	r5,r2
   116d8:	180d883a 	mov	r6,r3
   116dc:	2809883a 	mov	r4,r5
   116e0:	300b883a 	mov	r5,r6
   116e4:	00134040 	call	13404 <round>
   116e8:	100b883a 	mov	r5,r2
   116ec:	180d883a 	mov	r6,r3
   116f0:	2809883a 	mov	r4,r5
   116f4:	300b883a 	mov	r5,r6
   116f8:	00135040 	call	13504 <__fixunsdfsi>
                 * one second count. If an error is greater than the maxium
                 * tolerated error, adjust the trim DAC by the error (Hz)
                 * multiplied by the slope (in counts/Hz) and scale the
                 * result by the precision interval (e.g. 1s, 10s, 100s). */
                if( vctcxo_tamer_pkt.pps_1s_error_flag ) {
                	vctcxo_trim_dac_value = (vctcxo_trim_dac_value -
   116fc:	8085c83a 	sub	r2,r16,r2
   11700:	d0a0030d 	sth	r2,-32756(gp)
                	                    		(uint16_t) (round((float)vctcxo_tamer_pkt.pps_1s_error * trimdac_cal_line.slope)/1));
                	// Write tuned val to VCTCXO_tamer MM registers
                    vctcxo_trim_dac_write( 0x08, vctcxo_trim_dac_value);
   11704:	d0a0030b 	ldhu	r2,-32756(gp)
   11708:	10bfffcc 	andi	r2,r2,65535
   1170c:	100b883a 	mov	r5,r2
   11710:	01000204 	movi	r4,8
   11714:	00132380 	call	13238 <vctcxo_trim_dac_write>
                    // Change DAC value
                    dac_val = (unsigned short int) vctcxo_trim_dac_value;
   11718:	d0a0030b 	ldhu	r2,-32756(gp)
   1171c:	d0a0000d 	sth	r2,-32768(gp)
                	Control_TCXO_DAC (1, &dac_val); //enable DAC output, set new val
   11720:	d1600004 	addi	r5,gp,-32768
   11724:	01000044 	movi	r4,1
   11728:	00107300 	call	10730 <Control_TCXO_DAC>
                    // Change DAC value
                    dac_val = (unsigned short int) vctcxo_trim_dac_value;
                	Control_TCXO_DAC (1, &dac_val); //enable DAC output, set new val
                }

                break;
   1172c:	00005f06 	br	118ac <main+0x664>
                    vctcxo_trim_dac_write( 0x08, vctcxo_trim_dac_value);
                    // Change DAC value
                    dac_val = (unsigned short int) vctcxo_trim_dac_value;
                	Control_TCXO_DAC (1, &dac_val); //enable DAC output, set new val

                } else if( vctcxo_tamer_pkt.pps_10s_error_flag ) {
   11730:	e0bffb03 	ldbu	r2,-20(fp)
   11734:	10803fcc 	andi	r2,r2,255
   11738:	10002d26 	beq	r2,zero,117f0 <main+0x5a8>
                	vctcxo_trim_dac_value = (vctcxo_trim_dac_value -
   1173c:	d420030b 	ldhu	r16,-32756(gp)
                    							(uint16_t)(round((float)vctcxo_tamer_pkt.pps_10s_error * trimdac_cal_line.slope)/10));
   11740:	e0bffa17 	ldw	r2,-24(fp)
   11744:	1009883a 	mov	r4,r2
   11748:	0013fc40 	call	13fc4 <__floatsisf>
   1174c:	1007883a 	mov	r3,r2
   11750:	e0bff517 	ldw	r2,-44(fp)
   11754:	100b883a 	mov	r5,r2
   11758:	1809883a 	mov	r4,r3
   1175c:	0013b940 	call	13b94 <__mulsf3>
   11760:	1007883a 	mov	r3,r2
   11764:	1805883a 	mov	r2,r3
   11768:	1009883a 	mov	r4,r2
   1176c:	0015dbc0 	call	15dbc <__extendsfdf2>
   11770:	100b883a 	mov	r5,r2
   11774:	180d883a 	mov	r6,r3
   11778:	2809883a 	mov	r4,r5
   1177c:	300b883a 	mov	r5,r6
   11780:	00134040 	call	13404 <round>
   11784:	1011883a 	mov	r8,r2
   11788:	1813883a 	mov	r9,r3
   1178c:	000d883a 	mov	r6,zero
   11790:	01d00934 	movhi	r7,16420
   11794:	4009883a 	mov	r4,r8
   11798:	480b883a 	mov	r5,r9
   1179c:	00149940 	call	14994 <__divdf3>
   117a0:	1009883a 	mov	r4,r2
   117a4:	180b883a 	mov	r5,r3
   117a8:	2005883a 	mov	r2,r4
   117ac:	2807883a 	mov	r3,r5
   117b0:	1009883a 	mov	r4,r2
   117b4:	180b883a 	mov	r5,r3
   117b8:	00135040 	call	13504 <__fixunsdfsi>
                    // Change DAC value
                    dac_val = (unsigned short int) vctcxo_trim_dac_value;
                	Control_TCXO_DAC (1, &dac_val); //enable DAC output, set new val

                } else if( vctcxo_tamer_pkt.pps_10s_error_flag ) {
                	vctcxo_trim_dac_value = (vctcxo_trim_dac_value -
   117bc:	8085c83a 	sub	r2,r16,r2
   117c0:	d0a0030d 	sth	r2,-32756(gp)
                    							(uint16_t)(round((float)vctcxo_tamer_pkt.pps_10s_error * trimdac_cal_line.slope)/10));
                	// Write tuned val to VCTCXO_tamer MM registers
                    vctcxo_trim_dac_write( 0x08, vctcxo_trim_dac_value);
   117c4:	d0a0030b 	ldhu	r2,-32756(gp)
   117c8:	10bfffcc 	andi	r2,r2,65535
   117cc:	100b883a 	mov	r5,r2
   117d0:	01000204 	movi	r4,8
   117d4:	00132380 	call	13238 <vctcxo_trim_dac_write>
                    // Change DAC value
                    dac_val = (unsigned short int) vctcxo_trim_dac_value;
   117d8:	d0a0030b 	ldhu	r2,-32756(gp)
   117dc:	d0a0000d 	sth	r2,-32768(gp)
                	Control_TCXO_DAC (1, &dac_val); //enable DAC output, set new val
   117e0:	d1600004 	addi	r5,gp,-32768
   117e4:	01000044 	movi	r4,1
   117e8:	00107300 	call	10730 <Control_TCXO_DAC>
                    // Change DAC value
                    dac_val = (unsigned short int) vctcxo_trim_dac_value;
                	Control_TCXO_DAC (1, &dac_val); //enable DAC output, set new val
                }

                break;
   117ec:	00002f06 	br	118ac <main+0x664>
                    vctcxo_trim_dac_write( 0x08, vctcxo_trim_dac_value);
                    // Change DAC value
                    dac_val = (unsigned short int) vctcxo_trim_dac_value;
                	Control_TCXO_DAC (1, &dac_val); //enable DAC output, set new val

                } else if( vctcxo_tamer_pkt.pps_100s_error_flag ) {
   117f0:	e0bffd03 	ldbu	r2,-12(fp)
   117f4:	10803fcc 	andi	r2,r2,255
   117f8:	10002c26 	beq	r2,zero,118ac <main+0x664>
                	vctcxo_trim_dac_value = (vctcxo_trim_dac_value -
   117fc:	d420030b 	ldhu	r16,-32756(gp)
                    							(uint16_t)(round((float)vctcxo_tamer_pkt.pps_100s_error * trimdac_cal_line.slope)/100));
   11800:	e0bffc17 	ldw	r2,-16(fp)
   11804:	1009883a 	mov	r4,r2
   11808:	0013fc40 	call	13fc4 <__floatsisf>
   1180c:	1007883a 	mov	r3,r2
   11810:	e0bff517 	ldw	r2,-44(fp)
   11814:	100b883a 	mov	r5,r2
   11818:	1809883a 	mov	r4,r3
   1181c:	0013b940 	call	13b94 <__mulsf3>
   11820:	1007883a 	mov	r3,r2
   11824:	1805883a 	mov	r2,r3
   11828:	1009883a 	mov	r4,r2
   1182c:	0015dbc0 	call	15dbc <__extendsfdf2>
   11830:	100b883a 	mov	r5,r2
   11834:	180d883a 	mov	r6,r3
   11838:	2809883a 	mov	r4,r5
   1183c:	300b883a 	mov	r5,r6
   11840:	00134040 	call	13404 <round>
   11844:	1011883a 	mov	r8,r2
   11848:	1813883a 	mov	r9,r3
   1184c:	000d883a 	mov	r6,zero
   11850:	01d01674 	movhi	r7,16473
   11854:	4009883a 	mov	r4,r8
   11858:	480b883a 	mov	r5,r9
   1185c:	00149940 	call	14994 <__divdf3>
   11860:	1009883a 	mov	r4,r2
   11864:	180b883a 	mov	r5,r3
   11868:	2005883a 	mov	r2,r4
   1186c:	2807883a 	mov	r3,r5
   11870:	1009883a 	mov	r4,r2
   11874:	180b883a 	mov	r5,r3
   11878:	00135040 	call	13504 <__fixunsdfsi>
                    // Change DAC value
                    dac_val = (unsigned short int) vctcxo_trim_dac_value;
                	Control_TCXO_DAC (1, &dac_val); //enable DAC output, set new val

                } else if( vctcxo_tamer_pkt.pps_100s_error_flag ) {
                	vctcxo_trim_dac_value = (vctcxo_trim_dac_value -
   1187c:	8085c83a 	sub	r2,r16,r2
   11880:	d0a0030d 	sth	r2,-32756(gp)
                    							(uint16_t)(round((float)vctcxo_tamer_pkt.pps_100s_error * trimdac_cal_line.slope)/100));
                	// Write tuned val to VCTCXO_tamer MM registers
                    vctcxo_trim_dac_write( 0x08, vctcxo_trim_dac_value);
   11884:	d0a0030b 	ldhu	r2,-32756(gp)
   11888:	10bfffcc 	andi	r2,r2,65535
   1188c:	100b883a 	mov	r5,r2
   11890:	01000204 	movi	r4,8
   11894:	00132380 	call	13238 <vctcxo_trim_dac_write>
                    // Change DAC value
                    dac_val = (unsigned short int) vctcxo_trim_dac_value;
   11898:	d0a0030b 	ldhu	r2,-32756(gp)
   1189c:	d0a0000d 	sth	r2,-32768(gp)
                	Control_TCXO_DAC (1, &dac_val); //enable DAC output, set new val
   118a0:	d1600004 	addi	r5,gp,-32768
   118a4:	01000044 	movi	r4,1
   118a8:	00107300 	call	10730 <Control_TCXO_DAC>
                }

                break;
   118ac:	0001883a 	nop
                break;

            } /* switch */

            /* Take PPS counters out of reset */
            vctcxo_tamer_reset_counters( false );
   118b0:	0009883a 	mov	r4,zero
   118b4:	0012f6c0 	call	12f6c <vctcxo_tamer_reset_counters>

            /* Enable interrupts */
            vctcxo_tamer_enable_isr( true );
   118b8:	01000044 	movi	r4,1
   118bc:	0012fd80 	call	12fd8 <vctcxo_tamer_enable_isr>

        } /* VCTCXO Tamer interrupt */

        spirez = IORD(AV_FIFO_INT_0_BASE, 2);	// Read FIFO Status
   118c0:	0081fa04 	movi	r2,2024
   118c4:	10800037 	ldwio	r2,0(r2)
   118c8:	e0bfed15 	stw	r2,-76(fp)
        if(!(spirez & 0x01))
   118cc:	e0bfed17 	ldw	r2,-76(fp)
   118d0:	1080004c 	andi	r2,r2,1
   118d4:	103e9f1e 	bne	r2,zero,11354 <_gp+0xffff1b8c>
        {
            IOWR(AV_FIFO_INT_0_BASE, 3, 1);		// Toggle FIFO reset
   118d8:	00c00044 	movi	r3,1
   118dc:	0081fb04 	movi	r2,2028
   118e0:	10c00035 	stwio	r3,0(r2)
            IOWR(AV_FIFO_INT_0_BASE, 3, 0); // Toggle FIFO reset
   118e4:	0007883a 	mov	r3,zero
   118e8:	0081fb04 	movi	r2,2028
   118ec:	10c00035 	stwio	r3,0(r2)

        	getFifoData(glEp0Buffer_Rx, 64);
   118f0:	01401004 	movi	r5,64
   118f4:	01000074 	movhi	r4,1
   118f8:	211ecc04 	addi	r4,r4,31536
   118fc:	00101280 	call	10128 <getFifoData>

         	memset (glEp0Buffer_Tx, 0, sizeof(glEp0Buffer_Tx)); //fill whole tx buffer with zeros
   11900:	01801004 	movi	r6,64
   11904:	000b883a 	mov	r5,zero
   11908:	01000074 	movhi	r4,1
   1190c:	211ebc04 	addi	r4,r4,31472
   11910:	0015f300 	call	15f30 <memset>
         	cmd_errors = 0;
   11914:	d020c585 	stb	zero,-31978(gp)

     		LMS_Ctrl_Packet_Tx->Header.Command = LMS_Ctrl_Packet_Rx->Header.Command;
   11918:	d0a00117 	ldw	r2,-32764(gp)
   1191c:	d0e00217 	ldw	r3,-32760(gp)
   11920:	18c00003 	ldbu	r3,0(r3)
   11924:	10c00005 	stb	r3,0(r2)
     		LMS_Ctrl_Packet_Tx->Header.Data_blocks = LMS_Ctrl_Packet_Rx->Header.Data_blocks;
   11928:	d0a00117 	ldw	r2,-32764(gp)
   1192c:	d0e00217 	ldw	r3,-32760(gp)
   11930:	18c00083 	ldbu	r3,2(r3)
   11934:	10c00085 	stb	r3,2(r2)
     		LMS_Ctrl_Packet_Tx->Header.Periph_ID = LMS_Ctrl_Packet_Rx->Header.Periph_ID;
   11938:	d0a00117 	ldw	r2,-32764(gp)
   1193c:	d0e00217 	ldw	r3,-32760(gp)
   11940:	18c000c3 	ldbu	r3,3(r3)
   11944:	10c000c5 	stb	r3,3(r2)
     		LMS_Ctrl_Packet_Tx->Header.Status = STATUS_BUSY_CMD;
   11948:	d0a00117 	ldw	r2,-32764(gp)
   1194c:	00c000c4 	movi	r3,3
   11950:	10c00045 	stb	r3,1(r2)


     		switch(LMS_Ctrl_Packet_Rx->Header.Command)
   11954:	d0a00217 	ldw	r2,-32760(gp)
   11958:	10800003 	ldbu	r2,0(r2)
   1195c:	10803fcc 	andi	r2,r2,255
   11960:	10c018e8 	cmpgeui	r3,r2,99
   11964:	1804981e 	bne	r3,zero,12bc8 <main+0x1980>
   11968:	100690ba 	slli	r3,r2,2
   1196c:	00800074 	movhi	r2,1
   11970:	10866004 	addi	r2,r2,6528
   11974:	1885883a 	add	r2,r3,r2
   11978:	10800017 	ldw	r2,0(r2)
   1197c:	1000683a 	jmp	r2
   11980:	00011b0c 	andi	zero,zero,1132
   11984:	00012bc8 	cmpgei	zero,zero,1199
   11988:	00012bc8 	cmpgei	zero,zero,1199
   1198c:	00012bc8 	cmpgei	zero,zero,1199
   11990:	00012bc8 	cmpgei	zero,zero,1199
   11994:	00012bc8 	cmpgei	zero,zero,1199
   11998:	00012bc8 	cmpgei	zero,zero,1199
   1199c:	00012bc8 	cmpgei	zero,zero,1199
   119a0:	00012bc8 	cmpgei	zero,zero,1199
   119a4:	00012bc8 	cmpgei	zero,zero,1199
   119a8:	00012bc8 	cmpgei	zero,zero,1199
   119ac:	00012bc8 	cmpgei	zero,zero,1199
   119b0:	00012bc8 	cmpgei	zero,zero,1199
   119b4:	00012bc8 	cmpgei	zero,zero,1199
   119b8:	00012bc8 	cmpgei	zero,zero,1199
   119bc:	00012bc8 	cmpgei	zero,zero,1199
   119c0:	00012bc8 	cmpgei	zero,zero,1199
   119c4:	00012bc8 	cmpgei	zero,zero,1199
   119c8:	00012bc8 	cmpgei	zero,zero,1199
   119cc:	00012970 	cmpltui	zero,zero,1189
   119d0:	00012a7c 	xorhi	zero,zero,1193
   119d4:	00012bc8 	cmpgei	zero,zero,1199
   119d8:	00012bc8 	cmpgei	zero,zero,1199
   119dc:	00012bc8 	cmpgei	zero,zero,1199
   119e0:	00012bc8 	cmpgei	zero,zero,1199
   119e4:	00012bc8 	cmpgei	zero,zero,1199
   119e8:	00012bc8 	cmpgei	zero,zero,1199
   119ec:	00012bc8 	cmpgei	zero,zero,1199
   119f0:	00012bc8 	cmpgei	zero,zero,1199
   119f4:	00012bc8 	cmpgei	zero,zero,1199
   119f8:	00012bc8 	cmpgei	zero,zero,1199
   119fc:	00012bc8 	cmpgei	zero,zero,1199
   11a00:	00011b54 	movui	zero,1133
   11a04:	00011cb4 	movhi	zero,1138
   11a08:	00011dc4 	movi	zero,1143
   11a0c:	00012bc8 	cmpgei	zero,zero,1199
   11a10:	00012bc8 	cmpgei	zero,zero,1199
   11a14:	00012bc8 	cmpgei	zero,zero,1199
   11a18:	00012bc8 	cmpgei	zero,zero,1199
   11a1c:	00012bc8 	cmpgei	zero,zero,1199
   11a20:	00012bc8 	cmpgei	zero,zero,1199
   11a24:	00012bc8 	cmpgei	zero,zero,1199
   11a28:	00012bc8 	cmpgei	zero,zero,1199
   11a2c:	00012bc8 	cmpgei	zero,zero,1199
   11a30:	00012bc8 	cmpgei	zero,zero,1199
   11a34:	00012bc8 	cmpgei	zero,zero,1199
   11a38:	00012bc8 	cmpgei	zero,zero,1199
   11a3c:	00012bc8 	cmpgei	zero,zero,1199
   11a40:	00012bc8 	cmpgei	zero,zero,1199
   11a44:	00012094 	movui	zero,1154
   11a48:	00012bc8 	cmpgei	zero,zero,1199
   11a4c:	00012bc8 	cmpgei	zero,zero,1199
   11a50:	00012bc8 	cmpgei	zero,zero,1199
   11a54:	00012bc8 	cmpgei	zero,zero,1199
   11a58:	00012bc8 	cmpgei	zero,zero,1199
   11a5c:	00012bc8 	cmpgei	zero,zero,1199
   11a60:	00012bc8 	cmpgei	zero,zero,1199
   11a64:	00012bc8 	cmpgei	zero,zero,1199
   11a68:	00012bc8 	cmpgei	zero,zero,1199
   11a6c:	00012bc8 	cmpgei	zero,zero,1199
   11a70:	00012bc8 	cmpgei	zero,zero,1199
   11a74:	00012bc8 	cmpgei	zero,zero,1199
   11a78:	00012bc8 	cmpgei	zero,zero,1199
   11a7c:	00012bc8 	cmpgei	zero,zero,1199
   11a80:	00012bc8 	cmpgei	zero,zero,1199
   11a84:	00012bc8 	cmpgei	zero,zero,1199
   11a88:	00012bc8 	cmpgei	zero,zero,1199
   11a8c:	00012bc8 	cmpgei	zero,zero,1199
   11a90:	00012bc8 	cmpgei	zero,zero,1199
   11a94:	00012bc8 	cmpgei	zero,zero,1199
   11a98:	00012bc8 	cmpgei	zero,zero,1199
   11a9c:	00012bc8 	cmpgei	zero,zero,1199
   11aa0:	00012bc8 	cmpgei	zero,zero,1199
   11aa4:	00012bc8 	cmpgei	zero,zero,1199
   11aa8:	00012bc8 	cmpgei	zero,zero,1199
   11aac:	00012bc8 	cmpgei	zero,zero,1199
   11ab0:	00012bc8 	cmpgei	zero,zero,1199
   11ab4:	00012bc8 	cmpgei	zero,zero,1199
   11ab8:	00012bc8 	cmpgei	zero,zero,1199
   11abc:	00012bc8 	cmpgei	zero,zero,1199
   11ac0:	00012bc8 	cmpgei	zero,zero,1199
   11ac4:	00012bc8 	cmpgei	zero,zero,1199
   11ac8:	00012bc8 	cmpgei	zero,zero,1199
   11acc:	00012bc8 	cmpgei	zero,zero,1199
   11ad0:	00012bc8 	cmpgei	zero,zero,1199
   11ad4:	00011ec8 	cmpgei	zero,zero,1147
   11ad8:	00011fa4 	muli	zero,zero,1150
   11adc:	00012bc8 	cmpgei	zero,zero,1199
   11ae0:	00012bc8 	cmpgei	zero,zero,1199
   11ae4:	00012bc8 	cmpgei	zero,zero,1199
   11ae8:	00012bc8 	cmpgei	zero,zero,1199
   11aec:	00012bc8 	cmpgei	zero,zero,1199
   11af0:	00012bc8 	cmpgei	zero,zero,1199
   11af4:	00012bc8 	cmpgei	zero,zero,1199
   11af8:	00012bc8 	cmpgei	zero,zero,1199
   11afc:	00012bc8 	cmpgei	zero,zero,1199
   11b00:	00012bc8 	cmpgei	zero,zero,1199
   11b04:	00012574 	movhi	zero,1173
   11b08:	00012134 	movhi	zero,1156
     		{
 				case CMD_GET_INFO:

 					LMS_Ctrl_Packet_Tx->Data_field[0] = FW_VER;
   11b0c:	d0a00117 	ldw	r2,-32764(gp)
   11b10:	00c00084 	movi	r3,2
   11b14:	10c00205 	stb	r3,8(r2)
 					LMS_Ctrl_Packet_Tx->Data_field[1] = DEV_TYPE;
   11b18:	d0a00117 	ldw	r2,-32764(gp)
   11b1c:	00c00404 	movi	r3,16
   11b20:	10c00245 	stb	r3,9(r2)
 					LMS_Ctrl_Packet_Tx->Data_field[2] = LMS_PROTOCOL_VER;
   11b24:	d0a00117 	ldw	r2,-32764(gp)
   11b28:	00c00044 	movi	r3,1
   11b2c:	10c00285 	stb	r3,10(r2)
 					LMS_Ctrl_Packet_Tx->Data_field[3] = HW_VER;
   11b30:	d0a00117 	ldw	r2,-32764(gp)
   11b34:	100002c5 	stb	zero,11(r2)
 					LMS_Ctrl_Packet_Tx->Data_field[4] = EXP_BOARD;
   11b38:	d0a00117 	ldw	r2,-32764(gp)
   11b3c:	00c00044 	movi	r3,1
   11b40:	10c00305 	stb	r3,12(r2)

 					LMS_Ctrl_Packet_Tx->Header.Status = STATUS_COMPLETED_CMD;
   11b44:	d0a00117 	ldw	r2,-32764(gp)
   11b48:	00c00044 	movi	r3,1
   11b4c:	10c00045 	stb	r3,1(r2)
 				break;
   11b50:	00043406 	br	12c24 <main+0x19dc>
				

 				case CMD_LMS_RST:

 					if(!Check_Periph_ID(MAX_ID_LMS7, LMS_Ctrl_Packet_Rx->Header.Periph_ID)) break;
   11b54:	d0a00217 	ldw	r2,-32760(gp)
   11b58:	108000c3 	ldbu	r2,3(r2)
   11b5c:	10803fcc 	andi	r2,r2,255
   11b60:	100b883a 	mov	r5,r2
   11b64:	01000044 	movi	r4,1
   11b68:	00100d00 	call	100d0 <Check_Periph_ID>
   11b6c:	10803fcc 	andi	r2,r2,255
   11b70:	10041926 	beq	r2,zero,12bd8 <main+0x1990>

 					switch (LMS_Ctrl_Packet_Rx->Data_field[0])
   11b74:	d0a00217 	ldw	r2,-32760(gp)
   11b78:	10800203 	ldbu	r2,8(r2)
   11b7c:	10803fcc 	andi	r2,r2,255
   11b80:	10c00060 	cmpeqi	r3,r2,1
   11b84:	1800151e 	bne	r3,zero,11bdc <main+0x994>
   11b88:	10c000a0 	cmpeqi	r3,r2,2
   11b8c:	1800251e 	bne	r3,zero,11c24 <main+0x9dc>
   11b90:	1000401e 	bne	r2,zero,11c94 <main+0xa4c>
 					{
 						case LMS_RST_DEACTIVATE:

 		 					switch(LMS_Ctrl_Packet_Rx->Header.Periph_ID)
   11b94:	d0a00217 	ldw	r2,-32760(gp)
   11b98:	108000c3 	ldbu	r2,3(r2)
   11b9c:	10803fcc 	andi	r2,r2,255
   11ba0:	10800060 	cmpeqi	r2,r2,1
   11ba4:	1000061e 	bne	r2,zero,11bc0 <main+0x978>
 		 					{
 		 						default:
 		 						case 0:
 		 							Modify_BRDSPI16_Reg_bits (BRD_SPI_REG_LMS1_LMS2_CTRL, LMS1_RESET, LMS1_RESET, 1); //high level
   11ba8:	01c00044 	movi	r7,1
   11bac:	01800044 	movi	r6,1
   11bb0:	01400044 	movi	r5,1
   11bb4:	010004c4 	movi	r4,19
   11bb8:	00110880 	call	11088 <Modify_BRDSPI16_Reg_bits>
 		 						break;
   11bbc:	00000606 	br	11bd8 <main+0x990>
 		 						case 1:
 		 							Modify_BRDSPI16_Reg_bits (BRD_SPI_REG_LMS1_LMS2_CTRL, LMS2_RESET, LMS2_RESET, 1); //high level
   11bc0:	01c00044 	movi	r7,1
   11bc4:	01800244 	movi	r6,9
   11bc8:	01400244 	movi	r5,9
   11bcc:	010004c4 	movi	r4,19
   11bd0:	00110880 	call	11088 <Modify_BRDSPI16_Reg_bits>
 		 						break;
   11bd4:	0001883a 	nop
 		 					}

 						break;
   11bd8:	00003206 	br	11ca4 <main+0xa5c>

 						case LMS_RST_ACTIVATE:

 		 					switch(LMS_Ctrl_Packet_Rx->Header.Periph_ID)
   11bdc:	d0a00217 	ldw	r2,-32760(gp)
   11be0:	108000c3 	ldbu	r2,3(r2)
   11be4:	10803fcc 	andi	r2,r2,255
   11be8:	10800060 	cmpeqi	r2,r2,1
   11bec:	1000061e 	bne	r2,zero,11c08 <main+0x9c0>
 		 					{
 		 						default:
 		 						case 0:
 		 							Modify_BRDSPI16_Reg_bits (BRD_SPI_REG_LMS1_LMS2_CTRL, LMS1_RESET, LMS1_RESET, 0); //low level
   11bf0:	000f883a 	mov	r7,zero
   11bf4:	01800044 	movi	r6,1
   11bf8:	01400044 	movi	r5,1
   11bfc:	010004c4 	movi	r4,19
   11c00:	00110880 	call	11088 <Modify_BRDSPI16_Reg_bits>
 		 						break;
   11c04:	00000606 	br	11c20 <main+0x9d8>
 		 						case 1:
 		 							Modify_BRDSPI16_Reg_bits (BRD_SPI_REG_LMS1_LMS2_CTRL, LMS2_RESET, LMS2_RESET, 0); //low level
   11c08:	000f883a 	mov	r7,zero
   11c0c:	01800244 	movi	r6,9
   11c10:	01400244 	movi	r5,9
   11c14:	010004c4 	movi	r4,19
   11c18:	00110880 	call	11088 <Modify_BRDSPI16_Reg_bits>
 		 						break;
   11c1c:	0001883a 	nop
 		 					}

 						break;
   11c20:	00002006 	br	11ca4 <main+0xa5c>

 						case LMS_RST_PULSE:
 		 					switch(LMS_Ctrl_Packet_Rx->Header.Periph_ID)
   11c24:	d0a00217 	ldw	r2,-32760(gp)
   11c28:	108000c3 	ldbu	r2,3(r2)
   11c2c:	10803fcc 	andi	r2,r2,255
   11c30:	10800060 	cmpeqi	r2,r2,1
   11c34:	10000b1e 	bne	r2,zero,11c64 <main+0xa1c>
 		 					{
 		 						default:
 		 						case 0:
 		 							Modify_BRDSPI16_Reg_bits (BRD_SPI_REG_LMS1_LMS2_CTRL, LMS1_RESET, LMS1_RESET, 0); //low level
   11c38:	000f883a 	mov	r7,zero
   11c3c:	01800044 	movi	r6,1
   11c40:	01400044 	movi	r5,1
   11c44:	010004c4 	movi	r4,19
   11c48:	00110880 	call	11088 <Modify_BRDSPI16_Reg_bits>
 		 							Modify_BRDSPI16_Reg_bits (BRD_SPI_REG_LMS1_LMS2_CTRL, LMS1_RESET, LMS1_RESET, 1); //high level
   11c4c:	01c00044 	movi	r7,1
   11c50:	01800044 	movi	r6,1
   11c54:	01400044 	movi	r5,1
   11c58:	010004c4 	movi	r4,19
   11c5c:	00110880 	call	11088 <Modify_BRDSPI16_Reg_bits>
 		 						break;
   11c60:	00000b06 	br	11c90 <main+0xa48>
 		 						case 1:
 		 							Modify_BRDSPI16_Reg_bits (BRD_SPI_REG_LMS1_LMS2_CTRL, LMS2_RESET, LMS2_RESET, 0); //low level
   11c64:	000f883a 	mov	r7,zero
   11c68:	01800244 	movi	r6,9
   11c6c:	01400244 	movi	r5,9
   11c70:	010004c4 	movi	r4,19
   11c74:	00110880 	call	11088 <Modify_BRDSPI16_Reg_bits>
 		 							Modify_BRDSPI16_Reg_bits (BRD_SPI_REG_LMS1_LMS2_CTRL, LMS2_RESET, LMS2_RESET, 1); //high level
   11c78:	01c00044 	movi	r7,1
   11c7c:	01800244 	movi	r6,9
   11c80:	01400244 	movi	r5,9
   11c84:	010004c4 	movi	r4,19
   11c88:	00110880 	call	11088 <Modify_BRDSPI16_Reg_bits>
 		 						break;
   11c8c:	0001883a 	nop
 		 					}

 						break;
   11c90:	00000406 	br	11ca4 <main+0xa5c>

 						default:
 							cmd_errors++;
   11c94:	d0a0c583 	ldbu	r2,-31978(gp)
   11c98:	10800044 	addi	r2,r2,1
   11c9c:	d0a0c585 	stb	r2,-31978(gp)
 						break;
   11ca0:	0001883a 	nop
 					}

 					LMS_Ctrl_Packet_Tx->Header.Status = STATUS_COMPLETED_CMD;
   11ca4:	d0a00117 	ldw	r2,-32764(gp)
   11ca8:	00c00044 	movi	r3,1
   11cac:	10c00045 	stb	r3,1(r2)
 				break;
   11cb0:	0003dc06 	br	12c24 <main+0x19dc>


 				case CMD_LMS7002_WR:
 					if(!Check_Periph_ID(MAX_ID_LMS7, LMS_Ctrl_Packet_Rx->Header.Periph_ID)) break;
   11cb4:	d0a00217 	ldw	r2,-32760(gp)
   11cb8:	108000c3 	ldbu	r2,3(r2)
   11cbc:	10803fcc 	andi	r2,r2,255
   11cc0:	100b883a 	mov	r5,r2
   11cc4:	01000044 	movi	r4,1
   11cc8:	00100d00 	call	100d0 <Check_Periph_ID>
   11ccc:	10803fcc 	andi	r2,r2,255
   11cd0:	1003c326 	beq	r2,zero,12be0 <main+0x1998>
 					if(Check_many_blocks (4)) break;
   11cd4:	01000104 	movi	r4,4
   11cd8:	001005c0 	call	1005c <Check_many_blocks>
   11cdc:	10803fcc 	andi	r2,r2,255
   11ce0:	1003c11e 	bne	r2,zero,12be8 <main+0x19a0>

 					for(block = 0; block < LMS_Ctrl_Packet_Rx->Header.Data_blocks; block++)
   11ce4:	d020c505 	stb	zero,-31980(gp)
   11ce8:	00002c06 	br	11d9c <main+0xb54>
 					{
 						//Write LMS7 register
 						sbi(LMS_Ctrl_Packet_Rx->Data_field[0 + (block * 4)], 7); //set write bit
   11cec:	d0e00217 	ldw	r3,-32760(gp)
   11cf0:	d0a0c503 	ldbu	r2,-31980(gp)
   11cf4:	10803fcc 	andi	r2,r2,255
   11cf8:	1085883a 	add	r2,r2,r2
   11cfc:	1085883a 	add	r2,r2,r2
   11d00:	100b883a 	mov	r5,r2
   11d04:	d1200217 	ldw	r4,-32760(gp)
   11d08:	d0a0c503 	ldbu	r2,-31980(gp)
   11d0c:	10803fcc 	andi	r2,r2,255
   11d10:	1085883a 	add	r2,r2,r2
   11d14:	1085883a 	add	r2,r2,r2
   11d18:	2085883a 	add	r2,r4,r2
   11d1c:	10800204 	addi	r2,r2,8
   11d20:	11000003 	ldbu	r4,0(r2)
   11d24:	00bfe004 	movi	r2,-128
   11d28:	2084b03a 	or	r2,r4,r2
   11d2c:	1009883a 	mov	r4,r2
   11d30:	1945883a 	add	r2,r3,r5
   11d34:	10800204 	addi	r2,r2,8
   11d38:	11000005 	stb	r4,0(r2)
 						spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, LMS_Ctrl_Packet_Rx->Header.Periph_ID == 1 ? SPI_NR_LMS7002M_1 : SPI_NR_LMS7002M_0,
   11d3c:	d0a00217 	ldw	r2,-32760(gp)
   11d40:	108000c3 	ldbu	r2,3(r2)
   11d44:	10803fcc 	andi	r2,r2,255
   11d48:	10800060 	cmpeqi	r2,r2,1
   11d4c:	11003fcc 	andi	r4,r2,255
 								4, &LMS_Ctrl_Packet_Rx->Data_field[0 + (block * 4)], 0, NULL, 0);
   11d50:	d0e00217 	ldw	r3,-32760(gp)
   11d54:	d0a0c503 	ldbu	r2,-31980(gp)
   11d58:	10803fcc 	andi	r2,r2,255
   11d5c:	1085883a 	add	r2,r2,r2
   11d60:	1085883a 	add	r2,r2,r2
   11d64:	10800204 	addi	r2,r2,8
   11d68:	1885883a 	add	r2,r3,r2

 					for(block = 0; block < LMS_Ctrl_Packet_Rx->Header.Data_blocks; block++)
 					{
 						//Write LMS7 register
 						sbi(LMS_Ctrl_Packet_Rx->Data_field[0 + (block * 4)], 7); //set write bit
 						spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, LMS_Ctrl_Packet_Rx->Header.Periph_ID == 1 ? SPI_NR_LMS7002M_1 : SPI_NR_LMS7002M_0,
   11d6c:	d8000215 	stw	zero,8(sp)
   11d70:	d8000115 	stw	zero,4(sp)
   11d74:	d8000015 	stw	zero,0(sp)
   11d78:	100f883a 	mov	r7,r2
   11d7c:	01800104 	movi	r6,4
   11d80:	200b883a 	mov	r5,r4
   11d84:	0101d004 	movi	r4,1856
   11d88:	001639c0 	call	1639c <alt_avalon_spi_command>
   11d8c:	e0bfed15 	stw	r2,-76(fp)

 				case CMD_LMS7002_WR:
 					if(!Check_Periph_ID(MAX_ID_LMS7, LMS_Ctrl_Packet_Rx->Header.Periph_ID)) break;
 					if(Check_many_blocks (4)) break;

 					for(block = 0; block < LMS_Ctrl_Packet_Rx->Header.Data_blocks; block++)
   11d90:	d0a0c503 	ldbu	r2,-31980(gp)
   11d94:	10800044 	addi	r2,r2,1
   11d98:	d0a0c505 	stb	r2,-31980(gp)
   11d9c:	d0a00217 	ldw	r2,-32760(gp)
   11da0:	10800083 	ldbu	r2,2(r2)
   11da4:	d0e0c503 	ldbu	r3,-31980(gp)
   11da8:	10803fcc 	andi	r2,r2,255
   11dac:	18c03fcc 	andi	r3,r3,255
   11db0:	18bfce36 	bltu	r3,r2,11cec <_gp+0xffff2524>
 						sbi(LMS_Ctrl_Packet_Rx->Data_field[0 + (block * 4)], 7); //set write bit
 						spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, LMS_Ctrl_Packet_Rx->Header.Periph_ID == 1 ? SPI_NR_LMS7002M_1 : SPI_NR_LMS7002M_0,
 								4, &LMS_Ctrl_Packet_Rx->Data_field[0 + (block * 4)], 0, NULL, 0);
 					}

 					LMS_Ctrl_Packet_Tx->Header.Status = STATUS_COMPLETED_CMD;
   11db4:	d0a00117 	ldw	r2,-32764(gp)
   11db8:	00c00044 	movi	r3,1
   11dbc:	10c00045 	stb	r3,1(r2)
 				break;
   11dc0:	00039806 	br	12c24 <main+0x19dc>


 				case CMD_LMS7002_RD:
 					if(Check_many_blocks (4)) break;
   11dc4:	01000104 	movi	r4,4
   11dc8:	001005c0 	call	1005c <Check_many_blocks>
   11dcc:	10803fcc 	andi	r2,r2,255
   11dd0:	1003871e 	bne	r2,zero,12bf0 <main+0x19a8>

 					for(block = 0; block < LMS_Ctrl_Packet_Rx->Header.Data_blocks; block++)
   11dd4:	d020c505 	stb	zero,-31980(gp)
   11dd8:	00003106 	br	11ea0 <main+0xc58>
 					{
 						//Read LMS7 register
 						cbi(LMS_Ctrl_Packet_Rx->Data_field[0 + (block * 2)], 7);  //clear write bit
   11ddc:	d0e00217 	ldw	r3,-32760(gp)
   11de0:	d0a0c503 	ldbu	r2,-31980(gp)
   11de4:	10803fcc 	andi	r2,r2,255
   11de8:	1085883a 	add	r2,r2,r2
   11dec:	100b883a 	mov	r5,r2
   11df0:	d1200217 	ldw	r4,-32760(gp)
   11df4:	d0a0c503 	ldbu	r2,-31980(gp)
   11df8:	10803fcc 	andi	r2,r2,255
   11dfc:	1085883a 	add	r2,r2,r2
   11e00:	2085883a 	add	r2,r4,r2
   11e04:	10800204 	addi	r2,r2,8
   11e08:	10800003 	ldbu	r2,0(r2)
   11e0c:	10801fcc 	andi	r2,r2,127
   11e10:	1009883a 	mov	r4,r2
   11e14:	1945883a 	add	r2,r3,r5
   11e18:	10800204 	addi	r2,r2,8
   11e1c:	11000005 	stb	r4,0(r2)
 						spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, LMS_Ctrl_Packet_Rx->Header.Periph_ID == 1 ? SPI_NR_LMS7002M_1 : SPI_NR_LMS7002M_0,
   11e20:	d0a00217 	ldw	r2,-32760(gp)
   11e24:	108000c3 	ldbu	r2,3(r2)
   11e28:	10803fcc 	andi	r2,r2,255
   11e2c:	10800060 	cmpeqi	r2,r2,1
   11e30:	11003fcc 	andi	r4,r2,255
 								2, &LMS_Ctrl_Packet_Rx->Data_field[0 + (block * 2)], 2, &LMS_Ctrl_Packet_Tx->Data_field[2 + (block * 4)], 0);
   11e34:	d0e00217 	ldw	r3,-32760(gp)
   11e38:	d0a0c503 	ldbu	r2,-31980(gp)
   11e3c:	10803fcc 	andi	r2,r2,255
   11e40:	1085883a 	add	r2,r2,r2
   11e44:	10800204 	addi	r2,r2,8
   11e48:	188b883a 	add	r5,r3,r2
   11e4c:	d0e00117 	ldw	r3,-32764(gp)
   11e50:	d0a0c503 	ldbu	r2,-31980(gp)
   11e54:	10803fcc 	andi	r2,r2,255
   11e58:	1085883a 	add	r2,r2,r2
   11e5c:	1085883a 	add	r2,r2,r2
   11e60:	10800084 	addi	r2,r2,2
   11e64:	10800204 	addi	r2,r2,8
   11e68:	1885883a 	add	r2,r3,r2

 					for(block = 0; block < LMS_Ctrl_Packet_Rx->Header.Data_blocks; block++)
 					{
 						//Read LMS7 register
 						cbi(LMS_Ctrl_Packet_Rx->Data_field[0 + (block * 2)], 7);  //clear write bit
 						spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, LMS_Ctrl_Packet_Rx->Header.Periph_ID == 1 ? SPI_NR_LMS7002M_1 : SPI_NR_LMS7002M_0,
   11e6c:	d8000215 	stw	zero,8(sp)
   11e70:	d8800115 	stw	r2,4(sp)
   11e74:	00800084 	movi	r2,2
   11e78:	d8800015 	stw	r2,0(sp)
   11e7c:	280f883a 	mov	r7,r5
   11e80:	01800084 	movi	r6,2
   11e84:	200b883a 	mov	r5,r4
   11e88:	0101d004 	movi	r4,1856
   11e8c:	001639c0 	call	1639c <alt_avalon_spi_command>
   11e90:	e0bfed15 	stw	r2,-76(fp)


 				case CMD_LMS7002_RD:
 					if(Check_many_blocks (4)) break;

 					for(block = 0; block < LMS_Ctrl_Packet_Rx->Header.Data_blocks; block++)
   11e94:	d0a0c503 	ldbu	r2,-31980(gp)
   11e98:	10800044 	addi	r2,r2,1
   11e9c:	d0a0c505 	stb	r2,-31980(gp)
   11ea0:	d0a00217 	ldw	r2,-32760(gp)
   11ea4:	10800083 	ldbu	r2,2(r2)
   11ea8:	d0e0c503 	ldbu	r3,-31980(gp)
   11eac:	10803fcc 	andi	r2,r2,255
   11eb0:	18c03fcc 	andi	r3,r3,255
   11eb4:	18bfc936 	bltu	r3,r2,11ddc <_gp+0xffff2614>
 						cbi(LMS_Ctrl_Packet_Rx->Data_field[0 + (block * 2)], 7);  //clear write bit
 						spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, LMS_Ctrl_Packet_Rx->Header.Periph_ID == 1 ? SPI_NR_LMS7002M_1 : SPI_NR_LMS7002M_0,
 								2, &LMS_Ctrl_Packet_Rx->Data_field[0 + (block * 2)], 2, &LMS_Ctrl_Packet_Tx->Data_field[2 + (block * 4)], 0);
 					}

 					LMS_Ctrl_Packet_Tx->Header.Status = STATUS_COMPLETED_CMD;
   11eb8:	d0a00117 	ldw	r2,-32764(gp)
   11ebc:	00c00044 	movi	r3,1
   11ec0:	10c00045 	stb	r3,1(r2)
 				break;
   11ec4:	00035706 	br	12c24 <main+0x19dc>


 	 			case CMD_BRDSPI16_WR:
 	 				if(Check_many_blocks (4)) break;
   11ec8:	01000104 	movi	r4,4
   11ecc:	001005c0 	call	1005c <Check_many_blocks>
   11ed0:	10803fcc 	andi	r2,r2,255
   11ed4:	1003481e 	bne	r2,zero,12bf8 <main+0x19b0>

 	 				for(block = 0; block < LMS_Ctrl_Packet_Rx->Header.Data_blocks; block++)
   11ed8:	d020c505 	stb	zero,-31980(gp)
   11edc:	00002706 	br	11f7c <main+0xd34>
 	 				{
 	 					//write reg addr
 	 					sbi(LMS_Ctrl_Packet_Rx->Data_field[0 + (block * 4)], 7); //set write bit
   11ee0:	d0e00217 	ldw	r3,-32760(gp)
   11ee4:	d0a0c503 	ldbu	r2,-31980(gp)
   11ee8:	10803fcc 	andi	r2,r2,255
   11eec:	1085883a 	add	r2,r2,r2
   11ef0:	1085883a 	add	r2,r2,r2
   11ef4:	100b883a 	mov	r5,r2
   11ef8:	d1200217 	ldw	r4,-32760(gp)
   11efc:	d0a0c503 	ldbu	r2,-31980(gp)
   11f00:	10803fcc 	andi	r2,r2,255
   11f04:	1085883a 	add	r2,r2,r2
   11f08:	1085883a 	add	r2,r2,r2
   11f0c:	2085883a 	add	r2,r4,r2
   11f10:	10800204 	addi	r2,r2,8
   11f14:	11000003 	ldbu	r4,0(r2)
   11f18:	00bfe004 	movi	r2,-128
   11f1c:	2084b03a 	or	r2,r4,r2
   11f20:	1009883a 	mov	r4,r2
   11f24:	1945883a 	add	r2,r3,r5
   11f28:	10800204 	addi	r2,r2,8
   11f2c:	11000005 	stb	r4,0(r2)

 	 					spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, SPI_NR_FPGA, 4, &LMS_Ctrl_Packet_Rx->Data_field[0 + (block * 4)], 0, NULL, 0);
   11f30:	d0e00217 	ldw	r3,-32760(gp)
   11f34:	d0a0c503 	ldbu	r2,-31980(gp)
   11f38:	10803fcc 	andi	r2,r2,255
   11f3c:	1085883a 	add	r2,r2,r2
   11f40:	1085883a 	add	r2,r2,r2
   11f44:	10800204 	addi	r2,r2,8
   11f48:	1885883a 	add	r2,r3,r2
   11f4c:	d8000215 	stw	zero,8(sp)
   11f50:	d8000115 	stw	zero,4(sp)
   11f54:	d8000015 	stw	zero,0(sp)
   11f58:	100f883a 	mov	r7,r2
   11f5c:	01800104 	movi	r6,4
   11f60:	01400184 	movi	r5,6
   11f64:	0101d004 	movi	r4,1856
   11f68:	001639c0 	call	1639c <alt_avalon_spi_command>
   11f6c:	e0bfed15 	stw	r2,-76(fp)


 	 			case CMD_BRDSPI16_WR:
 	 				if(Check_many_blocks (4)) break;

 	 				for(block = 0; block < LMS_Ctrl_Packet_Rx->Header.Data_blocks; block++)
   11f70:	d0a0c503 	ldbu	r2,-31980(gp)
   11f74:	10800044 	addi	r2,r2,1
   11f78:	d0a0c505 	stb	r2,-31980(gp)
   11f7c:	d0a00217 	ldw	r2,-32760(gp)
   11f80:	10800083 	ldbu	r2,2(r2)
   11f84:	d0e0c503 	ldbu	r3,-31980(gp)
   11f88:	10803fcc 	andi	r2,r2,255
   11f8c:	18c03fcc 	andi	r3,r3,255
   11f90:	18bfd336 	bltu	r3,r2,11ee0 <_gp+0xffff2718>
 	 					sbi(LMS_Ctrl_Packet_Rx->Data_field[0 + (block * 4)], 7); //set write bit

 	 					spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, SPI_NR_FPGA, 4, &LMS_Ctrl_Packet_Rx->Data_field[0 + (block * 4)], 0, NULL, 0);
 	 				}

 	 				LMS_Ctrl_Packet_Tx->Header.Status = STATUS_COMPLETED_CMD;
   11f94:	d0a00117 	ldw	r2,-32764(gp)
   11f98:	00c00044 	movi	r3,1
   11f9c:	10c00045 	stb	r3,1(r2)
 	 			break;
   11fa0:	00032006 	br	12c24 <main+0x19dc>


 				case CMD_BRDSPI16_RD:
 					if(Check_many_blocks (4)) break;
   11fa4:	01000104 	movi	r4,4
   11fa8:	001005c0 	call	1005c <Check_many_blocks>
   11fac:	10803fcc 	andi	r2,r2,255
   11fb0:	1003131e 	bne	r2,zero,12c00 <main+0x19b8>

 					for(block = 0; block < LMS_Ctrl_Packet_Rx->Header.Data_blocks; block++)
   11fb4:	d020c505 	stb	zero,-31980(gp)
   11fb8:	00002c06 	br	1206c <main+0xe24>
 					{

 						//write reg addr
 						cbi(LMS_Ctrl_Packet_Rx->Data_field[0 + (block * 2)], 7);  //clear write bit
   11fbc:	d0e00217 	ldw	r3,-32760(gp)
   11fc0:	d0a0c503 	ldbu	r2,-31980(gp)
   11fc4:	10803fcc 	andi	r2,r2,255
   11fc8:	1085883a 	add	r2,r2,r2
   11fcc:	100b883a 	mov	r5,r2
   11fd0:	d1200217 	ldw	r4,-32760(gp)
   11fd4:	d0a0c503 	ldbu	r2,-31980(gp)
   11fd8:	10803fcc 	andi	r2,r2,255
   11fdc:	1085883a 	add	r2,r2,r2
   11fe0:	2085883a 	add	r2,r4,r2
   11fe4:	10800204 	addi	r2,r2,8
   11fe8:	10800003 	ldbu	r2,0(r2)
   11fec:	10801fcc 	andi	r2,r2,127
   11ff0:	1009883a 	mov	r4,r2
   11ff4:	1945883a 	add	r2,r3,r5
   11ff8:	10800204 	addi	r2,r2,8
   11ffc:	11000005 	stb	r4,0(r2)

 						spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, SPI_NR_FPGA, 2, &LMS_Ctrl_Packet_Rx->Data_field[0 + (block * 2)], 2, &LMS_Ctrl_Packet_Tx->Data_field[2 + (block * 4)], 0);
   12000:	d0e00217 	ldw	r3,-32760(gp)
   12004:	d0a0c503 	ldbu	r2,-31980(gp)
   12008:	10803fcc 	andi	r2,r2,255
   1200c:	1085883a 	add	r2,r2,r2
   12010:	10800204 	addi	r2,r2,8
   12014:	1889883a 	add	r4,r3,r2
   12018:	d0e00117 	ldw	r3,-32764(gp)
   1201c:	d0a0c503 	ldbu	r2,-31980(gp)
   12020:	10803fcc 	andi	r2,r2,255
   12024:	1085883a 	add	r2,r2,r2
   12028:	1085883a 	add	r2,r2,r2
   1202c:	10800084 	addi	r2,r2,2
   12030:	10800204 	addi	r2,r2,8
   12034:	1885883a 	add	r2,r3,r2
   12038:	d8000215 	stw	zero,8(sp)
   1203c:	d8800115 	stw	r2,4(sp)
   12040:	00800084 	movi	r2,2
   12044:	d8800015 	stw	r2,0(sp)
   12048:	200f883a 	mov	r7,r4
   1204c:	01800084 	movi	r6,2
   12050:	01400184 	movi	r5,6
   12054:	0101d004 	movi	r4,1856
   12058:	001639c0 	call	1639c <alt_avalon_spi_command>
   1205c:	e0bfed15 	stw	r2,-76(fp)


 				case CMD_BRDSPI16_RD:
 					if(Check_many_blocks (4)) break;

 					for(block = 0; block < LMS_Ctrl_Packet_Rx->Header.Data_blocks; block++)
   12060:	d0a0c503 	ldbu	r2,-31980(gp)
   12064:	10800044 	addi	r2,r2,1
   12068:	d0a0c505 	stb	r2,-31980(gp)
   1206c:	d0a00217 	ldw	r2,-32760(gp)
   12070:	10800083 	ldbu	r2,2(r2)
   12074:	d0e0c503 	ldbu	r3,-31980(gp)
   12078:	10803fcc 	andi	r2,r2,255
   1207c:	18c03fcc 	andi	r3,r3,255
   12080:	18bfce36 	bltu	r3,r2,11fbc <_gp+0xffff27f4>
 						cbi(LMS_Ctrl_Packet_Rx->Data_field[0 + (block * 2)], 7);  //clear write bit

 						spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, SPI_NR_FPGA, 2, &LMS_Ctrl_Packet_Rx->Data_field[0 + (block * 2)], 2, &LMS_Ctrl_Packet_Tx->Data_field[2 + (block * 4)], 0);
 					}

 					LMS_Ctrl_Packet_Tx->Header.Status = STATUS_COMPLETED_CMD;
   12084:	d0a00117 	ldw	r2,-32764(gp)
   12088:	00c00044 	movi	r3,1
   1208c:	10c00045 	stb	r3,1(r2)
 				break;
   12090:	0002e406 	br	12c24 <main+0x19dc>


 				case CMD_ADF4002_WR:
 					if(Check_many_blocks (3)) break;
   12094:	010000c4 	movi	r4,3
   12098:	001005c0 	call	1005c <Check_many_blocks>
   1209c:	10803fcc 	andi	r2,r2,255
   120a0:	1002d91e 	bne	r2,zero,12c08 <main+0x19c0>

 					Control_TCXO_DAC (0, NULL); //set DAC out to three-state
   120a4:	000b883a 	mov	r5,zero
   120a8:	0009883a 	mov	r4,zero
   120ac:	00107300 	call	10730 <Control_TCXO_DAC>

 					for(block = 0; block < LMS_Ctrl_Packet_Rx->Header.Data_blocks; block++)
   120b0:	d020c505 	stb	zero,-31980(gp)
   120b4:	00000e06 	br	120f0 <main+0xea8>
 					{
 						Control_TCXO_ADF (1, &LMS_Ctrl_Packet_Rx->Data_field[0 + (block*3)]); //write data to ADF
   120b8:	d1200217 	ldw	r4,-32760(gp)
   120bc:	d0a0c503 	ldbu	r2,-31980(gp)
   120c0:	10c03fcc 	andi	r3,r2,255
   120c4:	1805883a 	mov	r2,r3
   120c8:	1085883a 	add	r2,r2,r2
   120cc:	10c5883a 	add	r2,r2,r3
   120d0:	10800204 	addi	r2,r2,8
   120d4:	2085883a 	add	r2,r4,r2
   120d8:	100b883a 	mov	r5,r2
   120dc:	01000044 	movi	r4,1
   120e0:	00108000 	call	10800 <Control_TCXO_ADF>
 				case CMD_ADF4002_WR:
 					if(Check_many_blocks (3)) break;

 					Control_TCXO_DAC (0, NULL); //set DAC out to three-state

 					for(block = 0; block < LMS_Ctrl_Packet_Rx->Header.Data_blocks; block++)
   120e4:	d0a0c503 	ldbu	r2,-31980(gp)
   120e8:	10800044 	addi	r2,r2,1
   120ec:	d0a0c505 	stb	r2,-31980(gp)
   120f0:	d0a00217 	ldw	r2,-32760(gp)
   120f4:	10800083 	ldbu	r2,2(r2)
   120f8:	d0e0c503 	ldbu	r3,-31980(gp)
   120fc:	10803fcc 	andi	r2,r2,255
   12100:	18c03fcc 	andi	r3,r3,255
   12104:	18bfec36 	bltu	r3,r2,120b8 <_gp+0xffff28f0>
 					{
 						Control_TCXO_ADF (1, &LMS_Ctrl_Packet_Rx->Data_field[0 + (block*3)]); //write data to ADF
 					}

 					if(cmd_errors) LMS_Ctrl_Packet_Tx->Header.Status = STATUS_INVALID_PERIPH_ID_CMD;
   12108:	d0a0c583 	ldbu	r2,-31978(gp)
   1210c:	10803fcc 	andi	r2,r2,255
   12110:	10000426 	beq	r2,zero,12124 <main+0xedc>
   12114:	d0a00117 	ldw	r2,-32764(gp)
   12118:	00c00204 	movi	r3,8
   1211c:	10c00045 	stb	r3,1(r2)
 					else LMS_Ctrl_Packet_Tx->Header.Status = STATUS_COMPLETED_CMD;
 				break;
   12120:	0002c006 	br	12c24 <main+0x19dc>
 					{
 						Control_TCXO_ADF (1, &LMS_Ctrl_Packet_Rx->Data_field[0 + (block*3)]); //write data to ADF
 					}

 					if(cmd_errors) LMS_Ctrl_Packet_Tx->Header.Status = STATUS_INVALID_PERIPH_ID_CMD;
 					else LMS_Ctrl_Packet_Tx->Header.Status = STATUS_COMPLETED_CMD;
   12124:	d0a00117 	ldw	r2,-32764(gp)
   12128:	00c00044 	movi	r3,1
   1212c:	10c00045 	stb	r3,1(r2)
 				break;
   12130:	0002bc06 	br	12c24 <main+0x19dc>


				case CMD_ANALOG_VAL_RD:

					for(block = 0; block < LMS_Ctrl_Packet_Rx->Header.Data_blocks; block++)
   12134:	d020c505 	stb	zero,-31980(gp)
   12138:	00010406 	br	1254c <main+0x1304>
					{
						switch (LMS_Ctrl_Packet_Rx->Data_field[0 + (block)])//ch
   1213c:	d0e00217 	ldw	r3,-32760(gp)
   12140:	d0a0c503 	ldbu	r2,-31980(gp)
   12144:	10803fcc 	andi	r2,r2,255
   12148:	1885883a 	add	r2,r3,r2
   1214c:	10800204 	addi	r2,r2,8
   12150:	10800003 	ldbu	r2,0(r2)
   12154:	10803fcc 	andi	r2,r2,255
   12158:	10c00060 	cmpeqi	r3,r2,1
   1215c:	1800381e 	bne	r3,zero,12240 <main+0xff8>
   12160:	10c00088 	cmpgei	r3,r2,2
   12164:	1800021e 	bne	r3,zero,12170 <main+0xf28>
   12168:	10000626 	beq	r2,zero,12184 <main+0xf3c>
   1216c:	0000f006 	br	12530 <main+0x12e8>
   12170:	10c000a0 	cmpeqi	r3,r2,2
   12174:	1800901e 	bne	r3,zero,123b8 <main+0x1170>
   12178:	108000e0 	cmpeqi	r2,r2,3
   1217c:	1000bd1e 	bne	r2,zero,12474 <main+0x122c>
   12180:	0000eb06 	br	12530 <main+0x12e8>
						{
							case 0://dac val

								LMS_Ctrl_Packet_Tx->Data_field[0 + (block * 4)] = LMS_Ctrl_Packet_Rx->Data_field[block]; //ch
   12184:	d1200117 	ldw	r4,-32764(gp)
   12188:	d0a0c503 	ldbu	r2,-31980(gp)
   1218c:	10803fcc 	andi	r2,r2,255
   12190:	1085883a 	add	r2,r2,r2
   12194:	1085883a 	add	r2,r2,r2
   12198:	100b883a 	mov	r5,r2
   1219c:	d0e00217 	ldw	r3,-32760(gp)
   121a0:	d0a0c503 	ldbu	r2,-31980(gp)
   121a4:	10803fcc 	andi	r2,r2,255
   121a8:	1885883a 	add	r2,r3,r2
   121ac:	10800204 	addi	r2,r2,8
   121b0:	10c00003 	ldbu	r3,0(r2)
   121b4:	2145883a 	add	r2,r4,r5
   121b8:	10800204 	addi	r2,r2,8
   121bc:	10c00005 	stb	r3,0(r2)
								LMS_Ctrl_Packet_Tx->Data_field[1 + (block * 4)] = 0x00; //RAW //unit, power
   121c0:	d0e00117 	ldw	r3,-32764(gp)
   121c4:	d0a0c503 	ldbu	r2,-31980(gp)
   121c8:	10803fcc 	andi	r2,r2,255
   121cc:	1085883a 	add	r2,r2,r2
   121d0:	1085883a 	add	r2,r2,r2
   121d4:	10800044 	addi	r2,r2,1
   121d8:	1885883a 	add	r2,r3,r2
   121dc:	10800204 	addi	r2,r2,8
   121e0:	10000005 	stb	zero,0(r2)

								//LMS_Ctrl_Packet_Tx->Data_field[2 + (block * 4)] = 0; //signed val, MSB byte
								//LMS_Ctrl_Packet_Tx->Data_field[3 + (block * 4)] = dac_val; //signed val, LSB byte
								LMS_Ctrl_Packet_Tx->Data_field[2 + (block * 4)] = (dac_val >> 8) & 0xFF; //unsigned val, MSB byte
   121e4:	d0e00117 	ldw	r3,-32764(gp)
   121e8:	d0a0c503 	ldbu	r2,-31980(gp)
   121ec:	10803fcc 	andi	r2,r2,255
   121f0:	1085883a 	add	r2,r2,r2
   121f4:	1085883a 	add	r2,r2,r2
   121f8:	10800084 	addi	r2,r2,2
   121fc:	d120000b 	ldhu	r4,-32768(gp)
   12200:	213fffcc 	andi	r4,r4,65535
   12204:	2008d23a 	srli	r4,r4,8
   12208:	1885883a 	add	r2,r3,r2
   1220c:	10800204 	addi	r2,r2,8
   12210:	11000005 	stb	r4,0(r2)
								LMS_Ctrl_Packet_Tx->Data_field[3 + (block * 4)] = dac_val & 0xFF; //unsigned val, LSB byte
   12214:	d0e00117 	ldw	r3,-32764(gp)
   12218:	d0a0c503 	ldbu	r2,-31980(gp)
   1221c:	10803fcc 	andi	r2,r2,255
   12220:	1085883a 	add	r2,r2,r2
   12224:	1085883a 	add	r2,r2,r2
   12228:	108000c4 	addi	r2,r2,3
   1222c:	d120000b 	ldhu	r4,-32768(gp)
   12230:	1885883a 	add	r2,r3,r2
   12234:	10800204 	addi	r2,r2,8
   12238:	11000005 	stb	r4,0(r2)

							break;
   1223c:	0000c006 	br	12540 <main+0x12f8>

							case 1: //temperature

								spirez = I2C_start(I2C_OPENCORES_0_BASE, LM75_I2C_ADDR, 0);
   12240:	000d883a 	mov	r6,zero
   12244:	01401204 	movi	r5,72
   12248:	0101d804 	movi	r4,1888
   1224c:	00166500 	call	16650 <I2C_start>
   12250:	e0bfed15 	stw	r2,-76(fp)
								spirez = I2C_write(I2C_OPENCORES_0_BASE, 0x00, 1);				// Pointer = temperature register
   12254:	01800044 	movi	r6,1
   12258:	000b883a 	mov	r5,zero
   1225c:	0101d804 	movi	r4,1888
   12260:	00167a40 	call	167a4 <I2C_write>
   12264:	e0bfed15 	stw	r2,-76(fp)
								spirez = I2C_start(I2C_OPENCORES_0_BASE, LM75_I2C_ADDR, 1);
   12268:	01800044 	movi	r6,1
   1226c:	01401204 	movi	r5,72
   12270:	0101d804 	movi	r4,1888
   12274:	00166500 	call	16650 <I2C_start>
   12278:	e0bfed15 	stw	r2,-76(fp)

								// Read temperature and recalculate
								converted_val = (signed short int)I2C_read(I2C_OPENCORES_0_BASE, 0);
   1227c:	000b883a 	mov	r5,zero
   12280:	0101d804 	movi	r4,1888
   12284:	00167100 	call	16710 <I2C_read>
   12288:	d0a0008d 	sth	r2,-32766(gp)
								converted_val = converted_val << 8;
   1228c:	d0a0008b 	ldhu	r2,-32766(gp)
   12290:	10bfffcc 	andi	r2,r2,65535
   12294:	10a0001c 	xori	r2,r2,32768
   12298:	10a00004 	addi	r2,r2,-32768
   1229c:	1004923a 	slli	r2,r2,8
   122a0:	d0a0008d 	sth	r2,-32766(gp)
								converted_val = 10 * (converted_val >> 8);
   122a4:	d0a0008b 	ldhu	r2,-32766(gp)
   122a8:	10bfffcc 	andi	r2,r2,65535
   122ac:	10a0001c 	xori	r2,r2,32768
   122b0:	10a00004 	addi	r2,r2,-32768
   122b4:	1005d23a 	srai	r2,r2,8
   122b8:	01400284 	movi	r5,10
   122bc:	1009883a 	mov	r4,r2
   122c0:	001372c0 	call	1372c <__mulsi3>
   122c4:	d0a0008d 	sth	r2,-32766(gp)
								spirez = I2C_read(I2C_OPENCORES_0_BASE, 1);
   122c8:	01400044 	movi	r5,1
   122cc:	0101d804 	movi	r4,1888
   122d0:	00167100 	call	16710 <I2C_read>
   122d4:	e0bfed15 	stw	r2,-76(fp)
								if(spirez & 0x80) converted_val = converted_val + 5;
   122d8:	e0bfed17 	ldw	r2,-76(fp)
   122dc:	1080200c 	andi	r2,r2,128
   122e0:	10000326 	beq	r2,zero,122f0 <main+0x10a8>
   122e4:	d0a0008b 	ldhu	r2,-32766(gp)
   122e8:	10800144 	addi	r2,r2,5
   122ec:	d0a0008d 	sth	r2,-32766(gp)

								LMS_Ctrl_Packet_Tx->Data_field[0 + (block * 4)] = LMS_Ctrl_Packet_Rx->Data_field[block]; //ch
   122f0:	d1200117 	ldw	r4,-32764(gp)
   122f4:	d0a0c503 	ldbu	r2,-31980(gp)
   122f8:	10803fcc 	andi	r2,r2,255
   122fc:	1085883a 	add	r2,r2,r2
   12300:	1085883a 	add	r2,r2,r2
   12304:	100b883a 	mov	r5,r2
   12308:	d0e00217 	ldw	r3,-32760(gp)
   1230c:	d0a0c503 	ldbu	r2,-31980(gp)
   12310:	10803fcc 	andi	r2,r2,255
   12314:	1885883a 	add	r2,r3,r2
   12318:	10800204 	addi	r2,r2,8
   1231c:	10c00003 	ldbu	r3,0(r2)
   12320:	2145883a 	add	r2,r4,r5
   12324:	10800204 	addi	r2,r2,8
   12328:	10c00005 	stb	r3,0(r2)
								LMS_Ctrl_Packet_Tx->Data_field[1 + (block * 4)] = 0x50; //mC //unit, power
   1232c:	d0e00117 	ldw	r3,-32764(gp)
   12330:	d0a0c503 	ldbu	r2,-31980(gp)
   12334:	10803fcc 	andi	r2,r2,255
   12338:	1085883a 	add	r2,r2,r2
   1233c:	1085883a 	add	r2,r2,r2
   12340:	10800044 	addi	r2,r2,1
   12344:	1885883a 	add	r2,r3,r2
   12348:	10800204 	addi	r2,r2,8
   1234c:	00c01404 	movi	r3,80
   12350:	10c00005 	stb	r3,0(r2)

								LMS_Ctrl_Packet_Tx->Data_field[2 + (block * 4)] = (converted_val >> 8); //signed val, MSB byte
   12354:	d0e00117 	ldw	r3,-32764(gp)
   12358:	d0a0c503 	ldbu	r2,-31980(gp)
   1235c:	10803fcc 	andi	r2,r2,255
   12360:	1085883a 	add	r2,r2,r2
   12364:	1085883a 	add	r2,r2,r2
   12368:	10800084 	addi	r2,r2,2
   1236c:	d120008b 	ldhu	r4,-32766(gp)
   12370:	213fffcc 	andi	r4,r4,65535
   12374:	2120001c 	xori	r4,r4,32768
   12378:	21200004 	addi	r4,r4,-32768
   1237c:	2009d23a 	srai	r4,r4,8
   12380:	1885883a 	add	r2,r3,r2
   12384:	10800204 	addi	r2,r2,8
   12388:	11000005 	stb	r4,0(r2)
								LMS_Ctrl_Packet_Tx->Data_field[3 + (block * 4)] = converted_val; //signed val, LSB byte
   1238c:	d0e00117 	ldw	r3,-32764(gp)
   12390:	d0a0c503 	ldbu	r2,-31980(gp)
   12394:	10803fcc 	andi	r2,r2,255
   12398:	1085883a 	add	r2,r2,r2
   1239c:	1085883a 	add	r2,r2,r2
   123a0:	108000c4 	addi	r2,r2,3
   123a4:	d120008b 	ldhu	r4,-32766(gp)
   123a8:	1885883a 	add	r2,r3,r2
   123ac:	10800204 	addi	r2,r2,8
   123b0:	11000005 	stb	r4,0(r2)

							break;
   123b4:	00006206 	br	12540 <main+0x12f8>

							case 2://wiper 0 position
								LMS_Ctrl_Packet_Tx->Data_field[0 + (block * 4)] = LMS_Ctrl_Packet_Rx->Data_field[block]; //ch
   123b8:	d1200117 	ldw	r4,-32764(gp)
   123bc:	d0a0c503 	ldbu	r2,-31980(gp)
   123c0:	10803fcc 	andi	r2,r2,255
   123c4:	1085883a 	add	r2,r2,r2
   123c8:	1085883a 	add	r2,r2,r2
   123cc:	100b883a 	mov	r5,r2
   123d0:	d0e00217 	ldw	r3,-32760(gp)
   123d4:	d0a0c503 	ldbu	r2,-31980(gp)
   123d8:	10803fcc 	andi	r2,r2,255
   123dc:	1885883a 	add	r2,r3,r2
   123e0:	10800204 	addi	r2,r2,8
   123e4:	10c00003 	ldbu	r3,0(r2)
   123e8:	2145883a 	add	r2,r4,r5
   123ec:	10800204 	addi	r2,r2,8
   123f0:	10c00005 	stb	r3,0(r2)
								LMS_Ctrl_Packet_Tx->Data_field[1 + (block * 4)] = 0x00; //RAW //unit, power
   123f4:	d0e00117 	ldw	r3,-32764(gp)
   123f8:	d0a0c503 	ldbu	r2,-31980(gp)
   123fc:	10803fcc 	andi	r2,r2,255
   12400:	1085883a 	add	r2,r2,r2
   12404:	1085883a 	add	r2,r2,r2
   12408:	10800044 	addi	r2,r2,1
   1240c:	1885883a 	add	r2,r3,r2
   12410:	10800204 	addi	r2,r2,8
   12414:	10000005 	stb	zero,0(r2)

								LMS_Ctrl_Packet_Tx->Data_field[2 + (block * 4)] = (wiper_pos[0] >> 8) & 0xFF; //signed val, MSB byte
   12418:	d0e00117 	ldw	r3,-32764(gp)
   1241c:	d0a0c503 	ldbu	r2,-31980(gp)
   12420:	10803fcc 	andi	r2,r2,255
   12424:	1085883a 	add	r2,r2,r2
   12428:	1085883a 	add	r2,r2,r2
   1242c:	10800084 	addi	r2,r2,2
   12430:	e13fef8b 	ldhu	r4,-66(fp)
   12434:	213fffcc 	andi	r4,r4,65535
   12438:	2008d23a 	srli	r4,r4,8
   1243c:	1885883a 	add	r2,r3,r2
   12440:	10800204 	addi	r2,r2,8
   12444:	11000005 	stb	r4,0(r2)
								LMS_Ctrl_Packet_Tx->Data_field[3 + (block * 4)] = wiper_pos[0] & 0xFF; //signed val, LSB byte
   12448:	d0e00117 	ldw	r3,-32764(gp)
   1244c:	d0a0c503 	ldbu	r2,-31980(gp)
   12450:	10803fcc 	andi	r2,r2,255
   12454:	1085883a 	add	r2,r2,r2
   12458:	1085883a 	add	r2,r2,r2
   1245c:	108000c4 	addi	r2,r2,3
   12460:	e13fef8b 	ldhu	r4,-66(fp)
   12464:	1885883a 	add	r2,r3,r2
   12468:	10800204 	addi	r2,r2,8
   1246c:	11000005 	stb	r4,0(r2)
							break;
   12470:	00003306 	br	12540 <main+0x12f8>

							case 3://wiper 1 position
								LMS_Ctrl_Packet_Tx->Data_field[0 + (block * 4)] = LMS_Ctrl_Packet_Rx->Data_field[block]; //ch
   12474:	d1200117 	ldw	r4,-32764(gp)
   12478:	d0a0c503 	ldbu	r2,-31980(gp)
   1247c:	10803fcc 	andi	r2,r2,255
   12480:	1085883a 	add	r2,r2,r2
   12484:	1085883a 	add	r2,r2,r2
   12488:	100b883a 	mov	r5,r2
   1248c:	d0e00217 	ldw	r3,-32760(gp)
   12490:	d0a0c503 	ldbu	r2,-31980(gp)
   12494:	10803fcc 	andi	r2,r2,255
   12498:	1885883a 	add	r2,r3,r2
   1249c:	10800204 	addi	r2,r2,8
   124a0:	10c00003 	ldbu	r3,0(r2)
   124a4:	2145883a 	add	r2,r4,r5
   124a8:	10800204 	addi	r2,r2,8
   124ac:	10c00005 	stb	r3,0(r2)
								LMS_Ctrl_Packet_Tx->Data_field[1 + (block * 4)] = 0x00; //RAW //unit, power
   124b0:	d0e00117 	ldw	r3,-32764(gp)
   124b4:	d0a0c503 	ldbu	r2,-31980(gp)
   124b8:	10803fcc 	andi	r2,r2,255
   124bc:	1085883a 	add	r2,r2,r2
   124c0:	1085883a 	add	r2,r2,r2
   124c4:	10800044 	addi	r2,r2,1
   124c8:	1885883a 	add	r2,r3,r2
   124cc:	10800204 	addi	r2,r2,8
   124d0:	10000005 	stb	zero,0(r2)

								LMS_Ctrl_Packet_Tx->Data_field[2 + (block * 4)] = (wiper_pos[1] >> 8) & 0xFF; //signed val, MSB byte
   124d4:	d0e00117 	ldw	r3,-32764(gp)
   124d8:	d0a0c503 	ldbu	r2,-31980(gp)
   124dc:	10803fcc 	andi	r2,r2,255
   124e0:	1085883a 	add	r2,r2,r2
   124e4:	1085883a 	add	r2,r2,r2
   124e8:	10800084 	addi	r2,r2,2
   124ec:	e13ff00b 	ldhu	r4,-64(fp)
   124f0:	213fffcc 	andi	r4,r4,65535
   124f4:	2008d23a 	srli	r4,r4,8
   124f8:	1885883a 	add	r2,r3,r2
   124fc:	10800204 	addi	r2,r2,8
   12500:	11000005 	stb	r4,0(r2)
								LMS_Ctrl_Packet_Tx->Data_field[3 + (block * 4)] = wiper_pos[1] & 0xFF; //signed val, LSB byte
   12504:	d0e00117 	ldw	r3,-32764(gp)
   12508:	d0a0c503 	ldbu	r2,-31980(gp)
   1250c:	10803fcc 	andi	r2,r2,255
   12510:	1085883a 	add	r2,r2,r2
   12514:	1085883a 	add	r2,r2,r2
   12518:	108000c4 	addi	r2,r2,3
   1251c:	e13ff00b 	ldhu	r4,-64(fp)
   12520:	1885883a 	add	r2,r3,r2
   12524:	10800204 	addi	r2,r2,8
   12528:	11000005 	stb	r4,0(r2)
							break;
   1252c:	00000406 	br	12540 <main+0x12f8>

							default:
								cmd_errors++;
   12530:	d0a0c583 	ldbu	r2,-31978(gp)
   12534:	10800044 	addi	r2,r2,1
   12538:	d0a0c585 	stb	r2,-31978(gp)
							break;
   1253c:	0001883a 	nop
 				break;


				case CMD_ANALOG_VAL_RD:

					for(block = 0; block < LMS_Ctrl_Packet_Rx->Header.Data_blocks; block++)
   12540:	d0a0c503 	ldbu	r2,-31980(gp)
   12544:	10800044 	addi	r2,r2,1
   12548:	d0a0c505 	stb	r2,-31980(gp)
   1254c:	d0a00217 	ldw	r2,-32760(gp)
   12550:	10800083 	ldbu	r2,2(r2)
   12554:	d0e0c503 	ldbu	r3,-31980(gp)
   12558:	10803fcc 	andi	r2,r2,255
   1255c:	18c03fcc 	andi	r3,r3,255
   12560:	18bef636 	bltu	r3,r2,1213c <_gp+0xffff2974>
								cmd_errors++;
							break;
						}
					}

					LMS_Ctrl_Packet_Tx->Header.Status = STATUS_COMPLETED_CMD;
   12564:	d0a00117 	ldw	r2,-32764(gp)
   12568:	00c00044 	movi	r3,1
   1256c:	10c00045 	stb	r3,1(r2)

				break;
   12570:	0001ac06 	br	12c24 <main+0x19dc>


				case CMD_ANALOG_VAL_WR:
					if(Check_many_blocks (4)) break;
   12574:	01000104 	movi	r4,4
   12578:	001005c0 	call	1005c <Check_many_blocks>
   1257c:	10803fcc 	andi	r2,r2,255
   12580:	1001a31e 	bne	r2,zero,12c10 <main+0x19c8>

					for(block = 0; block < LMS_Ctrl_Packet_Rx->Header.Data_blocks; block++)
   12584:	d020c505 	stb	zero,-31980(gp)
   12588:	0000e806 	br	1292c <main+0x16e4>
					{
						switch (LMS_Ctrl_Packet_Rx->Data_field[0 + (block * 4)]) //do something according to channel
   1258c:	d0e00217 	ldw	r3,-32760(gp)
   12590:	d0a0c503 	ldbu	r2,-31980(gp)
   12594:	10803fcc 	andi	r2,r2,255
   12598:	1085883a 	add	r2,r2,r2
   1259c:	1085883a 	add	r2,r2,r2
   125a0:	1885883a 	add	r2,r3,r2
   125a4:	10800204 	addi	r2,r2,8
   125a8:	10800003 	ldbu	r2,0(r2)
   125ac:	10803fcc 	andi	r2,r2,255
   125b0:	10c000a0 	cmpeqi	r3,r2,2
   125b4:	1800311e 	bne	r3,zero,1267c <main+0x1434>
   125b8:	10c000e0 	cmpeqi	r3,r2,3
   125bc:	1800811e 	bne	r3,zero,127c4 <main+0x157c>
   125c0:	1000d31e 	bne	r2,zero,12910 <main+0x16c8>
						{
							case 0: //TCXO DAC
								if (LMS_Ctrl_Packet_Rx->Data_field[1 + (block * 4)] == 0) //RAW units?
   125c4:	d0e00217 	ldw	r3,-32760(gp)
   125c8:	d0a0c503 	ldbu	r2,-31980(gp)
   125cc:	10803fcc 	andi	r2,r2,255
   125d0:	1085883a 	add	r2,r2,r2
   125d4:	1085883a 	add	r2,r2,r2
   125d8:	10800044 	addi	r2,r2,1
   125dc:	1885883a 	add	r2,r3,r2
   125e0:	10800204 	addi	r2,r2,8
   125e4:	10800003 	ldbu	r2,0(r2)
   125e8:	10803fcc 	andi	r2,r2,255
   125ec:	10001f1e 	bne	r2,zero,1266c <main+0x1424>
								{
									Control_TCXO_ADF(0, NULL); //set ADF4002 CP to three-state
   125f0:	000b883a 	mov	r5,zero
   125f4:	0009883a 	mov	r4,zero
   125f8:	00108000 	call	10800 <Control_TCXO_ADF>

									//write data to DAC
									//dac_val = LMS_Ctrl_Packet_Rx->Data_field[3 + (block * 4)];
									dac_val = (LMS_Ctrl_Packet_Rx->Data_field[2 + (block * 4)] << 8 ) + LMS_Ctrl_Packet_Rx->Data_field[3 + (block * 4)];
   125fc:	d0e00217 	ldw	r3,-32760(gp)
   12600:	d0a0c503 	ldbu	r2,-31980(gp)
   12604:	10803fcc 	andi	r2,r2,255
   12608:	1085883a 	add	r2,r2,r2
   1260c:	1085883a 	add	r2,r2,r2
   12610:	10800084 	addi	r2,r2,2
   12614:	1885883a 	add	r2,r3,r2
   12618:	10800204 	addi	r2,r2,8
   1261c:	10800003 	ldbu	r2,0(r2)
   12620:	10803fcc 	andi	r2,r2,255
   12624:	1004923a 	slli	r2,r2,8
   12628:	1009883a 	mov	r4,r2
   1262c:	d0e00217 	ldw	r3,-32760(gp)
   12630:	d0a0c503 	ldbu	r2,-31980(gp)
   12634:	10803fcc 	andi	r2,r2,255
   12638:	1085883a 	add	r2,r2,r2
   1263c:	1085883a 	add	r2,r2,r2
   12640:	108000c4 	addi	r2,r2,3
   12644:	1885883a 	add	r2,r3,r2
   12648:	10800204 	addi	r2,r2,8
   1264c:	10800003 	ldbu	r2,0(r2)
   12650:	10803fcc 	andi	r2,r2,255
   12654:	2085883a 	add	r2,r4,r2
   12658:	d0a0000d 	sth	r2,-32768(gp)
									Control_TCXO_DAC(1, &dac_val); //enable DAC output, set new val
   1265c:	d1600004 	addi	r5,gp,-32768
   12660:	01000044 	movi	r4,1
   12664:	00107300 	call	10730 <Control_TCXO_DAC>
								}
								else cmd_errors++;

							break;
   12668:	0000ad06 	br	12920 <main+0x16d8>
									//write data to DAC
									//dac_val = LMS_Ctrl_Packet_Rx->Data_field[3 + (block * 4)];
									dac_val = (LMS_Ctrl_Packet_Rx->Data_field[2 + (block * 4)] << 8 ) + LMS_Ctrl_Packet_Rx->Data_field[3 + (block * 4)];
									Control_TCXO_DAC(1, &dac_val); //enable DAC output, set new val
								}
								else cmd_errors++;
   1266c:	d0a0c583 	ldbu	r2,-31978(gp)
   12670:	10800044 	addi	r2,r2,1
   12674:	d0a0c585 	stb	r2,-31978(gp)

							break;
   12678:	0000a906 	br	12920 <main+0x16d8>

							case 2: //MCP4261 wiper 0 control

								if (LMS_Ctrl_Packet_Rx->Data_field[1 + (block * 4)] == 0) //RAW units?
   1267c:	d0e00217 	ldw	r3,-32760(gp)
   12680:	d0a0c503 	ldbu	r2,-31980(gp)
   12684:	10803fcc 	andi	r2,r2,255
   12688:	1085883a 	add	r2,r2,r2
   1268c:	1085883a 	add	r2,r2,r2
   12690:	10800044 	addi	r2,r2,1
   12694:	1885883a 	add	r2,r3,r2
   12698:	10800204 	addi	r2,r2,8
   1269c:	10800003 	ldbu	r2,0(r2)
   126a0:	10803fcc 	andi	r2,r2,255
   126a4:	1000431e 	bne	r2,zero,127b4 <main+0x156c>
								{
									wiper_pos[0] = (LMS_Ctrl_Packet_Rx->Data_field[2 + (block * 4)] << 8) + LMS_Ctrl_Packet_Rx->Data_field[3 + (block * 4)];
   126a8:	d0e00217 	ldw	r3,-32760(gp)
   126ac:	d0a0c503 	ldbu	r2,-31980(gp)
   126b0:	10803fcc 	andi	r2,r2,255
   126b4:	1085883a 	add	r2,r2,r2
   126b8:	1085883a 	add	r2,r2,r2
   126bc:	10800084 	addi	r2,r2,2
   126c0:	1885883a 	add	r2,r3,r2
   126c4:	10800204 	addi	r2,r2,8
   126c8:	10800003 	ldbu	r2,0(r2)
   126cc:	10803fcc 	andi	r2,r2,255
   126d0:	1004923a 	slli	r2,r2,8
   126d4:	1009883a 	mov	r4,r2
   126d8:	d0e00217 	ldw	r3,-32760(gp)
   126dc:	d0a0c503 	ldbu	r2,-31980(gp)
   126e0:	10803fcc 	andi	r2,r2,255
   126e4:	1085883a 	add	r2,r2,r2
   126e8:	1085883a 	add	r2,r2,r2
   126ec:	108000c4 	addi	r2,r2,3
   126f0:	1885883a 	add	r2,r3,r2
   126f4:	10800204 	addi	r2,r2,8
   126f8:	10800003 	ldbu	r2,0(r2)
   126fc:	10803fcc 	andi	r2,r2,255
   12700:	2085883a 	add	r2,r4,r2
   12704:	e0bfef8d 	sth	r2,-66(fp)
									if(wiper_pos[0] <= 256)
   12708:	e0bfef8b 	ldhu	r2,-66(fp)
   1270c:	10bfffcc 	andi	r2,r2,65535
   12710:	10804068 	cmpgeui	r2,r2,257
   12714:	1000231e 	bne	r2,zero,127a4 <main+0x155c>
									{
										MCP_data[0] = MCP_data[1] = 0;
   12718:	e03fef45 	stb	zero,-67(fp)
   1271c:	e0bfef43 	ldbu	r2,-67(fp)
   12720:	e0bfef05 	stb	r2,-68(fp)

										MCP_data[0] |= (0x00 << 4); //Memory addr [16:13] = Volatile Wiper 0 (0x00)
   12724:	e0bfef03 	ldbu	r2,-68(fp)
   12728:	e0bfef05 	stb	r2,-68(fp)
										MCP_data[0] |= (0x00 << 2); //Command bits [11:10] = CMD  Write data (0x00)
   1272c:	e0bfef03 	ldbu	r2,-68(fp)
   12730:	e0bfef05 	stb	r2,-68(fp)

										if (wiper_pos[0] > 255)	MCP_data[0] |= (0x01); //Full Scale (W = A)
   12734:	e0bfef8b 	ldhu	r2,-66(fp)
   12738:	10bfffcc 	andi	r2,r2,65535
   1273c:	10804030 	cmpltui	r2,r2,256
   12740:	1000031e 	bne	r2,zero,12750 <main+0x1508>
   12744:	e0bfef03 	ldbu	r2,-68(fp)
   12748:	10800054 	ori	r2,r2,1
   1274c:	e0bfef05 	stb	r2,-68(fp)

										MCP_data[1] = LMS_Ctrl_Packet_Rx->Data_field[3 + (block * 4)];
   12750:	d0e00217 	ldw	r3,-32760(gp)
   12754:	d0a0c503 	ldbu	r2,-31980(gp)
   12758:	10803fcc 	andi	r2,r2,255
   1275c:	1085883a 	add	r2,r2,r2
   12760:	1085883a 	add	r2,r2,r2
   12764:	108000c4 	addi	r2,r2,3
   12768:	1885883a 	add	r2,r3,r2
   1276c:	10800204 	addi	r2,r2,8
   12770:	10800003 	ldbu	r2,0(r2)
   12774:	e0bfef45 	stb	r2,-67(fp)

										spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, SPI_NR_POT, 2, MCP_data, 0, NULL, 0);
   12778:	e0bfef04 	addi	r2,fp,-68
   1277c:	d8000215 	stw	zero,8(sp)
   12780:	d8000115 	stw	zero,4(sp)
   12784:	d8000015 	stw	zero,0(sp)
   12788:	100f883a 	mov	r7,r2
   1278c:	01800084 	movi	r6,2
   12790:	01400104 	movi	r5,4
   12794:	0101d004 	movi	r4,1856
   12798:	001639c0 	call	1639c <alt_avalon_spi_command>
   1279c:	e0bfed15 	stw	r2,-76(fp)
									}
									else cmd_errors++;
								}
								else cmd_errors++;
							break;
   127a0:	00005f06 	br	12920 <main+0x16d8>

										MCP_data[1] = LMS_Ctrl_Packet_Rx->Data_field[3 + (block * 4)];

										spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, SPI_NR_POT, 2, MCP_data, 0, NULL, 0);
									}
									else cmd_errors++;
   127a4:	d0a0c583 	ldbu	r2,-31978(gp)
   127a8:	10800044 	addi	r2,r2,1
   127ac:	d0a0c585 	stb	r2,-31978(gp)
								}
								else cmd_errors++;
							break;
   127b0:	00005b06 	br	12920 <main+0x16d8>

										spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, SPI_NR_POT, 2, MCP_data, 0, NULL, 0);
									}
									else cmd_errors++;
								}
								else cmd_errors++;
   127b4:	d0a0c583 	ldbu	r2,-31978(gp)
   127b8:	10800044 	addi	r2,r2,1
   127bc:	d0a0c585 	stb	r2,-31978(gp)
							break;
   127c0:	00005706 	br	12920 <main+0x16d8>

							case 3: //MCP4261 wiper 1 control

								if (LMS_Ctrl_Packet_Rx->Data_field[1 + (block * 4)] == 0) //RAW units?
   127c4:	d0e00217 	ldw	r3,-32760(gp)
   127c8:	d0a0c503 	ldbu	r2,-31980(gp)
   127cc:	10803fcc 	andi	r2,r2,255
   127d0:	1085883a 	add	r2,r2,r2
   127d4:	1085883a 	add	r2,r2,r2
   127d8:	10800044 	addi	r2,r2,1
   127dc:	1885883a 	add	r2,r3,r2
   127e0:	10800204 	addi	r2,r2,8
   127e4:	10800003 	ldbu	r2,0(r2)
   127e8:	10803fcc 	andi	r2,r2,255
   127ec:	1000441e 	bne	r2,zero,12900 <main+0x16b8>
								{
									wiper_pos[1] = (LMS_Ctrl_Packet_Rx->Data_field[2 + (block * 4)] << 8) + LMS_Ctrl_Packet_Rx->Data_field[3 + (block * 4)];
   127f0:	d0e00217 	ldw	r3,-32760(gp)
   127f4:	d0a0c503 	ldbu	r2,-31980(gp)
   127f8:	10803fcc 	andi	r2,r2,255
   127fc:	1085883a 	add	r2,r2,r2
   12800:	1085883a 	add	r2,r2,r2
   12804:	10800084 	addi	r2,r2,2
   12808:	1885883a 	add	r2,r3,r2
   1280c:	10800204 	addi	r2,r2,8
   12810:	10800003 	ldbu	r2,0(r2)
   12814:	10803fcc 	andi	r2,r2,255
   12818:	1004923a 	slli	r2,r2,8
   1281c:	1009883a 	mov	r4,r2
   12820:	d0e00217 	ldw	r3,-32760(gp)
   12824:	d0a0c503 	ldbu	r2,-31980(gp)
   12828:	10803fcc 	andi	r2,r2,255
   1282c:	1085883a 	add	r2,r2,r2
   12830:	1085883a 	add	r2,r2,r2
   12834:	108000c4 	addi	r2,r2,3
   12838:	1885883a 	add	r2,r3,r2
   1283c:	10800204 	addi	r2,r2,8
   12840:	10800003 	ldbu	r2,0(r2)
   12844:	10803fcc 	andi	r2,r2,255
   12848:	2085883a 	add	r2,r4,r2
   1284c:	e0bff00d 	sth	r2,-64(fp)
									if(wiper_pos[1] <= 256)
   12850:	e0bff00b 	ldhu	r2,-64(fp)
   12854:	10bfffcc 	andi	r2,r2,65535
   12858:	10804068 	cmpgeui	r2,r2,257
   1285c:	1000241e 	bne	r2,zero,128f0 <main+0x16a8>
									{
										MCP_data[0] = MCP_data[1] = 0;
   12860:	e03fef45 	stb	zero,-67(fp)
   12864:	e0bfef43 	ldbu	r2,-67(fp)
   12868:	e0bfef05 	stb	r2,-68(fp)

										MCP_data[0] |= (0x01 << 4); //Memory addr [16:13] = Volatile Wiper 1 (0x01)
   1286c:	e0bfef03 	ldbu	r2,-68(fp)
   12870:	10800414 	ori	r2,r2,16
   12874:	e0bfef05 	stb	r2,-68(fp)
										MCP_data[0] |= (0x00 << 2); //Command bits [11:10] = CMD  Write data (0x00)
   12878:	e0bfef03 	ldbu	r2,-68(fp)
   1287c:	e0bfef05 	stb	r2,-68(fp)

										if (wiper_pos[1] > 255)	MCP_data[0] |= (0x01); //Full Scale (W = A)
   12880:	e0bff00b 	ldhu	r2,-64(fp)
   12884:	10bfffcc 	andi	r2,r2,65535
   12888:	10804030 	cmpltui	r2,r2,256
   1288c:	1000031e 	bne	r2,zero,1289c <main+0x1654>
   12890:	e0bfef03 	ldbu	r2,-68(fp)
   12894:	10800054 	ori	r2,r2,1
   12898:	e0bfef05 	stb	r2,-68(fp)

										MCP_data[1] = LMS_Ctrl_Packet_Rx->Data_field[3 + (block * 4)];
   1289c:	d0e00217 	ldw	r3,-32760(gp)
   128a0:	d0a0c503 	ldbu	r2,-31980(gp)
   128a4:	10803fcc 	andi	r2,r2,255
   128a8:	1085883a 	add	r2,r2,r2
   128ac:	1085883a 	add	r2,r2,r2
   128b0:	108000c4 	addi	r2,r2,3
   128b4:	1885883a 	add	r2,r3,r2
   128b8:	10800204 	addi	r2,r2,8
   128bc:	10800003 	ldbu	r2,0(r2)
   128c0:	e0bfef45 	stb	r2,-67(fp)

										spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, SPI_NR_POT, 2, MCP_data, 0, NULL, 0);
   128c4:	e0bfef04 	addi	r2,fp,-68
   128c8:	d8000215 	stw	zero,8(sp)
   128cc:	d8000115 	stw	zero,4(sp)
   128d0:	d8000015 	stw	zero,0(sp)
   128d4:	100f883a 	mov	r7,r2
   128d8:	01800084 	movi	r6,2
   128dc:	01400104 	movi	r5,4
   128e0:	0101d004 	movi	r4,1856
   128e4:	001639c0 	call	1639c <alt_avalon_spi_command>
   128e8:	e0bfed15 	stw	r2,-76(fp)
									}
									else cmd_errors++;
								}
								else cmd_errors++;
							break;
   128ec:	00000c06 	br	12920 <main+0x16d8>

										MCP_data[1] = LMS_Ctrl_Packet_Rx->Data_field[3 + (block * 4)];

										spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, SPI_NR_POT, 2, MCP_data, 0, NULL, 0);
									}
									else cmd_errors++;
   128f0:	d0a0c583 	ldbu	r2,-31978(gp)
   128f4:	10800044 	addi	r2,r2,1
   128f8:	d0a0c585 	stb	r2,-31978(gp)
								}
								else cmd_errors++;
							break;
   128fc:	00000806 	br	12920 <main+0x16d8>

										spirez = alt_avalon_spi_command(FPGA_SPI0_BASE, SPI_NR_POT, 2, MCP_data, 0, NULL, 0);
									}
									else cmd_errors++;
								}
								else cmd_errors++;
   12900:	d0a0c583 	ldbu	r2,-31978(gp)
   12904:	10800044 	addi	r2,r2,1
   12908:	d0a0c585 	stb	r2,-31978(gp)
							break;
   1290c:	00000406 	br	12920 <main+0x16d8>

							default:
								cmd_errors++;
   12910:	d0a0c583 	ldbu	r2,-31978(gp)
   12914:	10800044 	addi	r2,r2,1
   12918:	d0a0c585 	stb	r2,-31978(gp)
							break;
   1291c:	0001883a 	nop


				case CMD_ANALOG_VAL_WR:
					if(Check_many_blocks (4)) break;

					for(block = 0; block < LMS_Ctrl_Packet_Rx->Header.Data_blocks; block++)
   12920:	d0a0c503 	ldbu	r2,-31980(gp)
   12924:	10800044 	addi	r2,r2,1
   12928:	d0a0c505 	stb	r2,-31980(gp)
   1292c:	d0a00217 	ldw	r2,-32760(gp)
   12930:	10800083 	ldbu	r2,2(r2)
   12934:	d0e0c503 	ldbu	r3,-31980(gp)
   12938:	10803fcc 	andi	r2,r2,255
   1293c:	18c03fcc 	andi	r3,r3,255
   12940:	18bf1236 	bltu	r3,r2,1258c <_gp+0xffff2dc4>
								cmd_errors++;
							break;
						}
					}

					if(cmd_errors) LMS_Ctrl_Packet_Tx->Header.Status = STATUS_ERROR_CMD;
   12944:	d0a0c583 	ldbu	r2,-31978(gp)
   12948:	10803fcc 	andi	r2,r2,255
   1294c:	10000426 	beq	r2,zero,12960 <main+0x1718>
   12950:	d0a00117 	ldw	r2,-32764(gp)
   12954:	00c00144 	movi	r3,5
   12958:	10c00045 	stb	r3,1(r2)
					else LMS_Ctrl_Packet_Tx->Header.Status = STATUS_COMPLETED_CMD;

				break;
   1295c:	0000b106 	br	12c24 <main+0x19dc>
							break;
						}
					}

					if(cmd_errors) LMS_Ctrl_Packet_Tx->Header.Status = STATUS_ERROR_CMD;
					else LMS_Ctrl_Packet_Tx->Header.Status = STATUS_COMPLETED_CMD;
   12960:	d0a00117 	ldw	r2,-32764(gp)
   12964:	00c00044 	movi	r3,1
   12968:	10c00045 	stb	r3,1(r2)

				break;
   1296c:	0000ad06 	br	12c24 <main+0x19dc>


	 			case CMD_SI5351_WR:
	 				if(Check_many_blocks(2)) break;
   12970:	01000084 	movi	r4,2
   12974:	001005c0 	call	1005c <Check_many_blocks>
   12978:	10803fcc 	andi	r2,r2,255
   1297c:	1000a61e 	bne	r2,zero,12c18 <main+0x19d0>

	 				for(block = 0; block < LMS_Ctrl_Packet_Rx->Header.Data_blocks; block++)
   12980:	d020c505 	stb	zero,-31980(gp)
   12984:	00002c06 	br	12a38 <main+0x17f0>
	 				{
	 					cmd_errors += I2C_start(I2C_OPENCORES_0_BASE, SI5351_I2C_ADDR, 0);
   12988:	000d883a 	mov	r6,zero
   1298c:	01401804 	movi	r5,96
   12990:	0101d804 	movi	r4,1888
   12994:	00166500 	call	16650 <I2C_start>
   12998:	1007883a 	mov	r3,r2
   1299c:	d0a0c583 	ldbu	r2,-31978(gp)
   129a0:	1885883a 	add	r2,r3,r2
   129a4:	d0a0c585 	stb	r2,-31978(gp)
	 					cmd_errors += I2C_write(I2C_OPENCORES_0_BASE, LMS_Ctrl_Packet_Rx->Data_field[block * 2    ], 0);
   129a8:	d0e00217 	ldw	r3,-32760(gp)
   129ac:	d0a0c503 	ldbu	r2,-31980(gp)
   129b0:	10803fcc 	andi	r2,r2,255
   129b4:	1085883a 	add	r2,r2,r2
   129b8:	1885883a 	add	r2,r3,r2
   129bc:	10800204 	addi	r2,r2,8
   129c0:	10800003 	ldbu	r2,0(r2)
   129c4:	10803fcc 	andi	r2,r2,255
   129c8:	000d883a 	mov	r6,zero
   129cc:	100b883a 	mov	r5,r2
   129d0:	0101d804 	movi	r4,1888
   129d4:	00167a40 	call	167a4 <I2C_write>
   129d8:	1007883a 	mov	r3,r2
   129dc:	d0a0c583 	ldbu	r2,-31978(gp)
   129e0:	1885883a 	add	r2,r3,r2
   129e4:	d0a0c585 	stb	r2,-31978(gp)
	 					cmd_errors += I2C_write(I2C_OPENCORES_0_BASE, LMS_Ctrl_Packet_Rx->Data_field[block * 2 + 1], 1);
   129e8:	d0e00217 	ldw	r3,-32760(gp)
   129ec:	d0a0c503 	ldbu	r2,-31980(gp)
   129f0:	10803fcc 	andi	r2,r2,255
   129f4:	1085883a 	add	r2,r2,r2
   129f8:	10800044 	addi	r2,r2,1
   129fc:	1885883a 	add	r2,r3,r2
   12a00:	10800204 	addi	r2,r2,8
   12a04:	10800003 	ldbu	r2,0(r2)
   12a08:	10803fcc 	andi	r2,r2,255
   12a0c:	01800044 	movi	r6,1
   12a10:	100b883a 	mov	r5,r2
   12a14:	0101d804 	movi	r4,1888
   12a18:	00167a40 	call	167a4 <I2C_write>
   12a1c:	1007883a 	mov	r3,r2
   12a20:	d0a0c583 	ldbu	r2,-31978(gp)
   12a24:	1885883a 	add	r2,r3,r2
   12a28:	d0a0c585 	stb	r2,-31978(gp)


	 			case CMD_SI5351_WR:
	 				if(Check_many_blocks(2)) break;

	 				for(block = 0; block < LMS_Ctrl_Packet_Rx->Header.Data_blocks; block++)
   12a2c:	d0a0c503 	ldbu	r2,-31980(gp)
   12a30:	10800044 	addi	r2,r2,1
   12a34:	d0a0c505 	stb	r2,-31980(gp)
   12a38:	d0a00217 	ldw	r2,-32760(gp)
   12a3c:	10800083 	ldbu	r2,2(r2)
   12a40:	d0e0c503 	ldbu	r3,-31980(gp)
   12a44:	10803fcc 	andi	r2,r2,255
   12a48:	18c03fcc 	andi	r3,r3,255
   12a4c:	18bfce36 	bltu	r3,r2,12988 <_gp+0xffff31c0>
	 					cmd_errors += I2C_start(I2C_OPENCORES_0_BASE, SI5351_I2C_ADDR, 0);
	 					cmd_errors += I2C_write(I2C_OPENCORES_0_BASE, LMS_Ctrl_Packet_Rx->Data_field[block * 2    ], 0);
	 					cmd_errors += I2C_write(I2C_OPENCORES_0_BASE, LMS_Ctrl_Packet_Rx->Data_field[block * 2 + 1], 1);
	 				}

	 				if(cmd_errors) LMS_Ctrl_Packet_Tx->Header.Status = STATUS_ERROR_CMD;
   12a50:	d0a0c583 	ldbu	r2,-31978(gp)
   12a54:	10803fcc 	andi	r2,r2,255
   12a58:	10000426 	beq	r2,zero,12a6c <main+0x1824>
   12a5c:	d0a00117 	ldw	r2,-32764(gp)
   12a60:	00c00144 	movi	r3,5
   12a64:	10c00045 	stb	r3,1(r2)
	 				else LMS_Ctrl_Packet_Tx->Header.Status = STATUS_COMPLETED_CMD;

	 			break;
   12a68:	00006e06 	br	12c24 <main+0x19dc>
	 					cmd_errors += I2C_write(I2C_OPENCORES_0_BASE, LMS_Ctrl_Packet_Rx->Data_field[block * 2    ], 0);
	 					cmd_errors += I2C_write(I2C_OPENCORES_0_BASE, LMS_Ctrl_Packet_Rx->Data_field[block * 2 + 1], 1);
	 				}

	 				if(cmd_errors) LMS_Ctrl_Packet_Tx->Header.Status = STATUS_ERROR_CMD;
	 				else LMS_Ctrl_Packet_Tx->Header.Status = STATUS_COMPLETED_CMD;
   12a6c:	d0a00117 	ldw	r2,-32764(gp)
   12a70:	00c00044 	movi	r3,1
   12a74:	10c00045 	stb	r3,1(r2)

	 			break;
   12a78:	00006a06 	br	12c24 <main+0x19dc>


 				case CMD_SI5351_RD:
 					if(Check_many_blocks (2)) break;
   12a7c:	01000084 	movi	r4,2
   12a80:	001005c0 	call	1005c <Check_many_blocks>
   12a84:	10803fcc 	andi	r2,r2,255
   12a88:	1000651e 	bne	r2,zero,12c20 <main+0x19d8>

 					for(block = 0; block < LMS_Ctrl_Packet_Rx->Header.Data_blocks; block++)
   12a8c:	d020c505 	stb	zero,-31980(gp)
   12a90:	00003c06 	br	12b84 <main+0x193c>
 					{
 						cmd_errors += I2C_start(I2C_OPENCORES_0_BASE, SI5351_I2C_ADDR, 0);
   12a94:	000d883a 	mov	r6,zero
   12a98:	01401804 	movi	r5,96
   12a9c:	0101d804 	movi	r4,1888
   12aa0:	00166500 	call	16650 <I2C_start>
   12aa4:	1007883a 	mov	r3,r2
   12aa8:	d0a0c583 	ldbu	r2,-31978(gp)
   12aac:	1885883a 	add	r2,r3,r2
   12ab0:	d0a0c585 	stb	r2,-31978(gp)
 						cmd_errors += I2C_write(I2C_OPENCORES_0_BASE, LMS_Ctrl_Packet_Rx->Data_field[block], 1);
   12ab4:	d0e00217 	ldw	r3,-32760(gp)
   12ab8:	d0a0c503 	ldbu	r2,-31980(gp)
   12abc:	10803fcc 	andi	r2,r2,255
   12ac0:	1885883a 	add	r2,r3,r2
   12ac4:	10800204 	addi	r2,r2,8
   12ac8:	10800003 	ldbu	r2,0(r2)
   12acc:	10803fcc 	andi	r2,r2,255
   12ad0:	01800044 	movi	r6,1
   12ad4:	100b883a 	mov	r5,r2
   12ad8:	0101d804 	movi	r4,1888
   12adc:	00167a40 	call	167a4 <I2C_write>
   12ae0:	1007883a 	mov	r3,r2
   12ae4:	d0a0c583 	ldbu	r2,-31978(gp)
   12ae8:	1885883a 	add	r2,r3,r2
   12aec:	d0a0c585 	stb	r2,-31978(gp)
 						cmd_errors += I2C_start(I2C_OPENCORES_0_BASE, SI5351_I2C_ADDR, 1);
   12af0:	01800044 	movi	r6,1
   12af4:	01401804 	movi	r5,96
   12af8:	0101d804 	movi	r4,1888
   12afc:	00166500 	call	16650 <I2C_start>
   12b00:	1007883a 	mov	r3,r2
   12b04:	d0a0c583 	ldbu	r2,-31978(gp)
   12b08:	1885883a 	add	r2,r3,r2
   12b0c:	d0a0c585 	stb	r2,-31978(gp)

 						LMS_Ctrl_Packet_Tx->Data_field[block * 2    ] = LMS_Ctrl_Packet_Rx->Data_field[block];
   12b10:	d1200117 	ldw	r4,-32764(gp)
   12b14:	d0a0c503 	ldbu	r2,-31980(gp)
   12b18:	10803fcc 	andi	r2,r2,255
   12b1c:	1085883a 	add	r2,r2,r2
   12b20:	100b883a 	mov	r5,r2
   12b24:	d0e00217 	ldw	r3,-32760(gp)
   12b28:	d0a0c503 	ldbu	r2,-31980(gp)
   12b2c:	10803fcc 	andi	r2,r2,255
   12b30:	1885883a 	add	r2,r3,r2
   12b34:	10800204 	addi	r2,r2,8
   12b38:	10c00003 	ldbu	r3,0(r2)
   12b3c:	2145883a 	add	r2,r4,r5
   12b40:	10800204 	addi	r2,r2,8
   12b44:	10c00005 	stb	r3,0(r2)
 						LMS_Ctrl_Packet_Tx->Data_field[block * 2 + 1] = I2C_read(I2C_OPENCORES_0_BASE, 1);
   12b48:	d4600117 	ldw	r17,-32764(gp)
   12b4c:	d0a0c503 	ldbu	r2,-31980(gp)
   12b50:	10803fcc 	andi	r2,r2,255
   12b54:	1085883a 	add	r2,r2,r2
   12b58:	14000044 	addi	r16,r2,1
   12b5c:	01400044 	movi	r5,1
   12b60:	0101d804 	movi	r4,1888
   12b64:	00167100 	call	16710 <I2C_read>
   12b68:	1007883a 	mov	r3,r2
   12b6c:	8c05883a 	add	r2,r17,r16
   12b70:	10800204 	addi	r2,r2,8
   12b74:	10c00005 	stb	r3,0(r2)


 				case CMD_SI5351_RD:
 					if(Check_many_blocks (2)) break;

 					for(block = 0; block < LMS_Ctrl_Packet_Rx->Header.Data_blocks; block++)
   12b78:	d0a0c503 	ldbu	r2,-31980(gp)
   12b7c:	10800044 	addi	r2,r2,1
   12b80:	d0a0c505 	stb	r2,-31980(gp)
   12b84:	d0a00217 	ldw	r2,-32760(gp)
   12b88:	10800083 	ldbu	r2,2(r2)
   12b8c:	d0e0c503 	ldbu	r3,-31980(gp)
   12b90:	10803fcc 	andi	r2,r2,255
   12b94:	18c03fcc 	andi	r3,r3,255
   12b98:	18bfbe36 	bltu	r3,r2,12a94 <_gp+0xffff32cc>

 						LMS_Ctrl_Packet_Tx->Data_field[block * 2    ] = LMS_Ctrl_Packet_Rx->Data_field[block];
 						LMS_Ctrl_Packet_Tx->Data_field[block * 2 + 1] = I2C_read(I2C_OPENCORES_0_BASE, 1);
 					}

 					if(cmd_errors) LMS_Ctrl_Packet_Tx->Header.Status = STATUS_ERROR_CMD;
   12b9c:	d0a0c583 	ldbu	r2,-31978(gp)
   12ba0:	10803fcc 	andi	r2,r2,255
   12ba4:	10000426 	beq	r2,zero,12bb8 <main+0x1970>
   12ba8:	d0a00117 	ldw	r2,-32764(gp)
   12bac:	00c00144 	movi	r3,5
   12bb0:	10c00045 	stb	r3,1(r2)
 					else LMS_Ctrl_Packet_Tx->Header.Status = STATUS_COMPLETED_CMD;

 				break;
   12bb4:	00001b06 	br	12c24 <main+0x19dc>
 						LMS_Ctrl_Packet_Tx->Data_field[block * 2    ] = LMS_Ctrl_Packet_Rx->Data_field[block];
 						LMS_Ctrl_Packet_Tx->Data_field[block * 2 + 1] = I2C_read(I2C_OPENCORES_0_BASE, 1);
 					}

 					if(cmd_errors) LMS_Ctrl_Packet_Tx->Header.Status = STATUS_ERROR_CMD;
 					else LMS_Ctrl_Packet_Tx->Header.Status = STATUS_COMPLETED_CMD;
   12bb8:	d0a00117 	ldw	r2,-32764(gp)
   12bbc:	00c00044 	movi	r3,1
   12bc0:	10c00045 	stb	r3,1(r2)

 				break;
   12bc4:	00001706 	br	12c24 <main+0x19dc>


 				default:
 					/* This is unknown request. */
 					//isHandled = CyFalse;
 					LMS_Ctrl_Packet_Tx->Header.Status = STATUS_UNKNOWN_CMD;
   12bc8:	d0a00117 	ldw	r2,-32764(gp)
   12bcc:	00c00084 	movi	r3,2
   12bd0:	10c00045 	stb	r3,1(r2)
 				break;
   12bd4:	00001306 	br	12c24 <main+0x19dc>
 				break;
				

 				case CMD_LMS_RST:

 					if(!Check_Periph_ID(MAX_ID_LMS7, LMS_Ctrl_Packet_Rx->Header.Periph_ID)) break;
   12bd8:	0001883a 	nop
   12bdc:	00001106 	br	12c24 <main+0x19dc>
 					LMS_Ctrl_Packet_Tx->Header.Status = STATUS_COMPLETED_CMD;
 				break;


 				case CMD_LMS7002_WR:
 					if(!Check_Periph_ID(MAX_ID_LMS7, LMS_Ctrl_Packet_Rx->Header.Periph_ID)) break;
   12be0:	0001883a 	nop
   12be4:	00000f06 	br	12c24 <main+0x19dc>
 					if(Check_many_blocks (4)) break;
   12be8:	0001883a 	nop
   12bec:	00000d06 	br	12c24 <main+0x19dc>
 					LMS_Ctrl_Packet_Tx->Header.Status = STATUS_COMPLETED_CMD;
 				break;


 				case CMD_LMS7002_RD:
 					if(Check_many_blocks (4)) break;
   12bf0:	0001883a 	nop
   12bf4:	00000b06 	br	12c24 <main+0x19dc>
 					LMS_Ctrl_Packet_Tx->Header.Status = STATUS_COMPLETED_CMD;
 				break;


 	 			case CMD_BRDSPI16_WR:
 	 				if(Check_many_blocks (4)) break;
   12bf8:	0001883a 	nop
   12bfc:	00000906 	br	12c24 <main+0x19dc>
 	 				LMS_Ctrl_Packet_Tx->Header.Status = STATUS_COMPLETED_CMD;
 	 			break;


 				case CMD_BRDSPI16_RD:
 					if(Check_many_blocks (4)) break;
   12c00:	0001883a 	nop
   12c04:	00000706 	br	12c24 <main+0x19dc>
 					LMS_Ctrl_Packet_Tx->Header.Status = STATUS_COMPLETED_CMD;
 				break;


 				case CMD_ADF4002_WR:
 					if(Check_many_blocks (3)) break;
   12c08:	0001883a 	nop
   12c0c:	00000506 	br	12c24 <main+0x19dc>

				break;


				case CMD_ANALOG_VAL_WR:
					if(Check_many_blocks (4)) break;
   12c10:	0001883a 	nop
   12c14:	00000306 	br	12c24 <main+0x19dc>

				break;


	 			case CMD_SI5351_WR:
	 				if(Check_many_blocks(2)) break;
   12c18:	0001883a 	nop
   12c1c:	00000106 	br	12c24 <main+0x19dc>

	 			break;


 				case CMD_SI5351_RD:
 					if(Check_many_blocks (2)) break;
   12c20:	0001883a 	nop
			};



     		//Send response to the command
        	for(cnt=0; cnt<64/sizeof(uint32_t); ++cnt)
   12c24:	e03fe845 	stb	zero,-95(fp)
   12c28:	00000d06 	br	12c60 <main+0x1a18>
        	{
        		IOWR(AV_FIFO_INT_0_BASE, 0, dest[cnt]);
   12c2c:	e0bfe847 	ldb	r2,-95(fp)
   12c30:	1085883a 	add	r2,r2,r2
   12c34:	1085883a 	add	r2,r2,r2
   12c38:	1007883a 	mov	r3,r2
   12c3c:	e0bfea17 	ldw	r2,-88(fp)
   12c40:	10c5883a 	add	r2,r2,r3
   12c44:	10800017 	ldw	r2,0(r2)
   12c48:	1007883a 	mov	r3,r2
   12c4c:	0081f804 	movi	r2,2016
   12c50:	10c00035 	stwio	r3,0(r2)
			};



     		//Send response to the command
        	for(cnt=0; cnt<64/sizeof(uint32_t); ++cnt)
   12c54:	e0bfe843 	ldbu	r2,-95(fp)
   12c58:	10800044 	addi	r2,r2,1
   12c5c:	e0bfe845 	stb	r2,-95(fp)
   12c60:	e0bfe843 	ldbu	r2,-95(fp)
   12c64:	10803fcc 	andi	r2,r2,255
   12c68:	10800430 	cmpltui	r2,r2,16
   12c6c:	103fef1e 	bne	r2,zero,12c2c <_gp+0xffff3464>
	    	spirez = alt_avalon_spi_command(PLLCFG_SPI_BASE, 0, 2, wr_buf, 2, rd_buf, 0);
	    }
*/


	}
   12c70:	0039b806 	br	11354 <_gp+0xffff1b8c>

00012c74 <get_pll_config>:
#include "pll_rcfg.h"
#include "system.h"

// Reads main PLL configuration
void get_pll_config(uint32_t PLL_BASE, tPLL_CFG *pll_cfg)
{
   12c74:	defffd04 	addi	sp,sp,-12
   12c78:	df000215 	stw	fp,8(sp)
   12c7c:	df000204 	addi	fp,sp,8
   12c80:	e13ffe15 	stw	r4,-8(fp)
   12c84:	e17fff15 	stw	r5,-4(fp)
	pll_cfg->M_cnt = IORD_32DIRECT(PLL_BASE, M_COUNTER);
   12c88:	e0bffe17 	ldw	r2,-8(fp)
   12c8c:	10800404 	addi	r2,r2,16
   12c90:	10800037 	ldwio	r2,0(r2)
   12c94:	1007883a 	mov	r3,r2
   12c98:	e0bfff17 	ldw	r2,-4(fp)
   12c9c:	10c00015 	stw	r3,0(r2)

	pll_cfg->MFrac_cnt = IORD_32DIRECT(PLL_BASE, FRAC_COUNTER);
   12ca0:	e0bffe17 	ldw	r2,-8(fp)
   12ca4:	10800704 	addi	r2,r2,28
   12ca8:	10800037 	ldwio	r2,0(r2)
   12cac:	1007883a 	mov	r3,r2
   12cb0:	e0bfff17 	ldw	r2,-4(fp)
   12cb4:	10c00115 	stw	r3,4(r2)

	pll_cfg->N_cnt = IORD_32DIRECT(PLL_BASE, N_COUNTER);
   12cb8:	e0bffe17 	ldw	r2,-8(fp)
   12cbc:	10800304 	addi	r2,r2,12
   12cc0:	10800037 	ldwio	r2,0(r2)
   12cc4:	1007883a 	mov	r3,r2
   12cc8:	e0bfff17 	ldw	r2,-4(fp)
   12ccc:	10c00215 	stw	r3,8(r2)

	pll_cfg->DPS_cnt = IORD_32DIRECT(PLL_BASE, DPS_COUNTER);
   12cd0:	e0bffe17 	ldw	r2,-8(fp)
   12cd4:	10800604 	addi	r2,r2,24
   12cd8:	10800037 	ldwio	r2,0(r2)
   12cdc:	1007883a 	mov	r3,r2
   12ce0:	e0bfff17 	ldw	r2,-4(fp)
   12ce4:	10c00415 	stw	r3,16(r2)

	pll_cfg->BS_cnt = IORD_32DIRECT(PLL_BASE, BS_COUNTER);
   12ce8:	e0bffe17 	ldw	r2,-8(fp)
   12cec:	10800804 	addi	r2,r2,32
   12cf0:	10800037 	ldwio	r2,0(r2)
   12cf4:	1007883a 	mov	r3,r2
   12cf8:	e0bfff17 	ldw	r2,-4(fp)
   12cfc:	10c00515 	stw	r3,20(r2)

	pll_cfg->CPS_cnt = IORD_32DIRECT(PLL_BASE, CPS_COUNTER);
   12d00:	e0bffe17 	ldw	r2,-8(fp)
   12d04:	10800904 	addi	r2,r2,36
   12d08:	10800037 	ldwio	r2,0(r2)
   12d0c:	1007883a 	mov	r3,r2
   12d10:	e0bfff17 	ldw	r2,-4(fp)
   12d14:	10c00615 	stw	r3,24(r2)

	pll_cfg->VCO_div = IORD_32DIRECT(PLL_BASE, VCO_DIV);
   12d18:	e0bffe17 	ldw	r2,-8(fp)
   12d1c:	10801c04 	addi	r2,r2,112
   12d20:	10800037 	ldwio	r2,0(r2)
   12d24:	1007883a 	mov	r3,r2
   12d28:	e0bfff17 	ldw	r2,-4(fp)
   12d2c:	10c00715 	stw	r3,28(r2)
}
   12d30:	0001883a 	nop
   12d34:	e037883a 	mov	sp,fp
   12d38:	df000017 	ldw	fp,0(sp)
   12d3c:	dec00104 	addi	sp,sp,4
   12d40:	f800283a 	ret

00012d44 <set_pll_config>:

// Writes main PLL configuration
uint8_t set_pll_config(uint32_t PLL_BASE, tPLL_CFG *pll_cfg)
{
   12d44:	defffd04 	addi	sp,sp,-12
   12d48:	df000215 	stw	fp,8(sp)
   12d4c:	df000204 	addi	fp,sp,8
   12d50:	e13ffe15 	stw	r4,-8(fp)
   12d54:	e17fff15 	stw	r5,-4(fp)

	//printf(" \n Full Reconfiguration Selected \n");

	//M
	IOWR_32DIRECT(PLL_BASE, M_COUNTER, pll_cfg->M_cnt);
   12d58:	e0bffe17 	ldw	r2,-8(fp)
   12d5c:	10800404 	addi	r2,r2,16
   12d60:	1007883a 	mov	r3,r2
   12d64:	e0bfff17 	ldw	r2,-4(fp)
   12d68:	10800017 	ldw	r2,0(r2)
   12d6c:	18800035 	stwio	r2,0(r3)

	//MFrac
	IOWR_32DIRECT(PLL_BASE, FRAC_COUNTER, pll_cfg->MFrac_cnt);
   12d70:	e0bffe17 	ldw	r2,-8(fp)
   12d74:	10800704 	addi	r2,r2,28
   12d78:	1007883a 	mov	r3,r2
   12d7c:	e0bfff17 	ldw	r2,-4(fp)
   12d80:	10800117 	ldw	r2,4(r2)
   12d84:	18800035 	stwio	r2,0(r3)

	//N
	IOWR_32DIRECT(PLL_BASE, N_COUNTER, pll_cfg->N_cnt);
   12d88:	e0bffe17 	ldw	r2,-8(fp)
   12d8c:	10800304 	addi	r2,r2,12
   12d90:	1007883a 	mov	r3,r2
   12d94:	e0bfff17 	ldw	r2,-4(fp)
   12d98:	10800217 	ldw	r2,8(r2)
   12d9c:	18800035 	stwio	r2,0(r3)

	//Charge Pump Setting
	//IOWR_32DIRECT(PLL_BASE, CPS_COUNTER, pll_cfg->CPS_cnt);

	//
	IOWR_32DIRECT(PLL_BASE, VCO_DIV, pll_cfg->VCO_div);
   12da0:	e0bffe17 	ldw	r2,-8(fp)
   12da4:	10801c04 	addi	r2,r2,112
   12da8:	1007883a 	mov	r3,r2
   12dac:	e0bfff17 	ldw	r2,-4(fp)
   12db0:	10800717 	ldw	r2,28(r2)
   12db4:	18800035 	stwio	r2,0(r3)


	return PLLCFG_NOERR; //start_Reconfig(PLL_BASE);
   12db8:	0005883a 	mov	r2,zero

	//printf(" \n Full configuration is completed !! Verify with Scope \n");
}
   12dbc:	e037883a 	mov	sp,fp
   12dc0:	df000017 	ldw	fp,0(sp)
   12dc4:	dec00104 	addi	sp,sp,4
   12dc8:	f800283a 	ret

00012dcc <set_CxCnt>:


uint8_t set_CxCnt(uint32_t PLL_BASE, uint32_t CxVal)
{
   12dcc:	defffd04 	addi	sp,sp,-12
   12dd0:	df000215 	stw	fp,8(sp)
   12dd4:	df000204 	addi	fp,sp,8
   12dd8:	e13ffe15 	stw	r4,-8(fp)
   12ddc:	e17fff15 	stw	r5,-4(fp)

 	//IOWR_32DIRECT(PLL_BASE, C_COUNTER, val | (Cx << 18));
	IOWR_32DIRECT(PLL_BASE, C_COUNTER, CxVal);
   12de0:	e0bffe17 	ldw	r2,-8(fp)
   12de4:	10800504 	addi	r2,r2,20
   12de8:	1007883a 	mov	r3,r2
   12dec:	e0bfff17 	ldw	r2,-4(fp)
   12df0:	18800035 	stwio	r2,0(r3)

	return PLLCFG_NOERR;
   12df4:	0005883a 	mov	r2,zero
}
   12df8:	e037883a 	mov	sp,fp
   12dfc:	df000017 	ldw	fp,0(sp)
   12e00:	dec00104 	addi	sp,sp,4
   12e04:	f800283a 	ret

00012e08 <set_Phase>:

uint8_t set_Phase(uint32_t PLL_BASE, uint32_t Cx, uint32_t val, uint32_t dir)
{
   12e08:	defffa04 	addi	sp,sp,-24
   12e0c:	df000515 	stw	fp,20(sp)
   12e10:	df000504 	addi	fp,sp,20
   12e14:	e13ffc15 	stw	r4,-16(fp)
   12e18:	e17ffd15 	stw	r5,-12(fp)
   12e1c:	e1bffe15 	stw	r6,-8(fp)
   12e20:	e1ffff15 	stw	r7,-4(fp)
	uint32_t dps;

	dps = val;
   12e24:	e0bffe17 	ldw	r2,-8(fp)
   12e28:	e0bffb15 	stw	r2,-20(fp)
	dps = dps | ((Cx & 0x1F) << 16);
   12e2c:	e0bffd17 	ldw	r2,-12(fp)
   12e30:	108007cc 	andi	r2,r2,31
   12e34:	1004943a 	slli	r2,r2,16
   12e38:	e0fffb17 	ldw	r3,-20(fp)
   12e3c:	1884b03a 	or	r2,r3,r2
   12e40:	e0bffb15 	stw	r2,-20(fp)
	dps = dps | ((dir & 0x01) << 21);
   12e44:	e0bfff17 	ldw	r2,-4(fp)
   12e48:	1080004c 	andi	r2,r2,1
   12e4c:	1004957a 	slli	r2,r2,21
   12e50:	e0fffb17 	ldw	r3,-20(fp)
   12e54:	1884b03a 	or	r2,r3,r2
   12e58:	e0bffb15 	stw	r2,-20(fp)

 	IOWR_32DIRECT(PLL_BASE, DPS_COUNTER, dps);
   12e5c:	e0bffc17 	ldw	r2,-16(fp)
   12e60:	10800604 	addi	r2,r2,24
   12e64:	1007883a 	mov	r3,r2
   12e68:	e0bffb17 	ldw	r2,-20(fp)
   12e6c:	18800035 	stwio	r2,0(r3)

	return PLLCFG_NOERR;
   12e70:	0005883a 	mov	r2,zero
}
   12e74:	e037883a 	mov	sp,fp
   12e78:	df000017 	ldw	fp,0(sp)
   12e7c:	dec00104 	addi	sp,sp,4
   12e80:	f800283a 	ret

00012e84 <start_Reconfig>:

uint8_t start_Reconfig(uint32_t PLL_BASE)
{
   12e84:	defffc04 	addi	sp,sp,-16
   12e88:	df000315 	stw	fp,12(sp)
   12e8c:	df000304 	addi	fp,sp,12
   12e90:	e13fff15 	stw	r4,-4(fp)
	unsigned int status_reconfig, timeout;

	//Write anything to Start Register to Reconfiguration
	IOWR_32DIRECT(PLL_BASE, START, 0x01);
   12e94:	e0bfff17 	ldw	r2,-4(fp)
   12e98:	10800204 	addi	r2,r2,8
   12e9c:	1007883a 	mov	r3,r2
   12ea0:	00800044 	movi	r2,1
   12ea4:	18800035 	stwio	r2,0(r3)

	timeout = 0;
   12ea8:	e03ffd15 	stw	zero,-12(fp)
	do
	{
	  	status_reconfig = IORD_32DIRECT(PLL_BASE, STATUS);
   12eac:	e0bfff17 	ldw	r2,-4(fp)
   12eb0:	10800104 	addi	r2,r2,4
   12eb4:	10800037 	ldwio	r2,0(r2)
   12eb8:	e0bffe15 	stw	r2,-8(fp)
	  	if (timeout++ > PLLCFG_TIMEOUT) return PLLCFG_CX_TIMEOUT;
   12ebc:	e0fffd17 	ldw	r3,-12(fp)
   12ec0:	18800044 	addi	r2,r3,1
   12ec4:	e0bffd15 	stw	r2,-12(fp)
   12ec8:	008000b4 	movhi	r2,2
   12ecc:	10a1a804 	addi	r2,r2,-31072
   12ed0:	10c0022e 	bgeu	r2,r3,12edc <start_Reconfig+0x58>
   12ed4:	00800284 	movi	r2,10
   12ed8:	00000306 	br	12ee8 <start_Reconfig+0x64>
	}
	while ((!status_reconfig) & 0x01);
   12edc:	e0bffe17 	ldw	r2,-8(fp)
   12ee0:	103ff226 	beq	r2,zero,12eac <_gp+0xffff36e4>

	return PLLCFG_NOERR;
   12ee4:	0005883a 	mov	r2,zero
}
   12ee8:	e037883a 	mov	sp,fp
   12eec:	df000017 	ldw	fp,0(sp)
   12ef0:	dec00104 	addi	sp,sp,4
   12ef4:	f800283a 	ret

00012ef8 <vctcxo_tamer_read>:
 * by the VCTCXO calibration algorithm to avoid constant read requests
 * going out to the DAC. Initial power-up state of the DAC is mid-scale.
 */
uint16_t vctcxo_trim_dac_value = 0x77FA;

uint8_t vctcxo_tamer_read(uint8_t addr) {
   12ef8:	defffe04 	addi	sp,sp,-8
   12efc:	df000115 	stw	fp,4(sp)
   12f00:	df000104 	addi	fp,sp,4
   12f04:	2005883a 	mov	r2,r4
   12f08:	e0bfff05 	stb	r2,-4(fp)
    return (uint8_t)IORD_8DIRECT(AVALON_MM_EXTERNAL_0_BASE, addr);
   12f0c:	e0bfff03 	ldbu	r2,-4(fp)
   12f10:	10818004 	addi	r2,r2,1536
   12f14:	10800023 	ldbuio	r2,0(r2)
   12f18:	10803fcc 	andi	r2,r2,255
}
   12f1c:	e037883a 	mov	sp,fp
   12f20:	df000017 	ldw	fp,0(sp)
   12f24:	dec00104 	addi	sp,sp,4
   12f28:	f800283a 	ret

00012f2c <vctcxo_tamer_write>:

void vctcxo_tamer_write(uint8_t addr, uint8_t data) {
   12f2c:	defffd04 	addi	sp,sp,-12
   12f30:	df000215 	stw	fp,8(sp)
   12f34:	df000204 	addi	fp,sp,8
   12f38:	2007883a 	mov	r3,r4
   12f3c:	2805883a 	mov	r2,r5
   12f40:	e0fffe05 	stb	r3,-8(fp)
   12f44:	e0bfff05 	stb	r2,-4(fp)
    IOWR_8DIRECT(AVALON_MM_EXTERNAL_0_BASE, addr, data);
   12f48:	e0bffe03 	ldbu	r2,-8(fp)
   12f4c:	10818004 	addi	r2,r2,1536
   12f50:	e0ffff03 	ldbu	r3,-4(fp)
   12f54:	10c00025 	stbio	r3,0(r2)
}
   12f58:	0001883a 	nop
   12f5c:	e037883a 	mov	sp,fp
   12f60:	df000017 	ldw	fp,0(sp)
   12f64:	dec00104 	addi	sp,sp,4
   12f68:	f800283a 	ret

00012f6c <vctcxo_tamer_reset_counters>:

void vctcxo_tamer_reset_counters(bool reset) {
   12f6c:	defffd04 	addi	sp,sp,-12
   12f70:	dfc00215 	stw	ra,8(sp)
   12f74:	df000115 	stw	fp,4(sp)
   12f78:	df000104 	addi	fp,sp,4
   12f7c:	2005883a 	mov	r2,r4
   12f80:	e0bfff05 	stb	r2,-4(fp)
    if( reset ) {
   12f84:	e0bfff03 	ldbu	r2,-4(fp)
   12f88:	10000426 	beq	r2,zero,12f9c <vctcxo_tamer_reset_counters+0x30>
        vctcxo_tamer_ctrl_reg |= VT_CTRL_RESET;
   12f8c:	d0a0c5c3 	ldbu	r2,-31977(gp)
   12f90:	10800054 	ori	r2,r2,1
   12f94:	d0a0c5c5 	stb	r2,-31977(gp)
   12f98:	00000406 	br	12fac <vctcxo_tamer_reset_counters+0x40>
    } else {
        vctcxo_tamer_ctrl_reg &= ~VT_CTRL_RESET;
   12f9c:	d0e0c5c3 	ldbu	r3,-31977(gp)
   12fa0:	00bfff84 	movi	r2,-2
   12fa4:	1884703a 	and	r2,r3,r2
   12fa8:	d0a0c5c5 	stb	r2,-31977(gp)
    }

    vctcxo_tamer_write(VT_CTRL_ADDR, vctcxo_tamer_ctrl_reg);
   12fac:	d0a0c5c3 	ldbu	r2,-31977(gp)
   12fb0:	10803fcc 	andi	r2,r2,255
   12fb4:	100b883a 	mov	r5,r2
   12fb8:	0009883a 	mov	r4,zero
   12fbc:	0012f2c0 	call	12f2c <vctcxo_tamer_write>
    return;
   12fc0:	0001883a 	nop
}
   12fc4:	e037883a 	mov	sp,fp
   12fc8:	dfc00117 	ldw	ra,4(sp)
   12fcc:	df000017 	ldw	fp,0(sp)
   12fd0:	dec00204 	addi	sp,sp,8
   12fd4:	f800283a 	ret

00012fd8 <vctcxo_tamer_enable_isr>:

void vctcxo_tamer_enable_isr(bool enable) {
   12fd8:	defffd04 	addi	sp,sp,-12
   12fdc:	dfc00215 	stw	ra,8(sp)
   12fe0:	df000115 	stw	fp,4(sp)
   12fe4:	df000104 	addi	fp,sp,4
   12fe8:	2005883a 	mov	r2,r4
   12fec:	e0bfff05 	stb	r2,-4(fp)
    if( enable ) {
   12ff0:	e0bfff03 	ldbu	r2,-4(fp)
   12ff4:	10000426 	beq	r2,zero,13008 <vctcxo_tamer_enable_isr+0x30>
        vctcxo_tamer_ctrl_reg |= VT_CTRL_IRQ_EN;
   12ff8:	d0a0c5c3 	ldbu	r2,-31977(gp)
   12ffc:	10800414 	ori	r2,r2,16
   13000:	d0a0c5c5 	stb	r2,-31977(gp)
   13004:	00000406 	br	13018 <vctcxo_tamer_enable_isr+0x40>
    } else {
        vctcxo_tamer_ctrl_reg &= ~VT_CTRL_IRQ_EN;
   13008:	d0e0c5c3 	ldbu	r3,-31977(gp)
   1300c:	00bffbc4 	movi	r2,-17
   13010:	1884703a 	and	r2,r3,r2
   13014:	d0a0c5c5 	stb	r2,-31977(gp)
    }

    vctcxo_tamer_write(VT_CTRL_ADDR, vctcxo_tamer_ctrl_reg);
   13018:	d0a0c5c3 	ldbu	r2,-31977(gp)
   1301c:	10803fcc 	andi	r2,r2,255
   13020:	100b883a 	mov	r5,r2
   13024:	0009883a 	mov	r4,zero
   13028:	0012f2c0 	call	12f2c <vctcxo_tamer_write>
    return;
   1302c:	0001883a 	nop
}
   13030:	e037883a 	mov	sp,fp
   13034:	dfc00117 	ldw	ra,4(sp)
   13038:	df000017 	ldw	fp,0(sp)
   1303c:	dec00204 	addi	sp,sp,8
   13040:	f800283a 	ret

00013044 <vctcxo_tamer_clear_isr>:

void vctcxo_tamer_clear_isr() {
   13044:	defffe04 	addi	sp,sp,-8
   13048:	dfc00115 	stw	ra,4(sp)
   1304c:	df000015 	stw	fp,0(sp)
   13050:	d839883a 	mov	fp,sp
    vctcxo_tamer_write(VT_CTRL_ADDR, vctcxo_tamer_ctrl_reg | VT_CTRL_IRQ_CLR);
   13054:	d0a0c5c3 	ldbu	r2,-31977(gp)
   13058:	10800814 	ori	r2,r2,32
   1305c:	10803fcc 	andi	r2,r2,255
   13060:	100b883a 	mov	r5,r2
   13064:	0009883a 	mov	r4,zero
   13068:	0012f2c0 	call	12f2c <vctcxo_tamer_write>
    return;
   1306c:	0001883a 	nop
}
   13070:	e037883a 	mov	sp,fp
   13074:	dfc00117 	ldw	ra,4(sp)
   13078:	df000017 	ldw	fp,0(sp)
   1307c:	dec00204 	addi	sp,sp,8
   13080:	f800283a 	ret

00013084 <vctcxo_tamer_set_tune_mode>:

void vctcxo_tamer_set_tune_mode(vctcxo_tamer_mode mode) {
   13084:	defffd04 	addi	sp,sp,-12
   13088:	dfc00215 	stw	ra,8(sp)
   1308c:	df000115 	stw	fp,4(sp)
   13090:	df000104 	addi	fp,sp,4
   13094:	e13fff15 	stw	r4,-4(fp)

    switch (mode) {
   13098:	e0bfff17 	ldw	r2,-4(fp)
   1309c:	1005883a 	mov	r2,r2
   130a0:	108000e8 	cmpgeui	r2,r2,3
   130a4:	1000221e 	bne	r2,zero,13130 <vctcxo_tamer_set_tune_mode+0xac>
        case VCTCXO_TAMER_DISABLED:
        case VCTCXO_TAMER_1_PPS:
        case VCTCXO_TAMER_10_MHZ:
            vctcxo_tamer_enable_isr(false);
   130a8:	0009883a 	mov	r4,zero
   130ac:	0012fd80 	call	12fd8 <vctcxo_tamer_enable_isr>
            break;
   130b0:	0001883a 	nop
            /* Erroneous value */
            return;
    }

    /* Set tuning mode */
    vctcxo_tamer_ctrl_reg &= ~VT_CTRL_TUNE_MODE;
   130b4:	d0a0c5c3 	ldbu	r2,-31977(gp)
   130b8:	10800fcc 	andi	r2,r2,63
   130bc:	d0a0c5c5 	stb	r2,-31977(gp)
    vctcxo_tamer_ctrl_reg |= (((uint8_t) mode) << 6);
   130c0:	e0bfff17 	ldw	r2,-4(fp)
   130c4:	10803fcc 	andi	r2,r2,255
   130c8:	100491ba 	slli	r2,r2,6
   130cc:	1007883a 	mov	r3,r2
   130d0:	d0a0c5c3 	ldbu	r2,-31977(gp)
   130d4:	1884b03a 	or	r2,r3,r2
   130d8:	d0a0c5c5 	stb	r2,-31977(gp)
    vctcxo_tamer_write(VT_CTRL_ADDR, vctcxo_tamer_ctrl_reg);
   130dc:	d0a0c5c3 	ldbu	r2,-31977(gp)
   130e0:	10803fcc 	andi	r2,r2,255
   130e4:	100b883a 	mov	r5,r2
   130e8:	0009883a 	mov	r4,zero
   130ec:	0012f2c0 	call	12f2c <vctcxo_tamer_write>

    /* Reset the counters */
    vctcxo_tamer_reset_counters( true );
   130f0:	01000044 	movi	r4,1
   130f4:	0012f6c0 	call	12f6c <vctcxo_tamer_reset_counters>

    /* Take counters out of reset if tuning mode is not DISABLED */
    if( mode != 0x00 ) {
   130f8:	e0bfff17 	ldw	r2,-4(fp)
   130fc:	10000226 	beq	r2,zero,13108 <vctcxo_tamer_set_tune_mode+0x84>
        vctcxo_tamer_reset_counters( false );
   13100:	0009883a 	mov	r4,zero
   13104:	0012f6c0 	call	12f6c <vctcxo_tamer_reset_counters>
    }

    switch (mode) {
   13108:	e0bfff17 	ldw	r2,-4(fp)
   1310c:	10bfffc4 	addi	r2,r2,-1
   13110:	108000a8 	cmpgeui	r2,r2,2
   13114:	1000031e 	bne	r2,zero,13124 <vctcxo_tamer_set_tune_mode+0xa0>
        case VCTCXO_TAMER_1_PPS:
        case VCTCXO_TAMER_10_MHZ:
            vctcxo_tamer_enable_isr(true);
   13118:	01000044 	movi	r4,1
   1311c:	0012fd80 	call	12fd8 <vctcxo_tamer_enable_isr>
            break;
   13120:	00000106 	br	13128 <vctcxo_tamer_set_tune_mode+0xa4>

        default:
            /* Leave ISR disabled otherwise */
            break;
   13124:	0001883a 	nop
    }

    return;
   13128:	0001883a 	nop
   1312c:	00000106 	br	13134 <vctcxo_tamer_set_tune_mode+0xb0>
            vctcxo_tamer_enable_isr(false);
            break;

        default:
            /* Erroneous value */
            return;
   13130:	0001883a 	nop
            /* Leave ISR disabled otherwise */
            break;
    }

    return;
}
   13134:	e037883a 	mov	sp,fp
   13138:	dfc00117 	ldw	ra,4(sp)
   1313c:	df000017 	ldw	fp,0(sp)
   13140:	dec00204 	addi	sp,sp,8
   13144:	f800283a 	ret

00013148 <vctcxo_tamer_read_count>:

int32_t vctcxo_tamer_read_count(uint8_t addr) {
   13148:	defffb04 	addi	sp,sp,-20
   1314c:	df000415 	stw	fp,16(sp)
   13150:	df000404 	addi	fp,sp,16
   13154:	2005883a 	mov	r2,r4
   13158:	e0bfff05 	stb	r2,-4(fp)
    uint32_t base = AVALON_MM_EXTERNAL_0_BASE;
   1315c:	00818004 	movi	r2,1536
   13160:	e0bffc15 	stw	r2,-16(fp)
    uint8_t offset = addr;
   13164:	e0bfff03 	ldbu	r2,-4(fp)
   13168:	e0bffd05 	stb	r2,-12(fp)
    int32_t value = 0;
   1316c:	e03ffe15 	stw	zero,-8(fp)

    value  = IORD_8DIRECT(base, offset++);
   13170:	e0bffd03 	ldbu	r2,-12(fp)
   13174:	10c00044 	addi	r3,r2,1
   13178:	e0fffd05 	stb	r3,-12(fp)
   1317c:	10c03fcc 	andi	r3,r2,255
   13180:	e0bffc17 	ldw	r2,-16(fp)
   13184:	1885883a 	add	r2,r3,r2
   13188:	10800023 	ldbuio	r2,0(r2)
   1318c:	10803fcc 	andi	r2,r2,255
   13190:	e0bffe15 	stw	r2,-8(fp)
    value |= ((int32_t) IORD_8DIRECT(base, offset++)) << 8;
   13194:	e0bffd03 	ldbu	r2,-12(fp)
   13198:	10c00044 	addi	r3,r2,1
   1319c:	e0fffd05 	stb	r3,-12(fp)
   131a0:	10c03fcc 	andi	r3,r2,255
   131a4:	e0bffc17 	ldw	r2,-16(fp)
   131a8:	1885883a 	add	r2,r3,r2
   131ac:	10800023 	ldbuio	r2,0(r2)
   131b0:	10803fcc 	andi	r2,r2,255
   131b4:	1004923a 	slli	r2,r2,8
   131b8:	e0fffe17 	ldw	r3,-8(fp)
   131bc:	1884b03a 	or	r2,r3,r2
   131c0:	e0bffe15 	stw	r2,-8(fp)
    value |= ((int32_t) IORD_8DIRECT(base, offset++)) << 16;
   131c4:	e0bffd03 	ldbu	r2,-12(fp)
   131c8:	10c00044 	addi	r3,r2,1
   131cc:	e0fffd05 	stb	r3,-12(fp)
   131d0:	10c03fcc 	andi	r3,r2,255
   131d4:	e0bffc17 	ldw	r2,-16(fp)
   131d8:	1885883a 	add	r2,r3,r2
   131dc:	10800023 	ldbuio	r2,0(r2)
   131e0:	10803fcc 	andi	r2,r2,255
   131e4:	1004943a 	slli	r2,r2,16
   131e8:	e0fffe17 	ldw	r3,-8(fp)
   131ec:	1884b03a 	or	r2,r3,r2
   131f0:	e0bffe15 	stw	r2,-8(fp)
    value |= ((int32_t) IORD_8DIRECT(base, offset++)) << 24;
   131f4:	e0bffd03 	ldbu	r2,-12(fp)
   131f8:	10c00044 	addi	r3,r2,1
   131fc:	e0fffd05 	stb	r3,-12(fp)
   13200:	10c03fcc 	andi	r3,r2,255
   13204:	e0bffc17 	ldw	r2,-16(fp)
   13208:	1885883a 	add	r2,r3,r2
   1320c:	10800023 	ldbuio	r2,0(r2)
   13210:	10803fcc 	andi	r2,r2,255
   13214:	1004963a 	slli	r2,r2,24
   13218:	e0fffe17 	ldw	r3,-8(fp)
   1321c:	1884b03a 	or	r2,r3,r2
   13220:	e0bffe15 	stw	r2,-8(fp)

    return value;
   13224:	e0bffe17 	ldw	r2,-8(fp)
}
   13228:	e037883a 	mov	sp,fp
   1322c:	df000017 	ldw	fp,0(sp)
   13230:	dec00104 	addi	sp,sp,4
   13234:	f800283a 	ret

00013238 <vctcxo_trim_dac_write>:

void vctcxo_trim_dac_write(uint8_t cmd, uint16_t val)
{
   13238:	defffb04 	addi	sp,sp,-20
   1323c:	dfc00415 	stw	ra,16(sp)
   13240:	df000315 	stw	fp,12(sp)
   13244:	df000304 	addi	fp,sp,12
   13248:	2007883a 	mov	r3,r4
   1324c:	2805883a 	mov	r2,r5
   13250:	e0fffe05 	stb	r3,-8(fp)
   13254:	e0bfff0d 	sth	r2,-4(fp)
	uint8_t tuned_val_lsb;
	uint8_t tuned_val_msb;

	tuned_val_lsb = (uint8_t) (val & 0x00FF);
   13258:	e0bfff0b 	ldhu	r2,-4(fp)
   1325c:	e0bffd05 	stb	r2,-12(fp)
	tuned_val_msb = (uint8_t) ((val & 0xFF00) >> 8);
   13260:	e0bfff0b 	ldhu	r2,-4(fp)
   13264:	1004d23a 	srli	r2,r2,8
   13268:	e0bffd45 	stb	r2,-11(fp)

    //write tuned val to VCTCXO_tamer MM registers
    vctcxo_tamer_write(VT_DAC_TUNNED_VAL_ADDR0, tuned_val_lsb);
   1326c:	e0bffd03 	ldbu	r2,-12(fp)
   13270:	100b883a 	mov	r5,r2
   13274:	01000804 	movi	r4,32
   13278:	0012f2c0 	call	12f2c <vctcxo_tamer_write>
    vctcxo_tamer_write(VT_DAC_TUNNED_VAL_ADDR1, tuned_val_msb);
   1327c:	e0bffd43 	ldbu	r2,-11(fp)
   13280:	100b883a 	mov	r5,r2
   13284:	01000844 	movi	r4,33
   13288:	0012f2c0 	call	12f2c <vctcxo_tamer_write>

}
   1328c:	0001883a 	nop
   13290:	e037883a 	mov	sp,fp
   13294:	dfc00117 	ldw	ra,4(sp)
   13298:	df000017 	ldw	fp,0(sp)
   1329c:	dec00204 	addi	sp,sp,8
   132a0:	f800283a 	ret

000132a4 <vctcxo_tamer_isr>:


void vctcxo_tamer_isr(void *context) {
   132a4:	defffb04 	addi	sp,sp,-20
   132a8:	dfc00415 	stw	ra,16(sp)
   132ac:	df000315 	stw	fp,12(sp)
   132b0:	df000304 	addi	fp,sp,12
   132b4:	e13fff15 	stw	r4,-4(fp)
    struct vctcxo_tamer_pkt_buf *pkt = (struct vctcxo_tamer_pkt_buf *)context;
   132b8:	e0bfff17 	ldw	r2,-4(fp)
   132bc:	e0bffd15 	stw	r2,-12(fp)
    uint8_t error_status = 0x00;
   132c0:	e03ffe05 	stb	zero,-8(fp)

    /* Disable interrupts */
    vctcxo_tamer_enable_isr( false );
   132c4:	0009883a 	mov	r4,zero
   132c8:	0012fd80 	call	12fd8 <vctcxo_tamer_enable_isr>

    /* Reset (stop) the counters */
    vctcxo_tamer_reset_counters( true );
   132cc:	01000044 	movi	r4,1
   132d0:	0012f6c0 	call	12f6c <vctcxo_tamer_reset_counters>

    /* Read the current count values */
    pkt->pps_1s_error   = vctcxo_tamer_read_count(VT_ERR_1S_ADDR);
   132d4:	01000104 	movi	r4,4
   132d8:	00131480 	call	13148 <vctcxo_tamer_read_count>
   132dc:	1007883a 	mov	r3,r2
   132e0:	e0bffd17 	ldw	r2,-12(fp)
   132e4:	10c00115 	stw	r3,4(r2)
    pkt->pps_10s_error  = vctcxo_tamer_read_count(VT_ERR_10S_ADDR);
   132e8:	01000304 	movi	r4,12
   132ec:	00131480 	call	13148 <vctcxo_tamer_read_count>
   132f0:	1007883a 	mov	r3,r2
   132f4:	e0bffd17 	ldw	r2,-12(fp)
   132f8:	10c00315 	stw	r3,12(r2)
    pkt->pps_100s_error = vctcxo_tamer_read_count(VT_ERR_100S_ADDR);
   132fc:	01000504 	movi	r4,20
   13300:	00131480 	call	13148 <vctcxo_tamer_read_count>
   13304:	1007883a 	mov	r3,r2
   13308:	e0bffd17 	ldw	r2,-12(fp)
   1330c:	10c00515 	stw	r3,20(r2)

    /* Read the error status register */
    error_status = vctcxo_tamer_read(VT_STAT_ADDR);
   13310:	01000044 	movi	r4,1
   13314:	0012ef80 	call	12ef8 <vctcxo_tamer_read>
   13318:	e0bffe05 	stb	r2,-8(fp)

    /* Set the appropriate flags in the packet buffer */
    pkt->pps_1s_error_flag   = (error_status & VT_STAT_ERR_1S)   ? true : false;
   1331c:	e0bffe03 	ldbu	r2,-8(fp)
   13320:	1080004c 	andi	r2,r2,1
   13324:	1004c03a 	cmpne	r2,r2,zero
   13328:	1007883a 	mov	r3,r2
   1332c:	e0bffd17 	ldw	r2,-12(fp)
   13330:	10c00205 	stb	r3,8(r2)
    pkt->pps_10s_error_flag  = (error_status & VT_STAT_ERR_10S)  ? true : false;
   13334:	e0bffe03 	ldbu	r2,-8(fp)
   13338:	1080008c 	andi	r2,r2,2
   1333c:	1004c03a 	cmpne	r2,r2,zero
   13340:	1007883a 	mov	r3,r2
   13344:	e0bffd17 	ldw	r2,-12(fp)
   13348:	10c00405 	stb	r3,16(r2)
    pkt->pps_100s_error_flag = (error_status & VT_STAT_ERR_100S) ? true : false;
   1334c:	e0bffe03 	ldbu	r2,-8(fp)
   13350:	1080010c 	andi	r2,r2,4
   13354:	1004c03a 	cmpne	r2,r2,zero
   13358:	1007883a 	mov	r3,r2
   1335c:	e0bffd17 	ldw	r2,-12(fp)
   13360:	10c00605 	stb	r3,24(r2)

    /* Clear interrupt */
    vctcxo_tamer_clear_isr();
   13364:	00130440 	call	13044 <vctcxo_tamer_clear_isr>

    /* Tell the main loop that there is a request pending */
    pkt->ready = true;
   13368:	e0bffd17 	ldw	r2,-12(fp)
   1336c:	00c00044 	movi	r3,1
   13370:	10c00005 	stb	r3,0(r2)

    return;
   13374:	0001883a 	nop
}
   13378:	e037883a 	mov	sp,fp
   1337c:	dfc00117 	ldw	ra,4(sp)
   13380:	df000017 	ldw	fp,0(sp)
   13384:	dec00204 	addi	sp,sp,8
   13388:	f800283a 	ret

0001338c <vctcxo_tamer_init>:


void vctcxo_tamer_init(){
   1338c:	defffe04 	addi	sp,sp,-8
   13390:	dfc00115 	stw	ra,4(sp)
   13394:	df000015 	stw	fp,0(sp)
   13398:	d839883a 	mov	fp,sp
    /* Default VCTCXO Tamer and its interrupts to be disabled. */
	vctcxo_tamer_write(VT_STATE_ADDR, 0x00);
   1339c:	000b883a 	mov	r5,zero
   133a0:	01000704 	movi	r4,28
   133a4:	0012f2c0 	call	12f2c <vctcxo_tamer_write>
	/* Write status to to state register*/
    vctcxo_tamer_set_tune_mode(VCTCXO_TAMER_1_PPS);
   133a8:	01000044 	movi	r4,1
   133ac:	00130840 	call	13084 <vctcxo_tamer_set_tune_mode>
}
   133b0:	0001883a 	nop
   133b4:	e037883a 	mov	sp,fp
   133b8:	dfc00117 	ldw	ra,4(sp)
   133bc:	df000017 	ldw	fp,0(sp)
   133c0:	dec00204 	addi	sp,sp,8
   133c4:	f800283a 	ret

000133c8 <vctcxo_tamer_dis>:

void vctcxo_tamer_dis(){
   133c8:	defffe04 	addi	sp,sp,-8
   133cc:	dfc00115 	stw	ra,4(sp)
   133d0:	df000015 	stw	fp,0(sp)
   133d4:	d839883a 	mov	fp,sp
    /* Default VCTCXO Tamer and its interrupts to be disabled. */
    vctcxo_tamer_set_tune_mode(VCTCXO_TAMER_DISABLED);
   133d8:	0009883a 	mov	r4,zero
   133dc:	00130840 	call	13084 <vctcxo_tamer_set_tune_mode>

	/* Write status to to state register*/
	vctcxo_tamer_write(VT_STATE_ADDR, 0x00);
   133e0:	000b883a 	mov	r5,zero
   133e4:	01000704 	movi	r4,28
   133e8:	0012f2c0 	call	12f2c <vctcxo_tamer_write>
}
   133ec:	0001883a 	nop
   133f0:	e037883a 	mov	sp,fp
   133f4:	dfc00117 	ldw	ra,4(sp)
   133f8:	df000017 	ldw	fp,0(sp)
   133fc:	dec00204 	addi	sp,sp,8
   13400:	f800283a 	ret

00013404 <round>:
   13404:	289ffc2c 	andhi	r2,r5,32752
   13408:	1005d53a 	srai	r2,r2,20
   1340c:	024004c4 	movi	r9,19
   13410:	2807883a 	mov	r3,r5
   13414:	123f0044 	addi	r8,r2,-1023
   13418:	200d883a 	mov	r6,r4
   1341c:	280f883a 	mov	r7,r5
   13420:	4a000916 	blt	r9,r8,13448 <round+0x44>
   13424:	40002516 	blt	r8,zero,134bc <round+0xb8>
   13428:	00800434 	movhi	r2,16
   1342c:	10bfffc4 	addi	r2,r2,-1
   13430:	1205d83a 	sra	r2,r2,r8
   13434:	2888703a 	and	r4,r5,r2
   13438:	2000181e 	bne	r4,zero,1349c <round+0x98>
   1343c:	3000171e 	bne	r6,zero,1349c <round+0x98>
   13440:	0005883a 	mov	r2,zero
   13444:	f800283a 	ret
   13448:	02400cc4 	movi	r9,51
   1344c:	4a00040e 	bge	r9,r8,13460 <round+0x5c>
   13450:	00810004 	movi	r2,1024
   13454:	40802126 	beq	r8,r2,134dc <round+0xd8>
   13458:	3005883a 	mov	r2,r6
   1345c:	f800283a 	ret
   13460:	013fffc4 	movi	r4,-1
   13464:	10befb44 	addi	r2,r2,-1043
   13468:	2084d83a 	srl	r2,r4,r2
   1346c:	3088703a 	and	r4,r6,r2
   13470:	20001726 	beq	r4,zero,134d0 <round+0xcc>
   13474:	4a11c83a 	sub	r8,r9,r8
   13478:	02400044 	movi	r9,1
   1347c:	4a10983a 	sll	r8,r9,r8
   13480:	4191883a 	add	r8,r8,r6
   13484:	4180012e 	bgeu	r8,r6,1348c <round+0x88>
   13488:	2a47883a 	add	r3,r5,r9
   1348c:	0084303a 	nor	r2,zero,r2
   13490:	120c703a 	and	r6,r2,r8
   13494:	3005883a 	mov	r2,r6
   13498:	f800283a 	ret
   1349c:	00c00234 	movhi	r3,8
   134a0:	1a07d83a 	sra	r3,r3,r8
   134a4:	0084303a 	nor	r2,zero,r2
   134a8:	000d883a 	mov	r6,zero
   134ac:	19c7883a 	add	r3,r3,r7
   134b0:	1886703a 	and	r3,r3,r2
   134b4:	3005883a 	mov	r2,r6
   134b8:	f800283a 	ret
   134bc:	00bfffc4 	movi	r2,-1
   134c0:	28e0002c 	andhi	r3,r5,32768
   134c4:	40800c26 	beq	r8,r2,134f8 <round+0xf4>
   134c8:	000d883a 	mov	r6,zero
   134cc:	003fe206 	br	13458 <_gp+0xffff3c90>
   134d0:	3005883a 	mov	r2,r6
   134d4:	2807883a 	mov	r3,r5
   134d8:	f800283a 	ret
   134dc:	deffff04 	addi	sp,sp,-4
   134e0:	280f883a 	mov	r7,r5
   134e4:	dfc00015 	stw	ra,0(sp)
   134e8:	00140e80 	call	140e8 <__adddf3>
   134ec:	dfc00017 	ldw	ra,0(sp)
   134f0:	dec00104 	addi	sp,sp,4
   134f4:	f800283a 	ret
   134f8:	18cffc34 	orhi	r3,r3,16368
   134fc:	000d883a 	mov	r6,zero
   13500:	003fd506 	br	13458 <_gp+0xffff3c90>

00013504 <__fixunsdfsi>:
   13504:	defffd04 	addi	sp,sp,-12
   13508:	000d883a 	mov	r6,zero
   1350c:	01d07834 	movhi	r7,16864
   13510:	dc400115 	stw	r17,4(sp)
   13514:	dc000015 	stw	r16,0(sp)
   13518:	dfc00215 	stw	ra,8(sp)
   1351c:	2023883a 	mov	r17,r4
   13520:	2821883a 	mov	r16,r5
   13524:	00153640 	call	15364 <__gedf2>
   13528:	1000080e 	bge	r2,zero,1354c <__fixunsdfsi+0x48>
   1352c:	8809883a 	mov	r4,r17
   13530:	800b883a 	mov	r5,r16
   13534:	0015d3c0 	call	15d3c <__fixdfsi>
   13538:	dfc00217 	ldw	ra,8(sp)
   1353c:	dc400117 	ldw	r17,4(sp)
   13540:	dc000017 	ldw	r16,0(sp)
   13544:	dec00304 	addi	sp,sp,12
   13548:	f800283a 	ret
   1354c:	000d883a 	mov	r6,zero
   13550:	01d07834 	movhi	r7,16864
   13554:	8809883a 	mov	r4,r17
   13558:	800b883a 	mov	r5,r16
   1355c:	00154400 	call	15440 <__subdf3>
   13560:	180b883a 	mov	r5,r3
   13564:	1009883a 	mov	r4,r2
   13568:	0015d3c0 	call	15d3c <__fixdfsi>
   1356c:	00e00034 	movhi	r3,32768
   13570:	10c5883a 	add	r2,r2,r3
   13574:	003ff006 	br	13538 <_gp+0xffff3d70>

00013578 <__divsi3>:
   13578:	20001b16 	blt	r4,zero,135e8 <__divsi3+0x70>
   1357c:	000f883a 	mov	r7,zero
   13580:	28001616 	blt	r5,zero,135dc <__divsi3+0x64>
   13584:	200d883a 	mov	r6,r4
   13588:	29001a2e 	bgeu	r5,r4,135f4 <__divsi3+0x7c>
   1358c:	00800804 	movi	r2,32
   13590:	00c00044 	movi	r3,1
   13594:	00000106 	br	1359c <__divsi3+0x24>
   13598:	10000d26 	beq	r2,zero,135d0 <__divsi3+0x58>
   1359c:	294b883a 	add	r5,r5,r5
   135a0:	10bfffc4 	addi	r2,r2,-1
   135a4:	18c7883a 	add	r3,r3,r3
   135a8:	293ffb36 	bltu	r5,r4,13598 <_gp+0xffff3dd0>
   135ac:	0005883a 	mov	r2,zero
   135b0:	18000726 	beq	r3,zero,135d0 <__divsi3+0x58>
   135b4:	0005883a 	mov	r2,zero
   135b8:	31400236 	bltu	r6,r5,135c4 <__divsi3+0x4c>
   135bc:	314dc83a 	sub	r6,r6,r5
   135c0:	10c4b03a 	or	r2,r2,r3
   135c4:	1806d07a 	srli	r3,r3,1
   135c8:	280ad07a 	srli	r5,r5,1
   135cc:	183ffa1e 	bne	r3,zero,135b8 <_gp+0xffff3df0>
   135d0:	38000126 	beq	r7,zero,135d8 <__divsi3+0x60>
   135d4:	0085c83a 	sub	r2,zero,r2
   135d8:	f800283a 	ret
   135dc:	014bc83a 	sub	r5,zero,r5
   135e0:	39c0005c 	xori	r7,r7,1
   135e4:	003fe706 	br	13584 <_gp+0xffff3dbc>
   135e8:	0109c83a 	sub	r4,zero,r4
   135ec:	01c00044 	movi	r7,1
   135f0:	003fe306 	br	13580 <_gp+0xffff3db8>
   135f4:	00c00044 	movi	r3,1
   135f8:	003fee06 	br	135b4 <_gp+0xffff3dec>

000135fc <__modsi3>:
   135fc:	20001716 	blt	r4,zero,1365c <__modsi3+0x60>
   13600:	000f883a 	mov	r7,zero
   13604:	2005883a 	mov	r2,r4
   13608:	28001216 	blt	r5,zero,13654 <__modsi3+0x58>
   1360c:	2900162e 	bgeu	r5,r4,13668 <__modsi3+0x6c>
   13610:	01800804 	movi	r6,32
   13614:	00c00044 	movi	r3,1
   13618:	00000106 	br	13620 <__modsi3+0x24>
   1361c:	30000a26 	beq	r6,zero,13648 <__modsi3+0x4c>
   13620:	294b883a 	add	r5,r5,r5
   13624:	31bfffc4 	addi	r6,r6,-1
   13628:	18c7883a 	add	r3,r3,r3
   1362c:	293ffb36 	bltu	r5,r4,1361c <_gp+0xffff3e54>
   13630:	18000526 	beq	r3,zero,13648 <__modsi3+0x4c>
   13634:	1806d07a 	srli	r3,r3,1
   13638:	11400136 	bltu	r2,r5,13640 <__modsi3+0x44>
   1363c:	1145c83a 	sub	r2,r2,r5
   13640:	280ad07a 	srli	r5,r5,1
   13644:	183ffb1e 	bne	r3,zero,13634 <_gp+0xffff3e6c>
   13648:	38000126 	beq	r7,zero,13650 <__modsi3+0x54>
   1364c:	0085c83a 	sub	r2,zero,r2
   13650:	f800283a 	ret
   13654:	014bc83a 	sub	r5,zero,r5
   13658:	003fec06 	br	1360c <_gp+0xffff3e44>
   1365c:	0109c83a 	sub	r4,zero,r4
   13660:	01c00044 	movi	r7,1
   13664:	003fe706 	br	13604 <_gp+0xffff3e3c>
   13668:	00c00044 	movi	r3,1
   1366c:	003ff106 	br	13634 <_gp+0xffff3e6c>

00013670 <__udivsi3>:
   13670:	200d883a 	mov	r6,r4
   13674:	2900152e 	bgeu	r5,r4,136cc <__udivsi3+0x5c>
   13678:	28001416 	blt	r5,zero,136cc <__udivsi3+0x5c>
   1367c:	00800804 	movi	r2,32
   13680:	00c00044 	movi	r3,1
   13684:	00000206 	br	13690 <__udivsi3+0x20>
   13688:	10000e26 	beq	r2,zero,136c4 <__udivsi3+0x54>
   1368c:	28000516 	blt	r5,zero,136a4 <__udivsi3+0x34>
   13690:	294b883a 	add	r5,r5,r5
   13694:	10bfffc4 	addi	r2,r2,-1
   13698:	18c7883a 	add	r3,r3,r3
   1369c:	293ffa36 	bltu	r5,r4,13688 <_gp+0xffff3ec0>
   136a0:	18000826 	beq	r3,zero,136c4 <__udivsi3+0x54>
   136a4:	0005883a 	mov	r2,zero
   136a8:	31400236 	bltu	r6,r5,136b4 <__udivsi3+0x44>
   136ac:	314dc83a 	sub	r6,r6,r5
   136b0:	10c4b03a 	or	r2,r2,r3
   136b4:	1806d07a 	srli	r3,r3,1
   136b8:	280ad07a 	srli	r5,r5,1
   136bc:	183ffa1e 	bne	r3,zero,136a8 <_gp+0xffff3ee0>
   136c0:	f800283a 	ret
   136c4:	0005883a 	mov	r2,zero
   136c8:	f800283a 	ret
   136cc:	00c00044 	movi	r3,1
   136d0:	003ff406 	br	136a4 <_gp+0xffff3edc>

000136d4 <__umodsi3>:
   136d4:	2005883a 	mov	r2,r4
   136d8:	2900122e 	bgeu	r5,r4,13724 <__umodsi3+0x50>
   136dc:	28001116 	blt	r5,zero,13724 <__umodsi3+0x50>
   136e0:	01800804 	movi	r6,32
   136e4:	00c00044 	movi	r3,1
   136e8:	00000206 	br	136f4 <__umodsi3+0x20>
   136ec:	30000c26 	beq	r6,zero,13720 <__umodsi3+0x4c>
   136f0:	28000516 	blt	r5,zero,13708 <__umodsi3+0x34>
   136f4:	294b883a 	add	r5,r5,r5
   136f8:	31bfffc4 	addi	r6,r6,-1
   136fc:	18c7883a 	add	r3,r3,r3
   13700:	293ffa36 	bltu	r5,r4,136ec <_gp+0xffff3f24>
   13704:	18000626 	beq	r3,zero,13720 <__umodsi3+0x4c>
   13708:	1806d07a 	srli	r3,r3,1
   1370c:	11400136 	bltu	r2,r5,13714 <__umodsi3+0x40>
   13710:	1145c83a 	sub	r2,r2,r5
   13714:	280ad07a 	srli	r5,r5,1
   13718:	183ffb1e 	bne	r3,zero,13708 <_gp+0xffff3f40>
   1371c:	f800283a 	ret
   13720:	f800283a 	ret
   13724:	00c00044 	movi	r3,1
   13728:	003ff706 	br	13708 <_gp+0xffff3f40>

0001372c <__mulsi3>:
   1372c:	0005883a 	mov	r2,zero
   13730:	20000726 	beq	r4,zero,13750 <__mulsi3+0x24>
   13734:	20c0004c 	andi	r3,r4,1
   13738:	2008d07a 	srli	r4,r4,1
   1373c:	18000126 	beq	r3,zero,13744 <__mulsi3+0x18>
   13740:	1145883a 	add	r2,r2,r5
   13744:	294b883a 	add	r5,r5,r5
   13748:	203ffa1e 	bne	r4,zero,13734 <_gp+0xffff3f6c>
   1374c:	f800283a 	ret
   13750:	f800283a 	ret

00013754 <__divsf3>:
   13754:	defff504 	addi	sp,sp,-44
   13758:	200cd5fa 	srli	r6,r4,23
   1375c:	dcc00415 	stw	r19,16(sp)
   13760:	2026d7fa 	srli	r19,r4,31
   13764:	00c02034 	movhi	r3,128
   13768:	dd800715 	stw	r22,28(sp)
   1376c:	dd000515 	stw	r20,20(sp)
   13770:	dc800315 	stw	r18,12(sp)
   13774:	18ffffc4 	addi	r3,r3,-1
   13778:	dfc00a15 	stw	ra,40(sp)
   1377c:	df000915 	stw	fp,36(sp)
   13780:	ddc00815 	stw	r23,32(sp)
   13784:	dd400615 	stw	r21,24(sp)
   13788:	dc400215 	stw	r17,8(sp)
   1378c:	dc000115 	stw	r16,4(sp)
   13790:	35003fcc 	andi	r20,r6,255
   13794:	1924703a 	and	r18,r3,r4
   13798:	9d803fcc 	andi	r22,r19,255
   1379c:	a0005226 	beq	r20,zero,138e8 <__divsf3+0x194>
   137a0:	00803fc4 	movi	r2,255
   137a4:	a0802e26 	beq	r20,r2,13860 <__divsf3+0x10c>
   137a8:	91002034 	orhi	r4,r18,128
   137ac:	202490fa 	slli	r18,r4,3
   137b0:	a53fe044 	addi	r20,r20,-127
   137b4:	0021883a 	mov	r16,zero
   137b8:	002f883a 	mov	r23,zero
   137bc:	280cd5fa 	srli	r6,r5,23
   137c0:	282ad7fa 	srli	r21,r5,31
   137c4:	00c02034 	movhi	r3,128
   137c8:	18ffffc4 	addi	r3,r3,-1
   137cc:	31803fcc 	andi	r6,r6,255
   137d0:	1962703a 	and	r17,r3,r5
   137d4:	af003fcc 	andi	fp,r21,255
   137d8:	30004a26 	beq	r6,zero,13904 <__divsf3+0x1b0>
   137dc:	00803fc4 	movi	r2,255
   137e0:	30804526 	beq	r6,r2,138f8 <__divsf3+0x1a4>
   137e4:	89402034 	orhi	r5,r17,128
   137e8:	282290fa 	slli	r17,r5,3
   137ec:	31bfe044 	addi	r6,r6,-127
   137f0:	000b883a 	mov	r5,zero
   137f4:	2c20b03a 	or	r16,r5,r16
   137f8:	802090ba 	slli	r16,r16,2
   137fc:	00800074 	movhi	r2,1
   13800:	108e0804 	addi	r2,r2,14368
   13804:	80a1883a 	add	r16,r16,r2
   13808:	81000017 	ldw	r4,0(r16)
   1380c:	9d46f03a 	xor	r3,r19,r21
   13810:	180f883a 	mov	r7,r3
   13814:	18803fcc 	andi	r2,r3,255
   13818:	a18dc83a 	sub	r6,r20,r6
   1381c:	2000683a 	jmp	r4
   13820:	00013a04 	movi	zero,1256
   13824:	00013888 	cmpgei	zero,zero,1250
   13828:	000139f8 	rdprs	zero,zero,1255
   1382c:	00013874 	movhi	zero,1249
   13830:	000139f8 	rdprs	zero,zero,1255
   13834:	000139d0 	cmplti	zero,zero,1255
   13838:	000139f8 	rdprs	zero,zero,1255
   1383c:	00013874 	movhi	zero,1249
   13840:	00013888 	cmpgei	zero,zero,1250
   13844:	00013888 	cmpgei	zero,zero,1250
   13848:	000139d0 	cmplti	zero,zero,1255
   1384c:	00013874 	movhi	zero,1249
   13850:	00013ae4 	muli	zero,zero,1259
   13854:	00013ae4 	muli	zero,zero,1259
   13858:	00013ae4 	muli	zero,zero,1259
   1385c:	00013a98 	cmpnei	zero,zero,1258
   13860:	9000581e 	bne	r18,zero,139c4 <__divsf3+0x270>
   13864:	04000204 	movi	r16,8
   13868:	05c00084 	movi	r23,2
   1386c:	003fd306 	br	137bc <_gp+0xffff3ff4>
   13870:	0023883a 	mov	r17,zero
   13874:	e02d883a 	mov	r22,fp
   13878:	282f883a 	mov	r23,r5
   1387c:	00800084 	movi	r2,2
   13880:	b8808f1e 	bne	r23,r2,13ac0 <__divsf3+0x36c>
   13884:	b005883a 	mov	r2,r22
   13888:	11c0004c 	andi	r7,r2,1
   1388c:	013fffc4 	movi	r4,-1
   13890:	000d883a 	mov	r6,zero
   13894:	21003fcc 	andi	r4,r4,255
   13898:	200895fa 	slli	r4,r4,23
   1389c:	38803fcc 	andi	r2,r7,255
   138a0:	00c02034 	movhi	r3,128
   138a4:	100497fa 	slli	r2,r2,31
   138a8:	18ffffc4 	addi	r3,r3,-1
   138ac:	30c6703a 	and	r3,r6,r3
   138b0:	1906b03a 	or	r3,r3,r4
   138b4:	1884b03a 	or	r2,r3,r2
   138b8:	dfc00a17 	ldw	ra,40(sp)
   138bc:	df000917 	ldw	fp,36(sp)
   138c0:	ddc00817 	ldw	r23,32(sp)
   138c4:	dd800717 	ldw	r22,28(sp)
   138c8:	dd400617 	ldw	r21,24(sp)
   138cc:	dd000517 	ldw	r20,20(sp)
   138d0:	dcc00417 	ldw	r19,16(sp)
   138d4:	dc800317 	ldw	r18,12(sp)
   138d8:	dc400217 	ldw	r17,8(sp)
   138dc:	dc000117 	ldw	r16,4(sp)
   138e0:	dec00b04 	addi	sp,sp,44
   138e4:	f800283a 	ret
   138e8:	90002b1e 	bne	r18,zero,13998 <__divsf3+0x244>
   138ec:	04000104 	movi	r16,4
   138f0:	05c00044 	movi	r23,1
   138f4:	003fb106 	br	137bc <_gp+0xffff3ff4>
   138f8:	8800251e 	bne	r17,zero,13990 <__divsf3+0x23c>
   138fc:	01400084 	movi	r5,2
   13900:	00000206 	br	1390c <__divsf3+0x1b8>
   13904:	88001a1e 	bne	r17,zero,13970 <__divsf3+0x21c>
   13908:	01400044 	movi	r5,1
   1390c:	8160b03a 	or	r16,r16,r5
   13910:	802090ba 	slli	r16,r16,2
   13914:	00c00074 	movhi	r3,1
   13918:	18ce4c04 	addi	r3,r3,14640
   1391c:	80e1883a 	add	r16,r16,r3
   13920:	80c00017 	ldw	r3,0(r16)
   13924:	9d44f03a 	xor	r2,r19,r21
   13928:	a18dc83a 	sub	r6,r20,r6
   1392c:	1800683a 	jmp	r3
   13930:	00013888 	cmpgei	zero,zero,1250
   13934:	00013888 	cmpgei	zero,zero,1250
   13938:	00013ad4 	movui	zero,1259
   1393c:	00013870 	cmpltui	zero,zero,1249
   13940:	00013ad4 	movui	zero,1259
   13944:	000139d0 	cmplti	zero,zero,1255
   13948:	00013ad4 	movui	zero,1259
   1394c:	00013870 	cmpltui	zero,zero,1249
   13950:	00013888 	cmpgei	zero,zero,1250
   13954:	00013888 	cmpgei	zero,zero,1250
   13958:	000139d0 	cmplti	zero,zero,1255
   1395c:	00013870 	cmpltui	zero,zero,1249
   13960:	00013ae4 	muli	zero,zero,1259
   13964:	00013ae4 	muli	zero,zero,1259
   13968:	00013ae4 	muli	zero,zero,1259
   1396c:	00013afc 	xorhi	zero,zero,1259
   13970:	8809883a 	mov	r4,r17
   13974:	0015ecc0 	call	15ecc <__clzsi2>
   13978:	10fffec4 	addi	r3,r2,-5
   1397c:	10801d84 	addi	r2,r2,118
   13980:	88e2983a 	sll	r17,r17,r3
   13984:	008dc83a 	sub	r6,zero,r2
   13988:	000b883a 	mov	r5,zero
   1398c:	003f9906 	br	137f4 <_gp+0xffff402c>
   13990:	014000c4 	movi	r5,3
   13994:	003f9706 	br	137f4 <_gp+0xffff402c>
   13998:	9009883a 	mov	r4,r18
   1399c:	d9400015 	stw	r5,0(sp)
   139a0:	0015ecc0 	call	15ecc <__clzsi2>
   139a4:	10fffec4 	addi	r3,r2,-5
   139a8:	11801d84 	addi	r6,r2,118
   139ac:	90e4983a 	sll	r18,r18,r3
   139b0:	01a9c83a 	sub	r20,zero,r6
   139b4:	0021883a 	mov	r16,zero
   139b8:	002f883a 	mov	r23,zero
   139bc:	d9400017 	ldw	r5,0(sp)
   139c0:	003f7e06 	br	137bc <_gp+0xffff3ff4>
   139c4:	04000304 	movi	r16,12
   139c8:	05c000c4 	movi	r23,3
   139cc:	003f7b06 	br	137bc <_gp+0xffff3ff4>
   139d0:	01802034 	movhi	r6,128
   139d4:	000f883a 	mov	r7,zero
   139d8:	31bfffc4 	addi	r6,r6,-1
   139dc:	013fffc4 	movi	r4,-1
   139e0:	003fac06 	br	13894 <_gp+0xffff40cc>
   139e4:	01400044 	movi	r5,1
   139e8:	2909c83a 	sub	r4,r5,r4
   139ec:	00c006c4 	movi	r3,27
   139f0:	19004b0e 	bge	r3,r4,13b20 <__divsf3+0x3cc>
   139f4:	114e703a 	and	r7,r2,r5
   139f8:	0009883a 	mov	r4,zero
   139fc:	000d883a 	mov	r6,zero
   13a00:	003fa406 	br	13894 <_gp+0xffff40cc>
   13a04:	9006917a 	slli	r3,r18,5
   13a08:	8822917a 	slli	r17,r17,5
   13a0c:	1c40372e 	bgeu	r3,r17,13aec <__divsf3+0x398>
   13a10:	31bfffc4 	addi	r6,r6,-1
   13a14:	010006c4 	movi	r4,27
   13a18:	000b883a 	mov	r5,zero
   13a1c:	180f883a 	mov	r7,r3
   13a20:	294b883a 	add	r5,r5,r5
   13a24:	18c7883a 	add	r3,r3,r3
   13a28:	38000116 	blt	r7,zero,13a30 <__divsf3+0x2dc>
   13a2c:	1c400236 	bltu	r3,r17,13a38 <__divsf3+0x2e4>
   13a30:	1c47c83a 	sub	r3,r3,r17
   13a34:	29400054 	ori	r5,r5,1
   13a38:	213fffc4 	addi	r4,r4,-1
   13a3c:	203ff71e 	bne	r4,zero,13a1c <_gp+0xffff4254>
   13a40:	1806c03a 	cmpne	r3,r3,zero
   13a44:	1962b03a 	or	r17,r3,r5
   13a48:	31001fc4 	addi	r4,r6,127
   13a4c:	013fe50e 	bge	zero,r4,139e4 <_gp+0xffff421c>
   13a50:	88c001cc 	andi	r3,r17,7
   13a54:	18000426 	beq	r3,zero,13a68 <__divsf3+0x314>
   13a58:	88c003cc 	andi	r3,r17,15
   13a5c:	01400104 	movi	r5,4
   13a60:	19400126 	beq	r3,r5,13a68 <__divsf3+0x314>
   13a64:	8963883a 	add	r17,r17,r5
   13a68:	88c2002c 	andhi	r3,r17,2048
   13a6c:	18000426 	beq	r3,zero,13a80 <__divsf3+0x32c>
   13a70:	00fe0034 	movhi	r3,63488
   13a74:	18ffffc4 	addi	r3,r3,-1
   13a78:	31002004 	addi	r4,r6,128
   13a7c:	88e2703a 	and	r17,r17,r3
   13a80:	00c03f84 	movi	r3,254
   13a84:	193f8016 	blt	r3,r4,13888 <_gp+0xffff40c0>
   13a88:	880c91ba 	slli	r6,r17,6
   13a8c:	11c0004c 	andi	r7,r2,1
   13a90:	300cd27a 	srli	r6,r6,9
   13a94:	003f7f06 	br	13894 <_gp+0xffff40cc>
   13a98:	9080102c 	andhi	r2,r18,64
   13a9c:	10000226 	beq	r2,zero,13aa8 <__divsf3+0x354>
   13aa0:	8880102c 	andhi	r2,r17,64
   13aa4:	10001826 	beq	r2,zero,13b08 <__divsf3+0x3b4>
   13aa8:	00802034 	movhi	r2,128
   13aac:	91801034 	orhi	r6,r18,64
   13ab0:	10bfffc4 	addi	r2,r2,-1
   13ab4:	980f883a 	mov	r7,r19
   13ab8:	308c703a 	and	r6,r6,r2
   13abc:	003fc706 	br	139dc <_gp+0xffff4214>
   13ac0:	008000c4 	movi	r2,3
   13ac4:	b8802d26 	beq	r23,r2,13b7c <__divsf3+0x428>
   13ac8:	00c00044 	movi	r3,1
   13acc:	b005883a 	mov	r2,r22
   13ad0:	b8ffdd1e 	bne	r23,r3,13a48 <_gp+0xffff4280>
   13ad4:	11c0004c 	andi	r7,r2,1
   13ad8:	0009883a 	mov	r4,zero
   13adc:	000d883a 	mov	r6,zero
   13ae0:	003f6c06 	br	13894 <_gp+0xffff40cc>
   13ae4:	9023883a 	mov	r17,r18
   13ae8:	003f6406 	br	1387c <_gp+0xffff40b4>
   13aec:	1c47c83a 	sub	r3,r3,r17
   13af0:	01000684 	movi	r4,26
   13af4:	01400044 	movi	r5,1
   13af8:	003fc806 	br	13a1c <_gp+0xffff4254>
   13afc:	9080102c 	andhi	r2,r18,64
   13b00:	103fe926 	beq	r2,zero,13aa8 <_gp+0xffff42e0>
   13b04:	0023883a 	mov	r17,zero
   13b08:	00802034 	movhi	r2,128
   13b0c:	89801034 	orhi	r6,r17,64
   13b10:	10bfffc4 	addi	r2,r2,-1
   13b14:	a80f883a 	mov	r7,r21
   13b18:	308c703a 	and	r6,r6,r2
   13b1c:	003faf06 	br	139dc <_gp+0xffff4214>
   13b20:	01c00804 	movi	r7,32
   13b24:	390fc83a 	sub	r7,r7,r4
   13b28:	89ce983a 	sll	r7,r17,r7
   13b2c:	890ad83a 	srl	r5,r17,r4
   13b30:	380ec03a 	cmpne	r7,r7,zero
   13b34:	29cab03a 	or	r5,r5,r7
   13b38:	28c001cc 	andi	r3,r5,7
   13b3c:	18000426 	beq	r3,zero,13b50 <__divsf3+0x3fc>
   13b40:	28c003cc 	andi	r3,r5,15
   13b44:	01000104 	movi	r4,4
   13b48:	19000126 	beq	r3,r4,13b50 <__divsf3+0x3fc>
   13b4c:	290b883a 	add	r5,r5,r4
   13b50:	28c1002c 	andhi	r3,r5,1024
   13b54:	18000426 	beq	r3,zero,13b68 <__divsf3+0x414>
   13b58:	11c0004c 	andi	r7,r2,1
   13b5c:	01000044 	movi	r4,1
   13b60:	000d883a 	mov	r6,zero
   13b64:	003f4b06 	br	13894 <_gp+0xffff40cc>
   13b68:	280a91ba 	slli	r5,r5,6
   13b6c:	11c0004c 	andi	r7,r2,1
   13b70:	0009883a 	mov	r4,zero
   13b74:	280cd27a 	srli	r6,r5,9
   13b78:	003f4606 	br	13894 <_gp+0xffff40cc>
   13b7c:	00802034 	movhi	r2,128
   13b80:	89801034 	orhi	r6,r17,64
   13b84:	10bfffc4 	addi	r2,r2,-1
   13b88:	b00f883a 	mov	r7,r22
   13b8c:	308c703a 	and	r6,r6,r2
   13b90:	003f9206 	br	139dc <_gp+0xffff4214>

00013b94 <__mulsf3>:
   13b94:	defff504 	addi	sp,sp,-44
   13b98:	dc000115 	stw	r16,4(sp)
   13b9c:	2020d5fa 	srli	r16,r4,23
   13ba0:	dd400615 	stw	r21,24(sp)
   13ba4:	202ad7fa 	srli	r21,r4,31
   13ba8:	dc800315 	stw	r18,12(sp)
   13bac:	04802034 	movhi	r18,128
   13bb0:	df000915 	stw	fp,36(sp)
   13bb4:	dd000515 	stw	r20,20(sp)
   13bb8:	94bfffc4 	addi	r18,r18,-1
   13bbc:	dfc00a15 	stw	ra,40(sp)
   13bc0:	ddc00815 	stw	r23,32(sp)
   13bc4:	dd800715 	stw	r22,28(sp)
   13bc8:	dcc00415 	stw	r19,16(sp)
   13bcc:	dc400215 	stw	r17,8(sp)
   13bd0:	84003fcc 	andi	r16,r16,255
   13bd4:	9124703a 	and	r18,r18,r4
   13bd8:	a829883a 	mov	r20,r21
   13bdc:	af003fcc 	andi	fp,r21,255
   13be0:	80005426 	beq	r16,zero,13d34 <__mulsf3+0x1a0>
   13be4:	00803fc4 	movi	r2,255
   13be8:	80802f26 	beq	r16,r2,13ca8 <__mulsf3+0x114>
   13bec:	91002034 	orhi	r4,r18,128
   13bf0:	202490fa 	slli	r18,r4,3
   13bf4:	843fe044 	addi	r16,r16,-127
   13bf8:	0023883a 	mov	r17,zero
   13bfc:	002f883a 	mov	r23,zero
   13c00:	2804d5fa 	srli	r2,r5,23
   13c04:	282cd7fa 	srli	r22,r5,31
   13c08:	01002034 	movhi	r4,128
   13c0c:	213fffc4 	addi	r4,r4,-1
   13c10:	10803fcc 	andi	r2,r2,255
   13c14:	2166703a 	and	r19,r4,r5
   13c18:	b1803fcc 	andi	r6,r22,255
   13c1c:	10004c26 	beq	r2,zero,13d50 <__mulsf3+0x1bc>
   13c20:	00c03fc4 	movi	r3,255
   13c24:	10c04726 	beq	r2,r3,13d44 <__mulsf3+0x1b0>
   13c28:	99002034 	orhi	r4,r19,128
   13c2c:	202690fa 	slli	r19,r4,3
   13c30:	10bfe044 	addi	r2,r2,-127
   13c34:	0007883a 	mov	r3,zero
   13c38:	80a1883a 	add	r16,r16,r2
   13c3c:	010003c4 	movi	r4,15
   13c40:	1c44b03a 	or	r2,r3,r17
   13c44:	b56af03a 	xor	r21,r22,r21
   13c48:	81c00044 	addi	r7,r16,1
   13c4c:	20806b36 	bltu	r4,r2,13dfc <__mulsf3+0x268>
   13c50:	100490ba 	slli	r2,r2,2
   13c54:	01000074 	movhi	r4,1
   13c58:	210f1a04 	addi	r4,r4,15464
   13c5c:	1105883a 	add	r2,r2,r4
   13c60:	10800017 	ldw	r2,0(r2)
   13c64:	1000683a 	jmp	r2
   13c68:	00013dfc 	xorhi	zero,zero,1271
   13c6c:	00013cbc 	xorhi	zero,zero,1266
   13c70:	00013cbc 	xorhi	zero,zero,1266
   13c74:	00013cb8 	rdprs	zero,zero,1266
   13c78:	00013de0 	cmpeqi	zero,zero,1271
   13c7c:	00013de0 	cmpeqi	zero,zero,1271
   13c80:	00013dcc 	andi	zero,zero,1271
   13c84:	00013cb8 	rdprs	zero,zero,1266
   13c88:	00013de0 	cmpeqi	zero,zero,1271
   13c8c:	00013dcc 	andi	zero,zero,1271
   13c90:	00013de0 	cmpeqi	zero,zero,1271
   13c94:	00013cb8 	rdprs	zero,zero,1266
   13c98:	00013dec 	andhi	zero,zero,1271
   13c9c:	00013dec 	andhi	zero,zero,1271
   13ca0:	00013dec 	andhi	zero,zero,1271
   13ca4:	00013efc 	xorhi	zero,zero,1275
   13ca8:	90003b1e 	bne	r18,zero,13d98 <__mulsf3+0x204>
   13cac:	04400204 	movi	r17,8
   13cb0:	05c00084 	movi	r23,2
   13cb4:	003fd206 	br	13c00 <_gp+0xffff4438>
   13cb8:	302b883a 	mov	r21,r6
   13cbc:	00800084 	movi	r2,2
   13cc0:	18802626 	beq	r3,r2,13d5c <__mulsf3+0x1c8>
   13cc4:	008000c4 	movi	r2,3
   13cc8:	1880b826 	beq	r3,r2,13fac <__mulsf3+0x418>
   13ccc:	00800044 	movi	r2,1
   13cd0:	1880af1e 	bne	r3,r2,13f90 <__mulsf3+0x3fc>
   13cd4:	a829883a 	mov	r20,r21
   13cd8:	0007883a 	mov	r3,zero
   13cdc:	0009883a 	mov	r4,zero
   13ce0:	18803fcc 	andi	r2,r3,255
   13ce4:	100695fa 	slli	r3,r2,23
   13ce8:	a0803fcc 	andi	r2,r20,255
   13cec:	100a97fa 	slli	r5,r2,31
   13cf0:	00802034 	movhi	r2,128
   13cf4:	10bfffc4 	addi	r2,r2,-1
   13cf8:	2084703a 	and	r2,r4,r2
   13cfc:	10c4b03a 	or	r2,r2,r3
   13d00:	1144b03a 	or	r2,r2,r5
   13d04:	dfc00a17 	ldw	ra,40(sp)
   13d08:	df000917 	ldw	fp,36(sp)
   13d0c:	ddc00817 	ldw	r23,32(sp)
   13d10:	dd800717 	ldw	r22,28(sp)
   13d14:	dd400617 	ldw	r21,24(sp)
   13d18:	dd000517 	ldw	r20,20(sp)
   13d1c:	dcc00417 	ldw	r19,16(sp)
   13d20:	dc800317 	ldw	r18,12(sp)
   13d24:	dc400217 	ldw	r17,8(sp)
   13d28:	dc000117 	ldw	r16,4(sp)
   13d2c:	dec00b04 	addi	sp,sp,44
   13d30:	f800283a 	ret
   13d34:	90000d1e 	bne	r18,zero,13d6c <__mulsf3+0x1d8>
   13d38:	04400104 	movi	r17,4
   13d3c:	05c00044 	movi	r23,1
   13d40:	003faf06 	br	13c00 <_gp+0xffff4438>
   13d44:	9806c03a 	cmpne	r3,r19,zero
   13d48:	18c00084 	addi	r3,r3,2
   13d4c:	003fba06 	br	13c38 <_gp+0xffff4470>
   13d50:	9800141e 	bne	r19,zero,13da4 <__mulsf3+0x210>
   13d54:	00c00044 	movi	r3,1
   13d58:	003fb706 	br	13c38 <_gp+0xffff4470>
   13d5c:	a829883a 	mov	r20,r21
   13d60:	00ffffc4 	movi	r3,-1
   13d64:	0009883a 	mov	r4,zero
   13d68:	003fdd06 	br	13ce0 <_gp+0xffff4518>
   13d6c:	9009883a 	mov	r4,r18
   13d70:	d9400015 	stw	r5,0(sp)
   13d74:	0015ecc0 	call	15ecc <__clzsi2>
   13d78:	10fffec4 	addi	r3,r2,-5
   13d7c:	10801d84 	addi	r2,r2,118
   13d80:	90e4983a 	sll	r18,r18,r3
   13d84:	00a1c83a 	sub	r16,zero,r2
   13d88:	0023883a 	mov	r17,zero
   13d8c:	002f883a 	mov	r23,zero
   13d90:	d9400017 	ldw	r5,0(sp)
   13d94:	003f9a06 	br	13c00 <_gp+0xffff4438>
   13d98:	04400304 	movi	r17,12
   13d9c:	05c000c4 	movi	r23,3
   13da0:	003f9706 	br	13c00 <_gp+0xffff4438>
   13da4:	9809883a 	mov	r4,r19
   13da8:	d9800015 	stw	r6,0(sp)
   13dac:	0015ecc0 	call	15ecc <__clzsi2>
   13db0:	10fffec4 	addi	r3,r2,-5
   13db4:	10801d84 	addi	r2,r2,118
   13db8:	98e6983a 	sll	r19,r19,r3
   13dbc:	0085c83a 	sub	r2,zero,r2
   13dc0:	0007883a 	mov	r3,zero
   13dc4:	d9800017 	ldw	r6,0(sp)
   13dc8:	003f9b06 	br	13c38 <_gp+0xffff4470>
   13dcc:	01002034 	movhi	r4,128
   13dd0:	0029883a 	mov	r20,zero
   13dd4:	213fffc4 	addi	r4,r4,-1
   13dd8:	00ffffc4 	movi	r3,-1
   13ddc:	003fc006 	br	13ce0 <_gp+0xffff4518>
   13de0:	9027883a 	mov	r19,r18
   13de4:	b807883a 	mov	r3,r23
   13de8:	003fb406 	br	13cbc <_gp+0xffff44f4>
   13dec:	9027883a 	mov	r19,r18
   13df0:	e02b883a 	mov	r21,fp
   13df4:	b807883a 	mov	r3,r23
   13df8:	003fb006 	br	13cbc <_gp+0xffff44f4>
   13dfc:	9028d43a 	srli	r20,r18,16
   13e00:	982cd43a 	srli	r22,r19,16
   13e04:	94bfffcc 	andi	r18,r18,65535
   13e08:	9cffffcc 	andi	r19,r19,65535
   13e0c:	980b883a 	mov	r5,r19
   13e10:	9009883a 	mov	r4,r18
   13e14:	d9c00015 	stw	r7,0(sp)
   13e18:	001372c0 	call	1372c <__mulsi3>
   13e1c:	a00b883a 	mov	r5,r20
   13e20:	9809883a 	mov	r4,r19
   13e24:	1023883a 	mov	r17,r2
   13e28:	001372c0 	call	1372c <__mulsi3>
   13e2c:	a009883a 	mov	r4,r20
   13e30:	b00b883a 	mov	r5,r22
   13e34:	1027883a 	mov	r19,r2
   13e38:	001372c0 	call	1372c <__mulsi3>
   13e3c:	b00b883a 	mov	r5,r22
   13e40:	9009883a 	mov	r4,r18
   13e44:	1029883a 	mov	r20,r2
   13e48:	001372c0 	call	1372c <__mulsi3>
   13e4c:	8806d43a 	srli	r3,r17,16
   13e50:	14c5883a 	add	r2,r2,r19
   13e54:	d9c00017 	ldw	r7,0(sp)
   13e58:	1885883a 	add	r2,r3,r2
   13e5c:	14c0022e 	bgeu	r2,r19,13e68 <__mulsf3+0x2d4>
   13e60:	00c00074 	movhi	r3,1
   13e64:	a0e9883a 	add	r20,r20,r3
   13e68:	1026943a 	slli	r19,r2,16
   13e6c:	8c7fffcc 	andi	r17,r17,65535
   13e70:	1004d43a 	srli	r2,r2,16
   13e74:	9c63883a 	add	r17,r19,r17
   13e78:	882691ba 	slli	r19,r17,6
   13e7c:	1505883a 	add	r2,r2,r20
   13e80:	8822d6ba 	srli	r17,r17,26
   13e84:	100891ba 	slli	r4,r2,6
   13e88:	9826c03a 	cmpne	r19,r19,zero
   13e8c:	9c62b03a 	or	r17,r19,r17
   13e90:	8926b03a 	or	r19,r17,r4
   13e94:	9882002c 	andhi	r2,r19,2048
   13e98:	10000426 	beq	r2,zero,13eac <__mulsf3+0x318>
   13e9c:	9804d07a 	srli	r2,r19,1
   13ea0:	9900004c 	andi	r4,r19,1
   13ea4:	3821883a 	mov	r16,r7
   13ea8:	1126b03a 	or	r19,r2,r4
   13eac:	80c01fc4 	addi	r3,r16,127
   13eb0:	00c0210e 	bge	zero,r3,13f38 <__mulsf3+0x3a4>
   13eb4:	988001cc 	andi	r2,r19,7
   13eb8:	10000426 	beq	r2,zero,13ecc <__mulsf3+0x338>
   13ebc:	988003cc 	andi	r2,r19,15
   13ec0:	01000104 	movi	r4,4
   13ec4:	11000126 	beq	r2,r4,13ecc <__mulsf3+0x338>
   13ec8:	9927883a 	add	r19,r19,r4
   13ecc:	9882002c 	andhi	r2,r19,2048
   13ed0:	10000426 	beq	r2,zero,13ee4 <__mulsf3+0x350>
   13ed4:	00be0034 	movhi	r2,63488
   13ed8:	10bfffc4 	addi	r2,r2,-1
   13edc:	80c02004 	addi	r3,r16,128
   13ee0:	98a6703a 	and	r19,r19,r2
   13ee4:	00803f84 	movi	r2,254
   13ee8:	10ff9c16 	blt	r2,r3,13d5c <_gp+0xffff4594>
   13eec:	980891ba 	slli	r4,r19,6
   13ef0:	a829883a 	mov	r20,r21
   13ef4:	2008d27a 	srli	r4,r4,9
   13ef8:	003f7906 	br	13ce0 <_gp+0xffff4518>
   13efc:	9080102c 	andhi	r2,r18,64
   13f00:	10000826 	beq	r2,zero,13f24 <__mulsf3+0x390>
   13f04:	9880102c 	andhi	r2,r19,64
   13f08:	1000061e 	bne	r2,zero,13f24 <__mulsf3+0x390>
   13f0c:	00802034 	movhi	r2,128
   13f10:	99001034 	orhi	r4,r19,64
   13f14:	10bfffc4 	addi	r2,r2,-1
   13f18:	b029883a 	mov	r20,r22
   13f1c:	2088703a 	and	r4,r4,r2
   13f20:	003fad06 	br	13dd8 <_gp+0xffff4610>
   13f24:	00802034 	movhi	r2,128
   13f28:	91001034 	orhi	r4,r18,64
   13f2c:	10bfffc4 	addi	r2,r2,-1
   13f30:	2088703a 	and	r4,r4,r2
   13f34:	003fa806 	br	13dd8 <_gp+0xffff4610>
   13f38:	00800044 	movi	r2,1
   13f3c:	10c7c83a 	sub	r3,r2,r3
   13f40:	008006c4 	movi	r2,27
   13f44:	10ff6316 	blt	r2,r3,13cd4 <_gp+0xffff450c>
   13f48:	00800804 	movi	r2,32
   13f4c:	10c5c83a 	sub	r2,r2,r3
   13f50:	9884983a 	sll	r2,r19,r2
   13f54:	98c6d83a 	srl	r3,r19,r3
   13f58:	1004c03a 	cmpne	r2,r2,zero
   13f5c:	1884b03a 	or	r2,r3,r2
   13f60:	10c001cc 	andi	r3,r2,7
   13f64:	18000426 	beq	r3,zero,13f78 <__mulsf3+0x3e4>
   13f68:	10c003cc 	andi	r3,r2,15
   13f6c:	01000104 	movi	r4,4
   13f70:	19000126 	beq	r3,r4,13f78 <__mulsf3+0x3e4>
   13f74:	1105883a 	add	r2,r2,r4
   13f78:	10c1002c 	andhi	r3,r2,1024
   13f7c:	18000626 	beq	r3,zero,13f98 <__mulsf3+0x404>
   13f80:	a829883a 	mov	r20,r21
   13f84:	00c00044 	movi	r3,1
   13f88:	0009883a 	mov	r4,zero
   13f8c:	003f5406 	br	13ce0 <_gp+0xffff4518>
   13f90:	3821883a 	mov	r16,r7
   13f94:	003fc506 	br	13eac <_gp+0xffff46e4>
   13f98:	100491ba 	slli	r2,r2,6
   13f9c:	a829883a 	mov	r20,r21
   13fa0:	0007883a 	mov	r3,zero
   13fa4:	1008d27a 	srli	r4,r2,9
   13fa8:	003f4d06 	br	13ce0 <_gp+0xffff4518>
   13fac:	00802034 	movhi	r2,128
   13fb0:	99001034 	orhi	r4,r19,64
   13fb4:	10bfffc4 	addi	r2,r2,-1
   13fb8:	a829883a 	mov	r20,r21
   13fbc:	2088703a 	and	r4,r4,r2
   13fc0:	003f8506 	br	13dd8 <_gp+0xffff4610>

00013fc4 <__floatsisf>:
   13fc4:	defffd04 	addi	sp,sp,-12
   13fc8:	dfc00215 	stw	ra,8(sp)
   13fcc:	dc400115 	stw	r17,4(sp)
   13fd0:	dc000015 	stw	r16,0(sp)
   13fd4:	20003526 	beq	r4,zero,140ac <__floatsisf+0xe8>
   13fd8:	2021883a 	mov	r16,r4
   13fdc:	2022d7fa 	srli	r17,r4,31
   13fe0:	20003616 	blt	r4,zero,140bc <__floatsisf+0xf8>
   13fe4:	8009883a 	mov	r4,r16
   13fe8:	0015ecc0 	call	15ecc <__clzsi2>
   13fec:	00c02784 	movi	r3,158
   13ff0:	1887c83a 	sub	r3,r3,r2
   13ff4:	01002584 	movi	r4,150
   13ff8:	20c01416 	blt	r4,r3,1404c <__floatsisf+0x88>
   13ffc:	20c9c83a 	sub	r4,r4,r3
   14000:	8120983a 	sll	r16,r16,r4
   14004:	00802034 	movhi	r2,128
   14008:	10bfffc4 	addi	r2,r2,-1
   1400c:	8809883a 	mov	r4,r17
   14010:	80a0703a 	and	r16,r16,r2
   14014:	18803fcc 	andi	r2,r3,255
   14018:	100695fa 	slli	r3,r2,23
   1401c:	20803fcc 	andi	r2,r4,255
   14020:	100897fa 	slli	r4,r2,31
   14024:	00802034 	movhi	r2,128
   14028:	10bfffc4 	addi	r2,r2,-1
   1402c:	8084703a 	and	r2,r16,r2
   14030:	10c4b03a 	or	r2,r2,r3
   14034:	1104b03a 	or	r2,r2,r4
   14038:	dfc00217 	ldw	ra,8(sp)
   1403c:	dc400117 	ldw	r17,4(sp)
   14040:	dc000017 	ldw	r16,0(sp)
   14044:	dec00304 	addi	sp,sp,12
   14048:	f800283a 	ret
   1404c:	01002644 	movi	r4,153
   14050:	20c01c16 	blt	r4,r3,140c4 <__floatsisf+0x100>
   14054:	20c9c83a 	sub	r4,r4,r3
   14058:	8120983a 	sll	r16,r16,r4
   1405c:	013f0034 	movhi	r4,64512
   14060:	213fffc4 	addi	r4,r4,-1
   14064:	814001cc 	andi	r5,r16,7
   14068:	8108703a 	and	r4,r16,r4
   1406c:	28000426 	beq	r5,zero,14080 <__floatsisf+0xbc>
   14070:	840003cc 	andi	r16,r16,15
   14074:	01400104 	movi	r5,4
   14078:	81400126 	beq	r16,r5,14080 <__floatsisf+0xbc>
   1407c:	2149883a 	add	r4,r4,r5
   14080:	2141002c 	andhi	r5,r4,1024
   14084:	28000526 	beq	r5,zero,1409c <__floatsisf+0xd8>
   14088:	00c027c4 	movi	r3,159
   1408c:	1887c83a 	sub	r3,r3,r2
   14090:	00bf0034 	movhi	r2,64512
   14094:	10bfffc4 	addi	r2,r2,-1
   14098:	2088703a 	and	r4,r4,r2
   1409c:	202091ba 	slli	r16,r4,6
   140a0:	8809883a 	mov	r4,r17
   140a4:	8020d27a 	srli	r16,r16,9
   140a8:	003fda06 	br	14014 <_gp+0xffff484c>
   140ac:	0009883a 	mov	r4,zero
   140b0:	0007883a 	mov	r3,zero
   140b4:	0021883a 	mov	r16,zero
   140b8:	003fd606 	br	14014 <_gp+0xffff484c>
   140bc:	0121c83a 	sub	r16,zero,r4
   140c0:	003fc806 	br	13fe4 <_gp+0xffff481c>
   140c4:	01002e44 	movi	r4,185
   140c8:	20c9c83a 	sub	r4,r4,r3
   140cc:	01400144 	movi	r5,5
   140d0:	8108983a 	sll	r4,r16,r4
   140d4:	288bc83a 	sub	r5,r5,r2
   140d8:	8160d83a 	srl	r16,r16,r5
   140dc:	2008c03a 	cmpne	r4,r4,zero
   140e0:	8120b03a 	or	r16,r16,r4
   140e4:	003fdd06 	br	1405c <_gp+0xffff4894>

000140e8 <__adddf3>:
   140e8:	02c00434 	movhi	r11,16
   140ec:	5affffc4 	addi	r11,r11,-1
   140f0:	2806d7fa 	srli	r3,r5,31
   140f4:	2ad4703a 	and	r10,r5,r11
   140f8:	3ad2703a 	and	r9,r7,r11
   140fc:	3804d53a 	srli	r2,r7,20
   14100:	3018d77a 	srli	r12,r6,29
   14104:	280ad53a 	srli	r5,r5,20
   14108:	501490fa 	slli	r10,r10,3
   1410c:	2010d77a 	srli	r8,r4,29
   14110:	481290fa 	slli	r9,r9,3
   14114:	380ed7fa 	srli	r7,r7,31
   14118:	defffb04 	addi	sp,sp,-20
   1411c:	dc800215 	stw	r18,8(sp)
   14120:	dc400115 	stw	r17,4(sp)
   14124:	dc000015 	stw	r16,0(sp)
   14128:	dfc00415 	stw	ra,16(sp)
   1412c:	dcc00315 	stw	r19,12(sp)
   14130:	1c803fcc 	andi	r18,r3,255
   14134:	2c01ffcc 	andi	r16,r5,2047
   14138:	5210b03a 	or	r8,r10,r8
   1413c:	202290fa 	slli	r17,r4,3
   14140:	1081ffcc 	andi	r2,r2,2047
   14144:	4b12b03a 	or	r9,r9,r12
   14148:	300c90fa 	slli	r6,r6,3
   1414c:	91c07526 	beq	r18,r7,14324 <__adddf3+0x23c>
   14150:	8087c83a 	sub	r3,r16,r2
   14154:	00c0ab0e 	bge	zero,r3,14404 <__adddf3+0x31c>
   14158:	10002a1e 	bne	r2,zero,14204 <__adddf3+0x11c>
   1415c:	4984b03a 	or	r2,r9,r6
   14160:	1000961e 	bne	r2,zero,143bc <__adddf3+0x2d4>
   14164:	888001cc 	andi	r2,r17,7
   14168:	10000726 	beq	r2,zero,14188 <__adddf3+0xa0>
   1416c:	888003cc 	andi	r2,r17,15
   14170:	00c00104 	movi	r3,4
   14174:	10c00426 	beq	r2,r3,14188 <__adddf3+0xa0>
   14178:	88c7883a 	add	r3,r17,r3
   1417c:	1c63803a 	cmpltu	r17,r3,r17
   14180:	4451883a 	add	r8,r8,r17
   14184:	1823883a 	mov	r17,r3
   14188:	4080202c 	andhi	r2,r8,128
   1418c:	10005926 	beq	r2,zero,142f4 <__adddf3+0x20c>
   14190:	84000044 	addi	r16,r16,1
   14194:	0081ffc4 	movi	r2,2047
   14198:	8080ba26 	beq	r16,r2,14484 <__adddf3+0x39c>
   1419c:	00bfe034 	movhi	r2,65408
   141a0:	10bfffc4 	addi	r2,r2,-1
   141a4:	4090703a 	and	r8,r8,r2
   141a8:	4004977a 	slli	r2,r8,29
   141ac:	4010927a 	slli	r8,r8,9
   141b0:	8822d0fa 	srli	r17,r17,3
   141b4:	8401ffcc 	andi	r16,r16,2047
   141b8:	4010d33a 	srli	r8,r8,12
   141bc:	9007883a 	mov	r3,r18
   141c0:	1444b03a 	or	r2,r2,r17
   141c4:	8401ffcc 	andi	r16,r16,2047
   141c8:	8020953a 	slli	r16,r16,20
   141cc:	18c03fcc 	andi	r3,r3,255
   141d0:	01000434 	movhi	r4,16
   141d4:	213fffc4 	addi	r4,r4,-1
   141d8:	180697fa 	slli	r3,r3,31
   141dc:	4110703a 	and	r8,r8,r4
   141e0:	4410b03a 	or	r8,r8,r16
   141e4:	40c6b03a 	or	r3,r8,r3
   141e8:	dfc00417 	ldw	ra,16(sp)
   141ec:	dcc00317 	ldw	r19,12(sp)
   141f0:	dc800217 	ldw	r18,8(sp)
   141f4:	dc400117 	ldw	r17,4(sp)
   141f8:	dc000017 	ldw	r16,0(sp)
   141fc:	dec00504 	addi	sp,sp,20
   14200:	f800283a 	ret
   14204:	0081ffc4 	movi	r2,2047
   14208:	80bfd626 	beq	r16,r2,14164 <_gp+0xffff499c>
   1420c:	4a402034 	orhi	r9,r9,128
   14210:	00800e04 	movi	r2,56
   14214:	10c09f16 	blt	r2,r3,14494 <__adddf3+0x3ac>
   14218:	008007c4 	movi	r2,31
   1421c:	10c0c216 	blt	r2,r3,14528 <__adddf3+0x440>
   14220:	00800804 	movi	r2,32
   14224:	10c5c83a 	sub	r2,r2,r3
   14228:	488a983a 	sll	r5,r9,r2
   1422c:	30c8d83a 	srl	r4,r6,r3
   14230:	3084983a 	sll	r2,r6,r2
   14234:	48c6d83a 	srl	r3,r9,r3
   14238:	290cb03a 	or	r6,r5,r4
   1423c:	1004c03a 	cmpne	r2,r2,zero
   14240:	308cb03a 	or	r6,r6,r2
   14244:	898dc83a 	sub	r6,r17,r6
   14248:	89a3803a 	cmpltu	r17,r17,r6
   1424c:	40d1c83a 	sub	r8,r8,r3
   14250:	4451c83a 	sub	r8,r8,r17
   14254:	3023883a 	mov	r17,r6
   14258:	4080202c 	andhi	r2,r8,128
   1425c:	10002326 	beq	r2,zero,142ec <__adddf3+0x204>
   14260:	04c02034 	movhi	r19,128
   14264:	9cffffc4 	addi	r19,r19,-1
   14268:	44e6703a 	and	r19,r8,r19
   1426c:	98007626 	beq	r19,zero,14448 <__adddf3+0x360>
   14270:	9809883a 	mov	r4,r19
   14274:	0015ecc0 	call	15ecc <__clzsi2>
   14278:	10fffe04 	addi	r3,r2,-8
   1427c:	010007c4 	movi	r4,31
   14280:	20c07716 	blt	r4,r3,14460 <__adddf3+0x378>
   14284:	00800804 	movi	r2,32
   14288:	10c5c83a 	sub	r2,r2,r3
   1428c:	8884d83a 	srl	r2,r17,r2
   14290:	98d0983a 	sll	r8,r19,r3
   14294:	88e2983a 	sll	r17,r17,r3
   14298:	1204b03a 	or	r2,r2,r8
   1429c:	1c007416 	blt	r3,r16,14470 <__adddf3+0x388>
   142a0:	1c21c83a 	sub	r16,r3,r16
   142a4:	82000044 	addi	r8,r16,1
   142a8:	00c007c4 	movi	r3,31
   142ac:	1a009116 	blt	r3,r8,144f4 <__adddf3+0x40c>
   142b0:	00c00804 	movi	r3,32
   142b4:	1a07c83a 	sub	r3,r3,r8
   142b8:	8a08d83a 	srl	r4,r17,r8
   142bc:	88e2983a 	sll	r17,r17,r3
   142c0:	10c6983a 	sll	r3,r2,r3
   142c4:	1210d83a 	srl	r8,r2,r8
   142c8:	8804c03a 	cmpne	r2,r17,zero
   142cc:	1906b03a 	or	r3,r3,r4
   142d0:	18a2b03a 	or	r17,r3,r2
   142d4:	0021883a 	mov	r16,zero
   142d8:	003fa206 	br	14164 <_gp+0xffff499c>
   142dc:	1890b03a 	or	r8,r3,r2
   142e0:	40017d26 	beq	r8,zero,148d8 <__adddf3+0x7f0>
   142e4:	1011883a 	mov	r8,r2
   142e8:	1823883a 	mov	r17,r3
   142ec:	888001cc 	andi	r2,r17,7
   142f0:	103f9e1e 	bne	r2,zero,1416c <_gp+0xffff49a4>
   142f4:	4004977a 	slli	r2,r8,29
   142f8:	8822d0fa 	srli	r17,r17,3
   142fc:	4010d0fa 	srli	r8,r8,3
   14300:	9007883a 	mov	r3,r18
   14304:	1444b03a 	or	r2,r2,r17
   14308:	0101ffc4 	movi	r4,2047
   1430c:	81002426 	beq	r16,r4,143a0 <__adddf3+0x2b8>
   14310:	8120703a 	and	r16,r16,r4
   14314:	01000434 	movhi	r4,16
   14318:	213fffc4 	addi	r4,r4,-1
   1431c:	4110703a 	and	r8,r8,r4
   14320:	003fa806 	br	141c4 <_gp+0xffff49fc>
   14324:	8089c83a 	sub	r4,r16,r2
   14328:	01005e0e 	bge	zero,r4,144a4 <__adddf3+0x3bc>
   1432c:	10002b26 	beq	r2,zero,143dc <__adddf3+0x2f4>
   14330:	0081ffc4 	movi	r2,2047
   14334:	80bf8b26 	beq	r16,r2,14164 <_gp+0xffff499c>
   14338:	4a402034 	orhi	r9,r9,128
   1433c:	00800e04 	movi	r2,56
   14340:	1100a40e 	bge	r2,r4,145d4 <__adddf3+0x4ec>
   14344:	498cb03a 	or	r6,r9,r6
   14348:	300ac03a 	cmpne	r5,r6,zero
   1434c:	0013883a 	mov	r9,zero
   14350:	2c4b883a 	add	r5,r5,r17
   14354:	2c63803a 	cmpltu	r17,r5,r17
   14358:	4a11883a 	add	r8,r9,r8
   1435c:	8a11883a 	add	r8,r17,r8
   14360:	2823883a 	mov	r17,r5
   14364:	4080202c 	andhi	r2,r8,128
   14368:	103fe026 	beq	r2,zero,142ec <_gp+0xffff4b24>
   1436c:	84000044 	addi	r16,r16,1
   14370:	0081ffc4 	movi	r2,2047
   14374:	8080d226 	beq	r16,r2,146c0 <__adddf3+0x5d8>
   14378:	00bfe034 	movhi	r2,65408
   1437c:	10bfffc4 	addi	r2,r2,-1
   14380:	4090703a 	and	r8,r8,r2
   14384:	880ad07a 	srli	r5,r17,1
   14388:	400897fa 	slli	r4,r8,31
   1438c:	88c0004c 	andi	r3,r17,1
   14390:	28e2b03a 	or	r17,r5,r3
   14394:	4010d07a 	srli	r8,r8,1
   14398:	2462b03a 	or	r17,r4,r17
   1439c:	003f7106 	br	14164 <_gp+0xffff499c>
   143a0:	4088b03a 	or	r4,r8,r2
   143a4:	20014526 	beq	r4,zero,148bc <__adddf3+0x7d4>
   143a8:	01000434 	movhi	r4,16
   143ac:	42000234 	orhi	r8,r8,8
   143b0:	213fffc4 	addi	r4,r4,-1
   143b4:	4110703a 	and	r8,r8,r4
   143b8:	003f8206 	br	141c4 <_gp+0xffff49fc>
   143bc:	18ffffc4 	addi	r3,r3,-1
   143c0:	1800491e 	bne	r3,zero,144e8 <__adddf3+0x400>
   143c4:	898bc83a 	sub	r5,r17,r6
   143c8:	8963803a 	cmpltu	r17,r17,r5
   143cc:	4251c83a 	sub	r8,r8,r9
   143d0:	4451c83a 	sub	r8,r8,r17
   143d4:	2823883a 	mov	r17,r5
   143d8:	003f9f06 	br	14258 <_gp+0xffff4a90>
   143dc:	4984b03a 	or	r2,r9,r6
   143e0:	103f6026 	beq	r2,zero,14164 <_gp+0xffff499c>
   143e4:	213fffc4 	addi	r4,r4,-1
   143e8:	2000931e 	bne	r4,zero,14638 <__adddf3+0x550>
   143ec:	898d883a 	add	r6,r17,r6
   143f0:	3463803a 	cmpltu	r17,r6,r17
   143f4:	4251883a 	add	r8,r8,r9
   143f8:	8a11883a 	add	r8,r17,r8
   143fc:	3023883a 	mov	r17,r6
   14400:	003fd806 	br	14364 <_gp+0xffff4b9c>
   14404:	1800541e 	bne	r3,zero,14558 <__adddf3+0x470>
   14408:	80800044 	addi	r2,r16,1
   1440c:	1081ffcc 	andi	r2,r2,2047
   14410:	00c00044 	movi	r3,1
   14414:	1880a00e 	bge	r3,r2,14698 <__adddf3+0x5b0>
   14418:	8989c83a 	sub	r4,r17,r6
   1441c:	8905803a 	cmpltu	r2,r17,r4
   14420:	4267c83a 	sub	r19,r8,r9
   14424:	98a7c83a 	sub	r19,r19,r2
   14428:	9880202c 	andhi	r2,r19,128
   1442c:	10006326 	beq	r2,zero,145bc <__adddf3+0x4d4>
   14430:	3463c83a 	sub	r17,r6,r17
   14434:	4a07c83a 	sub	r3,r9,r8
   14438:	344d803a 	cmpltu	r6,r6,r17
   1443c:	19a7c83a 	sub	r19,r3,r6
   14440:	3825883a 	mov	r18,r7
   14444:	983f8a1e 	bne	r19,zero,14270 <_gp+0xffff4aa8>
   14448:	8809883a 	mov	r4,r17
   1444c:	0015ecc0 	call	15ecc <__clzsi2>
   14450:	10800804 	addi	r2,r2,32
   14454:	10fffe04 	addi	r3,r2,-8
   14458:	010007c4 	movi	r4,31
   1445c:	20ff890e 	bge	r4,r3,14284 <_gp+0xffff4abc>
   14460:	10bff604 	addi	r2,r2,-40
   14464:	8884983a 	sll	r2,r17,r2
   14468:	0023883a 	mov	r17,zero
   1446c:	1c3f8c0e 	bge	r3,r16,142a0 <_gp+0xffff4ad8>
   14470:	023fe034 	movhi	r8,65408
   14474:	423fffc4 	addi	r8,r8,-1
   14478:	80e1c83a 	sub	r16,r16,r3
   1447c:	1210703a 	and	r8,r2,r8
   14480:	003f3806 	br	14164 <_gp+0xffff499c>
   14484:	9007883a 	mov	r3,r18
   14488:	0011883a 	mov	r8,zero
   1448c:	0005883a 	mov	r2,zero
   14490:	003f4c06 	br	141c4 <_gp+0xffff49fc>
   14494:	498cb03a 	or	r6,r9,r6
   14498:	300cc03a 	cmpne	r6,r6,zero
   1449c:	0007883a 	mov	r3,zero
   144a0:	003f6806 	br	14244 <_gp+0xffff4a7c>
   144a4:	20009c1e 	bne	r4,zero,14718 <__adddf3+0x630>
   144a8:	80800044 	addi	r2,r16,1
   144ac:	1141ffcc 	andi	r5,r2,2047
   144b0:	01000044 	movi	r4,1
   144b4:	2140670e 	bge	r4,r5,14654 <__adddf3+0x56c>
   144b8:	0101ffc4 	movi	r4,2047
   144bc:	11007f26 	beq	r2,r4,146bc <__adddf3+0x5d4>
   144c0:	898d883a 	add	r6,r17,r6
   144c4:	4247883a 	add	r3,r8,r9
   144c8:	3451803a 	cmpltu	r8,r6,r17
   144cc:	40d1883a 	add	r8,r8,r3
   144d0:	402297fa 	slli	r17,r8,31
   144d4:	300cd07a 	srli	r6,r6,1
   144d8:	4010d07a 	srli	r8,r8,1
   144dc:	1021883a 	mov	r16,r2
   144e0:	89a2b03a 	or	r17,r17,r6
   144e4:	003f1f06 	br	14164 <_gp+0xffff499c>
   144e8:	0081ffc4 	movi	r2,2047
   144ec:	80bf481e 	bne	r16,r2,14210 <_gp+0xffff4a48>
   144f0:	003f1c06 	br	14164 <_gp+0xffff499c>
   144f4:	843ff844 	addi	r16,r16,-31
   144f8:	01000804 	movi	r4,32
   144fc:	1406d83a 	srl	r3,r2,r16
   14500:	41005026 	beq	r8,r4,14644 <__adddf3+0x55c>
   14504:	01001004 	movi	r4,64
   14508:	2211c83a 	sub	r8,r4,r8
   1450c:	1204983a 	sll	r2,r2,r8
   14510:	88a2b03a 	or	r17,r17,r2
   14514:	8822c03a 	cmpne	r17,r17,zero
   14518:	1c62b03a 	or	r17,r3,r17
   1451c:	0011883a 	mov	r8,zero
   14520:	0021883a 	mov	r16,zero
   14524:	003f7106 	br	142ec <_gp+0xffff4b24>
   14528:	193ff804 	addi	r4,r3,-32
   1452c:	00800804 	movi	r2,32
   14530:	4908d83a 	srl	r4,r9,r4
   14534:	18804526 	beq	r3,r2,1464c <__adddf3+0x564>
   14538:	00801004 	movi	r2,64
   1453c:	10c5c83a 	sub	r2,r2,r3
   14540:	4886983a 	sll	r3,r9,r2
   14544:	198cb03a 	or	r6,r3,r6
   14548:	300cc03a 	cmpne	r6,r6,zero
   1454c:	218cb03a 	or	r6,r4,r6
   14550:	0007883a 	mov	r3,zero
   14554:	003f3b06 	br	14244 <_gp+0xffff4a7c>
   14558:	80002a26 	beq	r16,zero,14604 <__adddf3+0x51c>
   1455c:	0101ffc4 	movi	r4,2047
   14560:	11006826 	beq	r2,r4,14704 <__adddf3+0x61c>
   14564:	00c7c83a 	sub	r3,zero,r3
   14568:	42002034 	orhi	r8,r8,128
   1456c:	01000e04 	movi	r4,56
   14570:	20c07c16 	blt	r4,r3,14764 <__adddf3+0x67c>
   14574:	010007c4 	movi	r4,31
   14578:	20c0da16 	blt	r4,r3,148e4 <__adddf3+0x7fc>
   1457c:	01000804 	movi	r4,32
   14580:	20c9c83a 	sub	r4,r4,r3
   14584:	4114983a 	sll	r10,r8,r4
   14588:	88cad83a 	srl	r5,r17,r3
   1458c:	8908983a 	sll	r4,r17,r4
   14590:	40c6d83a 	srl	r3,r8,r3
   14594:	5162b03a 	or	r17,r10,r5
   14598:	2008c03a 	cmpne	r4,r4,zero
   1459c:	8922b03a 	or	r17,r17,r4
   145a0:	3463c83a 	sub	r17,r6,r17
   145a4:	48c7c83a 	sub	r3,r9,r3
   145a8:	344d803a 	cmpltu	r6,r6,r17
   145ac:	1991c83a 	sub	r8,r3,r6
   145b0:	1021883a 	mov	r16,r2
   145b4:	3825883a 	mov	r18,r7
   145b8:	003f2706 	br	14258 <_gp+0xffff4a90>
   145bc:	24d0b03a 	or	r8,r4,r19
   145c0:	40001b1e 	bne	r8,zero,14630 <__adddf3+0x548>
   145c4:	0005883a 	mov	r2,zero
   145c8:	0007883a 	mov	r3,zero
   145cc:	0021883a 	mov	r16,zero
   145d0:	003f4d06 	br	14308 <_gp+0xffff4b40>
   145d4:	008007c4 	movi	r2,31
   145d8:	11003c16 	blt	r2,r4,146cc <__adddf3+0x5e4>
   145dc:	00800804 	movi	r2,32
   145e0:	1105c83a 	sub	r2,r2,r4
   145e4:	488e983a 	sll	r7,r9,r2
   145e8:	310ad83a 	srl	r5,r6,r4
   145ec:	3084983a 	sll	r2,r6,r2
   145f0:	4912d83a 	srl	r9,r9,r4
   145f4:	394ab03a 	or	r5,r7,r5
   145f8:	1004c03a 	cmpne	r2,r2,zero
   145fc:	288ab03a 	or	r5,r5,r2
   14600:	003f5306 	br	14350 <_gp+0xffff4b88>
   14604:	4448b03a 	or	r4,r8,r17
   14608:	20003e26 	beq	r4,zero,14704 <__adddf3+0x61c>
   1460c:	00c6303a 	nor	r3,zero,r3
   14610:	18003a1e 	bne	r3,zero,146fc <__adddf3+0x614>
   14614:	3463c83a 	sub	r17,r6,r17
   14618:	4a07c83a 	sub	r3,r9,r8
   1461c:	344d803a 	cmpltu	r6,r6,r17
   14620:	1991c83a 	sub	r8,r3,r6
   14624:	1021883a 	mov	r16,r2
   14628:	3825883a 	mov	r18,r7
   1462c:	003f0a06 	br	14258 <_gp+0xffff4a90>
   14630:	2023883a 	mov	r17,r4
   14634:	003f0d06 	br	1426c <_gp+0xffff4aa4>
   14638:	0081ffc4 	movi	r2,2047
   1463c:	80bf3f1e 	bne	r16,r2,1433c <_gp+0xffff4b74>
   14640:	003ec806 	br	14164 <_gp+0xffff499c>
   14644:	0005883a 	mov	r2,zero
   14648:	003fb106 	br	14510 <_gp+0xffff4d48>
   1464c:	0007883a 	mov	r3,zero
   14650:	003fbc06 	br	14544 <_gp+0xffff4d7c>
   14654:	4444b03a 	or	r2,r8,r17
   14658:	8000871e 	bne	r16,zero,14878 <__adddf3+0x790>
   1465c:	1000ba26 	beq	r2,zero,14948 <__adddf3+0x860>
   14660:	4984b03a 	or	r2,r9,r6
   14664:	103ebf26 	beq	r2,zero,14164 <_gp+0xffff499c>
   14668:	8985883a 	add	r2,r17,r6
   1466c:	4247883a 	add	r3,r8,r9
   14670:	1451803a 	cmpltu	r8,r2,r17
   14674:	40d1883a 	add	r8,r8,r3
   14678:	40c0202c 	andhi	r3,r8,128
   1467c:	1023883a 	mov	r17,r2
   14680:	183f1a26 	beq	r3,zero,142ec <_gp+0xffff4b24>
   14684:	00bfe034 	movhi	r2,65408
   14688:	10bfffc4 	addi	r2,r2,-1
   1468c:	2021883a 	mov	r16,r4
   14690:	4090703a 	and	r8,r8,r2
   14694:	003eb306 	br	14164 <_gp+0xffff499c>
   14698:	4444b03a 	or	r2,r8,r17
   1469c:	8000291e 	bne	r16,zero,14744 <__adddf3+0x65c>
   146a0:	10004b1e 	bne	r2,zero,147d0 <__adddf3+0x6e8>
   146a4:	4990b03a 	or	r8,r9,r6
   146a8:	40008b26 	beq	r8,zero,148d8 <__adddf3+0x7f0>
   146ac:	4811883a 	mov	r8,r9
   146b0:	3023883a 	mov	r17,r6
   146b4:	3825883a 	mov	r18,r7
   146b8:	003eaa06 	br	14164 <_gp+0xffff499c>
   146bc:	1021883a 	mov	r16,r2
   146c0:	0011883a 	mov	r8,zero
   146c4:	0005883a 	mov	r2,zero
   146c8:	003f0f06 	br	14308 <_gp+0xffff4b40>
   146cc:	217ff804 	addi	r5,r4,-32
   146d0:	00800804 	movi	r2,32
   146d4:	494ad83a 	srl	r5,r9,r5
   146d8:	20807d26 	beq	r4,r2,148d0 <__adddf3+0x7e8>
   146dc:	00801004 	movi	r2,64
   146e0:	1109c83a 	sub	r4,r2,r4
   146e4:	4912983a 	sll	r9,r9,r4
   146e8:	498cb03a 	or	r6,r9,r6
   146ec:	300cc03a 	cmpne	r6,r6,zero
   146f0:	298ab03a 	or	r5,r5,r6
   146f4:	0013883a 	mov	r9,zero
   146f8:	003f1506 	br	14350 <_gp+0xffff4b88>
   146fc:	0101ffc4 	movi	r4,2047
   14700:	113f9a1e 	bne	r2,r4,1456c <_gp+0xffff4da4>
   14704:	4811883a 	mov	r8,r9
   14708:	3023883a 	mov	r17,r6
   1470c:	1021883a 	mov	r16,r2
   14710:	3825883a 	mov	r18,r7
   14714:	003e9306 	br	14164 <_gp+0xffff499c>
   14718:	8000161e 	bne	r16,zero,14774 <__adddf3+0x68c>
   1471c:	444ab03a 	or	r5,r8,r17
   14720:	28005126 	beq	r5,zero,14868 <__adddf3+0x780>
   14724:	0108303a 	nor	r4,zero,r4
   14728:	20004d1e 	bne	r4,zero,14860 <__adddf3+0x778>
   1472c:	89a3883a 	add	r17,r17,r6
   14730:	4253883a 	add	r9,r8,r9
   14734:	898d803a 	cmpltu	r6,r17,r6
   14738:	3251883a 	add	r8,r6,r9
   1473c:	1021883a 	mov	r16,r2
   14740:	003f0806 	br	14364 <_gp+0xffff4b9c>
   14744:	1000301e 	bne	r2,zero,14808 <__adddf3+0x720>
   14748:	4984b03a 	or	r2,r9,r6
   1474c:	10007126 	beq	r2,zero,14914 <__adddf3+0x82c>
   14750:	4811883a 	mov	r8,r9
   14754:	3023883a 	mov	r17,r6
   14758:	3825883a 	mov	r18,r7
   1475c:	0401ffc4 	movi	r16,2047
   14760:	003e8006 	br	14164 <_gp+0xffff499c>
   14764:	4462b03a 	or	r17,r8,r17
   14768:	8822c03a 	cmpne	r17,r17,zero
   1476c:	0007883a 	mov	r3,zero
   14770:	003f8b06 	br	145a0 <_gp+0xffff4dd8>
   14774:	0141ffc4 	movi	r5,2047
   14778:	11403b26 	beq	r2,r5,14868 <__adddf3+0x780>
   1477c:	0109c83a 	sub	r4,zero,r4
   14780:	42002034 	orhi	r8,r8,128
   14784:	01400e04 	movi	r5,56
   14788:	29006716 	blt	r5,r4,14928 <__adddf3+0x840>
   1478c:	014007c4 	movi	r5,31
   14790:	29007016 	blt	r5,r4,14954 <__adddf3+0x86c>
   14794:	01400804 	movi	r5,32
   14798:	290bc83a 	sub	r5,r5,r4
   1479c:	4154983a 	sll	r10,r8,r5
   147a0:	890ed83a 	srl	r7,r17,r4
   147a4:	894a983a 	sll	r5,r17,r5
   147a8:	4108d83a 	srl	r4,r8,r4
   147ac:	51e2b03a 	or	r17,r10,r7
   147b0:	280ac03a 	cmpne	r5,r5,zero
   147b4:	8962b03a 	or	r17,r17,r5
   147b8:	89a3883a 	add	r17,r17,r6
   147bc:	2253883a 	add	r9,r4,r9
   147c0:	898d803a 	cmpltu	r6,r17,r6
   147c4:	3251883a 	add	r8,r6,r9
   147c8:	1021883a 	mov	r16,r2
   147cc:	003ee506 	br	14364 <_gp+0xffff4b9c>
   147d0:	4984b03a 	or	r2,r9,r6
   147d4:	103e6326 	beq	r2,zero,14164 <_gp+0xffff499c>
   147d8:	8987c83a 	sub	r3,r17,r6
   147dc:	88c9803a 	cmpltu	r4,r17,r3
   147e0:	4245c83a 	sub	r2,r8,r9
   147e4:	1105c83a 	sub	r2,r2,r4
   147e8:	1100202c 	andhi	r4,r2,128
   147ec:	203ebb26 	beq	r4,zero,142dc <_gp+0xffff4b14>
   147f0:	3463c83a 	sub	r17,r6,r17
   147f4:	4a07c83a 	sub	r3,r9,r8
   147f8:	344d803a 	cmpltu	r6,r6,r17
   147fc:	1991c83a 	sub	r8,r3,r6
   14800:	3825883a 	mov	r18,r7
   14804:	003e5706 	br	14164 <_gp+0xffff499c>
   14808:	4984b03a 	or	r2,r9,r6
   1480c:	10002e26 	beq	r2,zero,148c8 <__adddf3+0x7e0>
   14810:	4004d0fa 	srli	r2,r8,3
   14814:	8822d0fa 	srli	r17,r17,3
   14818:	4010977a 	slli	r8,r8,29
   1481c:	10c0022c 	andhi	r3,r2,8
   14820:	4462b03a 	or	r17,r8,r17
   14824:	18000826 	beq	r3,zero,14848 <__adddf3+0x760>
   14828:	4808d0fa 	srli	r4,r9,3
   1482c:	20c0022c 	andhi	r3,r4,8
   14830:	1800051e 	bne	r3,zero,14848 <__adddf3+0x760>
   14834:	300cd0fa 	srli	r6,r6,3
   14838:	4806977a 	slli	r3,r9,29
   1483c:	2005883a 	mov	r2,r4
   14840:	3825883a 	mov	r18,r7
   14844:	19a2b03a 	or	r17,r3,r6
   14848:	8810d77a 	srli	r8,r17,29
   1484c:	100490fa 	slli	r2,r2,3
   14850:	882290fa 	slli	r17,r17,3
   14854:	0401ffc4 	movi	r16,2047
   14858:	4090b03a 	or	r8,r8,r2
   1485c:	003e4106 	br	14164 <_gp+0xffff499c>
   14860:	0141ffc4 	movi	r5,2047
   14864:	117fc71e 	bne	r2,r5,14784 <_gp+0xffff4fbc>
   14868:	4811883a 	mov	r8,r9
   1486c:	3023883a 	mov	r17,r6
   14870:	1021883a 	mov	r16,r2
   14874:	003e3b06 	br	14164 <_gp+0xffff499c>
   14878:	10002f26 	beq	r2,zero,14938 <__adddf3+0x850>
   1487c:	4984b03a 	or	r2,r9,r6
   14880:	10001126 	beq	r2,zero,148c8 <__adddf3+0x7e0>
   14884:	4004d0fa 	srli	r2,r8,3
   14888:	8822d0fa 	srli	r17,r17,3
   1488c:	4010977a 	slli	r8,r8,29
   14890:	10c0022c 	andhi	r3,r2,8
   14894:	4462b03a 	or	r17,r8,r17
   14898:	183feb26 	beq	r3,zero,14848 <_gp+0xffff5080>
   1489c:	4808d0fa 	srli	r4,r9,3
   148a0:	20c0022c 	andhi	r3,r4,8
   148a4:	183fe81e 	bne	r3,zero,14848 <_gp+0xffff5080>
   148a8:	300cd0fa 	srli	r6,r6,3
   148ac:	4806977a 	slli	r3,r9,29
   148b0:	2005883a 	mov	r2,r4
   148b4:	19a2b03a 	or	r17,r3,r6
   148b8:	003fe306 	br	14848 <_gp+0xffff5080>
   148bc:	0011883a 	mov	r8,zero
   148c0:	0005883a 	mov	r2,zero
   148c4:	003e3f06 	br	141c4 <_gp+0xffff49fc>
   148c8:	0401ffc4 	movi	r16,2047
   148cc:	003e2506 	br	14164 <_gp+0xffff499c>
   148d0:	0013883a 	mov	r9,zero
   148d4:	003f8406 	br	146e8 <_gp+0xffff4f20>
   148d8:	0005883a 	mov	r2,zero
   148dc:	0007883a 	mov	r3,zero
   148e0:	003e8906 	br	14308 <_gp+0xffff4b40>
   148e4:	197ff804 	addi	r5,r3,-32
   148e8:	01000804 	movi	r4,32
   148ec:	414ad83a 	srl	r5,r8,r5
   148f0:	19002426 	beq	r3,r4,14984 <__adddf3+0x89c>
   148f4:	01001004 	movi	r4,64
   148f8:	20c7c83a 	sub	r3,r4,r3
   148fc:	40c6983a 	sll	r3,r8,r3
   14900:	1c46b03a 	or	r3,r3,r17
   14904:	1806c03a 	cmpne	r3,r3,zero
   14908:	28e2b03a 	or	r17,r5,r3
   1490c:	0007883a 	mov	r3,zero
   14910:	003f2306 	br	145a0 <_gp+0xffff4dd8>
   14914:	0007883a 	mov	r3,zero
   14918:	5811883a 	mov	r8,r11
   1491c:	00bfffc4 	movi	r2,-1
   14920:	0401ffc4 	movi	r16,2047
   14924:	003e7806 	br	14308 <_gp+0xffff4b40>
   14928:	4462b03a 	or	r17,r8,r17
   1492c:	8822c03a 	cmpne	r17,r17,zero
   14930:	0009883a 	mov	r4,zero
   14934:	003fa006 	br	147b8 <_gp+0xffff4ff0>
   14938:	4811883a 	mov	r8,r9
   1493c:	3023883a 	mov	r17,r6
   14940:	0401ffc4 	movi	r16,2047
   14944:	003e0706 	br	14164 <_gp+0xffff499c>
   14948:	4811883a 	mov	r8,r9
   1494c:	3023883a 	mov	r17,r6
   14950:	003e0406 	br	14164 <_gp+0xffff499c>
   14954:	21fff804 	addi	r7,r4,-32
   14958:	01400804 	movi	r5,32
   1495c:	41ced83a 	srl	r7,r8,r7
   14960:	21400a26 	beq	r4,r5,1498c <__adddf3+0x8a4>
   14964:	01401004 	movi	r5,64
   14968:	2909c83a 	sub	r4,r5,r4
   1496c:	4108983a 	sll	r4,r8,r4
   14970:	2448b03a 	or	r4,r4,r17
   14974:	2008c03a 	cmpne	r4,r4,zero
   14978:	3922b03a 	or	r17,r7,r4
   1497c:	0009883a 	mov	r4,zero
   14980:	003f8d06 	br	147b8 <_gp+0xffff4ff0>
   14984:	0007883a 	mov	r3,zero
   14988:	003fdd06 	br	14900 <_gp+0xffff5138>
   1498c:	0009883a 	mov	r4,zero
   14990:	003ff706 	br	14970 <_gp+0xffff51a8>

00014994 <__divdf3>:
   14994:	defff004 	addi	sp,sp,-64
   14998:	dc800815 	stw	r18,32(sp)
   1499c:	2824d53a 	srli	r18,r5,20
   149a0:	dd800c15 	stw	r22,48(sp)
   149a4:	282cd7fa 	srli	r22,r5,31
   149a8:	dc000615 	stw	r16,24(sp)
   149ac:	04000434 	movhi	r16,16
   149b0:	843fffc4 	addi	r16,r16,-1
   149b4:	dfc00f15 	stw	ra,60(sp)
   149b8:	df000e15 	stw	fp,56(sp)
   149bc:	ddc00d15 	stw	r23,52(sp)
   149c0:	dd400b15 	stw	r21,44(sp)
   149c4:	dd000a15 	stw	r20,40(sp)
   149c8:	dcc00915 	stw	r19,36(sp)
   149cc:	dc400715 	stw	r17,28(sp)
   149d0:	9481ffcc 	andi	r18,r18,2047
   149d4:	2c20703a 	and	r16,r5,r16
   149d8:	b2003fcc 	andi	r8,r22,255
   149dc:	90006126 	beq	r18,zero,14b64 <__divdf3+0x1d0>
   149e0:	0081ffc4 	movi	r2,2047
   149e4:	202b883a 	mov	r21,r4
   149e8:	90803726 	beq	r18,r2,14ac8 <__divdf3+0x134>
   149ec:	80800434 	orhi	r2,r16,16
   149f0:	100490fa 	slli	r2,r2,3
   149f4:	2020d77a 	srli	r16,r4,29
   149f8:	202a90fa 	slli	r21,r4,3
   149fc:	94bf0044 	addi	r18,r18,-1023
   14a00:	80a0b03a 	or	r16,r16,r2
   14a04:	0013883a 	mov	r9,zero
   14a08:	000b883a 	mov	r5,zero
   14a0c:	3806d53a 	srli	r3,r7,20
   14a10:	382ed7fa 	srli	r23,r7,31
   14a14:	04400434 	movhi	r17,16
   14a18:	8c7fffc4 	addi	r17,r17,-1
   14a1c:	18c1ffcc 	andi	r3,r3,2047
   14a20:	3029883a 	mov	r20,r6
   14a24:	3c62703a 	and	r17,r7,r17
   14a28:	bf003fcc 	andi	fp,r23,255
   14a2c:	18006e26 	beq	r3,zero,14be8 <__divdf3+0x254>
   14a30:	0081ffc4 	movi	r2,2047
   14a34:	18806626 	beq	r3,r2,14bd0 <__divdf3+0x23c>
   14a38:	88800434 	orhi	r2,r17,16
   14a3c:	100490fa 	slli	r2,r2,3
   14a40:	3022d77a 	srli	r17,r6,29
   14a44:	302890fa 	slli	r20,r6,3
   14a48:	18ff0044 	addi	r3,r3,-1023
   14a4c:	88a2b03a 	or	r17,r17,r2
   14a50:	000f883a 	mov	r7,zero
   14a54:	b5e6f03a 	xor	r19,r22,r23
   14a58:	3a4cb03a 	or	r6,r7,r9
   14a5c:	008003c4 	movi	r2,15
   14a60:	9809883a 	mov	r4,r19
   14a64:	90c7c83a 	sub	r3,r18,r3
   14a68:	9cc03fcc 	andi	r19,r19,255
   14a6c:	11809636 	bltu	r2,r6,14cc8 <__divdf3+0x334>
   14a70:	300c90ba 	slli	r6,r6,2
   14a74:	00800074 	movhi	r2,1
   14a78:	1092a204 	addi	r2,r2,19080
   14a7c:	308d883a 	add	r6,r6,r2
   14a80:	30800017 	ldw	r2,0(r6)
   14a84:	1000683a 	jmp	r2
   14a88:	00014cc8 	cmpgei	zero,zero,1331
   14a8c:	00014b00 	call	14b0 <__reset-0xeb50>
   14a90:	00014cb8 	rdprs	zero,zero,1330
   14a94:	00014af4 	movhi	zero,1323
   14a98:	00014cb8 	rdprs	zero,zero,1330
   14a9c:	00014c8c 	andi	zero,zero,1330
   14aa0:	00014cb8 	rdprs	zero,zero,1330
   14aa4:	00014af4 	movhi	zero,1323
   14aa8:	00014b00 	call	14b0 <__reset-0xeb50>
   14aac:	00014b00 	call	14b0 <__reset-0xeb50>
   14ab0:	00014c8c 	andi	zero,zero,1330
   14ab4:	00014af4 	movhi	zero,1323
   14ab8:	00014ae4 	muli	zero,zero,1323
   14abc:	00014ae4 	muli	zero,zero,1323
   14ac0:	00014ae4 	muli	zero,zero,1323
   14ac4:	00015050 	cmplti	zero,zero,1345
   14ac8:	2404b03a 	or	r2,r4,r16
   14acc:	10006c1e 	bne	r2,zero,14c80 <__divdf3+0x2ec>
   14ad0:	02400204 	movi	r9,8
   14ad4:	0021883a 	mov	r16,zero
   14ad8:	002b883a 	mov	r21,zero
   14adc:	01400084 	movi	r5,2
   14ae0:	003fca06 	br	14a0c <_gp+0xffff5244>
   14ae4:	8023883a 	mov	r17,r16
   14ae8:	a829883a 	mov	r20,r21
   14aec:	4039883a 	mov	fp,r8
   14af0:	280f883a 	mov	r7,r5
   14af4:	00800084 	movi	r2,2
   14af8:	3881601e 	bne	r7,r2,1507c <__divdf3+0x6e8>
   14afc:	e027883a 	mov	r19,fp
   14b00:	9900004c 	andi	r4,r19,1
   14b04:	0081ffc4 	movi	r2,2047
   14b08:	0021883a 	mov	r16,zero
   14b0c:	002b883a 	mov	r21,zero
   14b10:	1004953a 	slli	r2,r2,20
   14b14:	20c03fcc 	andi	r3,r4,255
   14b18:	01400434 	movhi	r5,16
   14b1c:	297fffc4 	addi	r5,r5,-1
   14b20:	180697fa 	slli	r3,r3,31
   14b24:	8160703a 	and	r16,r16,r5
   14b28:	80a0b03a 	or	r16,r16,r2
   14b2c:	80c6b03a 	or	r3,r16,r3
   14b30:	a805883a 	mov	r2,r21
   14b34:	dfc00f17 	ldw	ra,60(sp)
   14b38:	df000e17 	ldw	fp,56(sp)
   14b3c:	ddc00d17 	ldw	r23,52(sp)
   14b40:	dd800c17 	ldw	r22,48(sp)
   14b44:	dd400b17 	ldw	r21,44(sp)
   14b48:	dd000a17 	ldw	r20,40(sp)
   14b4c:	dcc00917 	ldw	r19,36(sp)
   14b50:	dc800817 	ldw	r18,32(sp)
   14b54:	dc400717 	ldw	r17,28(sp)
   14b58:	dc000617 	ldw	r16,24(sp)
   14b5c:	dec01004 	addi	sp,sp,64
   14b60:	f800283a 	ret
   14b64:	2404b03a 	or	r2,r4,r16
   14b68:	2023883a 	mov	r17,r4
   14b6c:	10003f26 	beq	r2,zero,14c6c <__divdf3+0x2d8>
   14b70:	80015e26 	beq	r16,zero,150ec <__divdf3+0x758>
   14b74:	8009883a 	mov	r4,r16
   14b78:	d9800215 	stw	r6,8(sp)
   14b7c:	d9c00515 	stw	r7,20(sp)
   14b80:	da000415 	stw	r8,16(sp)
   14b84:	0015ecc0 	call	15ecc <__clzsi2>
   14b88:	d9800217 	ldw	r6,8(sp)
   14b8c:	d9c00517 	ldw	r7,20(sp)
   14b90:	da000417 	ldw	r8,16(sp)
   14b94:	113ffd44 	addi	r4,r2,-11
   14b98:	00c00704 	movi	r3,28
   14b9c:	19014f16 	blt	r3,r4,150dc <__divdf3+0x748>
   14ba0:	00c00744 	movi	r3,29
   14ba4:	157ffe04 	addi	r21,r2,-8
   14ba8:	1907c83a 	sub	r3,r3,r4
   14bac:	8560983a 	sll	r16,r16,r21
   14bb0:	88c6d83a 	srl	r3,r17,r3
   14bb4:	8d6a983a 	sll	r21,r17,r21
   14bb8:	1c20b03a 	or	r16,r3,r16
   14bbc:	1080fcc4 	addi	r2,r2,1011
   14bc0:	00a5c83a 	sub	r18,zero,r2
   14bc4:	0013883a 	mov	r9,zero
   14bc8:	000b883a 	mov	r5,zero
   14bcc:	003f8f06 	br	14a0c <_gp+0xffff5244>
   14bd0:	3444b03a 	or	r2,r6,r17
   14bd4:	1000231e 	bne	r2,zero,14c64 <__divdf3+0x2d0>
   14bd8:	0023883a 	mov	r17,zero
   14bdc:	0029883a 	mov	r20,zero
   14be0:	01c00084 	movi	r7,2
   14be4:	003f9b06 	br	14a54 <_gp+0xffff528c>
   14be8:	3444b03a 	or	r2,r6,r17
   14bec:	10001926 	beq	r2,zero,14c54 <__divdf3+0x2c0>
   14bf0:	88014b26 	beq	r17,zero,15120 <__divdf3+0x78c>
   14bf4:	8809883a 	mov	r4,r17
   14bf8:	d9400115 	stw	r5,4(sp)
   14bfc:	d9800215 	stw	r6,8(sp)
   14c00:	da000415 	stw	r8,16(sp)
   14c04:	da400315 	stw	r9,12(sp)
   14c08:	0015ecc0 	call	15ecc <__clzsi2>
   14c0c:	d9400117 	ldw	r5,4(sp)
   14c10:	d9800217 	ldw	r6,8(sp)
   14c14:	da000417 	ldw	r8,16(sp)
   14c18:	da400317 	ldw	r9,12(sp)
   14c1c:	113ffd44 	addi	r4,r2,-11
   14c20:	00c00704 	movi	r3,28
   14c24:	19013a16 	blt	r3,r4,15110 <__divdf3+0x77c>
   14c28:	00c00744 	movi	r3,29
   14c2c:	153ffe04 	addi	r20,r2,-8
   14c30:	1907c83a 	sub	r3,r3,r4
   14c34:	8d22983a 	sll	r17,r17,r20
   14c38:	30c6d83a 	srl	r3,r6,r3
   14c3c:	3528983a 	sll	r20,r6,r20
   14c40:	1c62b03a 	or	r17,r3,r17
   14c44:	1080fcc4 	addi	r2,r2,1011
   14c48:	0087c83a 	sub	r3,zero,r2
   14c4c:	000f883a 	mov	r7,zero
   14c50:	003f8006 	br	14a54 <_gp+0xffff528c>
   14c54:	0023883a 	mov	r17,zero
   14c58:	0029883a 	mov	r20,zero
   14c5c:	01c00044 	movi	r7,1
   14c60:	003f7c06 	br	14a54 <_gp+0xffff528c>
   14c64:	01c000c4 	movi	r7,3
   14c68:	003f7a06 	br	14a54 <_gp+0xffff528c>
   14c6c:	02400104 	movi	r9,4
   14c70:	0021883a 	mov	r16,zero
   14c74:	002b883a 	mov	r21,zero
   14c78:	01400044 	movi	r5,1
   14c7c:	003f6306 	br	14a0c <_gp+0xffff5244>
   14c80:	02400304 	movi	r9,12
   14c84:	014000c4 	movi	r5,3
   14c88:	003f6006 	br	14a0c <_gp+0xffff5244>
   14c8c:	04000434 	movhi	r16,16
   14c90:	0009883a 	mov	r4,zero
   14c94:	843fffc4 	addi	r16,r16,-1
   14c98:	057fffc4 	movi	r21,-1
   14c9c:	0081ffc4 	movi	r2,2047
   14ca0:	003f9b06 	br	14b10 <_gp+0xffff5348>
   14ca4:	00c00044 	movi	r3,1
   14ca8:	1887c83a 	sub	r3,r3,r2
   14cac:	01000e04 	movi	r4,56
   14cb0:	20c1530e 	bge	r4,r3,15200 <__divdf3+0x86c>
   14cb4:	9900004c 	andi	r4,r19,1
   14cb8:	0005883a 	mov	r2,zero
   14cbc:	0021883a 	mov	r16,zero
   14cc0:	002b883a 	mov	r21,zero
   14cc4:	003f9206 	br	14b10 <_gp+0xffff5348>
   14cc8:	8c012e36 	bltu	r17,r16,15184 <__divdf3+0x7f0>
   14ccc:	84412c26 	beq	r16,r17,15180 <__divdf3+0x7ec>
   14cd0:	a82f883a 	mov	r23,r21
   14cd4:	18ffffc4 	addi	r3,r3,-1
   14cd8:	002b883a 	mov	r21,zero
   14cdc:	a004d63a 	srli	r2,r20,24
   14ce0:	8822923a 	slli	r17,r17,8
   14ce4:	a028923a 	slli	r20,r20,8
   14ce8:	8009883a 	mov	r4,r16
   14cec:	88acb03a 	or	r22,r17,r2
   14cf0:	dd000015 	stw	r20,0(sp)
   14cf4:	b028d43a 	srli	r20,r22,16
   14cf8:	d8c00215 	stw	r3,8(sp)
   14cfc:	b4bfffcc 	andi	r18,r22,65535
   14d00:	a00b883a 	mov	r5,r20
   14d04:	00136700 	call	13670 <__udivsi3>
   14d08:	100b883a 	mov	r5,r2
   14d0c:	9009883a 	mov	r4,r18
   14d10:	1023883a 	mov	r17,r2
   14d14:	001372c0 	call	1372c <__mulsi3>
   14d18:	8009883a 	mov	r4,r16
   14d1c:	a00b883a 	mov	r5,r20
   14d20:	1039883a 	mov	fp,r2
   14d24:	00136d40 	call	136d4 <__umodsi3>
   14d28:	1004943a 	slli	r2,r2,16
   14d2c:	b808d43a 	srli	r4,r23,16
   14d30:	d8c00217 	ldw	r3,8(sp)
   14d34:	2084b03a 	or	r2,r4,r2
   14d38:	1700062e 	bgeu	r2,fp,14d54 <__divdf3+0x3c0>
   14d3c:	1585883a 	add	r2,r2,r22
   14d40:	893fffc4 	addi	r4,r17,-1
   14d44:	15811d36 	bltu	r2,r22,151bc <__divdf3+0x828>
   14d48:	17011c2e 	bgeu	r2,fp,151bc <__divdf3+0x828>
   14d4c:	8c7fff84 	addi	r17,r17,-2
   14d50:	1585883a 	add	r2,r2,r22
   14d54:	1739c83a 	sub	fp,r2,fp
   14d58:	a00b883a 	mov	r5,r20
   14d5c:	e009883a 	mov	r4,fp
   14d60:	d8c00215 	stw	r3,8(sp)
   14d64:	00136700 	call	13670 <__udivsi3>
   14d68:	100b883a 	mov	r5,r2
   14d6c:	9009883a 	mov	r4,r18
   14d70:	1021883a 	mov	r16,r2
   14d74:	001372c0 	call	1372c <__mulsi3>
   14d78:	a00b883a 	mov	r5,r20
   14d7c:	e009883a 	mov	r4,fp
   14d80:	d8800415 	stw	r2,16(sp)
   14d84:	00136d40 	call	136d4 <__umodsi3>
   14d88:	1004943a 	slli	r2,r2,16
   14d8c:	da000417 	ldw	r8,16(sp)
   14d90:	bdffffcc 	andi	r23,r23,65535
   14d94:	b884b03a 	or	r2,r23,r2
   14d98:	d8c00217 	ldw	r3,8(sp)
   14d9c:	1200062e 	bgeu	r2,r8,14db8 <__divdf3+0x424>
   14da0:	1585883a 	add	r2,r2,r22
   14da4:	813fffc4 	addi	r4,r16,-1
   14da8:	15810236 	bltu	r2,r22,151b4 <__divdf3+0x820>
   14dac:	1201012e 	bgeu	r2,r8,151b4 <__divdf3+0x820>
   14db0:	843fff84 	addi	r16,r16,-2
   14db4:	1585883a 	add	r2,r2,r22
   14db8:	8822943a 	slli	r17,r17,16
   14dbc:	d9800017 	ldw	r6,0(sp)
   14dc0:	1211c83a 	sub	r8,r2,r8
   14dc4:	8c22b03a 	or	r17,r17,r16
   14dc8:	373fffcc 	andi	fp,r6,65535
   14dcc:	8abfffcc 	andi	r10,r17,65535
   14dd0:	8820d43a 	srli	r16,r17,16
   14dd4:	5009883a 	mov	r4,r10
   14dd8:	e00b883a 	mov	r5,fp
   14ddc:	302ed43a 	srli	r23,r6,16
   14de0:	d8c00215 	stw	r3,8(sp)
   14de4:	da000415 	stw	r8,16(sp)
   14de8:	da800115 	stw	r10,4(sp)
   14dec:	001372c0 	call	1372c <__mulsi3>
   14df0:	800b883a 	mov	r5,r16
   14df4:	e009883a 	mov	r4,fp
   14df8:	d8800515 	stw	r2,20(sp)
   14dfc:	001372c0 	call	1372c <__mulsi3>
   14e00:	8009883a 	mov	r4,r16
   14e04:	b80b883a 	mov	r5,r23
   14e08:	d8800315 	stw	r2,12(sp)
   14e0c:	001372c0 	call	1372c <__mulsi3>
   14e10:	da800117 	ldw	r10,4(sp)
   14e14:	b80b883a 	mov	r5,r23
   14e18:	1021883a 	mov	r16,r2
   14e1c:	5009883a 	mov	r4,r10
   14e20:	001372c0 	call	1372c <__mulsi3>
   14e24:	d9c00517 	ldw	r7,20(sp)
   14e28:	da400317 	ldw	r9,12(sp)
   14e2c:	d8c00217 	ldw	r3,8(sp)
   14e30:	3808d43a 	srli	r4,r7,16
   14e34:	1245883a 	add	r2,r2,r9
   14e38:	da000417 	ldw	r8,16(sp)
   14e3c:	2085883a 	add	r2,r4,r2
   14e40:	1240022e 	bgeu	r2,r9,14e4c <__divdf3+0x4b8>
   14e44:	01000074 	movhi	r4,1
   14e48:	8121883a 	add	r16,r16,r4
   14e4c:	1008d43a 	srli	r4,r2,16
   14e50:	1004943a 	slli	r2,r2,16
   14e54:	39ffffcc 	andi	r7,r7,65535
   14e58:	2409883a 	add	r4,r4,r16
   14e5c:	11c5883a 	add	r2,r2,r7
   14e60:	4100bb36 	bltu	r8,r4,15150 <__divdf3+0x7bc>
   14e64:	4100d726 	beq	r8,r4,151c4 <__divdf3+0x830>
   14e68:	4109c83a 	sub	r4,r8,r4
   14e6c:	a8a1c83a 	sub	r16,r21,r2
   14e70:	ac2b803a 	cmpltu	r21,r21,r16
   14e74:	256bc83a 	sub	r21,r4,r21
   14e78:	b540d926 	beq	r22,r21,151e0 <__divdf3+0x84c>
   14e7c:	a00b883a 	mov	r5,r20
   14e80:	a809883a 	mov	r4,r21
   14e84:	d8c00215 	stw	r3,8(sp)
   14e88:	00136700 	call	13670 <__udivsi3>
   14e8c:	100b883a 	mov	r5,r2
   14e90:	9009883a 	mov	r4,r18
   14e94:	d8800515 	stw	r2,20(sp)
   14e98:	001372c0 	call	1372c <__mulsi3>
   14e9c:	a809883a 	mov	r4,r21
   14ea0:	a00b883a 	mov	r5,r20
   14ea4:	d8800415 	stw	r2,16(sp)
   14ea8:	00136d40 	call	136d4 <__umodsi3>
   14eac:	1004943a 	slli	r2,r2,16
   14eb0:	8008d43a 	srli	r4,r16,16
   14eb4:	da000417 	ldw	r8,16(sp)
   14eb8:	d8c00217 	ldw	r3,8(sp)
   14ebc:	2084b03a 	or	r2,r4,r2
   14ec0:	d9c00517 	ldw	r7,20(sp)
   14ec4:	1200062e 	bgeu	r2,r8,14ee0 <__divdf3+0x54c>
   14ec8:	1585883a 	add	r2,r2,r22
   14ecc:	393fffc4 	addi	r4,r7,-1
   14ed0:	1580c536 	bltu	r2,r22,151e8 <__divdf3+0x854>
   14ed4:	1200c42e 	bgeu	r2,r8,151e8 <__divdf3+0x854>
   14ed8:	39ffff84 	addi	r7,r7,-2
   14edc:	1585883a 	add	r2,r2,r22
   14ee0:	122bc83a 	sub	r21,r2,r8
   14ee4:	a00b883a 	mov	r5,r20
   14ee8:	a809883a 	mov	r4,r21
   14eec:	d8c00215 	stw	r3,8(sp)
   14ef0:	d9c00515 	stw	r7,20(sp)
   14ef4:	00136700 	call	13670 <__udivsi3>
   14ef8:	9009883a 	mov	r4,r18
   14efc:	100b883a 	mov	r5,r2
   14f00:	d8800415 	stw	r2,16(sp)
   14f04:	001372c0 	call	1372c <__mulsi3>
   14f08:	a809883a 	mov	r4,r21
   14f0c:	a00b883a 	mov	r5,r20
   14f10:	1025883a 	mov	r18,r2
   14f14:	00136d40 	call	136d4 <__umodsi3>
   14f18:	1004943a 	slli	r2,r2,16
   14f1c:	813fffcc 	andi	r4,r16,65535
   14f20:	d8c00217 	ldw	r3,8(sp)
   14f24:	20a0b03a 	or	r16,r4,r2
   14f28:	d9c00517 	ldw	r7,20(sp)
   14f2c:	da000417 	ldw	r8,16(sp)
   14f30:	8480062e 	bgeu	r16,r18,14f4c <__divdf3+0x5b8>
   14f34:	85a1883a 	add	r16,r16,r22
   14f38:	40bfffc4 	addi	r2,r8,-1
   14f3c:	8580ac36 	bltu	r16,r22,151f0 <__divdf3+0x85c>
   14f40:	8480ab2e 	bgeu	r16,r18,151f0 <__divdf3+0x85c>
   14f44:	423fff84 	addi	r8,r8,-2
   14f48:	85a1883a 	add	r16,r16,r22
   14f4c:	3804943a 	slli	r2,r7,16
   14f50:	84a1c83a 	sub	r16,r16,r18
   14f54:	e009883a 	mov	r4,fp
   14f58:	1228b03a 	or	r20,r2,r8
   14f5c:	a1ffffcc 	andi	r7,r20,65535
   14f60:	a024d43a 	srli	r18,r20,16
   14f64:	380b883a 	mov	r5,r7
   14f68:	d8c00215 	stw	r3,8(sp)
   14f6c:	d9c00515 	stw	r7,20(sp)
   14f70:	001372c0 	call	1372c <__mulsi3>
   14f74:	900b883a 	mov	r5,r18
   14f78:	e009883a 	mov	r4,fp
   14f7c:	102b883a 	mov	r21,r2
   14f80:	001372c0 	call	1372c <__mulsi3>
   14f84:	900b883a 	mov	r5,r18
   14f88:	b809883a 	mov	r4,r23
   14f8c:	1039883a 	mov	fp,r2
   14f90:	001372c0 	call	1372c <__mulsi3>
   14f94:	d9c00517 	ldw	r7,20(sp)
   14f98:	b80b883a 	mov	r5,r23
   14f9c:	1025883a 	mov	r18,r2
   14fa0:	3809883a 	mov	r4,r7
   14fa4:	001372c0 	call	1372c <__mulsi3>
   14fa8:	a808d43a 	srli	r4,r21,16
   14fac:	1705883a 	add	r2,r2,fp
   14fb0:	d8c00217 	ldw	r3,8(sp)
   14fb4:	2085883a 	add	r2,r4,r2
   14fb8:	1700022e 	bgeu	r2,fp,14fc4 <__divdf3+0x630>
   14fbc:	01000074 	movhi	r4,1
   14fc0:	9125883a 	add	r18,r18,r4
   14fc4:	1008d43a 	srli	r4,r2,16
   14fc8:	1004943a 	slli	r2,r2,16
   14fcc:	ad7fffcc 	andi	r21,r21,65535
   14fd0:	2489883a 	add	r4,r4,r18
   14fd4:	1545883a 	add	r2,r2,r21
   14fd8:	81003836 	bltu	r16,r4,150bc <__divdf3+0x728>
   14fdc:	81003626 	beq	r16,r4,150b8 <__divdf3+0x724>
   14fe0:	a5000054 	ori	r20,r20,1
   14fe4:	1880ffc4 	addi	r2,r3,1023
   14fe8:	00bf2e0e 	bge	zero,r2,14ca4 <_gp+0xffff54dc>
   14fec:	a10001cc 	andi	r4,r20,7
   14ff0:	20000726 	beq	r4,zero,15010 <__divdf3+0x67c>
   14ff4:	a10003cc 	andi	r4,r20,15
   14ff8:	01400104 	movi	r5,4
   14ffc:	21400426 	beq	r4,r5,15010 <__divdf3+0x67c>
   15000:	a149883a 	add	r4,r20,r5
   15004:	2529803a 	cmpltu	r20,r4,r20
   15008:	8d23883a 	add	r17,r17,r20
   1500c:	2029883a 	mov	r20,r4
   15010:	8900402c 	andhi	r4,r17,256
   15014:	20000426 	beq	r4,zero,15028 <__divdf3+0x694>
   15018:	18810004 	addi	r2,r3,1024
   1501c:	00ffc034 	movhi	r3,65280
   15020:	18ffffc4 	addi	r3,r3,-1
   15024:	88e2703a 	and	r17,r17,r3
   15028:	00c1ff84 	movi	r3,2046
   1502c:	18beb416 	blt	r3,r2,14b00 <_gp+0xffff5338>
   15030:	a028d0fa 	srli	r20,r20,3
   15034:	882a977a 	slli	r21,r17,29
   15038:	8820927a 	slli	r16,r17,9
   1503c:	1081ffcc 	andi	r2,r2,2047
   15040:	ad2ab03a 	or	r21,r21,r20
   15044:	8020d33a 	srli	r16,r16,12
   15048:	9900004c 	andi	r4,r19,1
   1504c:	003eb006 	br	14b10 <_gp+0xffff5348>
   15050:	8080022c 	andhi	r2,r16,8
   15054:	10001226 	beq	r2,zero,150a0 <__divdf3+0x70c>
   15058:	8880022c 	andhi	r2,r17,8
   1505c:	1000101e 	bne	r2,zero,150a0 <__divdf3+0x70c>
   15060:	00800434 	movhi	r2,16
   15064:	8c000234 	orhi	r16,r17,8
   15068:	10bfffc4 	addi	r2,r2,-1
   1506c:	b809883a 	mov	r4,r23
   15070:	80a0703a 	and	r16,r16,r2
   15074:	a02b883a 	mov	r21,r20
   15078:	003f0806 	br	14c9c <_gp+0xffff54d4>
   1507c:	008000c4 	movi	r2,3
   15080:	3880b126 	beq	r7,r2,15348 <__divdf3+0x9b4>
   15084:	00800044 	movi	r2,1
   15088:	38805b1e 	bne	r7,r2,151f8 <__divdf3+0x864>
   1508c:	e009883a 	mov	r4,fp
   15090:	0005883a 	mov	r2,zero
   15094:	0021883a 	mov	r16,zero
   15098:	002b883a 	mov	r21,zero
   1509c:	003e9c06 	br	14b10 <_gp+0xffff5348>
   150a0:	00800434 	movhi	r2,16
   150a4:	84000234 	orhi	r16,r16,8
   150a8:	10bfffc4 	addi	r2,r2,-1
   150ac:	b009883a 	mov	r4,r22
   150b0:	80a0703a 	and	r16,r16,r2
   150b4:	003ef906 	br	14c9c <_gp+0xffff54d4>
   150b8:	103fca26 	beq	r2,zero,14fe4 <_gp+0xffff581c>
   150bc:	b421883a 	add	r16,r22,r16
   150c0:	a17fffc4 	addi	r5,r20,-1
   150c4:	8580422e 	bgeu	r16,r22,151d0 <__divdf3+0x83c>
   150c8:	2829883a 	mov	r20,r5
   150cc:	813fc41e 	bne	r16,r4,14fe0 <_gp+0xffff5818>
   150d0:	d9800017 	ldw	r6,0(sp)
   150d4:	30bfc21e 	bne	r6,r2,14fe0 <_gp+0xffff5818>
   150d8:	003fc206 	br	14fe4 <_gp+0xffff581c>
   150dc:	143ff604 	addi	r16,r2,-40
   150e0:	8c20983a 	sll	r16,r17,r16
   150e4:	002b883a 	mov	r21,zero
   150e8:	003eb406 	br	14bbc <_gp+0xffff53f4>
   150ec:	d9800215 	stw	r6,8(sp)
   150f0:	d9c00515 	stw	r7,20(sp)
   150f4:	da000415 	stw	r8,16(sp)
   150f8:	0015ecc0 	call	15ecc <__clzsi2>
   150fc:	10800804 	addi	r2,r2,32
   15100:	da000417 	ldw	r8,16(sp)
   15104:	d9c00517 	ldw	r7,20(sp)
   15108:	d9800217 	ldw	r6,8(sp)
   1510c:	003ea106 	br	14b94 <_gp+0xffff53cc>
   15110:	147ff604 	addi	r17,r2,-40
   15114:	3462983a 	sll	r17,r6,r17
   15118:	0029883a 	mov	r20,zero
   1511c:	003ec906 	br	14c44 <_gp+0xffff547c>
   15120:	3009883a 	mov	r4,r6
   15124:	d9400115 	stw	r5,4(sp)
   15128:	d9800215 	stw	r6,8(sp)
   1512c:	da000415 	stw	r8,16(sp)
   15130:	da400315 	stw	r9,12(sp)
   15134:	0015ecc0 	call	15ecc <__clzsi2>
   15138:	10800804 	addi	r2,r2,32
   1513c:	da400317 	ldw	r9,12(sp)
   15140:	da000417 	ldw	r8,16(sp)
   15144:	d9800217 	ldw	r6,8(sp)
   15148:	d9400117 	ldw	r5,4(sp)
   1514c:	003eb306 	br	14c1c <_gp+0xffff5454>
   15150:	d9800017 	ldw	r6,0(sp)
   15154:	a9ab883a 	add	r21,r21,r6
   15158:	a98b803a 	cmpltu	r5,r21,r6
   1515c:	2d8b883a 	add	r5,r5,r22
   15160:	2a11883a 	add	r8,r5,r8
   15164:	897fffc4 	addi	r5,r17,-1
   15168:	b2000c2e 	bgeu	r22,r8,1519c <__divdf3+0x808>
   1516c:	41003f36 	bltu	r8,r4,1526c <__divdf3+0x8d8>
   15170:	22006c26 	beq	r4,r8,15324 <__divdf3+0x990>
   15174:	4109c83a 	sub	r4,r8,r4
   15178:	2823883a 	mov	r17,r5
   1517c:	003f3b06 	br	14e6c <_gp+0xffff56a4>
   15180:	ad3ed336 	bltu	r21,r20,14cd0 <_gp+0xffff5508>
   15184:	a804d07a 	srli	r2,r21,1
   15188:	802e97fa 	slli	r23,r16,31
   1518c:	a82a97fa 	slli	r21,r21,31
   15190:	8020d07a 	srli	r16,r16,1
   15194:	b8aeb03a 	or	r23,r23,r2
   15198:	003ed006 	br	14cdc <_gp+0xffff5514>
   1519c:	b23ff51e 	bne	r22,r8,15174 <_gp+0xffff59ac>
   151a0:	d9800017 	ldw	r6,0(sp)
   151a4:	a9bff12e 	bgeu	r21,r6,1516c <_gp+0xffff59a4>
   151a8:	b109c83a 	sub	r4,r22,r4
   151ac:	2823883a 	mov	r17,r5
   151b0:	003f2e06 	br	14e6c <_gp+0xffff56a4>
   151b4:	2021883a 	mov	r16,r4
   151b8:	003eff06 	br	14db8 <_gp+0xffff55f0>
   151bc:	2023883a 	mov	r17,r4
   151c0:	003ee406 	br	14d54 <_gp+0xffff558c>
   151c4:	a8bfe236 	bltu	r21,r2,15150 <_gp+0xffff5988>
   151c8:	0009883a 	mov	r4,zero
   151cc:	003f2706 	br	14e6c <_gp+0xffff56a4>
   151d0:	81002d36 	bltu	r16,r4,15288 <__divdf3+0x8f4>
   151d4:	24005626 	beq	r4,r16,15330 <__divdf3+0x99c>
   151d8:	2829883a 	mov	r20,r5
   151dc:	003f8006 	br	14fe0 <_gp+0xffff5818>
   151e0:	053fffc4 	movi	r20,-1
   151e4:	003f7f06 	br	14fe4 <_gp+0xffff581c>
   151e8:	200f883a 	mov	r7,r4
   151ec:	003f3c06 	br	14ee0 <_gp+0xffff5718>
   151f0:	1011883a 	mov	r8,r2
   151f4:	003f5506 	br	14f4c <_gp+0xffff5784>
   151f8:	e027883a 	mov	r19,fp
   151fc:	003f7906 	br	14fe4 <_gp+0xffff581c>
   15200:	010007c4 	movi	r4,31
   15204:	20c02816 	blt	r4,r3,152a8 <__divdf3+0x914>
   15208:	00800804 	movi	r2,32
   1520c:	10c5c83a 	sub	r2,r2,r3
   15210:	888a983a 	sll	r5,r17,r2
   15214:	a0c8d83a 	srl	r4,r20,r3
   15218:	a084983a 	sll	r2,r20,r2
   1521c:	88e2d83a 	srl	r17,r17,r3
   15220:	2906b03a 	or	r3,r5,r4
   15224:	1004c03a 	cmpne	r2,r2,zero
   15228:	1886b03a 	or	r3,r3,r2
   1522c:	188001cc 	andi	r2,r3,7
   15230:	10000726 	beq	r2,zero,15250 <__divdf3+0x8bc>
   15234:	188003cc 	andi	r2,r3,15
   15238:	01000104 	movi	r4,4
   1523c:	11000426 	beq	r2,r4,15250 <__divdf3+0x8bc>
   15240:	1805883a 	mov	r2,r3
   15244:	10c00104 	addi	r3,r2,4
   15248:	1885803a 	cmpltu	r2,r3,r2
   1524c:	88a3883a 	add	r17,r17,r2
   15250:	8880202c 	andhi	r2,r17,128
   15254:	10002926 	beq	r2,zero,152fc <__divdf3+0x968>
   15258:	9900004c 	andi	r4,r19,1
   1525c:	00800044 	movi	r2,1
   15260:	0021883a 	mov	r16,zero
   15264:	002b883a 	mov	r21,zero
   15268:	003e2906 	br	14b10 <_gp+0xffff5348>
   1526c:	d9800017 	ldw	r6,0(sp)
   15270:	8c7fff84 	addi	r17,r17,-2
   15274:	a9ab883a 	add	r21,r21,r6
   15278:	a98b803a 	cmpltu	r5,r21,r6
   1527c:	2d8b883a 	add	r5,r5,r22
   15280:	2a11883a 	add	r8,r5,r8
   15284:	003ef806 	br	14e68 <_gp+0xffff56a0>
   15288:	d9800017 	ldw	r6,0(sp)
   1528c:	318f883a 	add	r7,r6,r6
   15290:	398b803a 	cmpltu	r5,r7,r6
   15294:	2d8d883a 	add	r6,r5,r22
   15298:	81a1883a 	add	r16,r16,r6
   1529c:	a17fff84 	addi	r5,r20,-2
   152a0:	d9c00015 	stw	r7,0(sp)
   152a4:	003f8806 	br	150c8 <_gp+0xffff5900>
   152a8:	013ff844 	movi	r4,-31
   152ac:	2085c83a 	sub	r2,r4,r2
   152b0:	8888d83a 	srl	r4,r17,r2
   152b4:	00800804 	movi	r2,32
   152b8:	18802126 	beq	r3,r2,15340 <__divdf3+0x9ac>
   152bc:	04001004 	movi	r16,64
   152c0:	80c7c83a 	sub	r3,r16,r3
   152c4:	88e0983a 	sll	r16,r17,r3
   152c8:	8504b03a 	or	r2,r16,r20
   152cc:	1004c03a 	cmpne	r2,r2,zero
   152d0:	2084b03a 	or	r2,r4,r2
   152d4:	144001cc 	andi	r17,r2,7
   152d8:	88000d1e 	bne	r17,zero,15310 <__divdf3+0x97c>
   152dc:	0021883a 	mov	r16,zero
   152e0:	102ad0fa 	srli	r21,r2,3
   152e4:	9900004c 	andi	r4,r19,1
   152e8:	0005883a 	mov	r2,zero
   152ec:	ac6ab03a 	or	r21,r21,r17
   152f0:	003e0706 	br	14b10 <_gp+0xffff5348>
   152f4:	1007883a 	mov	r3,r2
   152f8:	0023883a 	mov	r17,zero
   152fc:	8820927a 	slli	r16,r17,9
   15300:	1805883a 	mov	r2,r3
   15304:	8822977a 	slli	r17,r17,29
   15308:	8020d33a 	srli	r16,r16,12
   1530c:	003ff406 	br	152e0 <_gp+0xffff5b18>
   15310:	10c003cc 	andi	r3,r2,15
   15314:	01000104 	movi	r4,4
   15318:	193ff626 	beq	r3,r4,152f4 <_gp+0xffff5b2c>
   1531c:	0023883a 	mov	r17,zero
   15320:	003fc806 	br	15244 <_gp+0xffff5a7c>
   15324:	a8bfd136 	bltu	r21,r2,1526c <_gp+0xffff5aa4>
   15328:	2823883a 	mov	r17,r5
   1532c:	003fa606 	br	151c8 <_gp+0xffff5a00>
   15330:	d9800017 	ldw	r6,0(sp)
   15334:	30bfd436 	bltu	r6,r2,15288 <_gp+0xffff5ac0>
   15338:	2829883a 	mov	r20,r5
   1533c:	003f6406 	br	150d0 <_gp+0xffff5908>
   15340:	0021883a 	mov	r16,zero
   15344:	003fe006 	br	152c8 <_gp+0xffff5b00>
   15348:	00800434 	movhi	r2,16
   1534c:	8c000234 	orhi	r16,r17,8
   15350:	10bfffc4 	addi	r2,r2,-1
   15354:	e009883a 	mov	r4,fp
   15358:	80a0703a 	and	r16,r16,r2
   1535c:	a02b883a 	mov	r21,r20
   15360:	003e4e06 	br	14c9c <_gp+0xffff54d4>

00015364 <__gedf2>:
   15364:	2804d53a 	srli	r2,r5,20
   15368:	3806d53a 	srli	r3,r7,20
   1536c:	02000434 	movhi	r8,16
   15370:	423fffc4 	addi	r8,r8,-1
   15374:	1081ffcc 	andi	r2,r2,2047
   15378:	0241ffc4 	movi	r9,2047
   1537c:	2a14703a 	and	r10,r5,r8
   15380:	18c1ffcc 	andi	r3,r3,2047
   15384:	3a10703a 	and	r8,r7,r8
   15388:	280ad7fa 	srli	r5,r5,31
   1538c:	380ed7fa 	srli	r7,r7,31
   15390:	12401d26 	beq	r2,r9,15408 <__gedf2+0xa4>
   15394:	0241ffc4 	movi	r9,2047
   15398:	1a401226 	beq	r3,r9,153e4 <__gedf2+0x80>
   1539c:	1000081e 	bne	r2,zero,153c0 <__gedf2+0x5c>
   153a0:	2296b03a 	or	r11,r4,r10
   153a4:	5813003a 	cmpeq	r9,r11,zero
   153a8:	1800091e 	bne	r3,zero,153d0 <__gedf2+0x6c>
   153ac:	3218b03a 	or	r12,r6,r8
   153b0:	6000071e 	bne	r12,zero,153d0 <__gedf2+0x6c>
   153b4:	0005883a 	mov	r2,zero
   153b8:	5800101e 	bne	r11,zero,153fc <__gedf2+0x98>
   153bc:	f800283a 	ret
   153c0:	18000c1e 	bne	r3,zero,153f4 <__gedf2+0x90>
   153c4:	3212b03a 	or	r9,r6,r8
   153c8:	48000c26 	beq	r9,zero,153fc <__gedf2+0x98>
   153cc:	0013883a 	mov	r9,zero
   153d0:	39c03fcc 	andi	r7,r7,255
   153d4:	48000826 	beq	r9,zero,153f8 <__gedf2+0x94>
   153d8:	38000926 	beq	r7,zero,15400 <__gedf2+0x9c>
   153dc:	00800044 	movi	r2,1
   153e0:	f800283a 	ret
   153e4:	3212b03a 	or	r9,r6,r8
   153e8:	483fec26 	beq	r9,zero,1539c <_gp+0xffff5bd4>
   153ec:	00bfff84 	movi	r2,-2
   153f0:	f800283a 	ret
   153f4:	39c03fcc 	andi	r7,r7,255
   153f8:	29c00626 	beq	r5,r7,15414 <__gedf2+0xb0>
   153fc:	283ff726 	beq	r5,zero,153dc <_gp+0xffff5c14>
   15400:	00bfffc4 	movi	r2,-1
   15404:	f800283a 	ret
   15408:	2292b03a 	or	r9,r4,r10
   1540c:	483fe126 	beq	r9,zero,15394 <_gp+0xffff5bcc>
   15410:	003ff606 	br	153ec <_gp+0xffff5c24>
   15414:	18bff916 	blt	r3,r2,153fc <_gp+0xffff5c34>
   15418:	10c00316 	blt	r2,r3,15428 <__gedf2+0xc4>
   1541c:	42bff736 	bltu	r8,r10,153fc <_gp+0xffff5c34>
   15420:	52000326 	beq	r10,r8,15430 <__gedf2+0xcc>
   15424:	5200042e 	bgeu	r10,r8,15438 <__gedf2+0xd4>
   15428:	283fec1e 	bne	r5,zero,153dc <_gp+0xffff5c14>
   1542c:	003ff406 	br	15400 <_gp+0xffff5c38>
   15430:	313ff236 	bltu	r6,r4,153fc <_gp+0xffff5c34>
   15434:	21bffc36 	bltu	r4,r6,15428 <_gp+0xffff5c60>
   15438:	0005883a 	mov	r2,zero
   1543c:	f800283a 	ret

00015440 <__subdf3>:
   15440:	02000434 	movhi	r8,16
   15444:	423fffc4 	addi	r8,r8,-1
   15448:	defffb04 	addi	sp,sp,-20
   1544c:	2a14703a 	and	r10,r5,r8
   15450:	3812d53a 	srli	r9,r7,20
   15454:	3a10703a 	and	r8,r7,r8
   15458:	2006d77a 	srli	r3,r4,29
   1545c:	3004d77a 	srli	r2,r6,29
   15460:	dc000015 	stw	r16,0(sp)
   15464:	501490fa 	slli	r10,r10,3
   15468:	2820d53a 	srli	r16,r5,20
   1546c:	401090fa 	slli	r8,r8,3
   15470:	dc800215 	stw	r18,8(sp)
   15474:	dc400115 	stw	r17,4(sp)
   15478:	dfc00415 	stw	ra,16(sp)
   1547c:	202290fa 	slli	r17,r4,3
   15480:	dcc00315 	stw	r19,12(sp)
   15484:	4a41ffcc 	andi	r9,r9,2047
   15488:	0101ffc4 	movi	r4,2047
   1548c:	2824d7fa 	srli	r18,r5,31
   15490:	8401ffcc 	andi	r16,r16,2047
   15494:	50c6b03a 	or	r3,r10,r3
   15498:	380ed7fa 	srli	r7,r7,31
   1549c:	408ab03a 	or	r5,r8,r2
   154a0:	300c90fa 	slli	r6,r6,3
   154a4:	49009626 	beq	r9,r4,15700 <__subdf3+0x2c0>
   154a8:	39c0005c 	xori	r7,r7,1
   154ac:	8245c83a 	sub	r2,r16,r9
   154b0:	3c807426 	beq	r7,r18,15684 <__subdf3+0x244>
   154b4:	0080af0e 	bge	zero,r2,15774 <__subdf3+0x334>
   154b8:	48002a1e 	bne	r9,zero,15564 <__subdf3+0x124>
   154bc:	2988b03a 	or	r4,r5,r6
   154c0:	20009a1e 	bne	r4,zero,1572c <__subdf3+0x2ec>
   154c4:	888001cc 	andi	r2,r17,7
   154c8:	10000726 	beq	r2,zero,154e8 <__subdf3+0xa8>
   154cc:	888003cc 	andi	r2,r17,15
   154d0:	01000104 	movi	r4,4
   154d4:	11000426 	beq	r2,r4,154e8 <__subdf3+0xa8>
   154d8:	890b883a 	add	r5,r17,r4
   154dc:	2c63803a 	cmpltu	r17,r5,r17
   154e0:	1c47883a 	add	r3,r3,r17
   154e4:	2823883a 	mov	r17,r5
   154e8:	1880202c 	andhi	r2,r3,128
   154ec:	10005926 	beq	r2,zero,15654 <__subdf3+0x214>
   154f0:	84000044 	addi	r16,r16,1
   154f4:	0081ffc4 	movi	r2,2047
   154f8:	8080be26 	beq	r16,r2,157f4 <__subdf3+0x3b4>
   154fc:	017fe034 	movhi	r5,65408
   15500:	297fffc4 	addi	r5,r5,-1
   15504:	1946703a 	and	r3,r3,r5
   15508:	1804977a 	slli	r2,r3,29
   1550c:	1806927a 	slli	r3,r3,9
   15510:	8822d0fa 	srli	r17,r17,3
   15514:	8401ffcc 	andi	r16,r16,2047
   15518:	180ad33a 	srli	r5,r3,12
   1551c:	9100004c 	andi	r4,r18,1
   15520:	1444b03a 	or	r2,r2,r17
   15524:	80c1ffcc 	andi	r3,r16,2047
   15528:	1820953a 	slli	r16,r3,20
   1552c:	20c03fcc 	andi	r3,r4,255
   15530:	180897fa 	slli	r4,r3,31
   15534:	00c00434 	movhi	r3,16
   15538:	18ffffc4 	addi	r3,r3,-1
   1553c:	28c6703a 	and	r3,r5,r3
   15540:	1c06b03a 	or	r3,r3,r16
   15544:	1906b03a 	or	r3,r3,r4
   15548:	dfc00417 	ldw	ra,16(sp)
   1554c:	dcc00317 	ldw	r19,12(sp)
   15550:	dc800217 	ldw	r18,8(sp)
   15554:	dc400117 	ldw	r17,4(sp)
   15558:	dc000017 	ldw	r16,0(sp)
   1555c:	dec00504 	addi	sp,sp,20
   15560:	f800283a 	ret
   15564:	0101ffc4 	movi	r4,2047
   15568:	813fd626 	beq	r16,r4,154c4 <_gp+0xffff5cfc>
   1556c:	29402034 	orhi	r5,r5,128
   15570:	01000e04 	movi	r4,56
   15574:	2080a316 	blt	r4,r2,15804 <__subdf3+0x3c4>
   15578:	010007c4 	movi	r4,31
   1557c:	2080c616 	blt	r4,r2,15898 <__subdf3+0x458>
   15580:	01000804 	movi	r4,32
   15584:	2089c83a 	sub	r4,r4,r2
   15588:	2910983a 	sll	r8,r5,r4
   1558c:	308ed83a 	srl	r7,r6,r2
   15590:	3108983a 	sll	r4,r6,r4
   15594:	2884d83a 	srl	r2,r5,r2
   15598:	41ccb03a 	or	r6,r8,r7
   1559c:	2008c03a 	cmpne	r4,r4,zero
   155a0:	310cb03a 	or	r6,r6,r4
   155a4:	898dc83a 	sub	r6,r17,r6
   155a8:	89a3803a 	cmpltu	r17,r17,r6
   155ac:	1887c83a 	sub	r3,r3,r2
   155b0:	1c47c83a 	sub	r3,r3,r17
   155b4:	3023883a 	mov	r17,r6
   155b8:	1880202c 	andhi	r2,r3,128
   155bc:	10002326 	beq	r2,zero,1564c <__subdf3+0x20c>
   155c0:	04c02034 	movhi	r19,128
   155c4:	9cffffc4 	addi	r19,r19,-1
   155c8:	1ce6703a 	and	r19,r3,r19
   155cc:	98007a26 	beq	r19,zero,157b8 <__subdf3+0x378>
   155d0:	9809883a 	mov	r4,r19
   155d4:	0015ecc0 	call	15ecc <__clzsi2>
   155d8:	113ffe04 	addi	r4,r2,-8
   155dc:	00c007c4 	movi	r3,31
   155e0:	19007b16 	blt	r3,r4,157d0 <__subdf3+0x390>
   155e4:	00800804 	movi	r2,32
   155e8:	1105c83a 	sub	r2,r2,r4
   155ec:	8884d83a 	srl	r2,r17,r2
   155f0:	9906983a 	sll	r3,r19,r4
   155f4:	8922983a 	sll	r17,r17,r4
   155f8:	10c4b03a 	or	r2,r2,r3
   155fc:	24007816 	blt	r4,r16,157e0 <__subdf3+0x3a0>
   15600:	2421c83a 	sub	r16,r4,r16
   15604:	80c00044 	addi	r3,r16,1
   15608:	010007c4 	movi	r4,31
   1560c:	20c09516 	blt	r4,r3,15864 <__subdf3+0x424>
   15610:	01400804 	movi	r5,32
   15614:	28cbc83a 	sub	r5,r5,r3
   15618:	88c8d83a 	srl	r4,r17,r3
   1561c:	8962983a 	sll	r17,r17,r5
   15620:	114a983a 	sll	r5,r2,r5
   15624:	10c6d83a 	srl	r3,r2,r3
   15628:	8804c03a 	cmpne	r2,r17,zero
   1562c:	290ab03a 	or	r5,r5,r4
   15630:	28a2b03a 	or	r17,r5,r2
   15634:	0021883a 	mov	r16,zero
   15638:	003fa206 	br	154c4 <_gp+0xffff5cfc>
   1563c:	2090b03a 	or	r8,r4,r2
   15640:	40018e26 	beq	r8,zero,15c7c <__subdf3+0x83c>
   15644:	1007883a 	mov	r3,r2
   15648:	2023883a 	mov	r17,r4
   1564c:	888001cc 	andi	r2,r17,7
   15650:	103f9e1e 	bne	r2,zero,154cc <_gp+0xffff5d04>
   15654:	1804977a 	slli	r2,r3,29
   15658:	8822d0fa 	srli	r17,r17,3
   1565c:	1810d0fa 	srli	r8,r3,3
   15660:	9100004c 	andi	r4,r18,1
   15664:	1444b03a 	or	r2,r2,r17
   15668:	00c1ffc4 	movi	r3,2047
   1566c:	80c02826 	beq	r16,r3,15710 <__subdf3+0x2d0>
   15670:	01400434 	movhi	r5,16
   15674:	297fffc4 	addi	r5,r5,-1
   15678:	80e0703a 	and	r16,r16,r3
   1567c:	414a703a 	and	r5,r8,r5
   15680:	003fa806 	br	15524 <_gp+0xffff5d5c>
   15684:	0080630e 	bge	zero,r2,15814 <__subdf3+0x3d4>
   15688:	48003026 	beq	r9,zero,1574c <__subdf3+0x30c>
   1568c:	0101ffc4 	movi	r4,2047
   15690:	813f8c26 	beq	r16,r4,154c4 <_gp+0xffff5cfc>
   15694:	29402034 	orhi	r5,r5,128
   15698:	01000e04 	movi	r4,56
   1569c:	2080a90e 	bge	r4,r2,15944 <__subdf3+0x504>
   156a0:	298cb03a 	or	r6,r5,r6
   156a4:	3012c03a 	cmpne	r9,r6,zero
   156a8:	0005883a 	mov	r2,zero
   156ac:	4c53883a 	add	r9,r9,r17
   156b0:	4c63803a 	cmpltu	r17,r9,r17
   156b4:	10c7883a 	add	r3,r2,r3
   156b8:	88c7883a 	add	r3,r17,r3
   156bc:	4823883a 	mov	r17,r9
   156c0:	1880202c 	andhi	r2,r3,128
   156c4:	1000d026 	beq	r2,zero,15a08 <__subdf3+0x5c8>
   156c8:	84000044 	addi	r16,r16,1
   156cc:	0081ffc4 	movi	r2,2047
   156d0:	8080fe26 	beq	r16,r2,15acc <__subdf3+0x68c>
   156d4:	00bfe034 	movhi	r2,65408
   156d8:	10bfffc4 	addi	r2,r2,-1
   156dc:	1886703a 	and	r3,r3,r2
   156e0:	880ad07a 	srli	r5,r17,1
   156e4:	180497fa 	slli	r2,r3,31
   156e8:	8900004c 	andi	r4,r17,1
   156ec:	2922b03a 	or	r17,r5,r4
   156f0:	1806d07a 	srli	r3,r3,1
   156f4:	1462b03a 	or	r17,r2,r17
   156f8:	3825883a 	mov	r18,r7
   156fc:	003f7106 	br	154c4 <_gp+0xffff5cfc>
   15700:	2984b03a 	or	r2,r5,r6
   15704:	103f6826 	beq	r2,zero,154a8 <_gp+0xffff5ce0>
   15708:	39c03fcc 	andi	r7,r7,255
   1570c:	003f6706 	br	154ac <_gp+0xffff5ce4>
   15710:	4086b03a 	or	r3,r8,r2
   15714:	18015226 	beq	r3,zero,15c60 <__subdf3+0x820>
   15718:	00c00434 	movhi	r3,16
   1571c:	41400234 	orhi	r5,r8,8
   15720:	18ffffc4 	addi	r3,r3,-1
   15724:	28ca703a 	and	r5,r5,r3
   15728:	003f7e06 	br	15524 <_gp+0xffff5d5c>
   1572c:	10bfffc4 	addi	r2,r2,-1
   15730:	1000491e 	bne	r2,zero,15858 <__subdf3+0x418>
   15734:	898fc83a 	sub	r7,r17,r6
   15738:	89e3803a 	cmpltu	r17,r17,r7
   1573c:	1947c83a 	sub	r3,r3,r5
   15740:	1c47c83a 	sub	r3,r3,r17
   15744:	3823883a 	mov	r17,r7
   15748:	003f9b06 	br	155b8 <_gp+0xffff5df0>
   1574c:	2988b03a 	or	r4,r5,r6
   15750:	203f5c26 	beq	r4,zero,154c4 <_gp+0xffff5cfc>
   15754:	10bfffc4 	addi	r2,r2,-1
   15758:	1000931e 	bne	r2,zero,159a8 <__subdf3+0x568>
   1575c:	898d883a 	add	r6,r17,r6
   15760:	3463803a 	cmpltu	r17,r6,r17
   15764:	1947883a 	add	r3,r3,r5
   15768:	88c7883a 	add	r3,r17,r3
   1576c:	3023883a 	mov	r17,r6
   15770:	003fd306 	br	156c0 <_gp+0xffff5ef8>
   15774:	1000541e 	bne	r2,zero,158c8 <__subdf3+0x488>
   15778:	80800044 	addi	r2,r16,1
   1577c:	1081ffcc 	andi	r2,r2,2047
   15780:	01000044 	movi	r4,1
   15784:	2080a20e 	bge	r4,r2,15a10 <__subdf3+0x5d0>
   15788:	8989c83a 	sub	r4,r17,r6
   1578c:	8905803a 	cmpltu	r2,r17,r4
   15790:	1967c83a 	sub	r19,r3,r5
   15794:	98a7c83a 	sub	r19,r19,r2
   15798:	9880202c 	andhi	r2,r19,128
   1579c:	10006326 	beq	r2,zero,1592c <__subdf3+0x4ec>
   157a0:	3463c83a 	sub	r17,r6,r17
   157a4:	28c7c83a 	sub	r3,r5,r3
   157a8:	344d803a 	cmpltu	r6,r6,r17
   157ac:	19a7c83a 	sub	r19,r3,r6
   157b0:	3825883a 	mov	r18,r7
   157b4:	983f861e 	bne	r19,zero,155d0 <_gp+0xffff5e08>
   157b8:	8809883a 	mov	r4,r17
   157bc:	0015ecc0 	call	15ecc <__clzsi2>
   157c0:	10800804 	addi	r2,r2,32
   157c4:	113ffe04 	addi	r4,r2,-8
   157c8:	00c007c4 	movi	r3,31
   157cc:	193f850e 	bge	r3,r4,155e4 <_gp+0xffff5e1c>
   157d0:	10bff604 	addi	r2,r2,-40
   157d4:	8884983a 	sll	r2,r17,r2
   157d8:	0023883a 	mov	r17,zero
   157dc:	243f880e 	bge	r4,r16,15600 <_gp+0xffff5e38>
   157e0:	00ffe034 	movhi	r3,65408
   157e4:	18ffffc4 	addi	r3,r3,-1
   157e8:	8121c83a 	sub	r16,r16,r4
   157ec:	10c6703a 	and	r3,r2,r3
   157f0:	003f3406 	br	154c4 <_gp+0xffff5cfc>
   157f4:	9100004c 	andi	r4,r18,1
   157f8:	000b883a 	mov	r5,zero
   157fc:	0005883a 	mov	r2,zero
   15800:	003f4806 	br	15524 <_gp+0xffff5d5c>
   15804:	298cb03a 	or	r6,r5,r6
   15808:	300cc03a 	cmpne	r6,r6,zero
   1580c:	0005883a 	mov	r2,zero
   15810:	003f6406 	br	155a4 <_gp+0xffff5ddc>
   15814:	10009a1e 	bne	r2,zero,15a80 <__subdf3+0x640>
   15818:	82400044 	addi	r9,r16,1
   1581c:	4881ffcc 	andi	r2,r9,2047
   15820:	02800044 	movi	r10,1
   15824:	5080670e 	bge	r10,r2,159c4 <__subdf3+0x584>
   15828:	0081ffc4 	movi	r2,2047
   1582c:	4880af26 	beq	r9,r2,15aec <__subdf3+0x6ac>
   15830:	898d883a 	add	r6,r17,r6
   15834:	1945883a 	add	r2,r3,r5
   15838:	3447803a 	cmpltu	r3,r6,r17
   1583c:	1887883a 	add	r3,r3,r2
   15840:	182297fa 	slli	r17,r3,31
   15844:	300cd07a 	srli	r6,r6,1
   15848:	1806d07a 	srli	r3,r3,1
   1584c:	4821883a 	mov	r16,r9
   15850:	89a2b03a 	or	r17,r17,r6
   15854:	003f1b06 	br	154c4 <_gp+0xffff5cfc>
   15858:	0101ffc4 	movi	r4,2047
   1585c:	813f441e 	bne	r16,r4,15570 <_gp+0xffff5da8>
   15860:	003f1806 	br	154c4 <_gp+0xffff5cfc>
   15864:	843ff844 	addi	r16,r16,-31
   15868:	01400804 	movi	r5,32
   1586c:	1408d83a 	srl	r4,r2,r16
   15870:	19405026 	beq	r3,r5,159b4 <__subdf3+0x574>
   15874:	01401004 	movi	r5,64
   15878:	28c7c83a 	sub	r3,r5,r3
   1587c:	10c4983a 	sll	r2,r2,r3
   15880:	88a2b03a 	or	r17,r17,r2
   15884:	8822c03a 	cmpne	r17,r17,zero
   15888:	2462b03a 	or	r17,r4,r17
   1588c:	0007883a 	mov	r3,zero
   15890:	0021883a 	mov	r16,zero
   15894:	003f6d06 	br	1564c <_gp+0xffff5e84>
   15898:	11fff804 	addi	r7,r2,-32
   1589c:	01000804 	movi	r4,32
   158a0:	29ced83a 	srl	r7,r5,r7
   158a4:	11004526 	beq	r2,r4,159bc <__subdf3+0x57c>
   158a8:	01001004 	movi	r4,64
   158ac:	2089c83a 	sub	r4,r4,r2
   158b0:	2904983a 	sll	r2,r5,r4
   158b4:	118cb03a 	or	r6,r2,r6
   158b8:	300cc03a 	cmpne	r6,r6,zero
   158bc:	398cb03a 	or	r6,r7,r6
   158c0:	0005883a 	mov	r2,zero
   158c4:	003f3706 	br	155a4 <_gp+0xffff5ddc>
   158c8:	80002a26 	beq	r16,zero,15974 <__subdf3+0x534>
   158cc:	0101ffc4 	movi	r4,2047
   158d0:	49006626 	beq	r9,r4,15a6c <__subdf3+0x62c>
   158d4:	0085c83a 	sub	r2,zero,r2
   158d8:	18c02034 	orhi	r3,r3,128
   158dc:	01000e04 	movi	r4,56
   158e0:	20807e16 	blt	r4,r2,15adc <__subdf3+0x69c>
   158e4:	010007c4 	movi	r4,31
   158e8:	2080e716 	blt	r4,r2,15c88 <__subdf3+0x848>
   158ec:	01000804 	movi	r4,32
   158f0:	2089c83a 	sub	r4,r4,r2
   158f4:	1914983a 	sll	r10,r3,r4
   158f8:	8890d83a 	srl	r8,r17,r2
   158fc:	8908983a 	sll	r4,r17,r4
   15900:	1884d83a 	srl	r2,r3,r2
   15904:	5222b03a 	or	r17,r10,r8
   15908:	2006c03a 	cmpne	r3,r4,zero
   1590c:	88e2b03a 	or	r17,r17,r3
   15910:	3463c83a 	sub	r17,r6,r17
   15914:	2885c83a 	sub	r2,r5,r2
   15918:	344d803a 	cmpltu	r6,r6,r17
   1591c:	1187c83a 	sub	r3,r2,r6
   15920:	4821883a 	mov	r16,r9
   15924:	3825883a 	mov	r18,r7
   15928:	003f2306 	br	155b8 <_gp+0xffff5df0>
   1592c:	24d0b03a 	or	r8,r4,r19
   15930:	40001b1e 	bne	r8,zero,159a0 <__subdf3+0x560>
   15934:	0005883a 	mov	r2,zero
   15938:	0009883a 	mov	r4,zero
   1593c:	0021883a 	mov	r16,zero
   15940:	003f4906 	br	15668 <_gp+0xffff5ea0>
   15944:	010007c4 	movi	r4,31
   15948:	20803a16 	blt	r4,r2,15a34 <__subdf3+0x5f4>
   1594c:	01000804 	movi	r4,32
   15950:	2089c83a 	sub	r4,r4,r2
   15954:	2912983a 	sll	r9,r5,r4
   15958:	3090d83a 	srl	r8,r6,r2
   1595c:	3108983a 	sll	r4,r6,r4
   15960:	2884d83a 	srl	r2,r5,r2
   15964:	4a12b03a 	or	r9,r9,r8
   15968:	2008c03a 	cmpne	r4,r4,zero
   1596c:	4912b03a 	or	r9,r9,r4
   15970:	003f4e06 	br	156ac <_gp+0xffff5ee4>
   15974:	1c48b03a 	or	r4,r3,r17
   15978:	20003c26 	beq	r4,zero,15a6c <__subdf3+0x62c>
   1597c:	0084303a 	nor	r2,zero,r2
   15980:	1000381e 	bne	r2,zero,15a64 <__subdf3+0x624>
   15984:	3463c83a 	sub	r17,r6,r17
   15988:	28c5c83a 	sub	r2,r5,r3
   1598c:	344d803a 	cmpltu	r6,r6,r17
   15990:	1187c83a 	sub	r3,r2,r6
   15994:	4821883a 	mov	r16,r9
   15998:	3825883a 	mov	r18,r7
   1599c:	003f0606 	br	155b8 <_gp+0xffff5df0>
   159a0:	2023883a 	mov	r17,r4
   159a4:	003f0906 	br	155cc <_gp+0xffff5e04>
   159a8:	0101ffc4 	movi	r4,2047
   159ac:	813f3a1e 	bne	r16,r4,15698 <_gp+0xffff5ed0>
   159b0:	003ec406 	br	154c4 <_gp+0xffff5cfc>
   159b4:	0005883a 	mov	r2,zero
   159b8:	003fb106 	br	15880 <_gp+0xffff60b8>
   159bc:	0005883a 	mov	r2,zero
   159c0:	003fbc06 	br	158b4 <_gp+0xffff60ec>
   159c4:	1c44b03a 	or	r2,r3,r17
   159c8:	80008e1e 	bne	r16,zero,15c04 <__subdf3+0x7c4>
   159cc:	1000c826 	beq	r2,zero,15cf0 <__subdf3+0x8b0>
   159d0:	2984b03a 	or	r2,r5,r6
   159d4:	103ebb26 	beq	r2,zero,154c4 <_gp+0xffff5cfc>
   159d8:	8989883a 	add	r4,r17,r6
   159dc:	1945883a 	add	r2,r3,r5
   159e0:	2447803a 	cmpltu	r3,r4,r17
   159e4:	1887883a 	add	r3,r3,r2
   159e8:	1880202c 	andhi	r2,r3,128
   159ec:	2023883a 	mov	r17,r4
   159f0:	103f1626 	beq	r2,zero,1564c <_gp+0xffff5e84>
   159f4:	00bfe034 	movhi	r2,65408
   159f8:	10bfffc4 	addi	r2,r2,-1
   159fc:	5021883a 	mov	r16,r10
   15a00:	1886703a 	and	r3,r3,r2
   15a04:	003eaf06 	br	154c4 <_gp+0xffff5cfc>
   15a08:	3825883a 	mov	r18,r7
   15a0c:	003f0f06 	br	1564c <_gp+0xffff5e84>
   15a10:	1c44b03a 	or	r2,r3,r17
   15a14:	8000251e 	bne	r16,zero,15aac <__subdf3+0x66c>
   15a18:	1000661e 	bne	r2,zero,15bb4 <__subdf3+0x774>
   15a1c:	2990b03a 	or	r8,r5,r6
   15a20:	40009626 	beq	r8,zero,15c7c <__subdf3+0x83c>
   15a24:	2807883a 	mov	r3,r5
   15a28:	3023883a 	mov	r17,r6
   15a2c:	3825883a 	mov	r18,r7
   15a30:	003ea406 	br	154c4 <_gp+0xffff5cfc>
   15a34:	127ff804 	addi	r9,r2,-32
   15a38:	01000804 	movi	r4,32
   15a3c:	2a52d83a 	srl	r9,r5,r9
   15a40:	11008c26 	beq	r2,r4,15c74 <__subdf3+0x834>
   15a44:	01001004 	movi	r4,64
   15a48:	2085c83a 	sub	r2,r4,r2
   15a4c:	2884983a 	sll	r2,r5,r2
   15a50:	118cb03a 	or	r6,r2,r6
   15a54:	300cc03a 	cmpne	r6,r6,zero
   15a58:	4992b03a 	or	r9,r9,r6
   15a5c:	0005883a 	mov	r2,zero
   15a60:	003f1206 	br	156ac <_gp+0xffff5ee4>
   15a64:	0101ffc4 	movi	r4,2047
   15a68:	493f9c1e 	bne	r9,r4,158dc <_gp+0xffff6114>
   15a6c:	2807883a 	mov	r3,r5
   15a70:	3023883a 	mov	r17,r6
   15a74:	4821883a 	mov	r16,r9
   15a78:	3825883a 	mov	r18,r7
   15a7c:	003e9106 	br	154c4 <_gp+0xffff5cfc>
   15a80:	80001f1e 	bne	r16,zero,15b00 <__subdf3+0x6c0>
   15a84:	1c48b03a 	or	r4,r3,r17
   15a88:	20005a26 	beq	r4,zero,15bf4 <__subdf3+0x7b4>
   15a8c:	0084303a 	nor	r2,zero,r2
   15a90:	1000561e 	bne	r2,zero,15bec <__subdf3+0x7ac>
   15a94:	89a3883a 	add	r17,r17,r6
   15a98:	1945883a 	add	r2,r3,r5
   15a9c:	898d803a 	cmpltu	r6,r17,r6
   15aa0:	3087883a 	add	r3,r6,r2
   15aa4:	4821883a 	mov	r16,r9
   15aa8:	003f0506 	br	156c0 <_gp+0xffff5ef8>
   15aac:	10002b1e 	bne	r2,zero,15b5c <__subdf3+0x71c>
   15ab0:	2984b03a 	or	r2,r5,r6
   15ab4:	10008026 	beq	r2,zero,15cb8 <__subdf3+0x878>
   15ab8:	2807883a 	mov	r3,r5
   15abc:	3023883a 	mov	r17,r6
   15ac0:	3825883a 	mov	r18,r7
   15ac4:	0401ffc4 	movi	r16,2047
   15ac8:	003e7e06 	br	154c4 <_gp+0xffff5cfc>
   15acc:	3809883a 	mov	r4,r7
   15ad0:	0011883a 	mov	r8,zero
   15ad4:	0005883a 	mov	r2,zero
   15ad8:	003ee306 	br	15668 <_gp+0xffff5ea0>
   15adc:	1c62b03a 	or	r17,r3,r17
   15ae0:	8822c03a 	cmpne	r17,r17,zero
   15ae4:	0005883a 	mov	r2,zero
   15ae8:	003f8906 	br	15910 <_gp+0xffff6148>
   15aec:	3809883a 	mov	r4,r7
   15af0:	4821883a 	mov	r16,r9
   15af4:	0011883a 	mov	r8,zero
   15af8:	0005883a 	mov	r2,zero
   15afc:	003eda06 	br	15668 <_gp+0xffff5ea0>
   15b00:	0101ffc4 	movi	r4,2047
   15b04:	49003b26 	beq	r9,r4,15bf4 <__subdf3+0x7b4>
   15b08:	0085c83a 	sub	r2,zero,r2
   15b0c:	18c02034 	orhi	r3,r3,128
   15b10:	01000e04 	movi	r4,56
   15b14:	20806e16 	blt	r4,r2,15cd0 <__subdf3+0x890>
   15b18:	010007c4 	movi	r4,31
   15b1c:	20807716 	blt	r4,r2,15cfc <__subdf3+0x8bc>
   15b20:	01000804 	movi	r4,32
   15b24:	2089c83a 	sub	r4,r4,r2
   15b28:	1914983a 	sll	r10,r3,r4
   15b2c:	8890d83a 	srl	r8,r17,r2
   15b30:	8908983a 	sll	r4,r17,r4
   15b34:	1884d83a 	srl	r2,r3,r2
   15b38:	5222b03a 	or	r17,r10,r8
   15b3c:	2006c03a 	cmpne	r3,r4,zero
   15b40:	88e2b03a 	or	r17,r17,r3
   15b44:	89a3883a 	add	r17,r17,r6
   15b48:	1145883a 	add	r2,r2,r5
   15b4c:	898d803a 	cmpltu	r6,r17,r6
   15b50:	3087883a 	add	r3,r6,r2
   15b54:	4821883a 	mov	r16,r9
   15b58:	003ed906 	br	156c0 <_gp+0xffff5ef8>
   15b5c:	2984b03a 	or	r2,r5,r6
   15b60:	10004226 	beq	r2,zero,15c6c <__subdf3+0x82c>
   15b64:	1808d0fa 	srli	r4,r3,3
   15b68:	8822d0fa 	srli	r17,r17,3
   15b6c:	1806977a 	slli	r3,r3,29
   15b70:	2080022c 	andhi	r2,r4,8
   15b74:	1c62b03a 	or	r17,r3,r17
   15b78:	10000826 	beq	r2,zero,15b9c <__subdf3+0x75c>
   15b7c:	2812d0fa 	srli	r9,r5,3
   15b80:	4880022c 	andhi	r2,r9,8
   15b84:	1000051e 	bne	r2,zero,15b9c <__subdf3+0x75c>
   15b88:	300cd0fa 	srli	r6,r6,3
   15b8c:	2804977a 	slli	r2,r5,29
   15b90:	4809883a 	mov	r4,r9
   15b94:	3825883a 	mov	r18,r7
   15b98:	11a2b03a 	or	r17,r2,r6
   15b9c:	8806d77a 	srli	r3,r17,29
   15ba0:	200890fa 	slli	r4,r4,3
   15ba4:	882290fa 	slli	r17,r17,3
   15ba8:	0401ffc4 	movi	r16,2047
   15bac:	1906b03a 	or	r3,r3,r4
   15bb0:	003e4406 	br	154c4 <_gp+0xffff5cfc>
   15bb4:	2984b03a 	or	r2,r5,r6
   15bb8:	103e4226 	beq	r2,zero,154c4 <_gp+0xffff5cfc>
   15bbc:	8989c83a 	sub	r4,r17,r6
   15bc0:	8911803a 	cmpltu	r8,r17,r4
   15bc4:	1945c83a 	sub	r2,r3,r5
   15bc8:	1205c83a 	sub	r2,r2,r8
   15bcc:	1200202c 	andhi	r8,r2,128
   15bd0:	403e9a26 	beq	r8,zero,1563c <_gp+0xffff5e74>
   15bd4:	3463c83a 	sub	r17,r6,r17
   15bd8:	28c5c83a 	sub	r2,r5,r3
   15bdc:	344d803a 	cmpltu	r6,r6,r17
   15be0:	1187c83a 	sub	r3,r2,r6
   15be4:	3825883a 	mov	r18,r7
   15be8:	003e3606 	br	154c4 <_gp+0xffff5cfc>
   15bec:	0101ffc4 	movi	r4,2047
   15bf0:	493fc71e 	bne	r9,r4,15b10 <_gp+0xffff6348>
   15bf4:	2807883a 	mov	r3,r5
   15bf8:	3023883a 	mov	r17,r6
   15bfc:	4821883a 	mov	r16,r9
   15c00:	003e3006 	br	154c4 <_gp+0xffff5cfc>
   15c04:	10003626 	beq	r2,zero,15ce0 <__subdf3+0x8a0>
   15c08:	2984b03a 	or	r2,r5,r6
   15c0c:	10001726 	beq	r2,zero,15c6c <__subdf3+0x82c>
   15c10:	1808d0fa 	srli	r4,r3,3
   15c14:	8822d0fa 	srli	r17,r17,3
   15c18:	1806977a 	slli	r3,r3,29
   15c1c:	2080022c 	andhi	r2,r4,8
   15c20:	1c62b03a 	or	r17,r3,r17
   15c24:	10000726 	beq	r2,zero,15c44 <__subdf3+0x804>
   15c28:	2812d0fa 	srli	r9,r5,3
   15c2c:	4880022c 	andhi	r2,r9,8
   15c30:	1000041e 	bne	r2,zero,15c44 <__subdf3+0x804>
   15c34:	300cd0fa 	srli	r6,r6,3
   15c38:	2804977a 	slli	r2,r5,29
   15c3c:	4809883a 	mov	r4,r9
   15c40:	11a2b03a 	or	r17,r2,r6
   15c44:	8806d77a 	srli	r3,r17,29
   15c48:	200890fa 	slli	r4,r4,3
   15c4c:	882290fa 	slli	r17,r17,3
   15c50:	3825883a 	mov	r18,r7
   15c54:	1906b03a 	or	r3,r3,r4
   15c58:	0401ffc4 	movi	r16,2047
   15c5c:	003e1906 	br	154c4 <_gp+0xffff5cfc>
   15c60:	000b883a 	mov	r5,zero
   15c64:	0005883a 	mov	r2,zero
   15c68:	003e2e06 	br	15524 <_gp+0xffff5d5c>
   15c6c:	0401ffc4 	movi	r16,2047
   15c70:	003e1406 	br	154c4 <_gp+0xffff5cfc>
   15c74:	0005883a 	mov	r2,zero
   15c78:	003f7506 	br	15a50 <_gp+0xffff6288>
   15c7c:	0005883a 	mov	r2,zero
   15c80:	0009883a 	mov	r4,zero
   15c84:	003e7806 	br	15668 <_gp+0xffff5ea0>
   15c88:	123ff804 	addi	r8,r2,-32
   15c8c:	01000804 	movi	r4,32
   15c90:	1a10d83a 	srl	r8,r3,r8
   15c94:	11002526 	beq	r2,r4,15d2c <__subdf3+0x8ec>
   15c98:	01001004 	movi	r4,64
   15c9c:	2085c83a 	sub	r2,r4,r2
   15ca0:	1884983a 	sll	r2,r3,r2
   15ca4:	1444b03a 	or	r2,r2,r17
   15ca8:	1004c03a 	cmpne	r2,r2,zero
   15cac:	40a2b03a 	or	r17,r8,r2
   15cb0:	0005883a 	mov	r2,zero
   15cb4:	003f1606 	br	15910 <_gp+0xffff6148>
   15cb8:	02000434 	movhi	r8,16
   15cbc:	0009883a 	mov	r4,zero
   15cc0:	423fffc4 	addi	r8,r8,-1
   15cc4:	00bfffc4 	movi	r2,-1
   15cc8:	0401ffc4 	movi	r16,2047
   15ccc:	003e6606 	br	15668 <_gp+0xffff5ea0>
   15cd0:	1c62b03a 	or	r17,r3,r17
   15cd4:	8822c03a 	cmpne	r17,r17,zero
   15cd8:	0005883a 	mov	r2,zero
   15cdc:	003f9906 	br	15b44 <_gp+0xffff637c>
   15ce0:	2807883a 	mov	r3,r5
   15ce4:	3023883a 	mov	r17,r6
   15ce8:	0401ffc4 	movi	r16,2047
   15cec:	003df506 	br	154c4 <_gp+0xffff5cfc>
   15cf0:	2807883a 	mov	r3,r5
   15cf4:	3023883a 	mov	r17,r6
   15cf8:	003df206 	br	154c4 <_gp+0xffff5cfc>
   15cfc:	123ff804 	addi	r8,r2,-32
   15d00:	01000804 	movi	r4,32
   15d04:	1a10d83a 	srl	r8,r3,r8
   15d08:	11000a26 	beq	r2,r4,15d34 <__subdf3+0x8f4>
   15d0c:	01001004 	movi	r4,64
   15d10:	2085c83a 	sub	r2,r4,r2
   15d14:	1884983a 	sll	r2,r3,r2
   15d18:	1444b03a 	or	r2,r2,r17
   15d1c:	1004c03a 	cmpne	r2,r2,zero
   15d20:	40a2b03a 	or	r17,r8,r2
   15d24:	0005883a 	mov	r2,zero
   15d28:	003f8606 	br	15b44 <_gp+0xffff637c>
   15d2c:	0005883a 	mov	r2,zero
   15d30:	003fdc06 	br	15ca4 <_gp+0xffff64dc>
   15d34:	0005883a 	mov	r2,zero
   15d38:	003ff706 	br	15d18 <_gp+0xffff6550>

00015d3c <__fixdfsi>:
   15d3c:	280cd53a 	srli	r6,r5,20
   15d40:	00c00434 	movhi	r3,16
   15d44:	18ffffc4 	addi	r3,r3,-1
   15d48:	3181ffcc 	andi	r6,r6,2047
   15d4c:	01c0ff84 	movi	r7,1022
   15d50:	28c6703a 	and	r3,r5,r3
   15d54:	280ad7fa 	srli	r5,r5,31
   15d58:	3980120e 	bge	r7,r6,15da4 <__fixdfsi+0x68>
   15d5c:	00810744 	movi	r2,1053
   15d60:	11800c16 	blt	r2,r6,15d94 <__fixdfsi+0x58>
   15d64:	00810cc4 	movi	r2,1075
   15d68:	1185c83a 	sub	r2,r2,r6
   15d6c:	01c007c4 	movi	r7,31
   15d70:	18c00434 	orhi	r3,r3,16
   15d74:	38800d16 	blt	r7,r2,15dac <__fixdfsi+0x70>
   15d78:	31befb44 	addi	r6,r6,-1043
   15d7c:	2084d83a 	srl	r2,r4,r2
   15d80:	1986983a 	sll	r3,r3,r6
   15d84:	1884b03a 	or	r2,r3,r2
   15d88:	28000726 	beq	r5,zero,15da8 <__fixdfsi+0x6c>
   15d8c:	0085c83a 	sub	r2,zero,r2
   15d90:	f800283a 	ret
   15d94:	00a00034 	movhi	r2,32768
   15d98:	10bfffc4 	addi	r2,r2,-1
   15d9c:	2885883a 	add	r2,r5,r2
   15da0:	f800283a 	ret
   15da4:	0005883a 	mov	r2,zero
   15da8:	f800283a 	ret
   15dac:	008104c4 	movi	r2,1043
   15db0:	1185c83a 	sub	r2,r2,r6
   15db4:	1884d83a 	srl	r2,r3,r2
   15db8:	003ff306 	br	15d88 <_gp+0xffff65c0>

00015dbc <__extendsfdf2>:
   15dbc:	200ad5fa 	srli	r5,r4,23
   15dc0:	defffd04 	addi	sp,sp,-12
   15dc4:	dc400115 	stw	r17,4(sp)
   15dc8:	29403fcc 	andi	r5,r5,255
   15dcc:	29800044 	addi	r6,r5,1
   15dd0:	04402034 	movhi	r17,128
   15dd4:	dc000015 	stw	r16,0(sp)
   15dd8:	8c7fffc4 	addi	r17,r17,-1
   15ddc:	dfc00215 	stw	ra,8(sp)
   15de0:	31803fcc 	andi	r6,r6,255
   15de4:	00800044 	movi	r2,1
   15de8:	8922703a 	and	r17,r17,r4
   15dec:	2020d7fa 	srli	r16,r4,31
   15df0:	1180110e 	bge	r2,r6,15e38 <__extendsfdf2+0x7c>
   15df4:	880cd0fa 	srli	r6,r17,3
   15df8:	8822977a 	slli	r17,r17,29
   15dfc:	2940e004 	addi	r5,r5,896
   15e00:	2941ffcc 	andi	r5,r5,2047
   15e04:	2804953a 	slli	r2,r5,20
   15e08:	01400434 	movhi	r5,16
   15e0c:	800697fa 	slli	r3,r16,31
   15e10:	297fffc4 	addi	r5,r5,-1
   15e14:	314a703a 	and	r5,r6,r5
   15e18:	288ab03a 	or	r5,r5,r2
   15e1c:	28c6b03a 	or	r3,r5,r3
   15e20:	8805883a 	mov	r2,r17
   15e24:	dfc00217 	ldw	ra,8(sp)
   15e28:	dc400117 	ldw	r17,4(sp)
   15e2c:	dc000017 	ldw	r16,0(sp)
   15e30:	dec00304 	addi	sp,sp,12
   15e34:	f800283a 	ret
   15e38:	2800111e 	bne	r5,zero,15e80 <__extendsfdf2+0xc4>
   15e3c:	88001c26 	beq	r17,zero,15eb0 <__extendsfdf2+0xf4>
   15e40:	8809883a 	mov	r4,r17
   15e44:	0015ecc0 	call	15ecc <__clzsi2>
   15e48:	00c00284 	movi	r3,10
   15e4c:	18801b16 	blt	r3,r2,15ebc <__extendsfdf2+0x100>
   15e50:	018002c4 	movi	r6,11
   15e54:	308dc83a 	sub	r6,r6,r2
   15e58:	11000544 	addi	r4,r2,21
   15e5c:	8986d83a 	srl	r3,r17,r6
   15e60:	8922983a 	sll	r17,r17,r4
   15e64:	0180e244 	movi	r6,905
   15e68:	01400434 	movhi	r5,16
   15e6c:	3085c83a 	sub	r2,r6,r2
   15e70:	297fffc4 	addi	r5,r5,-1
   15e74:	194c703a 	and	r6,r3,r5
   15e78:	1141ffcc 	andi	r5,r2,2047
   15e7c:	003fe006 	br	15e00 <_gp+0xffff6638>
   15e80:	88000826 	beq	r17,zero,15ea4 <__extendsfdf2+0xe8>
   15e84:	880cd0fa 	srli	r6,r17,3
   15e88:	00800434 	movhi	r2,16
   15e8c:	10bfffc4 	addi	r2,r2,-1
   15e90:	31800234 	orhi	r6,r6,8
   15e94:	8822977a 	slli	r17,r17,29
   15e98:	308c703a 	and	r6,r6,r2
   15e9c:	0141ffc4 	movi	r5,2047
   15ea0:	003fd706 	br	15e00 <_gp+0xffff6638>
   15ea4:	0141ffc4 	movi	r5,2047
   15ea8:	000d883a 	mov	r6,zero
   15eac:	003fd406 	br	15e00 <_gp+0xffff6638>
   15eb0:	000b883a 	mov	r5,zero
   15eb4:	000d883a 	mov	r6,zero
   15eb8:	003fd106 	br	15e00 <_gp+0xffff6638>
   15ebc:	11bffd44 	addi	r6,r2,-11
   15ec0:	8986983a 	sll	r3,r17,r6
   15ec4:	0023883a 	mov	r17,zero
   15ec8:	003fe606 	br	15e64 <_gp+0xffff669c>

00015ecc <__clzsi2>:
   15ecc:	00bfffd4 	movui	r2,65535
   15ed0:	11000536 	bltu	r2,r4,15ee8 <__clzsi2+0x1c>
   15ed4:	00803fc4 	movi	r2,255
   15ed8:	11000f36 	bltu	r2,r4,15f18 <__clzsi2+0x4c>
   15edc:	00800804 	movi	r2,32
   15ee0:	0007883a 	mov	r3,zero
   15ee4:	00000506 	br	15efc <__clzsi2+0x30>
   15ee8:	00804034 	movhi	r2,256
   15eec:	10bfffc4 	addi	r2,r2,-1
   15ef0:	11000c2e 	bgeu	r2,r4,15f24 <__clzsi2+0x58>
   15ef4:	00800204 	movi	r2,8
   15ef8:	00c00604 	movi	r3,24
   15efc:	20c8d83a 	srl	r4,r4,r3
   15f00:	00c00074 	movhi	r3,1
   15f04:	18dcf804 	addi	r3,r3,29664
   15f08:	1909883a 	add	r4,r3,r4
   15f0c:	20c00003 	ldbu	r3,0(r4)
   15f10:	10c5c83a 	sub	r2,r2,r3
   15f14:	f800283a 	ret
   15f18:	00800604 	movi	r2,24
   15f1c:	00c00204 	movi	r3,8
   15f20:	003ff606 	br	15efc <_gp+0xffff6734>
   15f24:	00800404 	movi	r2,16
   15f28:	1007883a 	mov	r3,r2
   15f2c:	003ff306 	br	15efc <_gp+0xffff6734>

00015f30 <memset>:
   15f30:	2005883a 	mov	r2,r4
   15f34:	2007883a 	mov	r3,r4
   15f38:	218d883a 	add	r6,r4,r6
   15f3c:	19800326 	beq	r3,r6,15f4c <memset+0x1c>
   15f40:	19400005 	stb	r5,0(r3)
   15f44:	18c00044 	addi	r3,r3,1
   15f48:	003ffc06 	br	15f3c <_gp+0xffff6774>
   15f4c:	f800283a 	ret

00015f50 <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
   15f50:	defffc04 	addi	sp,sp,-16
   15f54:	df000315 	stw	fp,12(sp)
   15f58:	df000304 	addi	fp,sp,12
   15f5c:	e13ffd15 	stw	r4,-12(fp)
   15f60:	e17ffe15 	stw	r5,-8(fp)
   15f64:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
   15f68:	e0fffe17 	ldw	r3,-8(fp)
   15f6c:	e0bffd17 	ldw	r2,-12(fp)
   15f70:	18800c26 	beq	r3,r2,15fa4 <alt_load_section+0x54>
  {
    while( to != end )
   15f74:	00000806 	br	15f98 <alt_load_section+0x48>
    {
      *to++ = *from++;
   15f78:	e0bffe17 	ldw	r2,-8(fp)
   15f7c:	10c00104 	addi	r3,r2,4
   15f80:	e0fffe15 	stw	r3,-8(fp)
   15f84:	e0fffd17 	ldw	r3,-12(fp)
   15f88:	19000104 	addi	r4,r3,4
   15f8c:	e13ffd15 	stw	r4,-12(fp)
   15f90:	18c00017 	ldw	r3,0(r3)
   15f94:	10c00015 	stw	r3,0(r2)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
   15f98:	e0fffe17 	ldw	r3,-8(fp)
   15f9c:	e0bfff17 	ldw	r2,-4(fp)
   15fa0:	18bff51e 	bne	r3,r2,15f78 <_gp+0xffff67b0>
    {
      *to++ = *from++;
    }
  }
}
   15fa4:	0001883a 	nop
   15fa8:	e037883a 	mov	sp,fp
   15fac:	df000017 	ldw	fp,0(sp)
   15fb0:	dec00104 	addi	sp,sp,4
   15fb4:	f800283a 	ret

00015fb8 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
   15fb8:	defffe04 	addi	sp,sp,-8
   15fbc:	dfc00115 	stw	ra,4(sp)
   15fc0:	df000015 	stw	fp,0(sp)
   15fc4:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
   15fc8:	01800074 	movhi	r6,1
   15fcc:	319dfe04 	addi	r6,r6,30712
   15fd0:	01400074 	movhi	r5,1
   15fd4:	295d4504 	addi	r5,r5,29972
   15fd8:	01000074 	movhi	r4,1
   15fdc:	211dfe04 	addi	r4,r4,30712
   15fe0:	0015f500 	call	15f50 <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
   15fe4:	01800074 	movhi	r6,1
   15fe8:	31800804 	addi	r6,r6,32
   15fec:	01400074 	movhi	r5,1
   15ff0:	29400804 	addi	r5,r5,32
   15ff4:	01000074 	movhi	r4,1
   15ff8:	21000804 	addi	r4,r4,32
   15ffc:	0015f500 	call	15f50 <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
   16000:	01800074 	movhi	r6,1
   16004:	319d4504 	addi	r6,r6,29972
   16008:	01400074 	movhi	r5,1
   1600c:	295cf804 	addi	r5,r5,29664
   16010:	01000074 	movhi	r4,1
   16014:	211cf804 	addi	r4,r4,29664
   16018:	0015f500 	call	15f50 <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
   1601c:	001697c0 	call	1697c <alt_dcache_flush_all>
  alt_icache_flush_all();
   16020:	0016aa80 	call	16aa8 <alt_icache_flush_all>
}
   16024:	0001883a 	nop
   16028:	e037883a 	mov	sp,fp
   1602c:	dfc00117 	ldw	ra,4(sp)
   16030:	df000017 	ldw	fp,0(sp)
   16034:	dec00204 	addi	sp,sp,8
   16038:	f800283a 	ret

0001603c <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
   1603c:	defffd04 	addi	sp,sp,-12
   16040:	dfc00215 	stw	ra,8(sp)
   16044:	df000115 	stw	fp,4(sp)
   16048:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
   1604c:	0009883a 	mov	r4,zero
   16050:	00160dc0 	call	160dc <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
   16054:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
   16058:	00161140 	call	16114 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
   1605c:	01800074 	movhi	r6,1
   16060:	319d3804 	addi	r6,r6,29920
   16064:	01400074 	movhi	r5,1
   16068:	295d3804 	addi	r5,r5,29920
   1606c:	01000074 	movhi	r4,1
   16070:	211d3804 	addi	r4,r4,29920
   16074:	0016bac0 	call	16bac <alt_io_redirect>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
   16078:	d0a0c617 	ldw	r2,-31976(gp)
   1607c:	d0e0c717 	ldw	r3,-31972(gp)
   16080:	d120c817 	ldw	r4,-31968(gp)
   16084:	200d883a 	mov	r6,r4
   16088:	180b883a 	mov	r5,r3
   1608c:	1009883a 	mov	r4,r2
   16090:	00112480 	call	11248 <main>
   16094:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
   16098:	01000044 	movi	r4,1
   1609c:	00168a40 	call	168a4 <close>
  exit (result);
   160a0:	e13fff17 	ldw	r4,-4(fp)
   160a4:	00171b00 	call	171b0 <exit>

000160a8 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
   160a8:	defffd04 	addi	sp,sp,-12
   160ac:	dfc00215 	stw	ra,8(sp)
   160b0:	df000115 	stw	fp,4(sp)
   160b4:	df000104 	addi	fp,sp,4
   160b8:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
   160bc:	d1600604 	addi	r5,gp,-32744
   160c0:	e13fff17 	ldw	r4,-4(fp)
   160c4:	0016a040 	call	16a04 <alt_dev_llist_insert>
}
   160c8:	e037883a 	mov	sp,fp
   160cc:	dfc00117 	ldw	ra,4(sp)
   160d0:	df000017 	ldw	fp,0(sp)
   160d4:	dec00204 	addi	sp,sp,8
   160d8:	f800283a 	ret

000160dc <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
   160dc:	defffd04 	addi	sp,sp,-12
   160e0:	dfc00215 	stw	ra,8(sp)
   160e4:	df000115 	stw	fp,4(sp)
   160e8:	df000104 	addi	fp,sp,4
   160ec:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_CPU, nios2_cpu);
   160f0:	0016f300 	call	16f30 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
   160f4:	00800044 	movi	r2,1
   160f8:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
   160fc:	0001883a 	nop
   16100:	e037883a 	mov	sp,fp
   16104:	dfc00117 	ldw	ra,4(sp)
   16108:	df000017 	ldw	fp,0(sp)
   1610c:	dec00204 	addi	sp,sp,8
   16110:	f800283a 	ret

00016114 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
   16114:	defffe04 	addi	sp,sp,-8
   16118:	dfc00115 	stw	ra,4(sp)
   1611c:	df000015 	stw	fp,0(sp)
   16120:	d839883a 	mov	fp,sp
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
   16124:	01000074 	movhi	r4,1
   16128:	211d4504 	addi	r4,r4,29972
   1612c:	00160a80 	call	160a8 <alt_dev_reg>
    ALTERA_AVALON_SPI_INIT ( DAC_SPI1, dac_spi1);
   16130:	0001883a 	nop
    ALTERA_AVALON_SPI_INIT ( FPGA_SPI0, fpga_spi0);
   16134:	0001883a 	nop
    ALTERA_AVALON_SPI_INIT ( PLLCFG_SPI, PLLCFG_SPI);
   16138:	0001883a 	nop
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID_QSYS_0, sysid_qsys_0);
   1613c:	0001883a 	nop
    I2C_OPENCORES_INIT ( I2C_OPENCORES_0, i2c_opencores_0);
   16140:	0001883a 	nop
}
   16144:	0001883a 	nop
   16148:	e037883a 	mov	sp,fp
   1614c:	dfc00117 	ldw	ra,4(sp)
   16150:	df000017 	ldw	fp,0(sp)
   16154:	dec00204 	addi	sp,sp,8
   16158:	f800283a 	ret

0001615c <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   1615c:	defffa04 	addi	sp,sp,-24
   16160:	dfc00515 	stw	ra,20(sp)
   16164:	df000415 	stw	fp,16(sp)
   16168:	df000404 	addi	fp,sp,16
   1616c:	e13ffd15 	stw	r4,-12(fp)
   16170:	e17ffe15 	stw	r5,-8(fp)
   16174:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   16178:	e0bffd17 	ldw	r2,-12(fp)
   1617c:	10800017 	ldw	r2,0(r2)
   16180:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
   16184:	e0bffc17 	ldw	r2,-16(fp)
   16188:	10c00a04 	addi	r3,r2,40
   1618c:	e0bffd17 	ldw	r2,-12(fp)
   16190:	10800217 	ldw	r2,8(r2)
   16194:	100f883a 	mov	r7,r2
   16198:	e1bfff17 	ldw	r6,-4(fp)
   1619c:	e17ffe17 	ldw	r5,-8(fp)
   161a0:	1809883a 	mov	r4,r3
   161a4:	001621c0 	call	1621c <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
   161a8:	e037883a 	mov	sp,fp
   161ac:	dfc00117 	ldw	ra,4(sp)
   161b0:	df000017 	ldw	fp,0(sp)
   161b4:	dec00204 	addi	sp,sp,8
   161b8:	f800283a 	ret

000161bc <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   161bc:	defffa04 	addi	sp,sp,-24
   161c0:	dfc00515 	stw	ra,20(sp)
   161c4:	df000415 	stw	fp,16(sp)
   161c8:	df000404 	addi	fp,sp,16
   161cc:	e13ffd15 	stw	r4,-12(fp)
   161d0:	e17ffe15 	stw	r5,-8(fp)
   161d4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   161d8:	e0bffd17 	ldw	r2,-12(fp)
   161dc:	10800017 	ldw	r2,0(r2)
   161e0:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
   161e4:	e0bffc17 	ldw	r2,-16(fp)
   161e8:	10c00a04 	addi	r3,r2,40
   161ec:	e0bffd17 	ldw	r2,-12(fp)
   161f0:	10800217 	ldw	r2,8(r2)
   161f4:	100f883a 	mov	r7,r2
   161f8:	e1bfff17 	ldw	r6,-4(fp)
   161fc:	e17ffe17 	ldw	r5,-8(fp)
   16200:	1809883a 	mov	r4,r3
   16204:	00163080 	call	16308 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
   16208:	e037883a 	mov	sp,fp
   1620c:	dfc00117 	ldw	ra,4(sp)
   16210:	df000017 	ldw	fp,0(sp)
   16214:	dec00204 	addi	sp,sp,8
   16218:	f800283a 	ret

0001621c <altera_avalon_jtag_uart_read>:
 */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char* buffer, int space, int flags)
{
   1621c:	defff704 	addi	sp,sp,-36
   16220:	df000815 	stw	fp,32(sp)
   16224:	df000804 	addi	fp,sp,32
   16228:	e13ffc15 	stw	r4,-16(fp)
   1622c:	e17ffd15 	stw	r5,-12(fp)
   16230:	e1bffe15 	stw	r6,-8(fp)
   16234:	e1ffff15 	stw	r7,-4(fp)
  unsigned int base = sp->base;
   16238:	e0bffc17 	ldw	r2,-16(fp)
   1623c:	10800017 	ldw	r2,0(r2)
   16240:	e0bff915 	stw	r2,-28(fp)

  char * ptr = buffer;
   16244:	e0bffd17 	ldw	r2,-12(fp)
   16248:	e0bff815 	stw	r2,-32(fp)
  char * end = buffer + space;
   1624c:	e0bffe17 	ldw	r2,-8(fp)
   16250:	e0fffd17 	ldw	r3,-12(fp)
   16254:	1885883a 	add	r2,r3,r2
   16258:	e0bffa15 	stw	r2,-24(fp)

  while (ptr < end)
   1625c:	00001206 	br	162a8 <altera_avalon_jtag_uart_read+0x8c>
  {
    unsigned int data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
   16260:	e0bff917 	ldw	r2,-28(fp)
   16264:	10800037 	ldwio	r2,0(r2)
   16268:	e0bffb15 	stw	r2,-20(fp)

    if (data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK)
   1626c:	e0bffb17 	ldw	r2,-20(fp)
   16270:	10a0000c 	andi	r2,r2,32768
   16274:	10000626 	beq	r2,zero,16290 <altera_avalon_jtag_uart_read+0x74>
      *ptr++ = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
   16278:	e0bff817 	ldw	r2,-32(fp)
   1627c:	10c00044 	addi	r3,r2,1
   16280:	e0fff815 	stw	r3,-32(fp)
   16284:	e0fffb17 	ldw	r3,-20(fp)
   16288:	10c00005 	stb	r3,0(r2)
   1628c:	00000606 	br	162a8 <altera_avalon_jtag_uart_read+0x8c>
    else if (ptr != buffer)
   16290:	e0fff817 	ldw	r3,-32(fp)
   16294:	e0bffd17 	ldw	r2,-12(fp)
   16298:	1880071e 	bne	r3,r2,162b8 <altera_avalon_jtag_uart_read+0x9c>
      break;
    else if(flags & O_NONBLOCK)
   1629c:	e0bfff17 	ldw	r2,-4(fp)
   162a0:	1090000c 	andi	r2,r2,16384
   162a4:	1000061e 	bne	r2,zero,162c0 <altera_avalon_jtag_uart_read+0xa4>
  unsigned int base = sp->base;

  char * ptr = buffer;
  char * end = buffer + space;

  while (ptr < end)
   162a8:	e0fff817 	ldw	r3,-32(fp)
   162ac:	e0bffa17 	ldw	r2,-24(fp)
   162b0:	18bfeb36 	bltu	r3,r2,16260 <_gp+0xffff6a98>
   162b4:	00000306 	br	162c4 <altera_avalon_jtag_uart_read+0xa8>
    unsigned int data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);

    if (data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK)
      *ptr++ = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
    else if (ptr != buffer)
      break;
   162b8:	0001883a 	nop
   162bc:	00000106 	br	162c4 <altera_avalon_jtag_uart_read+0xa8>
    else if(flags & O_NONBLOCK)
      break;   
   162c0:	0001883a 	nop
    
  }

  if (ptr != buffer)
   162c4:	e0fff817 	ldw	r3,-32(fp)
   162c8:	e0bffd17 	ldw	r2,-12(fp)
   162cc:	18800426 	beq	r3,r2,162e0 <altera_avalon_jtag_uart_read+0xc4>
    return ptr - buffer;
   162d0:	e0fff817 	ldw	r3,-32(fp)
   162d4:	e0bffd17 	ldw	r2,-12(fp)
   162d8:	1885c83a 	sub	r2,r3,r2
   162dc:	00000606 	br	162f8 <altera_avalon_jtag_uart_read+0xdc>
  else if (flags & O_NONBLOCK)
   162e0:	e0bfff17 	ldw	r2,-4(fp)
   162e4:	1090000c 	andi	r2,r2,16384
   162e8:	10000226 	beq	r2,zero,162f4 <altera_avalon_jtag_uart_read+0xd8>
    return -EWOULDBLOCK;
   162ec:	00bffd44 	movi	r2,-11
   162f0:	00000106 	br	162f8 <altera_avalon_jtag_uart_read+0xdc>
  else
    return -EIO;
   162f4:	00bffec4 	movi	r2,-5
}
   162f8:	e037883a 	mov	sp,fp
   162fc:	df000017 	ldw	fp,0(sp)
   16300:	dec00104 	addi	sp,sp,4
   16304:	f800283a 	ret

00016308 <altera_avalon_jtag_uart_write>:
 * one FIFOs worth of data.  But you said you didn't want to use interrupts :-)
 */

int altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
   16308:	defff904 	addi	sp,sp,-28
   1630c:	df000615 	stw	fp,24(sp)
   16310:	df000604 	addi	fp,sp,24
   16314:	e13ffc15 	stw	r4,-16(fp)
   16318:	e17ffd15 	stw	r5,-12(fp)
   1631c:	e1bffe15 	stw	r6,-8(fp)
   16320:	e1ffff15 	stw	r7,-4(fp)
  unsigned int base = sp->base;
   16324:	e0bffc17 	ldw	r2,-16(fp)
   16328:	10800017 	ldw	r2,0(r2)
   1632c:	e0bffa15 	stw	r2,-24(fp)

  const char * end = ptr + count;
   16330:	e0bffe17 	ldw	r2,-8(fp)
   16334:	e0fffd17 	ldw	r3,-12(fp)
   16338:	1885883a 	add	r2,r3,r2
   1633c:	e0bffb15 	stw	r2,-20(fp)

  while (ptr < end)
   16340:	00000e06 	br	1637c <altera_avalon_jtag_uart_write+0x74>
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
   16344:	e0bffa17 	ldw	r2,-24(fp)
   16348:	10800104 	addi	r2,r2,4
   1634c:	10800037 	ldwio	r2,0(r2)
   16350:	10bfffec 	andhi	r2,r2,65535
   16354:	10000926 	beq	r2,zero,1637c <altera_avalon_jtag_uart_write+0x74>
      IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, *ptr++);
   16358:	e0fffa17 	ldw	r3,-24(fp)
   1635c:	e0bffd17 	ldw	r2,-12(fp)
   16360:	11000044 	addi	r4,r2,1
   16364:	e13ffd15 	stw	r4,-12(fp)
   16368:	10800003 	ldbu	r2,0(r2)
   1636c:	10803fcc 	andi	r2,r2,255
   16370:	1080201c 	xori	r2,r2,128
   16374:	10bfe004 	addi	r2,r2,-128
   16378:	18800035 	stwio	r2,0(r3)
{
  unsigned int base = sp->base;

  const char * end = ptr + count;

  while (ptr < end)
   1637c:	e0fffd17 	ldw	r3,-12(fp)
   16380:	e0bffb17 	ldw	r2,-20(fp)
   16384:	18bfef36 	bltu	r3,r2,16344 <_gp+0xffff6b7c>
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
      IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, *ptr++);

  return count;
   16388:	e0bffe17 	ldw	r2,-8(fp)
}
   1638c:	e037883a 	mov	sp,fp
   16390:	df000017 	ldw	fp,0(sp)
   16394:	dec00104 	addi	sp,sp,4
   16398:	f800283a 	ret

0001639c <alt_avalon_spi_command>:

int alt_avalon_spi_command(alt_u32 base, alt_u32 slave,
                           alt_u32 write_length, const alt_u8 * write_data,
                           alt_u32 read_length, alt_u8 * read_data,
                           alt_u32 flags)
{
   1639c:	defff404 	addi	sp,sp,-48
   163a0:	df000b15 	stw	fp,44(sp)
   163a4:	df000b04 	addi	fp,sp,44
   163a8:	e13ffc15 	stw	r4,-16(fp)
   163ac:	e17ffd15 	stw	r5,-12(fp)
   163b0:	e1bffe15 	stw	r6,-8(fp)
   163b4:	e1ffff15 	stw	r7,-4(fp)
  const alt_u8 * write_end = write_data + write_length;
   163b8:	e0ffff17 	ldw	r3,-4(fp)
   163bc:	e0bffe17 	ldw	r2,-8(fp)
   163c0:	1885883a 	add	r2,r3,r2
   163c4:	e0bff815 	stw	r2,-32(fp)
  alt_u8 * read_end = read_data + read_length;
   163c8:	e0c00217 	ldw	r3,8(fp)
   163cc:	e0800117 	ldw	r2,4(fp)
   163d0:	1885883a 	add	r2,r3,r2
   163d4:	e0bff915 	stw	r2,-28(fp)

  alt_u32 write_zeros = read_length;
   163d8:	e0800117 	ldw	r2,4(fp)
   163dc:	e0bff515 	stw	r2,-44(fp)
  alt_u32 read_ignore = write_length;
   163e0:	e0bffe17 	ldw	r2,-8(fp)
   163e4:	e0bff615 	stw	r2,-40(fp)

  /* We must not send more than two bytes to the target before it has
   * returned any as otherwise it will overflow. */
  /* Unfortunately the hardware does not seem to work with credits > 1,
   * leave it at 1 for now. */
  alt_32 credits = 1;
   163e8:	00800044 	movi	r2,1
   163ec:	e0bff715 	stw	r2,-36(fp)
  /* Warning: this function is not currently safe if called in a multi-threaded
   * environment, something above must perform locking to make it safe if more
   * than one thread intends to use it.
   */

  IOWR_ALTERA_AVALON_SPI_SLAVE_SEL(base, 1 << slave);
   163f0:	e0bffc17 	ldw	r2,-16(fp)
   163f4:	10800504 	addi	r2,r2,20
   163f8:	1009883a 	mov	r4,r2
   163fc:	00c00044 	movi	r3,1
   16400:	e0bffd17 	ldw	r2,-12(fp)
   16404:	1884983a 	sll	r2,r3,r2
   16408:	20800035 	stwio	r2,0(r4)
  
  /* Set the SSO bit (force chipselect) only if the toggle flag is not set */
  if ((flags & ALT_AVALON_SPI_COMMAND_TOGGLE_SS_N) == 0) {
   1640c:	e0800317 	ldw	r2,12(fp)
   16410:	1080008c 	andi	r2,r2,2
   16414:	1000051e 	bne	r2,zero,1642c <alt_avalon_spi_command+0x90>
    IOWR_ALTERA_AVALON_SPI_CONTROL(base, ALTERA_AVALON_SPI_CONTROL_SSO_MSK);
   16418:	e0bffc17 	ldw	r2,-16(fp)
   1641c:	10800304 	addi	r2,r2,12
   16420:	1007883a 	mov	r3,r2
   16424:	00810004 	movi	r2,1024
   16428:	18800035 	stwio	r2,0(r3)
  /*
   * Discard any stale data present in the RXDATA register, in case
   * previous communication was interrupted and stale data was left
   * behind.
   */
  IORD_ALTERA_AVALON_SPI_RXDATA(base);
   1642c:	e0bffc17 	ldw	r2,-16(fp)
   16430:	10800037 	ldwio	r2,0(r2)
  for ( ; ; )
  {
    
    do
    {
      status = IORD_ALTERA_AVALON_SPI_STATUS(base);
   16434:	e0bffc17 	ldw	r2,-16(fp)
   16438:	10800204 	addi	r2,r2,8
   1643c:	10800037 	ldwio	r2,0(r2)
   16440:	e0bffa15 	stw	r2,-24(fp)
    }
    while (((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) == 0 || credits == 0) &&
   16444:	e0bffa17 	ldw	r2,-24(fp)
   16448:	1080100c 	andi	r2,r2,64
            (status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) == 0);
   1644c:	10000226 	beq	r2,zero,16458 <alt_avalon_spi_command+0xbc>
    
    do
    {
      status = IORD_ALTERA_AVALON_SPI_STATUS(base);
    }
    while (((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) == 0 || credits == 0) &&
   16450:	e0bff717 	ldw	r2,-36(fp)
   16454:	1000031e 	bne	r2,zero,16464 <alt_avalon_spi_command+0xc8>
            (status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) == 0);
   16458:	e0bffa17 	ldw	r2,-24(fp)
   1645c:	1080200c 	andi	r2,r2,128
    
    do
    {
      status = IORD_ALTERA_AVALON_SPI_STATUS(base);
    }
    while (((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) == 0 || credits == 0) &&
   16460:	103ff426 	beq	r2,zero,16434 <_gp+0xffff6c6c>
            (status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) == 0);

    if ((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) != 0 && credits > 0)
   16464:	e0bffa17 	ldw	r2,-24(fp)
   16468:	1080100c 	andi	r2,r2,64
   1646c:	10001e26 	beq	r2,zero,164e8 <alt_avalon_spi_command+0x14c>
   16470:	e0bff717 	ldw	r2,-36(fp)
   16474:	00801c0e 	bge	zero,r2,164e8 <alt_avalon_spi_command+0x14c>
    {
      credits--;
   16478:	e0bff717 	ldw	r2,-36(fp)
   1647c:	10bfffc4 	addi	r2,r2,-1
   16480:	e0bff715 	stw	r2,-36(fp)

      if (write_data < write_end)
   16484:	e0ffff17 	ldw	r3,-4(fp)
   16488:	e0bff817 	ldw	r2,-32(fp)
   1648c:	18800a2e 	bgeu	r3,r2,164b8 <alt_avalon_spi_command+0x11c>
        IOWR_ALTERA_AVALON_SPI_TXDATA(base, *write_data++);
   16490:	e0bffc17 	ldw	r2,-16(fp)
   16494:	10800104 	addi	r2,r2,4
   16498:	1009883a 	mov	r4,r2
   1649c:	e0bfff17 	ldw	r2,-4(fp)
   164a0:	10c00044 	addi	r3,r2,1
   164a4:	e0ffff15 	stw	r3,-4(fp)
   164a8:	10800003 	ldbu	r2,0(r2)
   164ac:	10803fcc 	andi	r2,r2,255
   164b0:	20800035 	stwio	r2,0(r4)
   164b4:	00000c06 	br	164e8 <alt_avalon_spi_command+0x14c>
      else if (write_zeros > 0)
   164b8:	e0bff517 	ldw	r2,-44(fp)
   164bc:	10000826 	beq	r2,zero,164e0 <alt_avalon_spi_command+0x144>
      {
        write_zeros--;
   164c0:	e0bff517 	ldw	r2,-44(fp)
   164c4:	10bfffc4 	addi	r2,r2,-1
   164c8:	e0bff515 	stw	r2,-44(fp)
        IOWR_ALTERA_AVALON_SPI_TXDATA(base, 0);
   164cc:	e0bffc17 	ldw	r2,-16(fp)
   164d0:	10800104 	addi	r2,r2,4
   164d4:	0007883a 	mov	r3,zero
   164d8:	10c00035 	stwio	r3,0(r2)
   164dc:	00000206 	br	164e8 <alt_avalon_spi_command+0x14c>
      }
      else
        credits = -1024;
   164e0:	00bf0004 	movi	r2,-1024
   164e4:	e0bff715 	stw	r2,-36(fp)
    };

    if ((status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) != 0)
   164e8:	e0bffa17 	ldw	r2,-24(fp)
   164ec:	1080200c 	andi	r2,r2,128
   164f0:	103fd026 	beq	r2,zero,16434 <_gp+0xffff6c6c>
    {
      alt_u32 rxdata = IORD_ALTERA_AVALON_SPI_RXDATA(base);
   164f4:	e0bffc17 	ldw	r2,-16(fp)
   164f8:	10800037 	ldwio	r2,0(r2)
   164fc:	e0bffb15 	stw	r2,-20(fp)

      if (read_ignore > 0)
   16500:	e0bff617 	ldw	r2,-40(fp)
   16504:	10000426 	beq	r2,zero,16518 <alt_avalon_spi_command+0x17c>
        read_ignore--;
   16508:	e0bff617 	ldw	r2,-40(fp)
   1650c:	10bfffc4 	addi	r2,r2,-1
   16510:	e0bff615 	stw	r2,-40(fp)
   16514:	00000506 	br	1652c <alt_avalon_spi_command+0x190>
      else
        *read_data++ = (alt_u8)rxdata;
   16518:	e0800217 	ldw	r2,8(fp)
   1651c:	10c00044 	addi	r3,r2,1
   16520:	e0c00215 	stw	r3,8(fp)
   16524:	e0fffb17 	ldw	r3,-20(fp)
   16528:	10c00005 	stb	r3,0(r2)
      credits++;
   1652c:	e0bff717 	ldw	r2,-36(fp)
   16530:	10800044 	addi	r2,r2,1
   16534:	e0bff715 	stw	r2,-36(fp)

      if (read_ignore == 0 && read_data == read_end)
   16538:	e0bff617 	ldw	r2,-40(fp)
   1653c:	103fbd1e 	bne	r2,zero,16434 <_gp+0xffff6c6c>
   16540:	e0c00217 	ldw	r3,8(fp)
   16544:	e0bff917 	ldw	r2,-28(fp)
   16548:	18bfba1e 	bne	r3,r2,16434 <_gp+0xffff6c6c>
  }

  /* Wait until the interface has finished transmitting */
  do
  {
    status = IORD_ALTERA_AVALON_SPI_STATUS(base);
   1654c:	e0bffc17 	ldw	r2,-16(fp)
   16550:	10800204 	addi	r2,r2,8
   16554:	10800037 	ldwio	r2,0(r2)
   16558:	e0bffa15 	stw	r2,-24(fp)
  }
  while ((status & ALTERA_AVALON_SPI_STATUS_TMT_MSK) == 0);
   1655c:	e0bffa17 	ldw	r2,-24(fp)
   16560:	1080080c 	andi	r2,r2,32
   16564:	103ff926 	beq	r2,zero,1654c <_gp+0xffff6d84>

  /* Clear SSO (release chipselect) unless the caller is going to
   * keep using this chip
   */
  if ((flags & ALT_AVALON_SPI_COMMAND_MERGE) == 0)
   16568:	e0800317 	ldw	r2,12(fp)
   1656c:	1080004c 	andi	r2,r2,1
   16570:	1000041e 	bne	r2,zero,16584 <alt_avalon_spi_command+0x1e8>
    IOWR_ALTERA_AVALON_SPI_CONTROL(base, 0);
   16574:	e0bffc17 	ldw	r2,-16(fp)
   16578:	10800304 	addi	r2,r2,12
   1657c:	0007883a 	mov	r3,zero
   16580:	10c00035 	stwio	r3,0(r2)

  return read_length;
   16584:	e0800117 	ldw	r2,4(fp)
}
   16588:	e037883a 	mov	sp,fp
   1658c:	df000017 	ldw	fp,0(sp)
   16590:	dec00104 	addi	sp,sp,4
   16594:	f800283a 	ret

00016598 <I2C_init>:
      clk = freuqency of the clock driving this component  ( in Hz)
      speed = SCL speed ie 100K, 400K ...            (in Hz)
15-OCT-07 initial release
*****************************************************************/
void I2C_init(alt_u32 base,alt_u32 clk,alt_u32 speed)
{
   16598:	defffa04 	addi	sp,sp,-24
   1659c:	dfc00515 	stw	ra,20(sp)
   165a0:	df000415 	stw	fp,16(sp)
   165a4:	df000404 	addi	fp,sp,16
   165a8:	e13ffd15 	stw	r4,-12(fp)
   165ac:	e17ffe15 	stw	r5,-8(fp)
   165b0:	e1bfff15 	stw	r6,-4(fp)
  alt_u32 prescale = (clk/( 5 * speed))-1;
   165b4:	01400144 	movi	r5,5
   165b8:	e13fff17 	ldw	r4,-4(fp)
   165bc:	001372c0 	call	1372c <__mulsi3>
   165c0:	100b883a 	mov	r5,r2
   165c4:	e13ffe17 	ldw	r4,-8(fp)
   165c8:	00136700 	call	13670 <__udivsi3>
   165cc:	10bfffc4 	addi	r2,r2,-1
   165d0:	e0bffc15 	stw	r2,-16(fp)
#ifdef  I2C_DEBUG
        printf(" Initializing  I2C at 0x%x, \n\twith clock speed 0x%x \n\tand SCL speed 0x%x \n\tand prescale 0x%x\n",base,clk,speed,prescale);
#endif
  IOWR_I2C_OPENCORES_CTR(base, 0x00); /* turn off the core*/
   165d4:	e0bffd17 	ldw	r2,-12(fp)
   165d8:	10800204 	addi	r2,r2,8
   165dc:	0007883a 	mov	r3,zero
   165e0:	10c00035 	stwio	r3,0(r2)

  IOWR_I2C_OPENCORES_CR(base, I2C_OPENCORES_CR_IACK_MSK); /* clearn any pening IRQ*/
   165e4:	e0bffd17 	ldw	r2,-12(fp)
   165e8:	10800404 	addi	r2,r2,16
   165ec:	1007883a 	mov	r3,r2
   165f0:	00800044 	movi	r2,1
   165f4:	18800035 	stwio	r2,0(r3)

  IOWR_I2C_OPENCORES_PRERLO(base, (0xff & prescale));  /* load low presacle bit*/
   165f8:	e0bffd17 	ldw	r2,-12(fp)
   165fc:	e0fffc17 	ldw	r3,-16(fp)
   16600:	18c03fcc 	andi	r3,r3,255
   16604:	10c00035 	stwio	r3,0(r2)

  IOWR_I2C_OPENCORES_PRERHI(base, (0xff & (prescale>>8)));  /* load upper prescale bit */
   16608:	e0bffd17 	ldw	r2,-12(fp)
   1660c:	10800104 	addi	r2,r2,4
   16610:	1007883a 	mov	r3,r2
   16614:	e0bffc17 	ldw	r2,-16(fp)
   16618:	1004d23a 	srli	r2,r2,8
   1661c:	10803fcc 	andi	r2,r2,255
   16620:	18800035 	stwio	r2,0(r3)

  IOWR_I2C_OPENCORES_CTR(base, I2C_OPENCORES_CTR_EN_MSK); /* turn on the core*/
   16624:	e0bffd17 	ldw	r2,-12(fp)
   16628:	10800204 	addi	r2,r2,8
   1662c:	1007883a 	mov	r3,r2
   16630:	00802004 	movi	r2,128
   16634:	18800035 	stwio	r2,0(r3)

}
   16638:	0001883a 	nop
   1663c:	e037883a 	mov	sp,fp
   16640:	dfc00117 	ldw	ra,4(sp)
   16644:	df000017 	ldw	fp,0(sp)
   16648:	dec00204 	addi	sp,sp,8
   1664c:	f800283a 	ret

00016650 <I2C_start>:
       0 if address is acknowledged
       1 if address was not acknowledged
15-OCT-07 initial release
*****************************************************************/
int I2C_start(alt_u32 base, alt_u32 add, alt_u32 read)
{
   16650:	defffb04 	addi	sp,sp,-20
   16654:	df000415 	stw	fp,16(sp)
   16658:	df000404 	addi	fp,sp,16
   1665c:	e13ffd15 	stw	r4,-12(fp)
   16660:	e17ffe15 	stw	r5,-8(fp)
   16664:	e1bfff15 	stw	r6,-4(fp)
	int retries = 0;
   16668:	e03ffc15 	stw	zero,-16(fp)
#ifdef  I2C_DEBUG
        printf(" Start  I2C at 0x%x, \n\twith address 0x%x \n\tand read 0x%x \n\tand prescale 0x%x\n",base,add,read);
#endif

          /* transmit the address shifted by one and the read/write bit*/
  IOWR_I2C_OPENCORES_TXR(base, ((add<<1) + (0x1 & read)));
   1666c:	e0bffd17 	ldw	r2,-12(fp)
   16670:	10800304 	addi	r2,r2,12
   16674:	1007883a 	mov	r3,r2
   16678:	e0bffe17 	ldw	r2,-8(fp)
   1667c:	1085883a 	add	r2,r2,r2
   16680:	1009883a 	mov	r4,r2
   16684:	e0bfff17 	ldw	r2,-4(fp)
   16688:	1080004c 	andi	r2,r2,1
   1668c:	2085883a 	add	r2,r4,r2
   16690:	18800035 	stwio	r2,0(r3)

          /* set start and write  bits which will start the transaction*/
  IOWR_I2C_OPENCORES_CR(base, I2C_OPENCORES_CR_STA_MSK | I2C_OPENCORES_CR_WR_MSK );
   16694:	e0bffd17 	ldw	r2,-12(fp)
   16698:	10800404 	addi	r2,r2,16
   1669c:	1007883a 	mov	r3,r2
   166a0:	00802404 	movi	r2,144
   166a4:	18800035 	stwio	r2,0(r3)

          /* wait for the trnasaction to be over.*/
  while( (IORD_I2C_OPENCORES_SR(base) & I2C_OPENCORES_SR_TIP_MSK) && (retries++ < MAX_RETRIES));
   166a8:	0001883a 	nop
   166ac:	e0bffd17 	ldw	r2,-12(fp)
   166b0:	10800404 	addi	r2,r2,16
   166b4:	10800037 	ldwio	r2,0(r2)
   166b8:	1080008c 	andi	r2,r2,2
   166bc:	10000526 	beq	r2,zero,166d4 <I2C_start+0x84>
   166c0:	e0bffc17 	ldw	r2,-16(fp)
   166c4:	10c00044 	addi	r3,r2,1
   166c8:	e0fffc15 	stw	r3,-16(fp)
   166cc:	1080fa10 	cmplti	r2,r2,1000
   166d0:	103ff61e 	bne	r2,zero,166ac <_gp+0xffff6ee4>

         /* now check to see if the address was acknowledged */
   if((IORD_I2C_OPENCORES_SR(base) & I2C_OPENCORES_SR_RXNACK_MSK) || retries >= MAX_RETRIES)
   166d4:	e0bffd17 	ldw	r2,-12(fp)
   166d8:	10800404 	addi	r2,r2,16
   166dc:	10800037 	ldwio	r2,0(r2)
   166e0:	1080200c 	andi	r2,r2,128
   166e4:	1000031e 	bne	r2,zero,166f4 <I2C_start+0xa4>
   166e8:	e0bffc17 	ldw	r2,-16(fp)
   166ec:	1080fa10 	cmplti	r2,r2,1000
   166f0:	1000021e 	bne	r2,zero,166fc <I2C_start+0xac>
   {
#ifdef  I2C_DEBUG
        printf("\tNOACK\n");
#endif
        return (I2C_NOACK);
   166f4:	00800044 	movi	r2,1
   166f8:	00000106 	br	16700 <I2C_start+0xb0>
   else
   {
#ifdef  I2C_DEBUG
        printf("\tACK\n");
#endif
       return (I2C_ACK);
   166fc:	0005883a 	mov	r2,zero
   }
}
   16700:	e037883a 	mov	sp,fp
   16704:	df000017 	ldw	fp,0(sp)
   16708:	dec00104 	addi	sp,sp,4
   1670c:	f800283a 	ret

00016710 <I2C_read>:
return value
       byte read back.
15-OCT-07 initial release
*****************************************************************/
alt_u32 I2C_read(alt_u32 base,alt_u32 last)
{
   16710:	defffc04 	addi	sp,sp,-16
   16714:	df000315 	stw	fp,12(sp)
   16718:	df000304 	addi	fp,sp,12
   1671c:	e13ffe15 	stw	r4,-8(fp)
   16720:	e17fff15 	stw	r5,-4(fp)
	int retries = 0;
   16724:	e03ffd15 	stw	zero,-12(fp)
#ifdef  I2C_DEBUG
        printf(" Read I2C at 0x%x, \n\twith last0x%x\n",base,last);
#endif
  if( last)
   16728:	e0bfff17 	ldw	r2,-4(fp)
   1672c:	10000626 	beq	r2,zero,16748 <I2C_read+0x38>
  {
               /* start a read and no ack and stop bit*/
           IOWR_I2C_OPENCORES_CR(base, I2C_OPENCORES_CR_RD_MSK |
   16730:	e0bffe17 	ldw	r2,-8(fp)
   16734:	10800404 	addi	r2,r2,16
   16738:	1007883a 	mov	r3,r2
   1673c:	00801a04 	movi	r2,104
   16740:	18800035 	stwio	r2,0(r3)
   16744:	00000506 	br	1675c <I2C_read+0x4c>
               I2C_OPENCORES_CR_NACK_MSK | I2C_OPENCORES_CR_STO_MSK);
  }
  else
  {
          /* start read*/
          IOWR_I2C_OPENCORES_CR(base, I2C_OPENCORES_CR_RD_MSK );
   16748:	e0bffe17 	ldw	r2,-8(fp)
   1674c:	10800404 	addi	r2,r2,16
   16750:	1007883a 	mov	r3,r2
   16754:	00800804 	movi	r2,32
   16758:	18800035 	stwio	r2,0(r3)
  }
          /* wait for the trnasaction to be over.*/
  while( (IORD_I2C_OPENCORES_SR(base) & I2C_OPENCORES_SR_TIP_MSK) && (retries++ < MAX_RETRIES));
   1675c:	0001883a 	nop
   16760:	e0bffe17 	ldw	r2,-8(fp)
   16764:	10800404 	addi	r2,r2,16
   16768:	10800037 	ldwio	r2,0(r2)
   1676c:	1080008c 	andi	r2,r2,2
   16770:	10000526 	beq	r2,zero,16788 <I2C_read+0x78>
   16774:	e0bffd17 	ldw	r2,-12(fp)
   16778:	10c00044 	addi	r3,r2,1
   1677c:	e0fffd15 	stw	r3,-12(fp)
   16780:	1080fa10 	cmplti	r2,r2,1000
   16784:	103ff61e 	bne	r2,zero,16760 <_gp+0xffff6f98>

         /* now read the data */
        return (IORD_I2C_OPENCORES_RXR(base));
   16788:	e0bffe17 	ldw	r2,-8(fp)
   1678c:	10800304 	addi	r2,r2,12
   16790:	10800037 	ldwio	r2,0(r2)

}
   16794:	e037883a 	mov	sp,fp
   16798:	df000017 	ldw	fp,0(sp)
   1679c:	dec00104 	addi	sp,sp,4
   167a0:	f800283a 	ret

000167a4 <I2C_write>:
       0 if address is acknowledged
       1 if address was not acknowledged
15-OCT-07 initial release
*****************************************************************/
alt_u32 I2C_write(alt_u32 base,alt_u8 data, alt_u32 last)
{
   167a4:	defffb04 	addi	sp,sp,-20
   167a8:	df000415 	stw	fp,16(sp)
   167ac:	df000404 	addi	fp,sp,16
   167b0:	e13ffd15 	stw	r4,-12(fp)
   167b4:	2805883a 	mov	r2,r5
   167b8:	e1bfff15 	stw	r6,-4(fp)
   167bc:	e0bffe05 	stb	r2,-8(fp)
	int retries = 0;
   167c0:	e03ffc15 	stw	zero,-16(fp)
  #ifdef  I2C_DEBUG
        printf(" Read I2C at 0x%x, \n\twith data 0x%x,\n\twith last0x%x\n",base,data,last);
#endif
                 /* transmit the data*/
  IOWR_I2C_OPENCORES_TXR(base, data);
   167c4:	e0bffd17 	ldw	r2,-12(fp)
   167c8:	10800304 	addi	r2,r2,12
   167cc:	1007883a 	mov	r3,r2
   167d0:	e0bffe03 	ldbu	r2,-8(fp)
   167d4:	18800035 	stwio	r2,0(r3)

  if( last)
   167d8:	e0bfff17 	ldw	r2,-4(fp)
   167dc:	10000626 	beq	r2,zero,167f8 <I2C_write+0x54>
  {
               /* start a read and no ack and stop bit*/
           IOWR_I2C_OPENCORES_CR(base, I2C_OPENCORES_CR_WR_MSK |
   167e0:	e0bffd17 	ldw	r2,-12(fp)
   167e4:	10800404 	addi	r2,r2,16
   167e8:	1007883a 	mov	r3,r2
   167ec:	00801404 	movi	r2,80
   167f0:	18800035 	stwio	r2,0(r3)
   167f4:	00000506 	br	1680c <I2C_write+0x68>
               I2C_OPENCORES_CR_STO_MSK);
  }
  else
  {
          /* start read*/
          IOWR_I2C_OPENCORES_CR(base, I2C_OPENCORES_CR_WR_MSK );
   167f8:	e0bffd17 	ldw	r2,-12(fp)
   167fc:	10800404 	addi	r2,r2,16
   16800:	1007883a 	mov	r3,r2
   16804:	00800404 	movi	r2,16
   16808:	18800035 	stwio	r2,0(r3)
  }
           /* wait for the trnasaction to be over.*/
  while( (IORD_I2C_OPENCORES_SR(base) & I2C_OPENCORES_SR_TIP_MSK) && (retries++ < MAX_RETRIES));
   1680c:	0001883a 	nop
   16810:	e0bffd17 	ldw	r2,-12(fp)
   16814:	10800404 	addi	r2,r2,16
   16818:	10800037 	ldwio	r2,0(r2)
   1681c:	1080008c 	andi	r2,r2,2
   16820:	10000526 	beq	r2,zero,16838 <I2C_write+0x94>
   16824:	e0bffc17 	ldw	r2,-16(fp)
   16828:	10c00044 	addi	r3,r2,1
   1682c:	e0fffc15 	stw	r3,-16(fp)
   16830:	1080fa10 	cmplti	r2,r2,1000
   16834:	103ff61e 	bne	r2,zero,16810 <_gp+0xffff7048>

         /* now check to see if the address was acknowledged */
   if(IORD_I2C_OPENCORES_SR(base) & I2C_OPENCORES_SR_RXNACK_MSK)
   16838:	e0bffd17 	ldw	r2,-12(fp)
   1683c:	10800404 	addi	r2,r2,16
   16840:	10800037 	ldwio	r2,0(r2)
   16844:	1080200c 	andi	r2,r2,128
   16848:	10000226 	beq	r2,zero,16854 <I2C_write+0xb0>
   {
#ifdef  I2C_DEBUG
        printf("\tNOACK\n");
#endif
        return (I2C_NOACK);
   1684c:	00800044 	movi	r2,1
   16850:	00000106 	br	16858 <I2C_write+0xb4>
   else
   {
#ifdef  I2C_DEBUG
        printf("\tACK\n");
#endif
       return (I2C_ACK);
   16854:	0005883a 	mov	r2,zero
   }

}
   16858:	e037883a 	mov	sp,fp
   1685c:	df000017 	ldw	fp,0(sp)
   16860:	dec00104 	addi	sp,sp,4
   16864:	f800283a 	ret

00016868 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   16868:	defffe04 	addi	sp,sp,-8
   1686c:	dfc00115 	stw	ra,4(sp)
   16870:	df000015 	stw	fp,0(sp)
   16874:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   16878:	d0a00917 	ldw	r2,-32732(gp)
   1687c:	10000326 	beq	r2,zero,1688c <alt_get_errno+0x24>
   16880:	d0a00917 	ldw	r2,-32732(gp)
   16884:	103ee83a 	callr	r2
   16888:	00000106 	br	16890 <alt_get_errno+0x28>
   1688c:	d0a0c904 	addi	r2,gp,-31964
}
   16890:	e037883a 	mov	sp,fp
   16894:	dfc00117 	ldw	ra,4(sp)
   16898:	df000017 	ldw	fp,0(sp)
   1689c:	dec00204 	addi	sp,sp,8
   168a0:	f800283a 	ret

000168a4 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
   168a4:	defffb04 	addi	sp,sp,-20
   168a8:	dfc00415 	stw	ra,16(sp)
   168ac:	df000315 	stw	fp,12(sp)
   168b0:	df000304 	addi	fp,sp,12
   168b4:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
   168b8:	e0bfff17 	ldw	r2,-4(fp)
   168bc:	10000816 	blt	r2,zero,168e0 <close+0x3c>
   168c0:	01400304 	movi	r5,12
   168c4:	e13fff17 	ldw	r4,-4(fp)
   168c8:	001372c0 	call	1372c <__mulsi3>
   168cc:	1007883a 	mov	r3,r2
   168d0:	00800074 	movhi	r2,1
   168d4:	109d5a04 	addi	r2,r2,30056
   168d8:	1885883a 	add	r2,r3,r2
   168dc:	00000106 	br	168e4 <close+0x40>
   168e0:	0005883a 	mov	r2,zero
   168e4:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
   168e8:	e0bffd17 	ldw	r2,-12(fp)
   168ec:	10001926 	beq	r2,zero,16954 <close+0xb0>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
   168f0:	e0bffd17 	ldw	r2,-12(fp)
   168f4:	10800017 	ldw	r2,0(r2)
   168f8:	10800417 	ldw	r2,16(r2)
   168fc:	10000626 	beq	r2,zero,16918 <close+0x74>
   16900:	e0bffd17 	ldw	r2,-12(fp)
   16904:	10800017 	ldw	r2,0(r2)
   16908:	10800417 	ldw	r2,16(r2)
   1690c:	e13ffd17 	ldw	r4,-12(fp)
   16910:	103ee83a 	callr	r2
   16914:	00000106 	br	1691c <close+0x78>
   16918:	0005883a 	mov	r2,zero
   1691c:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
   16920:	e13fff17 	ldw	r4,-4(fp)
   16924:	0016eac0 	call	16eac <alt_release_fd>
    if (rval < 0)
   16928:	e0bffe17 	ldw	r2,-8(fp)
   1692c:	1000070e 	bge	r2,zero,1694c <close+0xa8>
    {
      ALT_ERRNO = -rval;
   16930:	00168680 	call	16868 <alt_get_errno>
   16934:	1007883a 	mov	r3,r2
   16938:	e0bffe17 	ldw	r2,-8(fp)
   1693c:	0085c83a 	sub	r2,zero,r2
   16940:	18800015 	stw	r2,0(r3)
      return -1;
   16944:	00bfffc4 	movi	r2,-1
   16948:	00000706 	br	16968 <close+0xc4>
    }
    return 0;
   1694c:	0005883a 	mov	r2,zero
   16950:	00000506 	br	16968 <close+0xc4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
   16954:	00168680 	call	16868 <alt_get_errno>
   16958:	1007883a 	mov	r3,r2
   1695c:	00801444 	movi	r2,81
   16960:	18800015 	stw	r2,0(r3)
    return -1;
   16964:	00bfffc4 	movi	r2,-1
  }
}
   16968:	e037883a 	mov	sp,fp
   1696c:	dfc00117 	ldw	ra,4(sp)
   16970:	df000017 	ldw	fp,0(sp)
   16974:	dec00204 	addi	sp,sp,8
   16978:	f800283a 	ret

0001697c <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
   1697c:	deffff04 	addi	sp,sp,-4
   16980:	df000015 	stw	fp,0(sp)
   16984:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
   16988:	0001883a 	nop
   1698c:	e037883a 	mov	sp,fp
   16990:	df000017 	ldw	fp,0(sp)
   16994:	dec00104 	addi	sp,sp,4
   16998:	f800283a 	ret

0001699c <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
   1699c:	defffc04 	addi	sp,sp,-16
   169a0:	df000315 	stw	fp,12(sp)
   169a4:	df000304 	addi	fp,sp,12
   169a8:	e13ffd15 	stw	r4,-12(fp)
   169ac:	e17ffe15 	stw	r5,-8(fp)
   169b0:	e1bfff15 	stw	r6,-4(fp)
  return len;
   169b4:	e0bfff17 	ldw	r2,-4(fp)
}
   169b8:	e037883a 	mov	sp,fp
   169bc:	df000017 	ldw	fp,0(sp)
   169c0:	dec00104 	addi	sp,sp,4
   169c4:	f800283a 	ret

000169c8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   169c8:	defffe04 	addi	sp,sp,-8
   169cc:	dfc00115 	stw	ra,4(sp)
   169d0:	df000015 	stw	fp,0(sp)
   169d4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   169d8:	d0a00917 	ldw	r2,-32732(gp)
   169dc:	10000326 	beq	r2,zero,169ec <alt_get_errno+0x24>
   169e0:	d0a00917 	ldw	r2,-32732(gp)
   169e4:	103ee83a 	callr	r2
   169e8:	00000106 	br	169f0 <alt_get_errno+0x28>
   169ec:	d0a0c904 	addi	r2,gp,-31964
}
   169f0:	e037883a 	mov	sp,fp
   169f4:	dfc00117 	ldw	ra,4(sp)
   169f8:	df000017 	ldw	fp,0(sp)
   169fc:	dec00204 	addi	sp,sp,8
   16a00:	f800283a 	ret

00016a04 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
   16a04:	defffa04 	addi	sp,sp,-24
   16a08:	dfc00515 	stw	ra,20(sp)
   16a0c:	df000415 	stw	fp,16(sp)
   16a10:	df000404 	addi	fp,sp,16
   16a14:	e13ffe15 	stw	r4,-8(fp)
   16a18:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
   16a1c:	e0bffe17 	ldw	r2,-8(fp)
   16a20:	10000326 	beq	r2,zero,16a30 <alt_dev_llist_insert+0x2c>
   16a24:	e0bffe17 	ldw	r2,-8(fp)
   16a28:	10800217 	ldw	r2,8(r2)
   16a2c:	1000061e 	bne	r2,zero,16a48 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
   16a30:	00169c80 	call	169c8 <alt_get_errno>
   16a34:	1007883a 	mov	r3,r2
   16a38:	00800584 	movi	r2,22
   16a3c:	18800015 	stw	r2,0(r3)
    return -EINVAL;
   16a40:	00bffa84 	movi	r2,-22
   16a44:	00001306 	br	16a94 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
   16a48:	e0bffe17 	ldw	r2,-8(fp)
   16a4c:	e0ffff17 	ldw	r3,-4(fp)
   16a50:	e0fffc15 	stw	r3,-16(fp)
   16a54:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   16a58:	e0bffd17 	ldw	r2,-12(fp)
   16a5c:	e0fffc17 	ldw	r3,-16(fp)
   16a60:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   16a64:	e0bffc17 	ldw	r2,-16(fp)
   16a68:	10c00017 	ldw	r3,0(r2)
   16a6c:	e0bffd17 	ldw	r2,-12(fp)
   16a70:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   16a74:	e0bffc17 	ldw	r2,-16(fp)
   16a78:	10800017 	ldw	r2,0(r2)
   16a7c:	e0fffd17 	ldw	r3,-12(fp)
   16a80:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   16a84:	e0bffc17 	ldw	r2,-16(fp)
   16a88:	e0fffd17 	ldw	r3,-12(fp)
   16a8c:	10c00015 	stw	r3,0(r2)

  return 0;  
   16a90:	0005883a 	mov	r2,zero
}
   16a94:	e037883a 	mov	sp,fp
   16a98:	dfc00117 	ldw	ra,4(sp)
   16a9c:	df000017 	ldw	fp,0(sp)
   16aa0:	dec00204 	addi	sp,sp,8
   16aa4:	f800283a 	ret

00016aa8 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
   16aa8:	deffff04 	addi	sp,sp,-4
   16aac:	df000015 	stw	fp,0(sp)
   16ab0:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
#endif
}
   16ab4:	0001883a 	nop
   16ab8:	e037883a 	mov	sp,fp
   16abc:	df000017 	ldw	fp,0(sp)
   16ac0:	dec00104 	addi	sp,sp,4
   16ac4:	f800283a 	ret

00016ac8 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
   16ac8:	defff804 	addi	sp,sp,-32
   16acc:	dfc00715 	stw	ra,28(sp)
   16ad0:	df000615 	stw	fp,24(sp)
   16ad4:	dc000515 	stw	r16,20(sp)
   16ad8:	df000604 	addi	fp,sp,24
   16adc:	e13ffb15 	stw	r4,-20(fp)
   16ae0:	e17ffc15 	stw	r5,-16(fp)
   16ae4:	e1bffd15 	stw	r6,-12(fp)
   16ae8:	e1fffe15 	stw	r7,-8(fp)
  int old;

  old = open (name, flags, mode);
   16aec:	e1bffe17 	ldw	r6,-8(fp)
   16af0:	e17ffd17 	ldw	r5,-12(fp)
   16af4:	e13ffc17 	ldw	r4,-16(fp)
   16af8:	0016d500 	call	16d50 <open>
   16afc:	e0bffa15 	stw	r2,-24(fp)

  if (old >= 0)
   16b00:	e0bffa17 	ldw	r2,-24(fp)
   16b04:	10002216 	blt	r2,zero,16b90 <alt_open_fd+0xc8>
  {
    fd->dev      = alt_fd_list[old].dev;
   16b08:	04000074 	movhi	r16,1
   16b0c:	841d5a04 	addi	r16,r16,30056
   16b10:	e0bffa17 	ldw	r2,-24(fp)
   16b14:	01400304 	movi	r5,12
   16b18:	1009883a 	mov	r4,r2
   16b1c:	001372c0 	call	1372c <__mulsi3>
   16b20:	8085883a 	add	r2,r16,r2
   16b24:	10c00017 	ldw	r3,0(r2)
   16b28:	e0bffb17 	ldw	r2,-20(fp)
   16b2c:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
   16b30:	04000074 	movhi	r16,1
   16b34:	841d5a04 	addi	r16,r16,30056
   16b38:	e0bffa17 	ldw	r2,-24(fp)
   16b3c:	01400304 	movi	r5,12
   16b40:	1009883a 	mov	r4,r2
   16b44:	001372c0 	call	1372c <__mulsi3>
   16b48:	8085883a 	add	r2,r16,r2
   16b4c:	10800104 	addi	r2,r2,4
   16b50:	10c00017 	ldw	r3,0(r2)
   16b54:	e0bffb17 	ldw	r2,-20(fp)
   16b58:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
   16b5c:	04000074 	movhi	r16,1
   16b60:	841d5a04 	addi	r16,r16,30056
   16b64:	e0bffa17 	ldw	r2,-24(fp)
   16b68:	01400304 	movi	r5,12
   16b6c:	1009883a 	mov	r4,r2
   16b70:	001372c0 	call	1372c <__mulsi3>
   16b74:	8085883a 	add	r2,r16,r2
   16b78:	10800204 	addi	r2,r2,8
   16b7c:	10c00017 	ldw	r3,0(r2)
   16b80:	e0bffb17 	ldw	r2,-20(fp)
   16b84:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
   16b88:	e13ffa17 	ldw	r4,-24(fp)
   16b8c:	0016eac0 	call	16eac <alt_release_fd>
  }
} 
   16b90:	0001883a 	nop
   16b94:	e6ffff04 	addi	sp,fp,-4
   16b98:	dfc00217 	ldw	ra,8(sp)
   16b9c:	df000117 	ldw	fp,4(sp)
   16ba0:	dc000017 	ldw	r16,0(sp)
   16ba4:	dec00304 	addi	sp,sp,12
   16ba8:	f800283a 	ret

00016bac <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
   16bac:	defffb04 	addi	sp,sp,-20
   16bb0:	dfc00415 	stw	ra,16(sp)
   16bb4:	df000315 	stw	fp,12(sp)
   16bb8:	df000304 	addi	fp,sp,12
   16bbc:	e13ffd15 	stw	r4,-12(fp)
   16bc0:	e17ffe15 	stw	r5,-8(fp)
   16bc4:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
   16bc8:	01c07fc4 	movi	r7,511
   16bcc:	01800044 	movi	r6,1
   16bd0:	e17ffd17 	ldw	r5,-12(fp)
   16bd4:	01000074 	movhi	r4,1
   16bd8:	211d5d04 	addi	r4,r4,30068
   16bdc:	0016ac80 	call	16ac8 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
   16be0:	01c07fc4 	movi	r7,511
   16be4:	000d883a 	mov	r6,zero
   16be8:	e17ffe17 	ldw	r5,-8(fp)
   16bec:	01000074 	movhi	r4,1
   16bf0:	211d5a04 	addi	r4,r4,30056
   16bf4:	0016ac80 	call	16ac8 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
   16bf8:	01c07fc4 	movi	r7,511
   16bfc:	01800044 	movi	r6,1
   16c00:	e17fff17 	ldw	r5,-4(fp)
   16c04:	01000074 	movhi	r4,1
   16c08:	211d6004 	addi	r4,r4,30080
   16c0c:	0016ac80 	call	16ac8 <alt_open_fd>
}  
   16c10:	0001883a 	nop
   16c14:	e037883a 	mov	sp,fp
   16c18:	dfc00117 	ldw	ra,4(sp)
   16c1c:	df000017 	ldw	fp,0(sp)
   16c20:	dec00204 	addi	sp,sp,8
   16c24:	f800283a 	ret

00016c28 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   16c28:	defffe04 	addi	sp,sp,-8
   16c2c:	dfc00115 	stw	ra,4(sp)
   16c30:	df000015 	stw	fp,0(sp)
   16c34:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   16c38:	d0a00917 	ldw	r2,-32732(gp)
   16c3c:	10000326 	beq	r2,zero,16c4c <alt_get_errno+0x24>
   16c40:	d0a00917 	ldw	r2,-32732(gp)
   16c44:	103ee83a 	callr	r2
   16c48:	00000106 	br	16c50 <alt_get_errno+0x28>
   16c4c:	d0a0c904 	addi	r2,gp,-31964
}
   16c50:	e037883a 	mov	sp,fp
   16c54:	dfc00117 	ldw	ra,4(sp)
   16c58:	df000017 	ldw	fp,0(sp)
   16c5c:	dec00204 	addi	sp,sp,8
   16c60:	f800283a 	ret

00016c64 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
   16c64:	defffb04 	addi	sp,sp,-20
   16c68:	dfc00415 	stw	ra,16(sp)
   16c6c:	df000315 	stw	fp,12(sp)
   16c70:	dc000215 	stw	r16,8(sp)
   16c74:	df000304 	addi	fp,sp,12
   16c78:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
   16c7c:	e0bffe17 	ldw	r2,-8(fp)
   16c80:	10800217 	ldw	r2,8(r2)
   16c84:	10d00034 	orhi	r3,r2,16384
   16c88:	e0bffe17 	ldw	r2,-8(fp)
   16c8c:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   16c90:	e03ffd15 	stw	zero,-12(fp)
   16c94:	00002306 	br	16d24 <alt_file_locked+0xc0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   16c98:	04000074 	movhi	r16,1
   16c9c:	841d5a04 	addi	r16,r16,30056
   16ca0:	e0bffd17 	ldw	r2,-12(fp)
   16ca4:	01400304 	movi	r5,12
   16ca8:	1009883a 	mov	r4,r2
   16cac:	001372c0 	call	1372c <__mulsi3>
   16cb0:	8085883a 	add	r2,r16,r2
   16cb4:	10c00017 	ldw	r3,0(r2)
   16cb8:	e0bffe17 	ldw	r2,-8(fp)
   16cbc:	10800017 	ldw	r2,0(r2)
   16cc0:	1880151e 	bne	r3,r2,16d18 <alt_file_locked+0xb4>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   16cc4:	04000074 	movhi	r16,1
   16cc8:	841d5a04 	addi	r16,r16,30056
   16ccc:	e0bffd17 	ldw	r2,-12(fp)
   16cd0:	01400304 	movi	r5,12
   16cd4:	1009883a 	mov	r4,r2
   16cd8:	001372c0 	call	1372c <__mulsi3>
   16cdc:	8085883a 	add	r2,r16,r2
   16ce0:	10800204 	addi	r2,r2,8
   16ce4:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   16ce8:	10000b0e 	bge	r2,zero,16d18 <alt_file_locked+0xb4>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
   16cec:	01400304 	movi	r5,12
   16cf0:	e13ffd17 	ldw	r4,-12(fp)
   16cf4:	001372c0 	call	1372c <__mulsi3>
   16cf8:	1007883a 	mov	r3,r2
   16cfc:	00800074 	movhi	r2,1
   16d00:	109d5a04 	addi	r2,r2,30056
   16d04:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   16d08:	e0bffe17 	ldw	r2,-8(fp)
   16d0c:	18800226 	beq	r3,r2,16d18 <alt_file_locked+0xb4>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
   16d10:	00bffcc4 	movi	r2,-13
   16d14:	00000806 	br	16d38 <alt_file_locked+0xd4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   16d18:	e0bffd17 	ldw	r2,-12(fp)
   16d1c:	10800044 	addi	r2,r2,1
   16d20:	e0bffd15 	stw	r2,-12(fp)
   16d24:	d0a00817 	ldw	r2,-32736(gp)
   16d28:	1007883a 	mov	r3,r2
   16d2c:	e0bffd17 	ldw	r2,-12(fp)
   16d30:	18bfd92e 	bgeu	r3,r2,16c98 <_gp+0xffff74d0>
    }
  }
  
  /* The device is not locked */
 
  return 0;
   16d34:	0005883a 	mov	r2,zero
}
   16d38:	e6ffff04 	addi	sp,fp,-4
   16d3c:	dfc00217 	ldw	ra,8(sp)
   16d40:	df000117 	ldw	fp,4(sp)
   16d44:	dc000017 	ldw	r16,0(sp)
   16d48:	dec00304 	addi	sp,sp,12
   16d4c:	f800283a 	ret

00016d50 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
   16d50:	defff604 	addi	sp,sp,-40
   16d54:	dfc00915 	stw	ra,36(sp)
   16d58:	df000815 	stw	fp,32(sp)
   16d5c:	df000804 	addi	fp,sp,32
   16d60:	e13ffd15 	stw	r4,-12(fp)
   16d64:	e17ffe15 	stw	r5,-8(fp)
   16d68:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
   16d6c:	00bfffc4 	movi	r2,-1
   16d70:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
   16d74:	00bffb44 	movi	r2,-19
   16d78:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
   16d7c:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
   16d80:	d1600604 	addi	r5,gp,-32744
   16d84:	e13ffd17 	ldw	r4,-12(fp)
   16d88:	0016f540 	call	16f54 <alt_find_dev>
   16d8c:	e0bff815 	stw	r2,-32(fp)
   16d90:	e0bff817 	ldw	r2,-32(fp)
   16d94:	1000051e 	bne	r2,zero,16dac <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
   16d98:	e13ffd17 	ldw	r4,-12(fp)
   16d9c:	0016fe40 	call	16fe4 <alt_find_file>
   16da0:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
   16da4:	00800044 	movi	r2,1
   16da8:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
   16dac:	e0bff817 	ldw	r2,-32(fp)
   16db0:	10002b26 	beq	r2,zero,16e60 <open+0x110>
  {
    if ((index = alt_get_fd (dev)) < 0)
   16db4:	e13ff817 	ldw	r4,-32(fp)
   16db8:	00170ec0 	call	170ec <alt_get_fd>
   16dbc:	e0bff915 	stw	r2,-28(fp)
   16dc0:	e0bff917 	ldw	r2,-28(fp)
   16dc4:	1000030e 	bge	r2,zero,16dd4 <open+0x84>
    {
      status = index;
   16dc8:	e0bff917 	ldw	r2,-28(fp)
   16dcc:	e0bffa15 	stw	r2,-24(fp)
   16dd0:	00002506 	br	16e68 <open+0x118>
    }
    else
    {
      fd = &alt_fd_list[index];
   16dd4:	01400304 	movi	r5,12
   16dd8:	e13ff917 	ldw	r4,-28(fp)
   16ddc:	001372c0 	call	1372c <__mulsi3>
   16de0:	1007883a 	mov	r3,r2
   16de4:	00800074 	movhi	r2,1
   16de8:	109d5a04 	addi	r2,r2,30056
   16dec:	1885883a 	add	r2,r3,r2
   16df0:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
   16df4:	e0fffe17 	ldw	r3,-8(fp)
   16df8:	00900034 	movhi	r2,16384
   16dfc:	10bfffc4 	addi	r2,r2,-1
   16e00:	1886703a 	and	r3,r3,r2
   16e04:	e0bffc17 	ldw	r2,-16(fp)
   16e08:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
   16e0c:	e0bffb17 	ldw	r2,-20(fp)
   16e10:	1000051e 	bne	r2,zero,16e28 <open+0xd8>
   16e14:	e13ffc17 	ldw	r4,-16(fp)
   16e18:	0016c640 	call	16c64 <alt_file_locked>
   16e1c:	e0bffa15 	stw	r2,-24(fp)
   16e20:	e0bffa17 	ldw	r2,-24(fp)
   16e24:	10001016 	blt	r2,zero,16e68 <open+0x118>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
   16e28:	e0bff817 	ldw	r2,-32(fp)
   16e2c:	10800317 	ldw	r2,12(r2)
   16e30:	10000826 	beq	r2,zero,16e54 <open+0x104>
   16e34:	e0bff817 	ldw	r2,-32(fp)
   16e38:	10800317 	ldw	r2,12(r2)
   16e3c:	e1ffff17 	ldw	r7,-4(fp)
   16e40:	e1bffe17 	ldw	r6,-8(fp)
   16e44:	e17ffd17 	ldw	r5,-12(fp)
   16e48:	e13ffc17 	ldw	r4,-16(fp)
   16e4c:	103ee83a 	callr	r2
   16e50:	00000106 	br	16e58 <open+0x108>
   16e54:	0005883a 	mov	r2,zero
   16e58:	e0bffa15 	stw	r2,-24(fp)
   16e5c:	00000206 	br	16e68 <open+0x118>
      }
    }
  }
  else
  {
    status = -ENODEV;
   16e60:	00bffb44 	movi	r2,-19
   16e64:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
   16e68:	e0bffa17 	ldw	r2,-24(fp)
   16e6c:	1000090e 	bge	r2,zero,16e94 <open+0x144>
  {
    alt_release_fd (index);  
   16e70:	e13ff917 	ldw	r4,-28(fp)
   16e74:	0016eac0 	call	16eac <alt_release_fd>
    ALT_ERRNO = -status;
   16e78:	0016c280 	call	16c28 <alt_get_errno>
   16e7c:	1007883a 	mov	r3,r2
   16e80:	e0bffa17 	ldw	r2,-24(fp)
   16e84:	0085c83a 	sub	r2,zero,r2
   16e88:	18800015 	stw	r2,0(r3)
    return -1;
   16e8c:	00bfffc4 	movi	r2,-1
   16e90:	00000106 	br	16e98 <open+0x148>
  }
  
  /* return the reference upon success */

  return index;
   16e94:	e0bff917 	ldw	r2,-28(fp)
}
   16e98:	e037883a 	mov	sp,fp
   16e9c:	dfc00117 	ldw	ra,4(sp)
   16ea0:	df000017 	ldw	fp,0(sp)
   16ea4:	dec00204 	addi	sp,sp,8
   16ea8:	f800283a 	ret

00016eac <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
   16eac:	defffc04 	addi	sp,sp,-16
   16eb0:	dfc00315 	stw	ra,12(sp)
   16eb4:	df000215 	stw	fp,8(sp)
   16eb8:	dc000115 	stw	r16,4(sp)
   16ebc:	df000204 	addi	fp,sp,8
   16ec0:	e13ffe15 	stw	r4,-8(fp)
  if (fd > 2)
   16ec4:	e0bffe17 	ldw	r2,-8(fp)
   16ec8:	108000d0 	cmplti	r2,r2,3
   16ecc:	1000111e 	bne	r2,zero,16f14 <alt_release_fd+0x68>
  {
    alt_fd_list[fd].fd_flags = 0;
   16ed0:	04000074 	movhi	r16,1
   16ed4:	841d5a04 	addi	r16,r16,30056
   16ed8:	e0bffe17 	ldw	r2,-8(fp)
   16edc:	01400304 	movi	r5,12
   16ee0:	1009883a 	mov	r4,r2
   16ee4:	001372c0 	call	1372c <__mulsi3>
   16ee8:	8085883a 	add	r2,r16,r2
   16eec:	10800204 	addi	r2,r2,8
   16ef0:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
   16ef4:	04000074 	movhi	r16,1
   16ef8:	841d5a04 	addi	r16,r16,30056
   16efc:	e0bffe17 	ldw	r2,-8(fp)
   16f00:	01400304 	movi	r5,12
   16f04:	1009883a 	mov	r4,r2
   16f08:	001372c0 	call	1372c <__mulsi3>
   16f0c:	8085883a 	add	r2,r16,r2
   16f10:	10000015 	stw	zero,0(r2)
  }
}
   16f14:	0001883a 	nop
   16f18:	e6ffff04 	addi	sp,fp,-4
   16f1c:	dfc00217 	ldw	ra,8(sp)
   16f20:	df000117 	ldw	fp,4(sp)
   16f24:	dc000017 	ldw	r16,0(sp)
   16f28:	dec00304 	addi	sp,sp,12
   16f2c:	f800283a 	ret

00016f30 <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
   16f30:	deffff04 	addi	sp,sp,-4
   16f34:	df000015 	stw	fp,0(sp)
   16f38:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
   16f3c:	000170fa 	wrctl	ienable,zero
}
   16f40:	0001883a 	nop
   16f44:	e037883a 	mov	sp,fp
   16f48:	df000017 	ldw	fp,0(sp)
   16f4c:	dec00104 	addi	sp,sp,4
   16f50:	f800283a 	ret

00016f54 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
   16f54:	defffa04 	addi	sp,sp,-24
   16f58:	dfc00515 	stw	ra,20(sp)
   16f5c:	df000415 	stw	fp,16(sp)
   16f60:	df000404 	addi	fp,sp,16
   16f64:	e13ffe15 	stw	r4,-8(fp)
   16f68:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
   16f6c:	e0bfff17 	ldw	r2,-4(fp)
   16f70:	10800017 	ldw	r2,0(r2)
   16f74:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
   16f78:	e13ffe17 	ldw	r4,-8(fp)
   16f7c:	00172000 	call	17200 <strlen>
   16f80:	10800044 	addi	r2,r2,1
   16f84:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   16f88:	00000d06 	br	16fc0 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
   16f8c:	e0bffc17 	ldw	r2,-16(fp)
   16f90:	10800217 	ldw	r2,8(r2)
   16f94:	e0fffd17 	ldw	r3,-12(fp)
   16f98:	180d883a 	mov	r6,r3
   16f9c:	e17ffe17 	ldw	r5,-8(fp)
   16fa0:	1009883a 	mov	r4,r2
   16fa4:	00171d00 	call	171d0 <memcmp>
   16fa8:	1000021e 	bne	r2,zero,16fb4 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
   16fac:	e0bffc17 	ldw	r2,-16(fp)
   16fb0:	00000706 	br	16fd0 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
   16fb4:	e0bffc17 	ldw	r2,-16(fp)
   16fb8:	10800017 	ldw	r2,0(r2)
   16fbc:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   16fc0:	e0fffc17 	ldw	r3,-16(fp)
   16fc4:	e0bfff17 	ldw	r2,-4(fp)
   16fc8:	18bff01e 	bne	r3,r2,16f8c <_gp+0xffff77c4>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
   16fcc:	0005883a 	mov	r2,zero
}
   16fd0:	e037883a 	mov	sp,fp
   16fd4:	dfc00117 	ldw	ra,4(sp)
   16fd8:	df000017 	ldw	fp,0(sp)
   16fdc:	dec00204 	addi	sp,sp,8
   16fe0:	f800283a 	ret

00016fe4 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
   16fe4:	defffb04 	addi	sp,sp,-20
   16fe8:	dfc00415 	stw	ra,16(sp)
   16fec:	df000315 	stw	fp,12(sp)
   16ff0:	df000304 	addi	fp,sp,12
   16ff4:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
   16ff8:	d0a00417 	ldw	r2,-32752(gp)
   16ffc:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   17000:	00003106 	br	170c8 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
   17004:	e0bffd17 	ldw	r2,-12(fp)
   17008:	10800217 	ldw	r2,8(r2)
   1700c:	1009883a 	mov	r4,r2
   17010:	00172000 	call	17200 <strlen>
   17014:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
   17018:	e0bffd17 	ldw	r2,-12(fp)
   1701c:	10c00217 	ldw	r3,8(r2)
   17020:	e0bffe17 	ldw	r2,-8(fp)
   17024:	10bfffc4 	addi	r2,r2,-1
   17028:	1885883a 	add	r2,r3,r2
   1702c:	10800003 	ldbu	r2,0(r2)
   17030:	10803fcc 	andi	r2,r2,255
   17034:	1080201c 	xori	r2,r2,128
   17038:	10bfe004 	addi	r2,r2,-128
   1703c:	10800bd8 	cmpnei	r2,r2,47
   17040:	1000031e 	bne	r2,zero,17050 <alt_find_file+0x6c>
    {
      len -= 1;
   17044:	e0bffe17 	ldw	r2,-8(fp)
   17048:	10bfffc4 	addi	r2,r2,-1
   1704c:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   17050:	e0bffe17 	ldw	r2,-8(fp)
   17054:	e0ffff17 	ldw	r3,-4(fp)
   17058:	1885883a 	add	r2,r3,r2
   1705c:	10800003 	ldbu	r2,0(r2)
   17060:	10803fcc 	andi	r2,r2,255
   17064:	1080201c 	xori	r2,r2,128
   17068:	10bfe004 	addi	r2,r2,-128
   1706c:	10800be0 	cmpeqi	r2,r2,47
   17070:	1000081e 	bne	r2,zero,17094 <alt_find_file+0xb0>
   17074:	e0bffe17 	ldw	r2,-8(fp)
   17078:	e0ffff17 	ldw	r3,-4(fp)
   1707c:	1885883a 	add	r2,r3,r2
   17080:	10800003 	ldbu	r2,0(r2)
   17084:	10803fcc 	andi	r2,r2,255
   17088:	1080201c 	xori	r2,r2,128
   1708c:	10bfe004 	addi	r2,r2,-128
   17090:	10000a1e 	bne	r2,zero,170bc <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
   17094:	e0bffd17 	ldw	r2,-12(fp)
   17098:	10800217 	ldw	r2,8(r2)
   1709c:	e0fffe17 	ldw	r3,-8(fp)
   170a0:	180d883a 	mov	r6,r3
   170a4:	e17fff17 	ldw	r5,-4(fp)
   170a8:	1009883a 	mov	r4,r2
   170ac:	00171d00 	call	171d0 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   170b0:	1000021e 	bne	r2,zero,170bc <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
   170b4:	e0bffd17 	ldw	r2,-12(fp)
   170b8:	00000706 	br	170d8 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
   170bc:	e0bffd17 	ldw	r2,-12(fp)
   170c0:	10800017 	ldw	r2,0(r2)
   170c4:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   170c8:	e0fffd17 	ldw	r3,-12(fp)
   170cc:	d0a00404 	addi	r2,gp,-32752
   170d0:	18bfcc1e 	bne	r3,r2,17004 <_gp+0xffff783c>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
   170d4:	0005883a 	mov	r2,zero
}
   170d8:	e037883a 	mov	sp,fp
   170dc:	dfc00117 	ldw	ra,4(sp)
   170e0:	df000017 	ldw	fp,0(sp)
   170e4:	dec00204 	addi	sp,sp,8
   170e8:	f800283a 	ret

000170ec <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
   170ec:	defffa04 	addi	sp,sp,-24
   170f0:	dfc00515 	stw	ra,20(sp)
   170f4:	df000415 	stw	fp,16(sp)
   170f8:	dc000315 	stw	r16,12(sp)
   170fc:	df000404 	addi	fp,sp,16
   17100:	e13ffe15 	stw	r4,-8(fp)
  alt_32 i;
  int rc = -EMFILE;
   17104:	00bffa04 	movi	r2,-24
   17108:	e0bffd15 	stw	r2,-12(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   1710c:	e03ffc15 	stw	zero,-16(fp)
   17110:	00001d06 	br	17188 <alt_get_fd+0x9c>
  {
    if (!alt_fd_list[i].dev)
   17114:	04000074 	movhi	r16,1
   17118:	841d5a04 	addi	r16,r16,30056
   1711c:	e0bffc17 	ldw	r2,-16(fp)
   17120:	01400304 	movi	r5,12
   17124:	1009883a 	mov	r4,r2
   17128:	001372c0 	call	1372c <__mulsi3>
   1712c:	8085883a 	add	r2,r16,r2
   17130:	10800017 	ldw	r2,0(r2)
   17134:	1000111e 	bne	r2,zero,1717c <alt_get_fd+0x90>
    {
      alt_fd_list[i].dev = dev;
   17138:	04000074 	movhi	r16,1
   1713c:	841d5a04 	addi	r16,r16,30056
   17140:	e0bffc17 	ldw	r2,-16(fp)
   17144:	01400304 	movi	r5,12
   17148:	1009883a 	mov	r4,r2
   1714c:	001372c0 	call	1372c <__mulsi3>
   17150:	8085883a 	add	r2,r16,r2
   17154:	e0fffe17 	ldw	r3,-8(fp)
   17158:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
   1715c:	d0e00817 	ldw	r3,-32736(gp)
   17160:	e0bffc17 	ldw	r2,-16(fp)
   17164:	1880020e 	bge	r3,r2,17170 <alt_get_fd+0x84>
      {
        alt_max_fd = i;
   17168:	e0bffc17 	ldw	r2,-16(fp)
   1716c:	d0a00815 	stw	r2,-32736(gp)
      }
      rc = i;
   17170:	e0bffc17 	ldw	r2,-16(fp)
   17174:	e0bffd15 	stw	r2,-12(fp)
      goto alt_get_fd_exit;
   17178:	00000606 	br	17194 <alt_get_fd+0xa8>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   1717c:	e0bffc17 	ldw	r2,-16(fp)
   17180:	10800044 	addi	r2,r2,1
   17184:	e0bffc15 	stw	r2,-16(fp)
   17188:	e0bffc17 	ldw	r2,-16(fp)
   1718c:	10800810 	cmplti	r2,r2,32
   17190:	103fe01e 	bne	r2,zero,17114 <_gp+0xffff794c>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
   17194:	e0bffd17 	ldw	r2,-12(fp)
}
   17198:	e6ffff04 	addi	sp,fp,-4
   1719c:	dfc00217 	ldw	ra,8(sp)
   171a0:	df000117 	ldw	fp,4(sp)
   171a4:	dc000017 	ldw	r16,0(sp)
   171a8:	dec00304 	addi	sp,sp,12
   171ac:	f800283a 	ret

000171b0 <exit>:
   171b0:	defffe04 	addi	sp,sp,-8
   171b4:	000b883a 	mov	r5,zero
   171b8:	dc000015 	stw	r16,0(sp)
   171bc:	dfc00115 	stw	ra,4(sp)
   171c0:	2021883a 	mov	r16,r4
   171c4:	001721c0 	call	1721c <__call_exitprocs>
   171c8:	8009883a 	mov	r4,r16
   171cc:	00173ac0 	call	173ac <_exit>

000171d0 <memcmp>:
   171d0:	218d883a 	add	r6,r4,r6
   171d4:	21800826 	beq	r4,r6,171f8 <memcmp+0x28>
   171d8:	20800003 	ldbu	r2,0(r4)
   171dc:	28c00003 	ldbu	r3,0(r5)
   171e0:	10c00226 	beq	r2,r3,171ec <memcmp+0x1c>
   171e4:	10c5c83a 	sub	r2,r2,r3
   171e8:	f800283a 	ret
   171ec:	21000044 	addi	r4,r4,1
   171f0:	29400044 	addi	r5,r5,1
   171f4:	003ff706 	br	171d4 <_gp+0xffff7a0c>
   171f8:	0005883a 	mov	r2,zero
   171fc:	f800283a 	ret

00017200 <strlen>:
   17200:	2005883a 	mov	r2,r4
   17204:	10c00007 	ldb	r3,0(r2)
   17208:	18000226 	beq	r3,zero,17214 <strlen+0x14>
   1720c:	10800044 	addi	r2,r2,1
   17210:	003ffc06 	br	17204 <_gp+0xffff7a3c>
   17214:	1105c83a 	sub	r2,r2,r4
   17218:	f800283a 	ret

0001721c <__call_exitprocs>:
   1721c:	defff504 	addi	sp,sp,-44
   17220:	dd000515 	stw	r20,20(sp)
   17224:	05000074 	movhi	r20,1
   17228:	dc800315 	stw	r18,12(sp)
   1722c:	dfc00a15 	stw	ra,40(sp)
   17230:	df000915 	stw	fp,36(sp)
   17234:	ddc00815 	stw	r23,32(sp)
   17238:	dd800715 	stw	r22,28(sp)
   1723c:	dd400615 	stw	r21,24(sp)
   17240:	dcc00415 	stw	r19,16(sp)
   17244:	dc400215 	stw	r17,8(sp)
   17248:	dc000115 	stw	r16,4(sp)
   1724c:	d9000015 	stw	r4,0(sp)
   17250:	2825883a 	mov	r18,r5
   17254:	a51dfc04 	addi	r20,r20,30704
   17258:	a4400017 	ldw	r17,0(r20)
   1725c:	8cc00c17 	ldw	r19,48(r17)
   17260:	8c400c04 	addi	r17,r17,48
   17264:	98004526 	beq	r19,zero,1737c <__call_exitprocs+0x160>
   17268:	9c000117 	ldw	r16,4(r19)
   1726c:	00900034 	movhi	r2,16384
   17270:	10bfffc4 	addi	r2,r2,-1
   17274:	9d402217 	ldw	r21,136(r19)
   17278:	85bfffc4 	addi	r22,r16,-1
   1727c:	80a1883a 	add	r16,r16,r2
   17280:	8421883a 	add	r16,r16,r16
   17284:	8421883a 	add	r16,r16,r16
   17288:	ac2f883a 	add	r23,r21,r16
   1728c:	84000204 	addi	r16,r16,8
   17290:	9c21883a 	add	r16,r19,r16
   17294:	b0002716 	blt	r22,zero,17334 <__call_exitprocs+0x118>
   17298:	90000726 	beq	r18,zero,172b8 <__call_exitprocs+0x9c>
   1729c:	a800041e 	bne	r21,zero,172b0 <__call_exitprocs+0x94>
   172a0:	b5bfffc4 	addi	r22,r22,-1
   172a4:	bdffff04 	addi	r23,r23,-4
   172a8:	843fff04 	addi	r16,r16,-4
   172ac:	003ff906 	br	17294 <_gp+0xffff7acc>
   172b0:	b9002017 	ldw	r4,128(r23)
   172b4:	913ffa1e 	bne	r18,r4,172a0 <_gp+0xffff7ad8>
   172b8:	99000117 	ldw	r4,4(r19)
   172bc:	82000017 	ldw	r8,0(r16)
   172c0:	213fffc4 	addi	r4,r4,-1
   172c4:	b100021e 	bne	r22,r4,172d0 <__call_exitprocs+0xb4>
   172c8:	9d800115 	stw	r22,4(r19)
   172cc:	00000106 	br	172d4 <__call_exitprocs+0xb8>
   172d0:	80000015 	stw	zero,0(r16)
   172d4:	403ff226 	beq	r8,zero,172a0 <_gp+0xffff7ad8>
   172d8:	9f000117 	ldw	fp,4(r19)
   172dc:	a8000526 	beq	r21,zero,172f4 <__call_exitprocs+0xd8>
   172e0:	00800044 	movi	r2,1
   172e4:	1592983a 	sll	r9,r2,r22
   172e8:	a9404017 	ldw	r5,256(r21)
   172ec:	494a703a 	and	r5,r9,r5
   172f0:	2800021e 	bne	r5,zero,172fc <__call_exitprocs+0xe0>
   172f4:	403ee83a 	callr	r8
   172f8:	00000906 	br	17320 <__call_exitprocs+0x104>
   172fc:	a9004117 	ldw	r4,260(r21)
   17300:	4908703a 	and	r4,r9,r4
   17304:	2000041e 	bne	r4,zero,17318 <__call_exitprocs+0xfc>
   17308:	b9400017 	ldw	r5,0(r23)
   1730c:	d9000017 	ldw	r4,0(sp)
   17310:	403ee83a 	callr	r8
   17314:	00000206 	br	17320 <__call_exitprocs+0x104>
   17318:	b9000017 	ldw	r4,0(r23)
   1731c:	403ee83a 	callr	r8
   17320:	99000117 	ldw	r4,4(r19)
   17324:	e13fcc1e 	bne	fp,r4,17258 <_gp+0xffff7a90>
   17328:	89000017 	ldw	r4,0(r17)
   1732c:	993fdc26 	beq	r19,r4,172a0 <_gp+0xffff7ad8>
   17330:	003fc906 	br	17258 <_gp+0xffff7a90>
   17334:	00800034 	movhi	r2,0
   17338:	10800004 	addi	r2,r2,0
   1733c:	10000f26 	beq	r2,zero,1737c <__call_exitprocs+0x160>
   17340:	99400117 	ldw	r5,4(r19)
   17344:	99000017 	ldw	r4,0(r19)
   17348:	2800091e 	bne	r5,zero,17370 <__call_exitprocs+0x154>
   1734c:	20000826 	beq	r4,zero,17370 <__call_exitprocs+0x154>
   17350:	89000015 	stw	r4,0(r17)
   17354:	a8000226 	beq	r21,zero,17360 <__call_exitprocs+0x144>
   17358:	a809883a 	mov	r4,r21
   1735c:	00000000 	call	0 <__reset-0x10000>
   17360:	9809883a 	mov	r4,r19
   17364:	00000000 	call	0 <__reset-0x10000>
   17368:	8cc00017 	ldw	r19,0(r17)
   1736c:	003fbd06 	br	17264 <_gp+0xffff7a9c>
   17370:	9823883a 	mov	r17,r19
   17374:	2027883a 	mov	r19,r4
   17378:	003fba06 	br	17264 <_gp+0xffff7a9c>
   1737c:	dfc00a17 	ldw	ra,40(sp)
   17380:	df000917 	ldw	fp,36(sp)
   17384:	ddc00817 	ldw	r23,32(sp)
   17388:	dd800717 	ldw	r22,28(sp)
   1738c:	dd400617 	ldw	r21,24(sp)
   17390:	dd000517 	ldw	r20,20(sp)
   17394:	dcc00417 	ldw	r19,16(sp)
   17398:	dc800317 	ldw	r18,12(sp)
   1739c:	dc400217 	ldw	r17,8(sp)
   173a0:	dc000117 	ldw	r16,4(sp)
   173a4:	dec00b04 	addi	sp,sp,44
   173a8:	f800283a 	ret

000173ac <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
   173ac:	defffd04 	addi	sp,sp,-12
   173b0:	df000215 	stw	fp,8(sp)
   173b4:	df000204 	addi	fp,sp,8
   173b8:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
   173bc:	0001883a 	nop
   173c0:	e0bfff17 	ldw	r2,-4(fp)
   173c4:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
   173c8:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
   173cc:	10000226 	beq	r2,zero,173d8 <_exit+0x2c>
    ALT_SIM_FAIL();
   173d0:	002af070 	cmpltui	zero,zero,43969
   173d4:	00000106 	br	173dc <_exit+0x30>
  } else {
    ALT_SIM_PASS();
   173d8:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
   173dc:	003fff06 	br	173dc <_gp+0xffff7c14>
