// Seed: 1637640737
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = id_7;
  wand id_15;
  assign #1 id_15 = (id_6) - 1;
  wire id_16, id_17;
endmodule
module module_1 (
    input  tri0  id_0,
    output tri   id_1,
    output tri   id_2,
    output uwire id_3,
    output tri1  id_4
);
  wire id_6, id_7, id_8, id_9;
  module_0(
      id_8, id_9, id_6, id_9, id_6, id_6, id_7, id_7, id_8, id_7, id_9, id_6, id_6, id_7
  );
endmodule
