# Reading E:/Download/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do controller_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/Download/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/intelProjects/controller {E:/intelProjects/controller/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:28 on Dec 26,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/intelProjects/controller" E:/intelProjects/controller/controller.v 
# -- Compiling module controller
# -- Compiling module fsm
# 
# Top level modules:
# 	controller
# End time: 11:07:28 on Dec 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/intelProjects/controller/simulation/modelsim {E:/intelProjects/controller/simulation/modelsim/controller.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:28 on Dec 26,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/intelProjects/controller/simulation/modelsim" E:/intelProjects/controller/simulation/modelsim/controller.vt 
# -- Compiling module controller_vlg_tst
# 
# Top level modules:
# 	controller_vlg_tst
# End time: 11:07:28 on Dec 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxii_ver -L rtl_work -L work -voptargs="+acc"  controller_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxii_ver -L rtl_work -L work -voptargs=""+acc"" controller_vlg_tst 
# Start time: 11:07:28 on Dec 26,2018
# Loading work.controller_vlg_tst
# Loading work.controller
# Loading work.fsm
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# ** Note: $stop    : E:/intelProjects/controller/simulation/modelsim/controller.vt(103)
#    Time: 865 ns  Iteration: 0  Instance: /controller_vlg_tst
# Break in Module controller_vlg_tst at E:/intelProjects/controller/simulation/modelsim/controller.vt line 103
# End time: 11:34:29 on Dec 26,2018, Elapsed time: 0:27:01
# Errors: 0, Warnings: 0
