// Seed: 2195396261
module module_0 (
    output supply1 id_0,
    input wire id_1,
    input supply1 id_2
);
  wire id_4;
  always @(posedge 1) begin : LABEL_0
    begin : LABEL_0
      id_0 = 1;
    end
  end
endmodule
module module_1 (
    output uwire id_0,
    output wand id_1,
    input supply1 id_2,
    output tri0 id_3,
    output supply0 id_4,
    input tri0 id_5,
    input tri1 id_6,
    input wor id_7,
    input tri1 id_8,
    input tri id_9,
    input uwire id_10,
    input supply1 id_11,
    output uwire id_12,
    input uwire id_13,
    output supply0 id_14,
    output uwire id_15,
    input tri0 id_16,
    output supply0 id_17,
    input tri0 id_18,
    input wire id_19,
    input wor id_20,
    input tri0 id_21,
    input tri1 id_22,
    input tri id_23,
    output wor id_24
);
  always force id_0 = "";
  module_0 modCall_1 (
      id_0,
      id_9,
      id_18
  );
  assign modCall_1.type_1 = 0;
endmodule
