// Seed: 2386178521
module module_0 (
    input wor   id_0,
    input uwire id_1
);
  wire id_3, id_4;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    input logic id_2,
    input wire id_3,
    input tri id_4,
    input tri id_5,
    output wand id_6,
    output wor id_7,
    input tri id_8,
    id_15,
    input uwire id_9,
    id_16,
    output tri0 id_10,
    input wor id_11,
    input tri1 id_12,
    input supply1 id_13
);
  always assign id_6 = id_2;
  id_17(
      id_1 ? 1 : id_13
  );
  module_0 modCall_1 (
      id_0,
      id_11
  );
  assign modCall_1.id_0 = 0;
endmodule
