// Seed: 2413009574
module module_0;
  assign id_1 = id_1;
endmodule
module module_1 (
    output wire id_0,
    output wire id_1,
    input  tri0 id_2,
    input  tri0 id_3,
    input  tri1 id_4,
    input  wor  id_5,
    input  wire id_6,
    output tri1 id_7
);
  id_9(
      .id_0(id_1),
      .id_1(1),
      .id_2(1),
      .id_3(1),
      .id_4(id_4),
      .id_5((id_6)),
      .id_6(id_6),
      .id_7(1 - 1)
  ); module_0();
  assign id_1 = 1;
endmodule
