/*
 * Copyright (c) 2024, Barcelona Supercomputing Center
 * Contact: mess             [at] bsc [dot] es
 *          pouya.esmaili    [at] bsc [dot] es
 *          petar.radojkovic [at] bsc [dot] es
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *
 *     * Redistributions of source code must retain the above copyright notice,
 *       this list of conditions and the following disclaimer.
 *
 *     * Redistributions in binary form must reproduce the above copyright
 *       notice, this list of conditions and the following disclaimer in the
 *       documentation and/or other materials provided with the distribution.
 *
 *     * Neither the name of the copyright holder nor the names
 *       of its contributors may be used to endorse or promote products
 *       derived from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */


#include <stdio.h>
#include <unistd.h>
#include "utils.h"

#include <iostream>


void print_usage(char *argv[], char* usage)
{
    fprintf(stderr,"Usage: %s %s", argv[0], usage);
}

void STREAM_copy_0(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_0:\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_0;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_2(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_2:\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_2;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_4(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_4:\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_4;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_6(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_6:\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_6;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_8(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_8:\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_8;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_10(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_10:\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_10;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_12(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_12:\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_12;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_14(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_14:\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_14;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_16(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_16:\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_16;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_18(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_18:\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_18;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_20(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_20:\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_20;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_22(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_22:\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_22;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_24(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_24:\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_24;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_26(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_26:\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_26;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_28(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_28:\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_28;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_30(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_30:\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_30;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_32(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_32:\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_32;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_34(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_34:\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_34;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_36(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_36:\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_36;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_38(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_38:\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_38;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_40(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_40:\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_40;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_42(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_42:\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_42;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_44(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_44:\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_44;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_46(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_46:\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_46;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_48(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_48:\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_48;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_50(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_50:\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_50;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_52(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_52:\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_52;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_54(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_54:\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_54;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_56(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_56:\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_56;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_58(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_58:\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_58;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_60(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_60:\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_60;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_62(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_62:\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_62;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_64(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_64:\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_64;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_66(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_66:\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_66;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_68(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_68:\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_68;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_70(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_70:\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_70;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_72(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_72:\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_72;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_74(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_74:\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_74;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_76(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_76:\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_76;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_78(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_78:\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_78;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_80(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_80:\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_80;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_82(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_82:\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_82;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_84(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_84:\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_84;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_86(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_86:\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_86;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_88(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_88:\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_88;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_90(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_90:\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_90;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_92(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_92:\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_92;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_94(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_94:\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_94;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}


void STREAM_copy_96(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_96:\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_96;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}

void STREAM_copy_98(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_98:\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "stdu 1, 64(%4);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_98;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}


// Notes:
// "addi 3, 3, 3200;\n"   3200 = 100*64*4(instruction dependent)/8(double size) 
// ldu: Loads a doubleword of data into the specified general purpose register (GPR) , 
// and updates the address base.
// stdu: Store a doubleword of data from a general purpose register into a specified 
// memory location. Update the address base.
void STREAM_copy_100(double *a_array, double *b_array, ssize_t *array_size, const int* const pause)
{

    register ssize_t i;
    i = 0;
    std::cout << "pause is " << *pause << std::endl;

    asm __volatile__ (
      "subf 3, 3, 3;"
      "..L_100:\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "ldu 0, 64(%0);\n"
      "addi 4, %3, 0;"
      "bl  nop_;\n"
      "addi 3, 3, 3200;\n"
      "cmp  0, 1, 3, %2;\n"
      "ble        ..L_100;\n"
      :
      : "r" (a_array), "r" (i), "r" (*array_size), "r" (*pause), "r" (b_array)
      : "0", "3", "4"
    );
}


