--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml m.twx m.ncd -o m.twr m.pcf -ucf initialize.ucf

Design file:              m.ncd
Physical constraint file: m.pcf
Device,package,speed:     xc3s400,tq144,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
CLK_PAR     |   10.509(R)|    0.164(R)|clk_BUFGP         |   0.000|
HALL11      |    5.412(R)|   -0.343(R)|clk_BUFGP         |   0.000|
HALL12      |    3.310(R)|   -0.454(R)|clk_BUFGP         |   0.000|
HALL13      |    2.781(R)|   -0.220(R)|clk_BUFGP         |   0.000|
HALL14      |    2.212(R)|    1.157(R)|clk_BUFGP         |   0.000|
HALL21      |    4.868(R)|    0.042(R)|clk_BUFGP         |   0.000|
HALL22      |    2.272(R)|   -0.088(R)|clk_BUFGP         |   0.000|
HALL23      |    2.294(R)|    0.487(R)|clk_BUFGP         |   0.000|
HALL24      |    0.410(R)|    1.149(R)|clk_BUFGP         |   0.000|
HALL31      |    1.792(R)|    0.035(R)|clk_BUFGP         |   0.000|
HALL32      |    1.153(R)|    0.546(R)|clk_BUFGP         |   0.000|
HALL33      |    1.671(R)|    0.132(R)|clk_BUFGP         |   0.000|
HALL34      |    0.320(R)|    1.219(R)|clk_BUFGP         |   0.000|
MOTOR_NUM<0>|    6.543(R)|   -0.900(R)|clk_BUFGP         |   0.000|
MOTOR_NUM<1>|    6.566(R)|   -0.781(R)|clk_BUFGP         |   0.000|
PARITY_IN   |    6.968(R)|   -0.681(R)|clk_BUFGP         |   0.000|
RPM_IN<0>   |    6.041(R)|    0.599(R)|clk_BUFGP         |   0.000|
RPM_IN<1>   |    6.556(R)|    1.240(R)|clk_BUFGP         |   0.000|
RPM_IN<2>   |    5.996(R)|    1.166(R)|clk_BUFGP         |   0.000|
RPM_IN<3>   |    5.985(R)|    1.215(R)|clk_BUFGP         |   0.000|
RPM_IN<4>   |    5.402(R)|    1.017(R)|clk_BUFGP         |   0.000|
RPM_IN<5>   |    4.789(R)|    1.084(R)|clk_BUFGP         |   0.000|
RPM_IN<6>   |    5.506(R)|    0.812(R)|clk_BUFGP         |   0.000|
RPM_IN<7>   |    5.272(R)|    0.733(R)|clk_BUFGP         |   0.000|
STARTBIT_FLG|    9.707(R)|   -0.965(R)|clk_BUFGP         |   0.000|
TEST_KEY<0> |    5.913(R)|   -1.954(R)|clk_BUFGP         |   0.000|
TEST_KEY<1> |    6.369(R)|   -2.309(R)|clk_BUFGP         |   0.000|
TEST_KEY<2> |   10.899(R)|   -3.430(R)|clk_BUFGP         |   0.000|
TEST_KEY<3> |    9.973(R)|   -3.605(R)|clk_BUFGP         |   0.000|
TXE         |    3.892(R)|   -1.064(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DATA_USB<0> |   11.314(R)|clk_BUFGP         |   0.000|
DATA_USB<1> |   10.911(R)|clk_BUFGP         |   0.000|
DATA_USB<2> |   10.238(R)|clk_BUFGP         |   0.000|
DATA_USB<3> |   10.742(R)|clk_BUFGP         |   0.000|
DATA_USB<4> |   10.316(R)|clk_BUFGP         |   0.000|
DATA_USB<5> |   10.094(R)|clk_BUFGP         |   0.000|
DATA_USB<6> |   10.636(R)|clk_BUFGP         |   0.000|
DATA_USB<7> |   10.162(R)|clk_BUFGP         |   0.000|
HALL_OUT    |    8.455(R)|clk_BUFGP         |   0.000|
LED<1>      |   15.021(R)|clk_BUFGP         |   0.000|
LED<2>      |   15.068(R)|clk_BUFGP         |   0.000|
LED<3>      |   13.886(R)|clk_BUFGP         |   0.000|
M1n1        |   13.241(R)|clk_BUFGP         |   0.000|
M1n2        |   11.413(R)|clk_BUFGP         |   0.000|
M1n3        |   12.468(R)|clk_BUFGP         |   0.000|
M1n4        |   10.552(R)|clk_BUFGP         |   0.000|
M1p1        |   13.966(R)|clk_BUFGP         |   0.000|
M1p2        |   10.834(R)|clk_BUFGP         |   0.000|
M1p3        |   12.289(R)|clk_BUFGP         |   0.000|
M1p4        |   10.691(R)|clk_BUFGP         |   0.000|
M2n1        |   13.037(R)|clk_BUFGP         |   0.000|
M2n2        |   10.721(R)|clk_BUFGP         |   0.000|
M2n3        |   11.258(R)|clk_BUFGP         |   0.000|
M2n4        |   10.813(R)|clk_BUFGP         |   0.000|
M2p1        |   13.849(R)|clk_BUFGP         |   0.000|
M2p2        |   11.465(R)|clk_BUFGP         |   0.000|
M2p3        |   11.748(R)|clk_BUFGP         |   0.000|
M2p4        |   10.444(R)|clk_BUFGP         |   0.000|
M3n1        |   12.828(R)|clk_BUFGP         |   0.000|
M3n2        |   11.403(R)|clk_BUFGP         |   0.000|
M3n3        |   12.511(R)|clk_BUFGP         |   0.000|
M3n4        |   10.444(R)|clk_BUFGP         |   0.000|
M3p1        |   12.941(R)|clk_BUFGP         |   0.000|
M3p2        |   11.249(R)|clk_BUFGP         |   0.000|
M3p3        |   11.575(R)|clk_BUFGP         |   0.000|
M3p4        |   10.465(R)|clk_BUFGP         |   0.000|
USB_WR      |   10.606(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   29.861|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
TEST_KEY<0>    |LED<1>         |   12.121|
TEST_KEY<0>    |LED<2>         |   12.441|
TEST_KEY<0>    |LED<3>         |   12.625|
TEST_KEY<1>    |LED<1>         |   12.303|
TEST_KEY<1>    |LED<2>         |   12.971|
TEST_KEY<1>    |LED<3>         |   12.878|
---------------+---------------+---------+


Analysis completed Sat Mar 28 15:32:33 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 222 MB



