--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
module_1_stub.twr -v 30 -l 30 module_1_stub_routed.ncd module_1_stub.pcf

Design file:              module_1_stub_routed.ncd
Physical constraint file: module_1_stub.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (PRODUCTION 1.06 2013-03-26)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_1" 25 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 16833 paths analyzed, 2389 endpoints analyzed, 0 failing endpoints
 1 timing error detected. (0 setup errors, 0 hold errors, 1 component switching limit error)
 Minimum period is   6.276ns.
--------------------------------------------------------------------------------
Slack:                  13.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_0 (FF)
  Destination:          PWM/count_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.220ns (Levels of Logic = 9)
  Clock Path Skew:      -0.021ns (0.163 - 0.184)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_0 to PWM/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y81.AQ      Tcko                  0.456   PWM/count[3]
                                                       PWM/count_0
    SLICE_X33Y81.A2      net (fanout=3)        0.831   PWM/count[0]
    SLICE_X33Y81.COUT    Topcya                0.656   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_lut<0>_INV_0
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X33Y82.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X33Y83.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X33Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X33Y84.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X33Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X33Y85.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X33Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X33Y86.AMUX    Tcina                 0.397   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y86.D2      net (fanout=1)        0.672   PWM/count[31]_GND_7_o_add_0_OUT[20]
    SLICE_X32Y86.D       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X32Y88.A1      net (fanout=1)        0.823   PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X32Y88.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y83.B1      net (fanout=32)       1.588   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y83.CLK     Tas                   0.093   PWM/count[11]
                                                       PWM/count_9_rstpot
                                                       PWM/count_9
    -------------------------------------------------  ---------------------------
    Total                                      6.220ns (2.306ns logic, 3.914ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  13.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_0 (FF)
  Destination:          PWM/count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.220ns (Levels of Logic = 9)
  Clock Path Skew:      -0.021ns (0.163 - 0.184)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_0 to PWM/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y81.AQ      Tcko                  0.456   PWM/count[3]
                                                       PWM/count_0
    SLICE_X33Y81.A2      net (fanout=3)        0.831   PWM/count[0]
    SLICE_X33Y81.COUT    Topcya                0.656   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_lut<0>_INV_0
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X33Y82.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X33Y83.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X33Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X33Y84.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X33Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X33Y85.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X33Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X33Y86.AMUX    Tcina                 0.397   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y86.D2      net (fanout=1)        0.672   PWM/count[31]_GND_7_o_add_0_OUT[20]
    SLICE_X32Y86.D       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X32Y88.A1      net (fanout=1)        0.823   PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X32Y88.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y83.A1      net (fanout=32)       1.586   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y83.CLK     Tas                   0.095   PWM/count[11]
                                                       PWM/count_8_rstpot
                                                       PWM/count_8
    -------------------------------------------------  ---------------------------
    Total                                      6.220ns (2.308ns logic, 3.912ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  13.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_0 (FF)
  Destination:          PWM/count_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.194ns (Levels of Logic = 9)
  Clock Path Skew:      -0.021ns (0.163 - 0.184)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_0 to PWM/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y81.AQ      Tcko                  0.456   PWM/count[3]
                                                       PWM/count_0
    SLICE_X33Y81.A2      net (fanout=3)        0.831   PWM/count[0]
    SLICE_X33Y81.COUT    Topcya                0.656   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_lut<0>_INV_0
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X33Y82.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X33Y83.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X33Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X33Y84.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X33Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X33Y85.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X33Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X33Y86.BMUX    Tcinb                 0.513   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y86.D3      net (fanout=1)        0.530   PWM/count[31]_GND_7_o_add_0_OUT[21]
    SLICE_X32Y86.D       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X32Y88.A1      net (fanout=1)        0.823   PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X32Y88.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y83.B1      net (fanout=32)       1.588   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y83.CLK     Tas                   0.093   PWM/count[11]
                                                       PWM/count_9_rstpot
                                                       PWM/count_9
    -------------------------------------------------  ---------------------------
    Total                                      6.194ns (2.422ns logic, 3.772ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  13.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_0 (FF)
  Destination:          PWM/count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.194ns (Levels of Logic = 9)
  Clock Path Skew:      -0.021ns (0.163 - 0.184)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_0 to PWM/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y81.AQ      Tcko                  0.456   PWM/count[3]
                                                       PWM/count_0
    SLICE_X33Y81.A2      net (fanout=3)        0.831   PWM/count[0]
    SLICE_X33Y81.COUT    Topcya                0.656   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_lut<0>_INV_0
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X33Y82.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X33Y83.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X33Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X33Y84.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X33Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X33Y85.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X33Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X33Y86.BMUX    Tcinb                 0.513   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y86.D3      net (fanout=1)        0.530   PWM/count[31]_GND_7_o_add_0_OUT[21]
    SLICE_X32Y86.D       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X32Y88.A1      net (fanout=1)        0.823   PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X32Y88.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y83.A1      net (fanout=32)       1.586   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y83.CLK     Tas                   0.095   PWM/count[11]
                                                       PWM/count_8_rstpot
                                                       PWM/count_8
    -------------------------------------------------  ---------------------------
    Total                                      6.194ns (2.424ns logic, 3.770ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  13.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_4 (FF)
  Destination:          PWM/count_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.106ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.163 - 0.186)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_4 to PWM/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y82.AQ      Tcko                  0.456   PWM/count[7]
                                                       PWM/count_4
    SLICE_X33Y82.A2      net (fanout=3)        0.831   PWM/count[4]
    SLICE_X33Y82.COUT    Topcya                0.656   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/count[4]_rt.1
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X33Y83.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X33Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X33Y84.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X33Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X33Y85.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X33Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X33Y86.AMUX    Tcina                 0.397   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y86.D2      net (fanout=1)        0.672   PWM/count[31]_GND_7_o_add_0_OUT[20]
    SLICE_X32Y86.D       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X32Y88.A1      net (fanout=1)        0.823   PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X32Y88.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y83.B1      net (fanout=32)       1.588   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y83.CLK     Tas                   0.093   PWM/count[11]
                                                       PWM/count_9_rstpot
                                                       PWM/count_9
    -------------------------------------------------  ---------------------------
    Total                                      6.106ns (2.192ns logic, 3.914ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  13.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_4 (FF)
  Destination:          PWM/count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.106ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.163 - 0.186)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_4 to PWM/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y82.AQ      Tcko                  0.456   PWM/count[7]
                                                       PWM/count_4
    SLICE_X33Y82.A2      net (fanout=3)        0.831   PWM/count[4]
    SLICE_X33Y82.COUT    Topcya                0.656   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/count[4]_rt.1
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X33Y83.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X33Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X33Y84.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X33Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X33Y85.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X33Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X33Y86.AMUX    Tcina                 0.397   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y86.D2      net (fanout=1)        0.672   PWM/count[31]_GND_7_o_add_0_OUT[20]
    SLICE_X32Y86.D       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X32Y88.A1      net (fanout=1)        0.823   PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X32Y88.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y83.A1      net (fanout=32)       1.586   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y83.CLK     Tas                   0.095   PWM/count[11]
                                                       PWM/count_8_rstpot
                                                       PWM/count_8
    -------------------------------------------------  ---------------------------
    Total                                      6.106ns (2.194ns logic, 3.912ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  13.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_4 (FF)
  Destination:          PWM/count_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.080ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.163 - 0.186)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_4 to PWM/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y82.AQ      Tcko                  0.456   PWM/count[7]
                                                       PWM/count_4
    SLICE_X33Y82.A2      net (fanout=3)        0.831   PWM/count[4]
    SLICE_X33Y82.COUT    Topcya                0.656   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/count[4]_rt.1
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X33Y83.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X33Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X33Y84.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X33Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X33Y85.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X33Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X33Y86.BMUX    Tcinb                 0.513   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y86.D3      net (fanout=1)        0.530   PWM/count[31]_GND_7_o_add_0_OUT[21]
    SLICE_X32Y86.D       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X32Y88.A1      net (fanout=1)        0.823   PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X32Y88.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y83.B1      net (fanout=32)       1.588   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y83.CLK     Tas                   0.093   PWM/count[11]
                                                       PWM/count_9_rstpot
                                                       PWM/count_9
    -------------------------------------------------  ---------------------------
    Total                                      6.080ns (2.308ns logic, 3.772ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  13.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_4 (FF)
  Destination:          PWM/count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.080ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.163 - 0.186)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_4 to PWM/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y82.AQ      Tcko                  0.456   PWM/count[7]
                                                       PWM/count_4
    SLICE_X33Y82.A2      net (fanout=3)        0.831   PWM/count[4]
    SLICE_X33Y82.COUT    Topcya                0.656   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/count[4]_rt.1
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X33Y83.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X33Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X33Y84.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X33Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X33Y85.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X33Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X33Y86.BMUX    Tcinb                 0.513   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y86.D3      net (fanout=1)        0.530   PWM/count[31]_GND_7_o_add_0_OUT[21]
    SLICE_X32Y86.D       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X32Y88.A1      net (fanout=1)        0.823   PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X32Y88.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y83.A1      net (fanout=32)       1.586   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y83.CLK     Tas                   0.095   PWM/count[11]
                                                       PWM/count_8_rstpot
                                                       PWM/count_8
    -------------------------------------------------  ---------------------------
    Total                                      6.080ns (2.310ns logic, 3.770ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  13.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_0 (FF)
  Destination:          PWM/count_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.053ns (Levels of Logic = 9)
  Clock Path Skew:      -0.020ns (0.164 - 0.184)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_0 to PWM/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y81.AQ      Tcko                  0.456   PWM/count[3]
                                                       PWM/count_0
    SLICE_X33Y81.A2      net (fanout=3)        0.831   PWM/count[0]
    SLICE_X33Y81.COUT    Topcya                0.656   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_lut<0>_INV_0
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X33Y82.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X33Y83.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X33Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X33Y84.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X33Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X33Y85.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X33Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X33Y86.AMUX    Tcina                 0.397   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y86.D2      net (fanout=1)        0.672   PWM/count[31]_GND_7_o_add_0_OUT[20]
    SLICE_X32Y86.D       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X32Y88.A1      net (fanout=1)        0.823   PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X32Y88.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y84.B1      net (fanout=32)       1.421   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y84.CLK     Tas                   0.093   PWM/count[15]
                                                       PWM/count_13_rstpot
                                                       PWM/count_13
    -------------------------------------------------  ---------------------------
    Total                                      6.053ns (2.306ns logic, 3.747ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  13.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_0 (FF)
  Destination:          PWM/count_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.053ns (Levels of Logic = 9)
  Clock Path Skew:      -0.020ns (0.164 - 0.184)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_0 to PWM/count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y81.AQ      Tcko                  0.456   PWM/count[3]
                                                       PWM/count_0
    SLICE_X33Y81.A2      net (fanout=3)        0.831   PWM/count[0]
    SLICE_X33Y81.COUT    Topcya                0.656   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_lut<0>_INV_0
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X33Y82.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X33Y83.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X33Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X33Y84.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X33Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X33Y85.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X33Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X33Y86.AMUX    Tcina                 0.397   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y86.D2      net (fanout=1)        0.672   PWM/count[31]_GND_7_o_add_0_OUT[20]
    SLICE_X32Y86.D       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X32Y88.A1      net (fanout=1)        0.823   PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X32Y88.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y84.A1      net (fanout=32)       1.419   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y84.CLK     Tas                   0.095   PWM/count[15]
                                                       PWM/count_12_rstpot
                                                       PWM/count_12
    -------------------------------------------------  ---------------------------
    Total                                      6.053ns (2.308ns logic, 3.745ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  13.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_0 (FF)
  Destination:          PWM/count_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.027ns (Levels of Logic = 9)
  Clock Path Skew:      -0.020ns (0.164 - 0.184)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_0 to PWM/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y81.AQ      Tcko                  0.456   PWM/count[3]
                                                       PWM/count_0
    SLICE_X33Y81.A2      net (fanout=3)        0.831   PWM/count[0]
    SLICE_X33Y81.COUT    Topcya                0.656   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_lut<0>_INV_0
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X33Y82.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X33Y83.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X33Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X33Y84.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X33Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X33Y85.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X33Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X33Y86.BMUX    Tcinb                 0.513   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y86.D3      net (fanout=1)        0.530   PWM/count[31]_GND_7_o_add_0_OUT[21]
    SLICE_X32Y86.D       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X32Y88.A1      net (fanout=1)        0.823   PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X32Y88.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y84.B1      net (fanout=32)       1.421   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y84.CLK     Tas                   0.093   PWM/count[15]
                                                       PWM/count_13_rstpot
                                                       PWM/count_13
    -------------------------------------------------  ---------------------------
    Total                                      6.027ns (2.422ns logic, 3.605ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack:                  13.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_0 (FF)
  Destination:          PWM/count_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.027ns (Levels of Logic = 9)
  Clock Path Skew:      -0.020ns (0.164 - 0.184)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_0 to PWM/count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y81.AQ      Tcko                  0.456   PWM/count[3]
                                                       PWM/count_0
    SLICE_X33Y81.A2      net (fanout=3)        0.831   PWM/count[0]
    SLICE_X33Y81.COUT    Topcya                0.656   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_lut<0>_INV_0
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X33Y82.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X33Y83.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X33Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X33Y84.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X33Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X33Y85.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X33Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X33Y86.BMUX    Tcinb                 0.513   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y86.D3      net (fanout=1)        0.530   PWM/count[31]_GND_7_o_add_0_OUT[21]
    SLICE_X32Y86.D       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X32Y88.A1      net (fanout=1)        0.823   PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X32Y88.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y84.A1      net (fanout=32)       1.419   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y84.CLK     Tas                   0.095   PWM/count[15]
                                                       PWM/count_12_rstpot
                                                       PWM/count_12
    -------------------------------------------------  ---------------------------
    Total                                      6.027ns (2.424ns logic, 3.603ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack:                  13.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_8 (FF)
  Destination:          PWM/count_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.992ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_8 to PWM/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y83.AQ      Tcko                  0.456   PWM/count[11]
                                                       PWM/count_8
    SLICE_X33Y83.A2      net (fanout=3)        0.831   PWM/count[8]
    SLICE_X33Y83.COUT    Topcya                0.656   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/count[8]_rt.1
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X33Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X33Y84.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X33Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X33Y85.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X33Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X33Y86.AMUX    Tcina                 0.397   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y86.D2      net (fanout=1)        0.672   PWM/count[31]_GND_7_o_add_0_OUT[20]
    SLICE_X32Y86.D       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X32Y88.A1      net (fanout=1)        0.823   PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X32Y88.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y83.B1      net (fanout=32)       1.588   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y83.CLK     Tas                   0.093   PWM/count[11]
                                                       PWM/count_9_rstpot
                                                       PWM/count_9
    -------------------------------------------------  ---------------------------
    Total                                      5.992ns (2.078ns logic, 3.914ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  13.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_8 (FF)
  Destination:          PWM/count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.992ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_8 to PWM/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y83.AQ      Tcko                  0.456   PWM/count[11]
                                                       PWM/count_8
    SLICE_X33Y83.A2      net (fanout=3)        0.831   PWM/count[8]
    SLICE_X33Y83.COUT    Topcya                0.656   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/count[8]_rt.1
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X33Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X33Y84.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X33Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X33Y85.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X33Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X33Y86.AMUX    Tcina                 0.397   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y86.D2      net (fanout=1)        0.672   PWM/count[31]_GND_7_o_add_0_OUT[20]
    SLICE_X32Y86.D       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X32Y88.A1      net (fanout=1)        0.823   PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X32Y88.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y83.A1      net (fanout=32)       1.586   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y83.CLK     Tas                   0.095   PWM/count[11]
                                                       PWM/count_8_rstpot
                                                       PWM/count_8
    -------------------------------------------------  ---------------------------
    Total                                      5.992ns (2.080ns logic, 3.912ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  13.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_0 (FF)
  Destination:          PWM/count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.969ns (Levels of Logic = 10)
  Clock Path Skew:      -0.021ns (0.163 - 0.184)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_0 to PWM/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y81.AQ      Tcko                  0.456   PWM/count[3]
                                                       PWM/count_0
    SLICE_X33Y81.A2      net (fanout=3)        0.831   PWM/count[0]
    SLICE_X33Y81.COUT    Topcya                0.656   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_lut<0>_INV_0
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X33Y82.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X33Y83.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X33Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X33Y84.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X33Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X33Y85.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X33Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X33Y86.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X33Y87.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
    SLICE_X33Y87.AMUX    Tcina                 0.397   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[27]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<27>
    SLICE_X32Y87.C1      net (fanout=1)        0.824   PWM/count[31]_GND_7_o_add_0_OUT[24]
    SLICE_X32Y87.C       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o1
                                                       PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X32Y88.A6      net (fanout=1)        0.306   PWM/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X32Y88.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y83.A1      net (fanout=32)       1.586   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y83.CLK     Tas                   0.095   PWM/count[11]
                                                       PWM/count_8_rstpot
                                                       PWM/count_8
    -------------------------------------------------  ---------------------------
    Total                                      5.969ns (2.422ns logic, 3.547ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  13.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_0 (FF)
  Destination:          PWM/count_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.969ns (Levels of Logic = 10)
  Clock Path Skew:      -0.021ns (0.163 - 0.184)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_0 to PWM/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y81.AQ      Tcko                  0.456   PWM/count[3]
                                                       PWM/count_0
    SLICE_X33Y81.A2      net (fanout=3)        0.831   PWM/count[0]
    SLICE_X33Y81.COUT    Topcya                0.656   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_lut<0>_INV_0
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X33Y82.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X33Y83.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X33Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X33Y84.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X33Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X33Y85.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X33Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X33Y86.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X33Y87.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
    SLICE_X33Y87.AMUX    Tcina                 0.397   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[27]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<27>
    SLICE_X32Y87.C1      net (fanout=1)        0.824   PWM/count[31]_GND_7_o_add_0_OUT[24]
    SLICE_X32Y87.C       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o1
                                                       PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X32Y88.A6      net (fanout=1)        0.306   PWM/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X32Y88.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y83.B1      net (fanout=32)       1.588   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y83.CLK     Tas                   0.093   PWM/count[11]
                                                       PWM/count_9_rstpot
                                                       PWM/count_9
    -------------------------------------------------  ---------------------------
    Total                                      5.969ns (2.420ns logic, 3.549ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  13.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_0 (FF)
  Destination:          PWM/count_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.965ns (Levels of Logic = 10)
  Clock Path Skew:      -0.021ns (0.163 - 0.184)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_0 to PWM/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y81.AQ      Tcko                  0.456   PWM/count[3]
                                                       PWM/count_0
    SLICE_X33Y81.A2      net (fanout=3)        0.831   PWM/count[0]
    SLICE_X33Y81.COUT    Topcya                0.656   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_lut<0>_INV_0
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X33Y82.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X33Y83.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X33Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X33Y84.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X33Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X33Y85.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X33Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X33Y86.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X33Y87.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
    SLICE_X33Y87.CMUX    Tcinc                 0.417   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[27]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<27>
    SLICE_X32Y87.C2      net (fanout=1)        0.800   PWM/count[31]_GND_7_o_add_0_OUT[26]
    SLICE_X32Y87.C       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o1
                                                       PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X32Y88.A6      net (fanout=1)        0.306   PWM/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X32Y88.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y83.B1      net (fanout=32)       1.588   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y83.CLK     Tas                   0.093   PWM/count[11]
                                                       PWM/count_9_rstpot
                                                       PWM/count_9
    -------------------------------------------------  ---------------------------
    Total                                      5.965ns (2.440ns logic, 3.525ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  13.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_0 (FF)
  Destination:          PWM/count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.965ns (Levels of Logic = 10)
  Clock Path Skew:      -0.021ns (0.163 - 0.184)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_0 to PWM/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y81.AQ      Tcko                  0.456   PWM/count[3]
                                                       PWM/count_0
    SLICE_X33Y81.A2      net (fanout=3)        0.831   PWM/count[0]
    SLICE_X33Y81.COUT    Topcya                0.656   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_lut<0>_INV_0
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X33Y82.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X33Y83.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X33Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X33Y84.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X33Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X33Y85.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X33Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X33Y86.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X33Y87.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
    SLICE_X33Y87.CMUX    Tcinc                 0.417   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[27]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<27>
    SLICE_X32Y87.C2      net (fanout=1)        0.800   PWM/count[31]_GND_7_o_add_0_OUT[26]
    SLICE_X32Y87.C       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o1
                                                       PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X32Y88.A6      net (fanout=1)        0.306   PWM/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X32Y88.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y83.A1      net (fanout=32)       1.586   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y83.CLK     Tas                   0.095   PWM/count[11]
                                                       PWM/count_8_rstpot
                                                       PWM/count_8
    -------------------------------------------------  ---------------------------
    Total                                      5.965ns (2.442ns logic, 3.523ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  13.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_8 (FF)
  Destination:          PWM/count_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.966ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_8 to PWM/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y83.AQ      Tcko                  0.456   PWM/count[11]
                                                       PWM/count_8
    SLICE_X33Y83.A2      net (fanout=3)        0.831   PWM/count[8]
    SLICE_X33Y83.COUT    Topcya                0.656   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/count[8]_rt.1
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X33Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X33Y84.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X33Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X33Y85.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X33Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X33Y86.BMUX    Tcinb                 0.513   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y86.D3      net (fanout=1)        0.530   PWM/count[31]_GND_7_o_add_0_OUT[21]
    SLICE_X32Y86.D       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X32Y88.A1      net (fanout=1)        0.823   PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X32Y88.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y83.B1      net (fanout=32)       1.588   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y83.CLK     Tas                   0.093   PWM/count[11]
                                                       PWM/count_9_rstpot
                                                       PWM/count_9
    -------------------------------------------------  ---------------------------
    Total                                      5.966ns (2.194ns logic, 3.772ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack:                  13.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_8 (FF)
  Destination:          PWM/count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.966ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_8 to PWM/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y83.AQ      Tcko                  0.456   PWM/count[11]
                                                       PWM/count_8
    SLICE_X33Y83.A2      net (fanout=3)        0.831   PWM/count[8]
    SLICE_X33Y83.COUT    Topcya                0.656   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/count[8]_rt.1
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X33Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X33Y84.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X33Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X33Y85.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X33Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X33Y86.BMUX    Tcinb                 0.513   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y86.D3      net (fanout=1)        0.530   PWM/count[31]_GND_7_o_add_0_OUT[21]
    SLICE_X32Y86.D       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X32Y88.A1      net (fanout=1)        0.823   PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X32Y88.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y83.A1      net (fanout=32)       1.586   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y83.CLK     Tas                   0.095   PWM/count[11]
                                                       PWM/count_8_rstpot
                                                       PWM/count_8
    -------------------------------------------------  ---------------------------
    Total                                      5.966ns (2.196ns logic, 3.770ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack:                  14.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_4 (FF)
  Destination:          PWM/count_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.939ns (Levels of Logic = 8)
  Clock Path Skew:      -0.022ns (0.164 - 0.186)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_4 to PWM/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y82.AQ      Tcko                  0.456   PWM/count[7]
                                                       PWM/count_4
    SLICE_X33Y82.A2      net (fanout=3)        0.831   PWM/count[4]
    SLICE_X33Y82.COUT    Topcya                0.656   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/count[4]_rt.1
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X33Y83.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X33Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X33Y84.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X33Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X33Y85.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X33Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X33Y86.AMUX    Tcina                 0.397   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y86.D2      net (fanout=1)        0.672   PWM/count[31]_GND_7_o_add_0_OUT[20]
    SLICE_X32Y86.D       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X32Y88.A1      net (fanout=1)        0.823   PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X32Y88.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y84.B1      net (fanout=32)       1.421   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y84.CLK     Tas                   0.093   PWM/count[15]
                                                       PWM/count_13_rstpot
                                                       PWM/count_13
    -------------------------------------------------  ---------------------------
    Total                                      5.939ns (2.192ns logic, 3.747ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  14.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_4 (FF)
  Destination:          PWM/count_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.939ns (Levels of Logic = 8)
  Clock Path Skew:      -0.022ns (0.164 - 0.186)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_4 to PWM/count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y82.AQ      Tcko                  0.456   PWM/count[7]
                                                       PWM/count_4
    SLICE_X33Y82.A2      net (fanout=3)        0.831   PWM/count[4]
    SLICE_X33Y82.COUT    Topcya                0.656   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/count[4]_rt.1
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X33Y83.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X33Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X33Y84.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X33Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X33Y85.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X33Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X33Y86.AMUX    Tcina                 0.397   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y86.D2      net (fanout=1)        0.672   PWM/count[31]_GND_7_o_add_0_OUT[20]
    SLICE_X32Y86.D       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X32Y88.A1      net (fanout=1)        0.823   PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X32Y88.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y84.A1      net (fanout=32)       1.419   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y84.CLK     Tas                   0.095   PWM/count[15]
                                                       PWM/count_12_rstpot
                                                       PWM/count_12
    -------------------------------------------------  ---------------------------
    Total                                      5.939ns (2.194ns logic, 3.745ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  14.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_3 (FF)
  Destination:          PWM/count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.928ns (Levels of Logic = 9)
  Clock Path Skew:      -0.021ns (0.163 - 0.184)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_3 to PWM/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y81.DQ      Tcko                  0.456   PWM/count[3]
                                                       PWM/count_3
    SLICE_X33Y81.D3      net (fanout=3)        0.670   PWM/count[3]
    SLICE_X33Y81.COUT    Topcyd                0.525   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM/count[3]_rt.1
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X33Y82.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X33Y83.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X33Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X33Y84.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X33Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X33Y85.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X33Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X33Y86.AMUX    Tcina                 0.397   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y86.D2      net (fanout=1)        0.672   PWM/count[31]_GND_7_o_add_0_OUT[20]
    SLICE_X32Y86.D       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X32Y88.A1      net (fanout=1)        0.823   PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X32Y88.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y83.A1      net (fanout=32)       1.586   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y83.CLK     Tas                   0.095   PWM/count[11]
                                                       PWM/count_8_rstpot
                                                       PWM/count_8
    -------------------------------------------------  ---------------------------
    Total                                      5.928ns (2.177ns logic, 3.751ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  14.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_3 (FF)
  Destination:          PWM/count_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.928ns (Levels of Logic = 9)
  Clock Path Skew:      -0.021ns (0.163 - 0.184)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_3 to PWM/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y81.DQ      Tcko                  0.456   PWM/count[3]
                                                       PWM/count_3
    SLICE_X33Y81.D3      net (fanout=3)        0.670   PWM/count[3]
    SLICE_X33Y81.COUT    Topcyd                0.525   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM/count[3]_rt.1
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X33Y82.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X33Y83.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X33Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X33Y84.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X33Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X33Y85.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X33Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X33Y86.AMUX    Tcina                 0.397   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y86.D2      net (fanout=1)        0.672   PWM/count[31]_GND_7_o_add_0_OUT[20]
    SLICE_X32Y86.D       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X32Y88.A1      net (fanout=1)        0.823   PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X32Y88.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y83.B1      net (fanout=32)       1.588   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y83.CLK     Tas                   0.093   PWM/count[11]
                                                       PWM/count_9_rstpot
                                                       PWM/count_9
    -------------------------------------------------  ---------------------------
    Total                                      5.928ns (2.175ns logic, 3.753ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  14.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_4 (FF)
  Destination:          PWM/count_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.913ns (Levels of Logic = 8)
  Clock Path Skew:      -0.022ns (0.164 - 0.186)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_4 to PWM/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y82.AQ      Tcko                  0.456   PWM/count[7]
                                                       PWM/count_4
    SLICE_X33Y82.A2      net (fanout=3)        0.831   PWM/count[4]
    SLICE_X33Y82.COUT    Topcya                0.656   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/count[4]_rt.1
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X33Y83.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X33Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X33Y84.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X33Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X33Y85.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X33Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X33Y86.BMUX    Tcinb                 0.513   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y86.D3      net (fanout=1)        0.530   PWM/count[31]_GND_7_o_add_0_OUT[21]
    SLICE_X32Y86.D       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X32Y88.A1      net (fanout=1)        0.823   PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X32Y88.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y84.B1      net (fanout=32)       1.421   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y84.CLK     Tas                   0.093   PWM/count[15]
                                                       PWM/count_13_rstpot
                                                       PWM/count_13
    -------------------------------------------------  ---------------------------
    Total                                      5.913ns (2.308ns logic, 3.605ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  14.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_4 (FF)
  Destination:          PWM/count_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.913ns (Levels of Logic = 8)
  Clock Path Skew:      -0.022ns (0.164 - 0.186)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_4 to PWM/count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y82.AQ      Tcko                  0.456   PWM/count[7]
                                                       PWM/count_4
    SLICE_X33Y82.A2      net (fanout=3)        0.831   PWM/count[4]
    SLICE_X33Y82.COUT    Topcya                0.656   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/count[4]_rt.1
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X33Y83.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X33Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X33Y84.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X33Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X33Y85.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X33Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X33Y86.BMUX    Tcinb                 0.513   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y86.D3      net (fanout=1)        0.530   PWM/count[31]_GND_7_o_add_0_OUT[21]
    SLICE_X32Y86.D       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X32Y88.A1      net (fanout=1)        0.823   PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X32Y88.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y84.A1      net (fanout=32)       1.419   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y84.CLK     Tas                   0.095   PWM/count[15]
                                                       PWM/count_12_rstpot
                                                       PWM/count_12
    -------------------------------------------------  ---------------------------
    Total                                      5.913ns (2.310ns logic, 3.603ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  14.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_3 (FF)
  Destination:          PWM/count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.902ns (Levels of Logic = 9)
  Clock Path Skew:      -0.021ns (0.163 - 0.184)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_3 to PWM/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y81.DQ      Tcko                  0.456   PWM/count[3]
                                                       PWM/count_3
    SLICE_X33Y81.D3      net (fanout=3)        0.670   PWM/count[3]
    SLICE_X33Y81.COUT    Topcyd                0.525   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM/count[3]_rt.1
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X33Y82.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X33Y83.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X33Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X33Y84.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X33Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X33Y85.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X33Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X33Y86.BMUX    Tcinb                 0.513   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y86.D3      net (fanout=1)        0.530   PWM/count[31]_GND_7_o_add_0_OUT[21]
    SLICE_X32Y86.D       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X32Y88.A1      net (fanout=1)        0.823   PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X32Y88.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y83.A1      net (fanout=32)       1.586   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y83.CLK     Tas                   0.095   PWM/count[11]
                                                       PWM/count_8_rstpot
                                                       PWM/count_8
    -------------------------------------------------  ---------------------------
    Total                                      5.902ns (2.293ns logic, 3.609ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  14.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_3 (FF)
  Destination:          PWM/count_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.902ns (Levels of Logic = 9)
  Clock Path Skew:      -0.021ns (0.163 - 0.184)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_3 to PWM/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y81.DQ      Tcko                  0.456   PWM/count[3]
                                                       PWM/count_3
    SLICE_X33Y81.D3      net (fanout=3)        0.670   PWM/count[3]
    SLICE_X33Y81.COUT    Topcyd                0.525   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM/count[3]_rt.1
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X33Y82.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X33Y83.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X33Y84.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X33Y84.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X33Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X33Y85.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X33Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X33Y86.BMUX    Tcinb                 0.513   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y86.D3      net (fanout=1)        0.530   PWM/count[31]_GND_7_o_add_0_OUT[21]
    SLICE_X32Y86.D       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X32Y88.A1      net (fanout=1)        0.823   PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X32Y88.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y83.B1      net (fanout=32)       1.588   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y83.CLK     Tas                   0.093   PWM/count[11]
                                                       PWM/count_9_rstpot
                                                       PWM/count_9
    -------------------------------------------------  ---------------------------
    Total                                      5.902ns (2.291ns logic, 3.611ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  14.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_12 (FF)
  Destination:          PWM/count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.878ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.163 - 0.188)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_12 to PWM/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y84.AQ      Tcko                  0.456   PWM/count[15]
                                                       PWM/count_12
    SLICE_X33Y84.A2      net (fanout=3)        0.831   PWM/count[12]
    SLICE_X33Y84.COUT    Topcya                0.656   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/count[12]_rt.1
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X33Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X33Y85.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X33Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X33Y86.AMUX    Tcina                 0.397   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y86.D2      net (fanout=1)        0.672   PWM/count[31]_GND_7_o_add_0_OUT[20]
    SLICE_X32Y86.D       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X32Y88.A1      net (fanout=1)        0.823   PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X32Y88.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y83.A1      net (fanout=32)       1.586   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y83.CLK     Tas                   0.095   PWM/count[11]
                                                       PWM/count_8_rstpot
                                                       PWM/count_8
    -------------------------------------------------  ---------------------------
    Total                                      5.878ns (1.966ns logic, 3.912ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  14.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_12 (FF)
  Destination:          PWM/count_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.878ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.163 - 0.188)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_12 to PWM/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y84.AQ      Tcko                  0.456   PWM/count[15]
                                                       PWM/count_12
    SLICE_X33Y84.A2      net (fanout=3)        0.831   PWM/count[12]
    SLICE_X33Y84.COUT    Topcya                0.656   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/count[12]_rt.1
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X33Y85.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X33Y85.COUT    Tbyp                  0.114   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X33Y86.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X33Y86.AMUX    Tcina                 0.397   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y86.D2      net (fanout=1)        0.672   PWM/count[31]_GND_7_o_add_0_OUT[20]
    SLICE_X32Y86.D       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X32Y88.A1      net (fanout=1)        0.823   PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X32Y88.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y83.B1      net (fanout=32)       1.588   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y83.CLK     Tas                   0.093   PWM/count[11]
                                                       PWM/count_9_rstpot
                                                       PWM/count_9
    -------------------------------------------------  ---------------------------
    Total                                      5.878ns (1.964ns logic, 3.914ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: -14.736ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 5.264ns (189.970MHz) (Tdlycper_REFCLK)
  Physical resource: AdcClk_delayctrl_MapLib_replicate2/REFCLK
  Logical resource: AdcClk_delayctrl_MapLib_replicate2/REFCLK
  Location pin: IDELAYCTRL_X1Y2.REFCLK
  Clock network: delayRefClk
--------------------------------------------------------------------------------
Slack: 15.239ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: AdcClk_delayctrl_MapLib_replicate2/REFCLK
  Logical resource: AdcClk_delayctrl_MapLib_replicate2/REFCLK
  Location pin: IDELAYCTRL_X1Y2.REFCLK
  Clock network: delayRefClk
--------------------------------------------------------------------------------
Slack: 17.845ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: BUFG_DlyCtrl/I0
  Logical resource: BUFG_DlyCtrl/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_15/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_12/CLK
  Location pin: SLICE_X26Y83.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_15/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_12/CLK
  Location pin: SLICE_X26Y83.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_15/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_13/CLK
  Location pin: SLICE_X26Y83.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_15/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_13/CLK
  Location pin: SLICE_X26Y83.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_15/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_14/CLK
  Location pin: SLICE_X26Y83.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_15/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_14/CLK
  Location pin: SLICE_X26Y83.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_15/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_15/CLK
  Location pin: SLICE_X26Y83.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_15/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_15/CLK
  Location pin: SLICE_X26Y83.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_19/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_16/CLK
  Location pin: SLICE_X26Y84.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_19/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_16/CLK
  Location pin: SLICE_X26Y84.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_19/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_17/CLK
  Location pin: SLICE_X26Y84.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_19/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_17/CLK
  Location pin: SLICE_X26Y84.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_19/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_18/CLK
  Location pin: SLICE_X26Y84.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_19/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_18/CLK
  Location pin: SLICE_X26Y84.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_19/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_19/CLK
  Location pin: SLICE_X26Y84.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_19/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_19/CLK
  Location pin: SLICE_X26Y84.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_11/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_8/CLK
  Location pin: SLICE_X26Y88.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_11/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_8/CLK
  Location pin: SLICE_X26Y88.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_11/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_9/CLK
  Location pin: SLICE_X26Y88.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_11/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_9/CLK
  Location pin: SLICE_X26Y88.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_11/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_10/CLK
  Location pin: SLICE_X26Y88.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_11/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_10/CLK
  Location pin: SLICE_X26Y88.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_11/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_11/CLK
  Location pin: SLICE_X26Y88.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_11/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_11/CLK
  Location pin: SLICE_X26Y88.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_7/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_4/CLK
  Location pin: SLICE_X26Y95.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_7/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_4/CLK
  Location pin: SLICE_X26Y95.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_7/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_5/CLK
  Location pin: SLICE_X26Y95.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_interconnect_1_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.096ns (data path - clock path skew + uncertainty)
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.061ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y96.AQ      Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X28Y96.BX      net (fanout=1)        0.524   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X28Y96.CLK     Tdick                 0.081   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.061ns (0.537ns logic, 0.524ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Delay:                  1.073ns (data path - clock path skew + uncertainty)
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.038ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y96.BQ      Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X28Y96.CX      net (fanout=1)        0.521   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X28Y96.CLK     Tdick                 0.061   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.038ns (0.517ns logic, 0.521ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 1  Score: 14736  (Setup/Max: 0, Hold: 0, Component Switching Limit: 14736)

Constraints cover 16835 paths, 0 nets, and 2712 connections

Design statistics:
   Minimum period:   6.276ns{1}   (Maximum frequency: 159.337MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Sep 09 16:52:36 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 633 MB



