\hypertarget{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter}{}\section{v8\+:\+:internal\+:\+:compiler\+:\+:Mips\+Operand\+Converter Class Reference}
\label{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter}\index{v8\+::internal\+::compiler\+::\+Mips\+Operand\+Converter@{v8\+::internal\+::compiler\+::\+Mips\+Operand\+Converter}}
Inheritance diagram for v8\+:\+:internal\+:\+:compiler\+:\+:Mips\+Operand\+Converter\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=1.824104cm]{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter}
\end{center}
\end{figure}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
{\bfseries Mips\+Operand\+Converter} (\hyperlink{classv8_1_1internal_1_1compiler_1_1_code_generator}{Code\+Generator} $\ast$gen, \hyperlink{classv8_1_1internal_1_1compiler_1_1_instruction}{Instruction} $\ast$instr)\hypertarget{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_aecd9749bc60e51574796697899c77790}{}\label{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_aecd9749bc60e51574796697899c77790}

\item 
\hyperlink{structv8_1_1internal_1_1_double_register}{Float\+Register} {\bfseries Output\+Single\+Register} (size\+\_\+t index=0)\hypertarget{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_a24567a5c6802b8e687d8c8e52b32d9c5}{}\label{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_a24567a5c6802b8e687d8c8e52b32d9c5}

\item 
\hyperlink{structv8_1_1internal_1_1_double_register}{Float\+Register} {\bfseries Input\+Single\+Register} (size\+\_\+t index)\hypertarget{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_a64e491dee5b23f525760a26bd8b9aa62}{}\label{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_a64e491dee5b23f525760a26bd8b9aa62}

\item 
\hyperlink{structv8_1_1internal_1_1_double_register}{Float\+Register} {\bfseries To\+Single\+Register} (\hyperlink{classv8_1_1internal_1_1compiler_1_1_instruction_operand}{Instruction\+Operand} $\ast$op)\hypertarget{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_acedc92c39fb9a8adcd3b5d9f00cf4694}{}\label{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_acedc92c39fb9a8adcd3b5d9f00cf4694}

\item 
\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} {\bfseries Input\+Or\+Zero\+Double\+Register} (size\+\_\+t index)\hypertarget{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_a8fa1d328e655c4c97fe44bc3847339b0}{}\label{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_a8fa1d328e655c4c97fe44bc3847339b0}

\item 
\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} {\bfseries Input\+Or\+Zero\+Single\+Register} (size\+\_\+t index)\hypertarget{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_a9fce966e195cd4a1dccb18bdf95d754e}{}\label{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_a9fce966e195cd4a1dccb18bdf95d754e}

\item 
\hyperlink{classv8_1_1internal_1_1_operand}{Operand} {\bfseries Input\+Immediate} (size\+\_\+t index)\hypertarget{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_ac0009c3dbc17dfc5406fc74a70152f0b}{}\label{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_ac0009c3dbc17dfc5406fc74a70152f0b}

\item 
\hyperlink{classv8_1_1internal_1_1_operand}{Operand} {\bfseries Input\+Operand} (size\+\_\+t index)\hypertarget{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_ac5b7d176d4584ecd2f83f3420ec28fe2}{}\label{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_ac5b7d176d4584ecd2f83f3420ec28fe2}

\item 
\hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} {\bfseries Memory\+Operand} (size\+\_\+t $\ast$first\+\_\+index)\hypertarget{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_aa983e5948cbb47a54f6c1fdfa7492d9f}{}\label{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_aa983e5948cbb47a54f6c1fdfa7492d9f}

\item 
\hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} {\bfseries Memory\+Operand} (size\+\_\+t index=0)\hypertarget{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_acbbfede51be99cbac1a7d4ba4b0f5a83}{}\label{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_acbbfede51be99cbac1a7d4ba4b0f5a83}

\item 
\hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} {\bfseries To\+Mem\+Operand} (\hyperlink{classv8_1_1internal_1_1compiler_1_1_instruction_operand}{Instruction\+Operand} $\ast$op) const \hypertarget{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_a40eb04c793042060efec8065d592d857}{}\label{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_a40eb04c793042060efec8065d592d857}

\item 
\hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} {\bfseries Slot\+To\+Mem\+Operand} (int slot) const \hypertarget{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_acd0655b42588c010951596323e091c6d}{}\label{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_acd0655b42588c010951596323e091c6d}

\item 
{\bfseries Mips\+Operand\+Converter} (\hyperlink{classv8_1_1internal_1_1compiler_1_1_code_generator}{Code\+Generator} $\ast$gen, \hyperlink{classv8_1_1internal_1_1compiler_1_1_instruction}{Instruction} $\ast$instr)\hypertarget{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_aecd9749bc60e51574796697899c77790}{}\label{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_aecd9749bc60e51574796697899c77790}

\item 
\hyperlink{structv8_1_1internal_1_1_double_register}{Float\+Register} {\bfseries Output\+Single\+Register} (size\+\_\+t index=0)\hypertarget{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_a24567a5c6802b8e687d8c8e52b32d9c5}{}\label{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_a24567a5c6802b8e687d8c8e52b32d9c5}

\item 
\hyperlink{structv8_1_1internal_1_1_double_register}{Float\+Register} {\bfseries Input\+Single\+Register} (size\+\_\+t index)\hypertarget{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_a64e491dee5b23f525760a26bd8b9aa62}{}\label{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_a64e491dee5b23f525760a26bd8b9aa62}

\item 
\hyperlink{structv8_1_1internal_1_1_double_register}{Float\+Register} {\bfseries To\+Single\+Register} (\hyperlink{classv8_1_1internal_1_1compiler_1_1_instruction_operand}{Instruction\+Operand} $\ast$op)\hypertarget{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_acedc92c39fb9a8adcd3b5d9f00cf4694}{}\label{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_acedc92c39fb9a8adcd3b5d9f00cf4694}

\item 
\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} {\bfseries Input\+Or\+Zero\+Double\+Register} (size\+\_\+t index)\hypertarget{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_a8fa1d328e655c4c97fe44bc3847339b0}{}\label{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_a8fa1d328e655c4c97fe44bc3847339b0}

\item 
\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} {\bfseries Input\+Or\+Zero\+Single\+Register} (size\+\_\+t index)\hypertarget{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_a9fce966e195cd4a1dccb18bdf95d754e}{}\label{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_a9fce966e195cd4a1dccb18bdf95d754e}

\item 
\hyperlink{classv8_1_1internal_1_1_operand}{Operand} {\bfseries Input\+Immediate} (size\+\_\+t index)\hypertarget{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_ac0009c3dbc17dfc5406fc74a70152f0b}{}\label{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_ac0009c3dbc17dfc5406fc74a70152f0b}

\item 
\hyperlink{classv8_1_1internal_1_1_operand}{Operand} {\bfseries Input\+Operand} (size\+\_\+t index)\hypertarget{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_ac5b7d176d4584ecd2f83f3420ec28fe2}{}\label{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_ac5b7d176d4584ecd2f83f3420ec28fe2}

\item 
\hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} {\bfseries Memory\+Operand} (size\+\_\+t $\ast$first\+\_\+index)\hypertarget{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_aa983e5948cbb47a54f6c1fdfa7492d9f}{}\label{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_aa983e5948cbb47a54f6c1fdfa7492d9f}

\item 
\hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} {\bfseries Memory\+Operand} (size\+\_\+t index=0)\hypertarget{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_acbbfede51be99cbac1a7d4ba4b0f5a83}{}\label{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_acbbfede51be99cbac1a7d4ba4b0f5a83}

\item 
\hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} {\bfseries To\+Mem\+Operand} (\hyperlink{classv8_1_1internal_1_1compiler_1_1_instruction_operand}{Instruction\+Operand} $\ast$op) const \hypertarget{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_a40eb04c793042060efec8065d592d857}{}\label{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_a40eb04c793042060efec8065d592d857}

\item 
\hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} {\bfseries Slot\+To\+Mem\+Operand} (int slot) const \hypertarget{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_acd0655b42588c010951596323e091c6d}{}\label{classv8_1_1internal_1_1compiler_1_1_mips_operand_converter_acd0655b42588c010951596323e091c6d}

\end{DoxyCompactItemize}
\subsection*{Additional Inherited Members}


The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/\+Users/joshgav/node/v8/src/compiler/mips/code-\/generator-\/mips.\+cc\item 
/\+Users/joshgav/node/v8/src/compiler/mips64/code-\/generator-\/mips64.\+cc\end{DoxyCompactItemize}
