$date
     May 12, 2025       19:28:12
$end

$version
 SystemC 2.3.3-Accellera --- May 10 2025 16:26:38
$end

$timescale
     1 ps
$end

$scope module SystemC $end
$var wire   32  aaaaa  pc_in [31:0]  $end
$var wire   32  aaaab  reg_data1_in [31:0]  $end
$var wire   32  aaaac  reg_data2_in [31:0]  $end
$var wire   32  aaaad  imm_ext_in [31:0]  $end
$var wire    5  aaaae  rs_in [4:0]  $end
$var wire    5  aaaaf  rt_in [4:0]  $end
$var wire    5  aaaag  rd_in [4:0]  $end
$var wire    3  aaaah  alu_op_in [2:0]  $end
$var wire    1  aaaai  alu_src_in       $end
$var wire    1  aaaaj  reg_dst_in       $end
$var wire    1  aaaak  reg_write_in       $end
$var wire    1  aaaal  mem_read_in       $end
$var wire    1  aaaam  mem_write_in       $end
$var wire    1  aaaan  mem_to_reg_in       $end
$var wire    1  aaaao  branch_in       $end
$upscope $end
$enddefinitions  $end

$comment
All initial values are dumped below at time 0 sec = 0 timescale units.
$end

$dumpvars
b100 aaaaa
b10001 aaaab
b100010 aaaac
b10000 aaaad
b1 aaaae
b10 aaaaf
b11 aaaag
b10 aaaah
1aaaai
1aaaaj
1aaaak
0aaaal
0aaaam
0aaaan
0aaaao
$end

#10000
