$date
	Thu Feb 27 23:43:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 8 ! uio_oe [7:0] $end
$var wire 8 " uio_out [7:0] $end
$var wire 8 # uo_out [7:0] $end
$var reg 1 $ clk $end
$var reg 1 % ena $end
$var reg 1 & rst_n $end
$var reg 8 ' ui_in [7:0] $end
$var reg 8 ( uio_in [7:0] $end
$scope module user_project $end
$var wire 1 $ clk $end
$var wire 1 % ena $end
$var wire 1 & rst_n $end
$var wire 8 ) ui_in [7:0] $end
$var wire 8 * uio_in [7:0] $end
$var wire 8 + uio_oe [7:0] $end
$var wire 8 , uio_out [7:0] $end
$var wire 8 - uo_out [7:0] $end
$var wire 1 . _unused $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0.
b1000001 -
b0 ,
b0 +
b1010101 *
b10100 )
b1010101 (
b10100 '
1&
1%
1$
b1000001 #
b0 "
b0 !
$end
#5000
0$
#10000
b10101010 (
b10101010 *
b11110010 #
b11110010 -
1$
b1011000 '
b1011000 )
#15000
0$
#20000
b1011000 #
b1011000 -
b11110010 '
b11110010 )
1$
#25000
0$
#30000
b11110010 #
b11110010 -
1$
b1011000 '
b1011000 )
#30001
