---------- Begin Simulation Statistics ----------
sim_seconds                                 63.232953                       # Number of seconds simulated
sim_ticks                                63232952838000                       # Number of ticks simulated
final_tick                               63232952838000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 643828                       # Simulator instruction rate (inst/s)
host_op_rate                                   803003                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            16732629395                       # Simulator tick rate (ticks/s)
host_mem_usage                                1007704                       # Number of bytes of host memory used
host_seconds                                  3779.02                       # Real time elapsed on the host
sim_insts                                  2433041132                       # Number of instructions simulated
sim_ops                                    3034565111                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 63232952838000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.dtb.walker      6137996                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.itb.walker      2774940                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst     6070569640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data     1468717518                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.dtb.walker      5171512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.itb.walker      2579364                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst     4078126772                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data     1089870743                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::realview.hdlcd  15443242688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::realview.ide      1346008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        28168537181                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst   6070569640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst   4078126772                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total   10148696412                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::cpu0.data   1091978201                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu1.data    834062154                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::realview.ide      9881088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      1935921443                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.dtb.walker      1534499                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.itb.walker       693735                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst      1517642410                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data       346868442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.dtb.walker      1292878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.itb.walker       644841                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst      1019531693                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data       241288212                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::realview.hdlcd    241300667                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::realview.ide        23547                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total          3370820924                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::cpu0.data      276494371                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu1.data      211581483                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::realview.ide       154392                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total          488230246                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.dtb.walker        97070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.itb.walker        43884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst          96003260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          23227090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.dtb.walker        81785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.itb.walker        40791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          64493695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          17235803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::realview.hdlcd    244227764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::realview.ide          21286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             445472430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     96003260                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     64493695                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        160496955                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu0.data         17269132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu1.data         13190308                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::realview.ide        156265                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             30615705                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.dtb.walker        97070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.itb.walker        43884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         96003260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         40496222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.dtb.walker        81785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.itb.walker        40791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         64493695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         30426112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::realview.hdlcd    244227764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::realview.ide        177551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            476088136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         24281453890080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           24281453890080                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                   384                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE 63232952838000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         24281453890080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           24281453890080                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                   384                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE 63232952838000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.realview.nvmem.pwrStateResidencyTicks::UNDEFINED 63232952838000                       # Cumulative time (in ticks) in various power states
system.realview.nvmem.bytes_read::cpu0.inst           20                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu1.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::total            68                       # Number of bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu0.inst           20                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu1.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::total           68                       # Number of instructions bytes read from this memory
system.realview.nvmem.num_reads::cpu0.inst            5                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu1.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::total             17                       # Number of read requests responded to by this memory
system.realview.nvmem.bw_read::cpu0.inst            0                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu1.inst            1                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::total                1                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu0.inst            0                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu1.inst            1                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::total            1                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu0.inst            0                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu1.inst            1                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::total               1                       # Total bandwidth to/from this memory (bytes/s)
system.realview.vram.pwrStateResidencyTicks::UNDEFINED 63232952838000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 63232952838000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 63232952838000                       # Cumulative time (in ticks) in various power states
system.cf0.dma_read_full_pages                     93                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                     1323008                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                           883                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                  2192                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                    9881088                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                         2906                       # Number of DMA write transactions.
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 63232952838000                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 63232952838000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                   862464                       # Table walker walks requested
system.cpu0.dtb.walker.walksShort              862464                       # Table walker walks initiated with short descriptors
system.cpu0.dtb.walker.walkWaitTime::samples       862464                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::0         862464    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::total       862464                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walksPending::samples     13088000                       # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::0       13088000    100.00%    100.00% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::total     13088000                       # Table walker pending requests distribution
system.cpu0.dtb.walker.walkPageSizes::4K       560983     74.89%     74.89% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::1M       188106     25.11%    100.00% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::total       749089                       # Table walker page sizes translated
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data       862464                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total       862464                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data       749089                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total       749089                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total      1611553                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                   346259046                       # DTB read hits
system.cpu0.dtb.read_misses                    737619                       # DTB read misses
system.cpu0.dtb.write_hits                  276444636                       # DTB write hits
system.cpu0.dtb.write_misses                   124845                       # DTB write misses
system.cpu0.dtb.flush_tlb                        7110                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                  118049                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                  335819                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                 63609                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                    27947                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses               346996665                       # DTB read accesses
system.cpu0.dtb.write_accesses              276569481                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                        622703682                       # DTB hits
system.cpu0.dtb.misses                         862464                       # DTB misses
system.cpu0.dtb.accesses                    623566146                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 63232952838000                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 63232952838000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                   361645                       # Table walker walks requested
system.cpu0.itb.walker.walksShort              361645                       # Table walker walks initiated with short descriptors
system.cpu0.itb.walker.walkWaitTime::samples       361645                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::0         361645    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::total       361645                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walksPending::samples     13082000                       # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::0       13082000    100.00%    100.00% # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::total     13082000                       # Table walker pending requests distribution
system.cpu0.itb.walker.walkPageSizes::4K       228726     88.56%     88.56% # Table walker page sizes translated
system.cpu0.itb.walker.walkPageSizes::1M        29555     11.44%    100.00% # Table walker page sizes translated
system.cpu0.itb.walker.walkPageSizes::total       258281                       # Table walker page sizes translated
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst       361645                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total       361645                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst       258281                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total       258281                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total       619926                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                  1517375405                       # ITB inst hits
system.cpu0.itb.inst_misses                    361645                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                        7110                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                  118049                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                  194619                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses              1517737050                       # ITB inst accesses
system.cpu0.itb.hits                       1517375405                       # DTB hits
system.cpu0.itb.misses                         361645                       # DTB misses
system.cpu0.itb.accesses                   1517737050                       # DTB accesses
system.cpu0.numPwrStateTransitions              39784                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        19892                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    3084998967.951538                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   24187085841.177963                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        19584     98.45%     98.45% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::5e+10-1e+11           10      0.05%     98.50% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1e+11-1.5e+11            5      0.03%     98.53% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1.5e+11-2e+11          293      1.47%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         1001                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value 199982435760                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          19892                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1866153367508                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 61366799470492                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                     63232972730                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                   19892                       # number of quiesce instructions executed
system.cpu0.committedInsts                 1455191866                       # Number of instructions committed
system.cpu0.committedOps                   1803602934                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses           1578936633                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                749356                       # Number of float alu accesses
system.cpu0.num_func_calls                   72450187                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts    207913457                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                  1578936633                       # number of integer instructions
system.cpu0.num_fp_insts                       749356                       # number of float instructions
system.cpu0.num_int_register_reads         2735691942                       # number of times the integer registers were read
system.cpu0.num_int_register_writes        1068533896                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads              555410                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes             195296                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads          5339043711                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          760881695                       # number of times the CC registers were written
system.cpu0.num_mem_refs                    634515715                       # number of memory refs
system.cpu0.num_load_insts                  349723647                       # Number of load instructions
system.cpu0.num_store_insts                 284792068                       # Number of store instructions
system.cpu0.num_idle_cycles              61366818775.431259                       # Number of idle cycles
system.cpu0.num_busy_cycles              1866153954.568741                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.029512                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.970488                       # Percentage of idle cycles
system.cpu0.Branches                        297179125                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                17478      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu               1168636098     64.68%     64.68% # Class of executed instruction
system.cpu0.op_class::IntMult                 3597685      0.20%     64.88% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     64.88% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     64.88% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     64.88% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     64.88% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     64.88% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     64.88% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     64.88% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     64.88% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     64.88% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     64.88% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     64.88% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     64.88% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     64.88% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     64.88% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     64.88% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     64.88% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     64.88% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     64.88% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     64.88% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     64.88% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  8      0.00%     64.88% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     64.88% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                231      0.00%     64.88% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                340      0.00%     64.88% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                156      0.00%     64.88% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc             80940      0.00%     64.88% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                14      0.00%     64.88% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     64.88% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     64.88% # Class of executed instruction
system.cpu0.op_class::MemRead               349529025     19.34%     84.23% # Class of executed instruction
system.cpu0.op_class::MemWrite              284238465     15.73%     99.96% # Class of executed instruction
system.cpu0.op_class::FloatMemRead             194622      0.01%     99.97% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite            553603      0.03%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                1806848665                       # Class of executed instruction
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 63232952838000                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 63232952838000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                   726039                       # Table walker walks requested
system.cpu1.dtb.walker.walksShort              726039                       # Table walker walks initiated with short descriptors
system.cpu1.dtb.walker.walkWaitTime::samples       726039                       # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::0         726039    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::total       726039                       # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walksPending::samples  -2004702624                       # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::0    -2004702624    100.00%    100.00% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::total  -2004702624                       # Table walker pending requests distribution
system.cpu1.dtb.walker.walkPageSizes::4K       479506     75.22%     75.22% # Table walker page sizes translated
system.cpu1.dtb.walker.walkPageSizes::1M       157962     24.78%    100.00% # Table walker page sizes translated
system.cpu1.dtb.walker.walkPageSizes::total       637468                       # Table walker page sizes translated
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data       726039                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total       726039                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data       637468                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total       637468                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total      1363507                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                   240755370                       # DTB read hits
system.cpu1.dtb.read_misses                    619005                       # DTB read misses
system.cpu1.dtb.write_hits                  211534215                       # DTB write hits
system.cpu1.dtb.write_misses                   107034                       # DTB write misses
system.cpu1.dtb.flush_tlb                        7110                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                  118049                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                  298495                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                 43897                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                    26266                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses               241374375                       # DTB read accesses
system.cpu1.dtb.write_accesses              211641249                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                        452289585                       # DTB hits
system.cpu1.dtb.misses                         726039                       # DTB misses
system.cpu1.dtb.accesses                    453015624                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 63232952838000                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 63232952838000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                   335603                       # Table walker walks requested
system.cpu1.itb.walker.walksShort              335603                       # Table walker walks initiated with short descriptors
system.cpu1.itb.walker.walkWaitTime::samples       335603                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::0         335603    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::total       335603                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walksPending::samples  -2004707624                       # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::0    -2004707624    100.00%    100.00% # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::total  -2004707624                       # Table walker pending requests distribution
system.cpu1.itb.walker.walkPageSizes::4K       227193     89.60%     89.60% # Table walker page sizes translated
system.cpu1.itb.walker.walkPageSizes::1M        26365     10.40%    100.00% # Table walker page sizes translated
system.cpu1.itb.walker.walkPageSizes::total       253558                       # Table walker page sizes translated
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst       335603                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total       335603                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst       253558                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total       253558                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total       589161                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                  1019277975                       # ITB inst hits
system.cpu1.itb.inst_misses                    335603                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                        7110                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                  118049                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                  167403                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses              1019613578                       # ITB inst accesses
system.cpu1.itb.hits                       1019277975                       # DTB hits
system.cpu1.itb.misses                         335603                       # DTB misses
system.cpu1.itb.accesses                   1019613578                       # DTB accesses
system.cpu1.numPwrStateTransitions              33447                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        16724                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3704869023.820796                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   413189987348.815979                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        16717     99.96%     99.96% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            2      0.01%     99.97% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.01%     99.98% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3.5e+11-4e+11            1      0.01%     99.98% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::overflows            3      0.02%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         1000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 53185109962000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          16724                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1272723283621                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 61960229554379                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                     63232872153                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                   16724                       # number of quiesce instructions executed
system.cpu1.committedInsts                  977849266                       # Number of instructions committed
system.cpu1.committedOps                   1230962177                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses           1084553002                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                484348                       # Number of float alu accesses
system.cpu1.num_func_calls                   51920675                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts    131945673                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                  1084553002                       # number of integer instructions
system.cpu1.num_fp_insts                       484348                       # number of float instructions
system.cpu1.num_int_register_reads         1919469190                       # number of times the integer registers were read
system.cpu1.num_int_register_writes         734418311                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads              345313                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes             139331                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads          3651072157                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          475005478                       # number of times the CC registers were written
system.cpu1.num_mem_refs                    461248126                       # number of memory refs
system.cpu1.num_load_insts                  243581152                       # Number of load instructions
system.cpu1.num_store_insts                 217666974                       # Number of store instructions
system.cpu1.num_idle_cycles              61960150493.368942                       # Number of idle cycles
system.cpu1.num_busy_cycles              1272721659.631058                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.020128                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.979872                       # Percentage of idle cycles
system.cpu1.Branches                        194112850                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                11190      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                770105615     62.42%     62.42% # Class of executed instruction
system.cpu1.op_class::IntMult                 2347573      0.19%     62.61% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     62.61% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     62.61% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     62.61% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     62.61% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     62.61% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     62.61% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     62.61% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     62.61% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     62.61% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     62.61% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     62.61% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     62.61% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     62.61% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     62.61% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     62.61% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     62.61% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     62.61% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     62.61% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     62.61% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     62.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  1      0.00%     62.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     62.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                 94      0.00%     62.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                167      0.00%     62.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                 83      0.00%     62.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc             57458      0.00%     62.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 5      0.00%     62.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     62.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     62.61% # Class of executed instruction
system.cpu1.op_class::MemRead               243441830     19.73%     82.35% # Class of executed instruction
system.cpu1.op_class::MemWrite              217322479     17.61%     99.96% # Class of executed instruction
system.cpu1.op_class::FloatMemRead             139322      0.01%     99.97% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite            344495      0.03%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                1233770312                       # Class of executed instruction
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain0.clock                     1000                       # Clock period in ticks
system.cpu_clk_domain1.clock                     1000                       # Clock period in ticks
system.iobridge.pwrStateResidencyTicks::UNDEFINED 63232952838000                       # Cumulative time (in ticks) in various power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 63232952838000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                55922                       # Transaction distribution
system.iobus.trans_dist::ReadResp               55922                       # Transaction distribution
system.iobus.trans_dist::WriteReq              181113                       # Transaction distribution
system.iobus.trans_dist::WriteResp             181113                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        55798                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio          210                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.pci_host.pio          386                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.hdlcd.pio          100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio          834                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.lan_fake.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.usb_fake.pio           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.energy_ctrl.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio        60280                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       118192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iobridge.slave       355878                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total       355878                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  474070                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        71267                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio          557                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio           68                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.hdlcd.pio          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi1.pio          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio          152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.aaci_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.lan_fake.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.usb_fake.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.mmc_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.energy_ctrl.pio          384                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio        34697                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       108594                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iobridge.slave     11227096                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total     11227096                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11335690                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 63232952838000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq          3348862060                       # Transaction distribution
system.membus.trans_dist::ReadResp         3359308280                       # Transaction distribution
system.membus.trans_dist::WriteReq          477910937                       # Transaction distribution
system.membus.trans_dist::WriteResp         477910937                       # Transaction distribution
system.membus.trans_dist::SoftPFReq          11565191                       # Transaction distribution
system.membus.trans_dist::SoftPFResp         11565191                       # Transaction distribution
system.membus.trans_dist::LoadLockedReq      10446220                       # Transaction distribution
system.membus.trans_dist::StoreCondReq       10364089                       # Transaction distribution
system.membus.trans_dist::StoreCondResp      10364089                       # Transaction distribution
system.membus.pkt_count_system.realview.hdlcd.dma::system.mem_ctrls.port    482601334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.realview.hdlcd.dma::total    482601334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iobridge.master::system.mem_ctrls.port       355878                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iobridge.master::total       355878                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache_port::system.realview.nvmem.port           10                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache_port::system.mem_ctrls.port   3035284820                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache_port::total   3035284830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache_port::system.bridge.slave        91058                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache_port::system.realview.gic.pio        41878                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache_port::system.mem_ctrls.port   1246725692                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache_port::total   1246858628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.itb.walker.dma::system.mem_ctrls.port      1387470                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.itb.walker.dma::total      1387470                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dtb.walker.dma::system.mem_ctrls.port      3068998                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dtb.walker.dma::total      3068998                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache_port::system.realview.nvmem.port           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache_port::system.mem_ctrls.port   2039063386                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache_port::total   2039063410                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache_port::system.bridge.slave        27134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache_port::system.realview.gic.pio        34442                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache_port::system.mem_ctrls.port    905739432                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache_port::total    905801008                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.itb.walker.dma::system.mem_ctrls.port      1289682                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.itb.walker.dma::total      1289682                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dtb.walker.dma::system.mem_ctrls.port      2585756                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dtb.walker.dma::total      2585756                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             7718296994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.realview.hdlcd.dma::system.mem_ctrls.port  15443242688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.realview.hdlcd.dma::total  15443242688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iobridge.master::system.mem_ctrls.port     11227096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iobridge.master::total     11227096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache_port::system.realview.nvmem.port           20                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache_port::system.mem_ctrls.port   6070569640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache_port::total   6070569660                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache_port::system.bridge.slave        89666                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache_port::system.realview.gic.pio        83756                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache_port::system.mem_ctrls.port   2560695855                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache_port::total   2560869277                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.itb.walker.dma::system.mem_ctrls.port      2774940                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.itb.walker.dma::total      2774940                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dtb.walker.dma::system.mem_ctrls.port      6137996                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dtb.walker.dma::total      6137996                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache_port::system.realview.nvmem.port           48                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache_port::system.mem_ctrls.port   4078126772                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache_port::total   4078126820                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache_port::system.bridge.slave        18928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache_port::system.realview.gic.pio        68884                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache_port::system.mem_ctrls.port   1923932985                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache_port::total   1924020797                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.itb.walker.dma::system.mem_ctrls.port      2579364                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.itb.walker.dma::total      2579364                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dtb.walker.dma::system.mem_ctrls.port      5171512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dtb.walker.dma::total      5171512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             30104720150                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples        3859148497                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0              3859148497    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total          3859148497                       # Request fanout histogram
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 63232952838000                       # Cumulative time (in ticks) in various power states
system.realview.aaci_fake.pwrStateResidencyTicks::UNDEFINED 63232952838000                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 63232952838000                       # Cumulative time (in ticks) in various power states
system.realview.cf_ctrl.pwrStateResidencyTicks::UNDEFINED 63232952838000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 63232952838000                       # Cumulative time (in ticks) in various power states
system.realview.clcd.pwrStateResidencyTicks::UNDEFINED 63232952838000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 63232952838000                       # Cumulative time (in ticks) in various power states
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock                7220                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 63232952838000                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.pwrStateResidencyTicks::UNDEFINED 63232952838000                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 63232952838000                       # Cumulative time (in ticks) in various power states
system.realview.ide.pwrStateResidencyTicks::UNDEFINED 63232952838000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 63232952838000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 63232952838000                       # Cumulative time (in ticks) in various power states
system.realview.l2x0_fake.pwrStateResidencyTicks::UNDEFINED 63232952838000                       # Cumulative time (in ticks) in various power states
system.realview.lan_fake.pwrStateResidencyTicks::UNDEFINED 63232952838000                       # Cumulative time (in ticks) in various power states
system.realview.local_cpu_timer.pwrStateResidencyTicks::UNDEFINED 63232952838000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.mmc_fake.pwrStateResidencyTicks::UNDEFINED 63232952838000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 63232952838000                       # Cumulative time (in ticks) in various power states
system.realview.sp810_fake.pwrStateResidencyTicks::UNDEFINED 63232952838000                       # Cumulative time (in ticks) in various power states
system.realview.timer0.pwrStateResidencyTicks::UNDEFINED 63232952838000                       # Cumulative time (in ticks) in various power states
system.realview.timer1.pwrStateResidencyTicks::UNDEFINED 63232952838000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 63232952838000                       # Cumulative time (in ticks) in various power states
system.realview.uart1_fake.pwrStateResidencyTicks::UNDEFINED 63232952838000                       # Cumulative time (in ticks) in various power states
system.realview.uart2_fake.pwrStateResidencyTicks::UNDEFINED 63232952838000                       # Cumulative time (in ticks) in various power states
system.realview.uart3_fake.pwrStateResidencyTicks::UNDEFINED 63232952838000                       # Cumulative time (in ticks) in various power states
system.realview.usb_fake.pwrStateResidencyTicks::UNDEFINED 63232952838000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 63232952838000                       # Cumulative time (in ticks) in various power states
system.realview.watchdog_fake.pwrStateResidencyTicks::UNDEFINED 63232952838000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

