intern journal comput applic volum cost effici design revers adder circuit low power applic neeraj kumar misra institut engin technolog lucknow mukesh kumar kushwaha institut engin technolog lucknow subodh wairya institut engin technolog lucknow amit kumar institut engin technolog lucknow abstract larg amount current field revers logic low heat dissip low power consumpt main factor appli revers digit vlsi circuit paper introduc revers gate name gate novel gate synthesi effici adder modul minimum garbag output gate count gate capabl implement bit rippl carri adder carri skip adder present gate effici optim approach compar exist design term gate count garbag output constant input addit popular revers gate implement mos transistor design implement mind minimum mos transistor count complet revers behaviour precis forward backward comput lesser architectur complex novel design compact fast well low power general term revers logic gate revers adder low power keyword revers logic revers rippl carri adder revers carri skip adder low power comput introduct power speed term low power vlsi circuit design convent method optim power speed reduc switch activ lower power suppli reduc technolog devic method fulfil criteria meet scenario power optim classic digit approach digit logic gate irrevers behaviour irrevers digit gate generat energi bit loss comput bit loss occur input output vector equal number classic digit logic dissip heat bit loss comput landauer precis bit loss dissip joul energi boltzmann constant temperatur comput oper perform bennett prove order nullifi energi loss essenti logic comput oper revers logic latest technolog revers gate order power delay optim paper categori section basic revers gate mos transistor implement forward backward comput logic novel revers gate introduc rippl carri adder subtract circuit carri skip adder subsect introduc mos transistor implement propos gate simul result exist methodolog comparison analysi final conclud basic revers gate mos transistor implement revers gate exist literatur popular gate frg design popular gate mos transistor cad tool microwind dsch circuit design simul transistor channel width length select pmos nmos circuit design extract netlist dsch verilog complic microwind time diagram dsch feynman gate revers gate fig input vector map output vector design circuit mos transistor requir design revers fig correspond time diagram fig forward comput case revers comput case fredkin gate revers gate fig input vector map output vector caab acba design circuit mos transistor requir design frg revers fig correspond time diagram fig forward comput case revers comput case iii toffoli gate revers gate fig input vector map output vector cab design circuit mos transistor requir design revers fig correspond time diagram fig forward comput intern journal comput applic volum case revers comput case baq fig block diagram feynman gate fig mos transistor implement fig simul result frg acbaq caabr fig fredkin gate fig fredkin gate fig simul result fredkin gate toffoli gate cabr fig toffoli gate fig mos transistor implement toffoli gate intern journal comput applic volum fig toffoli gate simul result fig power comparison result input voltag work design revers gate name gate fig util rippl carri adder carri skip adder design circuit gate gate order verifi revers correspond truth tabl input logic vector output logic vector correspond tabl util gate oper individu revers full adder well revers full subtract requir lesser hardwar complex design cost low set input correspond output form full adder set input correspond output form full subtract implement full adder well full subtract fig gate cba abc bac fig novel design revers gate tabl truth tabl revers gate suppli voltag volt frg input output intern journal comput applic volum sum diff carri borrow fig full adder full subtract fig rippl carri adder fig rippl carri subtract hng gate hng gate hng gate hng gate frg frg frg frg cin gogo cout gogogogo fig novel design bit carri skip adder intern journal comput applic volum revers bit parallel adder subtract design util circuit fig bit parallel adder subtract fig bit augend addend cin carri carri sum differ output depend design util rippl carri addit subtract novel cost effici carri skip adder design methodolog carri skip adder design consist modul bit rippl carri adder carri skip circuit carri skip circuit basic propag cin carri cout carri faster design circuiti bit argument full adder propag logic biaipi generat initi carri cin associ carri cout precis carri cout produc bit rippl carri adder modul fashion carri cout will produc bit rippl carri adder modul circuit carri synthesi equat pcincpcout logic express high logic wait product final carri cout case low logic carri cout will produc bit rippl carri circuit complet block diagram carri skip adder fig mos realiz adder circuit mos transistor implement revers gate propos fig implement circuit base gate diffus input gdi reduc transistor count perform compars analysi novel full adder subtract gate optim fig compar propos exist counterpart major challeng revers techniqu optim lower bound paramet state novel design optim paramet fig paramet analysi revers full adder algorithm construct carri skip adder circuit input cin output cout level comput biaipi hng gate copi level comput gate cibiaisi level comput carri skip logic bit pcincpcout frg gate proposit revers full adder subtract realiz revers gate easi find set input altern input output cbaq abc full adder cbaq bac full subtract revers full adder subtract realis gate proposit revers gate need implement bit parallel adder gate synthesi revers full adder bit parallel adder design cascad full adder gate gate design bit parallel adder proposit revers bit rippl carri adder realiz number revers gate fig proposit revers bit rippl carri adder realiz number garbag output fig proposit revers bit rippl carri adder realiz number constant input fig proposit revers bit rippl carri adder realiz number unit delay fig proposit revers bit rippl carri adder realiz total logic calcul express express express total logic calcul bit rippl carri adder express tlc total logic calcul fig total logic calcul circuit cost primari factor circuit architectur complex basic count input xor denot input denot denot proposit revers bit carri adder realiz total logic calcul circuit bit carri skip adder fan carri skip adder tlc hng frg fig bit carri skip adder total logic calcul tcarri skip hng gate frg fig nog exist design exist design exist design propos design intern journal comput applic volum abc bac fig mos implement gate fig circuit implement hng gate intern journal comput applic volum hng cbar dabc fig block diagram hng fig simul result hng gate implement gate microwind exhibit fig realiz minimum mos transistor count gate form full adder set input time equal input bit form work full adder fig correspond truth tabl full adder tabl gate form full subtract set input time equal input bit form work full subtract fig correspond truth tabl full subtract tabl tabl truth tabl full adder cbasum abc carri tabl truth tabl full subtract cbadiffer bac borrow intern journal comput applic volum fig circuit implement gate fig simul result gate full adder fig simul result gate full subtract intern journal comput applic volum conclus center paper set oper includ full adder subtract rippl carri adder subtract carri skip adder novel revers gate compar behavior novel design util optim paramet garbag output constant input total logic calcul addit novel gate implement mos transistor gate diffus input techniqu minimum transistor count addit subtract oper alu digit signal process communic system low power circuit refer bennett logic revers comput ibm journal develop landauer irrevers heat generat comput process ibm journal develop diganta sengupta mahamuda sultana atal chaudhuri reliz novel revers scg gate applic design parallel adder subtractor match logic intern journal comput applic neeraj kumar misra subodh wairya vinod kumar singh invent design bit revers gate ieee intern confer advanc innov engin icrai himanshu thapliy nagarajan ranganathan revers design bcd adder proceed design autom test europ grenobl franc neeraj kumar misra subodh wairya vinod kumar singh preternatur low power revers decod design technolog node intern journal scientif engin subodh wairya rajendra kumar nagaria sudarshan tiwari perform analysi high speed hybrid cmos full adder circuit low voltag vlsi design hindawi publish corpor vlsi design michael frank introduct revers comput motiv progress challeng proceed confer comput frontier ischia itali neeraj kumar misra subodh wairya vinod kumar singh evolut structur binari group base bit compar decod revers techniqu intern journal vlsi design communic system vlsic neeraj kumar misra subodh wairya vinod kumar singh approach design feasibl error control scheme base revers seri gate european journal scientif azad khan design full adder revers gate intern confer comput technolog dhaka bangladesh neeraj kumar mishra advanc nxn multipli architectur realiz ancient indian vedic mathemat intern journal electron communic comput engin issu bibhash sen revers logic base fault toler nanocircuit qca isrn electron hindawi publish corpor hafiz hasan babu nazir saleheen lafifa jamal sheikh muhammad sarwar approach design compact revers low power binari compar iet comput digit techniqu issu thapliy sriniva novel revers tsg gate applic design compon primit revers quantum alu intern confer communic signal process bangkok rangaraju venugop muralidhara raja low power revers parallel binari adder subtractor intern journal vlsi design communic system vlsic biswa hasan hasan chowdhuri hasan babu novel approach design bcd adder carri skip bcd adder intern confer vlsi design zhou rigui manqun zhang qian yang shi design novel revers bcd adder parallel adder subtract revers logic gate intern journal electron krishnaveni geetha priya novel design revers serial parallel adder subtractor intern journal engin scienc technolog ijcatm 