;redcode
;assert 1
	SPL 0, #2
	CMP -217, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-0
	JMZ 0, <2
	SUB #72, @200
	SUB @121, 106
	SUB @0, @2
	SUB @-127, 100
	SUB @121, 106
	SUB @121, 106
	CMP 0, @2
	MOV -1, <-70
	MOV -1, <-20
	MOV -1, <-20
	JMP @12, 200
	SUB 270, 370
	ADD 0, @-0
	DJN 0, <2
	DAT #10, #9
	MOV -1, <-28
	SUB -7, <-120
	MOV -1, <-20
	SUB 0, <-1
	SUB #912, 200
	ADD 0, @-0
	SPL 140, 644
	SPL <-126, 109
	SLT 120, 1
	SUB <121, 106
	SLT 120, 1
	JMZ 400, <2
	SUB #0, -0
	SUB #0, -0
	SUB #0, -0
	SUB 2, @10
	ADD 270, 60
	ADD 270, -205
	SUB @127, 106
	ADD 270, -205
	SPL <-126, 109
	SUB @-127, 100
	SPL <-126, 109
	SUB @127, 106
	JMP @12, 200
	SUB 100, 610
	MOV -7, <-20
	MOV -7, <-20
	CMP -217, <-120
	CMP #30, -600
	CMP -217, <-120
	CMP -217, <-120
	CMP -217, <-120
