--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml cpu_instructor_copy.twx cpu_instructor_copy.ncd -o
cpu_instructor_copy.twr cpu_instructor_copy.pcf -ucf nexys3.ucf

Design file:              cpu_instructor_copy.ncd
Physical constraint file: cpu_instructor_copy.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 406 paths analyzed, 91 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.216ns.
--------------------------------------------------------------------------------

Paths for end point cpu_clock (SLICE_X11Y35.CE), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_23 (FF)
  Destination:          cpu_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.176ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.257 - 0.262)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_23 to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y40.DQ      Tcko                  0.447   clock_divider.counter<23>
                                                       clock_divider.counter_23
    SLICE_X11Y40.B1      net (fanout=2)        0.755   clock_divider.counter<23>
    SLICE_X11Y40.B       Tilo                  0.259   GND_6_o_clock_divider.counter[26]_equal_539_o<26>3
                                                       GND_6_o_clock_divider.counter[26]_equal_539_o<26>4
    SLICE_X11Y35.A2      net (fanout=1)        0.831   GND_6_o_clock_divider.counter[26]_equal_539_o<26>3
    SLICE_X11Y35.A       Tilo                  0.259   cpu_clock
                                                       GND_6_o_clock_divider.counter[26]_equal_539_o<26>6
    SLICE_X11Y35.CE      net (fanout=1)        0.285   GND_6_o_clock_divider.counter[26]_equal_539_o
    SLICE_X11Y35.CLK     Tceck                 0.340   cpu_clock
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      3.176ns (1.305ns logic, 1.871ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_21 (FF)
  Destination:          cpu_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.033ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.257 - 0.262)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_21 to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y40.BQ      Tcko                  0.447   clock_divider.counter<23>
                                                       clock_divider.counter_21
    SLICE_X11Y40.B2      net (fanout=2)        0.612   clock_divider.counter<21>
    SLICE_X11Y40.B       Tilo                  0.259   GND_6_o_clock_divider.counter[26]_equal_539_o<26>3
                                                       GND_6_o_clock_divider.counter[26]_equal_539_o<26>4
    SLICE_X11Y35.A2      net (fanout=1)        0.831   GND_6_o_clock_divider.counter[26]_equal_539_o<26>3
    SLICE_X11Y35.A       Tilo                  0.259   cpu_clock
                                                       GND_6_o_clock_divider.counter[26]_equal_539_o<26>6
    SLICE_X11Y35.CE      net (fanout=1)        0.285   GND_6_o_clock_divider.counter[26]_equal_539_o
    SLICE_X11Y35.CLK     Tceck                 0.340   cpu_clock
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      3.033ns (1.305ns logic, 1.728ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_18 (FF)
  Destination:          cpu_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.942ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_18 to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y39.CQ      Tcko                  0.447   clock_divider.counter<19>
                                                       clock_divider.counter_18
    SLICE_X11Y40.B4      net (fanout=2)        0.521   clock_divider.counter<18>
    SLICE_X11Y40.B       Tilo                  0.259   GND_6_o_clock_divider.counter[26]_equal_539_o<26>3
                                                       GND_6_o_clock_divider.counter[26]_equal_539_o<26>4
    SLICE_X11Y35.A2      net (fanout=1)        0.831   GND_6_o_clock_divider.counter[26]_equal_539_o<26>3
    SLICE_X11Y35.A       Tilo                  0.259   cpu_clock
                                                       GND_6_o_clock_divider.counter[26]_equal_539_o<26>6
    SLICE_X11Y35.CE      net (fanout=1)        0.285   GND_6_o_clock_divider.counter[26]_equal_539_o
    SLICE_X11Y35.CLK     Tceck                 0.340   cpu_clock
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      2.942ns (1.305ns logic, 1.637ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_25 (SLICE_X10Y41.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_0 (FF)
  Destination:          clock_divider.counter_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.643ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.249 - 0.271)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_0 to clock_divider.counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y35.AQ      Tcko                  0.447   clock_divider.counter<3>
                                                       clock_divider.counter_0
    SLICE_X10Y35.A2      net (fanout=2)        1.036   clock_divider.counter<0>
    SLICE_X10Y35.COUT    Topcya                0.379   clock_divider.counter<3>
                                                       Mcount_clock_divider.counter_lut<0>_INV_0
                                                       Mcount_clock_divider.counter_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<3>
    SLICE_X10Y36.COUT    Tbyp                  0.076   clock_divider.counter<7>
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<7>
    SLICE_X10Y37.COUT    Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X10Y38.COUT    Tbyp                  0.076   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X10Y39.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X10Y39.COUT    Tbyp                  0.076   clock_divider.counter<19>
                                                       Mcount_clock_divider.counter_cy<19>
    SLICE_X10Y40.CIN     net (fanout=1)        0.082   Mcount_clock_divider.counter_cy<19>
    SLICE_X10Y40.COUT    Tbyp                  0.076   clock_divider.counter<23>
                                                       Mcount_clock_divider.counter_cy<23>
    SLICE_X10Y41.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<23>
    SLICE_X10Y41.CLK     Tcinck                0.304   clock_divider.counter<26>
                                                       Mcount_clock_divider.counter_xor<26>
                                                       clock_divider.counter_25
    -------------------------------------------------  ---------------------------
    Total                                      2.643ns (1.510ns logic, 1.133ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_4 (FF)
  Destination:          clock_divider.counter_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.927ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.249 - 0.269)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_4 to clock_divider.counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y36.AQ      Tcko                  0.447   clock_divider.counter<7>
                                                       clock_divider.counter_4
    SLICE_X10Y36.A5      net (fanout=2)        0.399   clock_divider.counter<4>
    SLICE_X10Y36.COUT    Topcya                0.379   clock_divider.counter<7>
                                                       clock_divider.counter<4>_rt
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<7>
    SLICE_X10Y37.COUT    Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X10Y38.COUT    Tbyp                  0.076   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X10Y39.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X10Y39.COUT    Tbyp                  0.076   clock_divider.counter<19>
                                                       Mcount_clock_divider.counter_cy<19>
    SLICE_X10Y40.CIN     net (fanout=1)        0.082   Mcount_clock_divider.counter_cy<19>
    SLICE_X10Y40.COUT    Tbyp                  0.076   clock_divider.counter<23>
                                                       Mcount_clock_divider.counter_cy<23>
    SLICE_X10Y41.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<23>
    SLICE_X10Y41.CLK     Tcinck                0.304   clock_divider.counter<26>
                                                       Mcount_clock_divider.counter_xor<26>
                                                       clock_divider.counter_25
    -------------------------------------------------  ---------------------------
    Total                                      1.927ns (1.434ns logic, 0.493ns route)
                                                       (74.4% logic, 25.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_3 (FF)
  Destination:          clock_divider.counter_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.852ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.249 - 0.271)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_3 to clock_divider.counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y35.DQ      Tcko                  0.447   clock_divider.counter<3>
                                                       clock_divider.counter_3
    SLICE_X10Y35.D5      net (fanout=2)        0.363   clock_divider.counter<3>
    SLICE_X10Y35.COUT    Topcyd                0.261   clock_divider.counter<3>
                                                       clock_divider.counter<3>_rt
                                                       Mcount_clock_divider.counter_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<3>
    SLICE_X10Y36.COUT    Tbyp                  0.076   clock_divider.counter<7>
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<7>
    SLICE_X10Y37.COUT    Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X10Y38.COUT    Tbyp                  0.076   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X10Y39.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X10Y39.COUT    Tbyp                  0.076   clock_divider.counter<19>
                                                       Mcount_clock_divider.counter_cy<19>
    SLICE_X10Y40.CIN     net (fanout=1)        0.082   Mcount_clock_divider.counter_cy<19>
    SLICE_X10Y40.COUT    Tbyp                  0.076   clock_divider.counter<23>
                                                       Mcount_clock_divider.counter_cy<23>
    SLICE_X10Y41.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<23>
    SLICE_X10Y41.CLK     Tcinck                0.304   clock_divider.counter<26>
                                                       Mcount_clock_divider.counter_xor<26>
                                                       clock_divider.counter_25
    -------------------------------------------------  ---------------------------
    Total                                      1.852ns (1.392ns logic, 0.460ns route)
                                                       (75.2% logic, 24.8% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_26 (SLICE_X10Y41.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_0 (FF)
  Destination:          clock_divider.counter_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.612ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.249 - 0.271)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_0 to clock_divider.counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y35.AQ      Tcko                  0.447   clock_divider.counter<3>
                                                       clock_divider.counter_0
    SLICE_X10Y35.A2      net (fanout=2)        1.036   clock_divider.counter<0>
    SLICE_X10Y35.COUT    Topcya                0.379   clock_divider.counter<3>
                                                       Mcount_clock_divider.counter_lut<0>_INV_0
                                                       Mcount_clock_divider.counter_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<3>
    SLICE_X10Y36.COUT    Tbyp                  0.076   clock_divider.counter<7>
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<7>
    SLICE_X10Y37.COUT    Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X10Y38.COUT    Tbyp                  0.076   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X10Y39.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X10Y39.COUT    Tbyp                  0.076   clock_divider.counter<19>
                                                       Mcount_clock_divider.counter_cy<19>
    SLICE_X10Y40.CIN     net (fanout=1)        0.082   Mcount_clock_divider.counter_cy<19>
    SLICE_X10Y40.COUT    Tbyp                  0.076   clock_divider.counter<23>
                                                       Mcount_clock_divider.counter_cy<23>
    SLICE_X10Y41.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<23>
    SLICE_X10Y41.CLK     Tcinck                0.273   clock_divider.counter<26>
                                                       Mcount_clock_divider.counter_xor<26>
                                                       clock_divider.counter_26
    -------------------------------------------------  ---------------------------
    Total                                      2.612ns (1.479ns logic, 1.133ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_4 (FF)
  Destination:          clock_divider.counter_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.896ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.249 - 0.269)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_4 to clock_divider.counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y36.AQ      Tcko                  0.447   clock_divider.counter<7>
                                                       clock_divider.counter_4
    SLICE_X10Y36.A5      net (fanout=2)        0.399   clock_divider.counter<4>
    SLICE_X10Y36.COUT    Topcya                0.379   clock_divider.counter<7>
                                                       clock_divider.counter<4>_rt
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<7>
    SLICE_X10Y37.COUT    Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X10Y38.COUT    Tbyp                  0.076   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X10Y39.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X10Y39.COUT    Tbyp                  0.076   clock_divider.counter<19>
                                                       Mcount_clock_divider.counter_cy<19>
    SLICE_X10Y40.CIN     net (fanout=1)        0.082   Mcount_clock_divider.counter_cy<19>
    SLICE_X10Y40.COUT    Tbyp                  0.076   clock_divider.counter<23>
                                                       Mcount_clock_divider.counter_cy<23>
    SLICE_X10Y41.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<23>
    SLICE_X10Y41.CLK     Tcinck                0.273   clock_divider.counter<26>
                                                       Mcount_clock_divider.counter_xor<26>
                                                       clock_divider.counter_26
    -------------------------------------------------  ---------------------------
    Total                                      1.896ns (1.403ns logic, 0.493ns route)
                                                       (74.0% logic, 26.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_3 (FF)
  Destination:          clock_divider.counter_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.821ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.249 - 0.271)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_3 to clock_divider.counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y35.DQ      Tcko                  0.447   clock_divider.counter<3>
                                                       clock_divider.counter_3
    SLICE_X10Y35.D5      net (fanout=2)        0.363   clock_divider.counter<3>
    SLICE_X10Y35.COUT    Topcyd                0.261   clock_divider.counter<3>
                                                       clock_divider.counter<3>_rt
                                                       Mcount_clock_divider.counter_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<3>
    SLICE_X10Y36.COUT    Tbyp                  0.076   clock_divider.counter<7>
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<7>
    SLICE_X10Y37.COUT    Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X10Y38.COUT    Tbyp                  0.076   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X10Y39.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X10Y39.COUT    Tbyp                  0.076   clock_divider.counter<19>
                                                       Mcount_clock_divider.counter_cy<19>
    SLICE_X10Y40.CIN     net (fanout=1)        0.082   Mcount_clock_divider.counter_cy<19>
    SLICE_X10Y40.COUT    Tbyp                  0.076   clock_divider.counter<23>
                                                       Mcount_clock_divider.counter_cy<23>
    SLICE_X10Y41.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<23>
    SLICE_X10Y41.CLK     Tcinck                0.273   clock_divider.counter<26>
                                                       Mcount_clock_divider.counter_xor<26>
                                                       clock_divider.counter_26
    -------------------------------------------------  ---------------------------
    Total                                      1.821ns (1.361ns logic, 0.460ns route)
                                                       (74.7% logic, 25.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cpu_clock (SLICE_X11Y35.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu_clock (FF)
  Destination:          cpu_clock (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cpu_clock to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y35.CQ      Tcko                  0.198   cpu_clock
                                                       cpu_clock
    SLICE_X11Y35.C5      net (fanout=2)        0.059   cpu_clock
    SLICE_X11Y35.CLK     Tah         (-Th)    -0.215   cpu_clock
                                                       cpu_clock_INV_37_o1_INV_0
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.413ns logic, 0.059ns route)
                                                       (87.5% logic, 12.5% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_1 (SLICE_X10Y35.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider.counter_1 (FF)
  Destination:          clock_divider.counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.534ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider.counter_1 to clock_divider.counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y35.BQ      Tcko                  0.234   clock_divider.counter<3>
                                                       clock_divider.counter_1
    SLICE_X10Y35.B5      net (fanout=2)        0.063   clock_divider.counter<1>
    SLICE_X10Y35.CLK     Tah         (-Th)    -0.237   clock_divider.counter<3>
                                                       clock_divider.counter<1>_rt
                                                       Mcount_clock_divider.counter_cy<3>
                                                       clock_divider.counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.534ns (0.471ns logic, 0.063ns route)
                                                       (88.2% logic, 11.8% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_5 (SLICE_X10Y36.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider.counter_5 (FF)
  Destination:          clock_divider.counter_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.534ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider.counter_5 to clock_divider.counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y36.BQ      Tcko                  0.234   clock_divider.counter<7>
                                                       clock_divider.counter_5
    SLICE_X10Y36.B5      net (fanout=2)        0.063   clock_divider.counter<5>
    SLICE_X10Y36.CLK     Tah         (-Th)    -0.237   clock_divider.counter<7>
                                                       clock_divider.counter<5>_rt
                                                       Mcount_clock_divider.counter_cy<7>
                                                       clock_divider.counter_5
    -------------------------------------------------  ---------------------------
    Total                                      0.534ns (0.471ns logic, 0.063ns route)
                                                       (88.2% logic, 11.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: clock_divider.counter<3>/SR
  Logical resource: clock_divider.counter_0/SR
  Location pin: SLICE_X10Y35.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: clock_divider.counter<3>/SR
  Logical resource: clock_divider.counter_1/SR
  Location pin: SLICE_X10Y35.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.216|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 406 paths, 0 nets, and 76 connections

Design statistics:
   Minimum period:   3.216ns{1}   (Maximum frequency: 310.945MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 14 22:41:07 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 407 MB



