/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/xlslice_v1_0_1
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap xlslice_v1_0_1 /home/feilong/Storages/fpga/000_vivado_sim_linux32/xlslice_v1_0_1
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 +incdir+/home/feilong/.cxl.ip/incl -work xlslice_v1_0_1 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/xlslice_v1_0_1/.cxl.verilog.xlslice_v1_0_1.xlslice_v1_0_1.lin64.cmf
