{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717281142408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717281142409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun  1 19:32:22 2024 " "Processing started: Sat Jun  1 19:32:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717281142409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717281142409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aula09 -c aula09 " "Command: quartus_map --read_settings_files=on --write_settings_files=off aula09 -c aula09" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717281142409 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717281142586 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717281142586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula09.bdf 1 1 " "Found 1 design units, including 1 entities, in source file aula09.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 aula09 " "Found entity 1: aula09" {  } { { "aula09.bdf" "" { Schematic "/home/li/Code/gh/lablogica/aula09/aula09.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717281152738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717281152738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.bdf 1 1 " "Found 1 design units, including 1 entities, in source file display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.bdf" "" { Schematic "/home/li/Code/gh/lablogica/aula09/display.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717281152739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717281152739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file somador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.bdf" "" { Schematic "/home/li/Code/gh/lablogica/aula09/somador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717281152740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717281152740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinal_complemento.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sinal_complemento.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sinal_complemento " "Found entity 1: sinal_complemento" {  } { { "sinal_complemento.bdf" "" { Schematic "/home/li/Code/gh/lablogica/aula09/sinal_complemento.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717281152740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717281152740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_5bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file somador_5bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 somador_5bits " "Found entity 1: somador_5bits" {  } { { "somador_5bits.bdf" "" { Schematic "/home/li/Code/gh/lablogica/aula09/somador_5bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717281152740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717281152740 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aula09 " "Elaborating entity \"aula09\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717281152791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst " "Elaborating entity \"display\" for hierarchy \"display:inst\"" {  } { { "aula09.bdf" "inst" { Schematic "/home/li/Code/gh/lablogica/aula09/aula09.bdf" { { 360 472 568 520 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717281152804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinal_complemento sinal_complemento:INS55 " "Elaborating entity \"sinal_complemento\" for hierarchy \"sinal_complemento:INS55\"" {  } { { "aula09.bdf" "INS55" { Schematic "/home/li/Code/gh/lablogica/aula09/aula09.bdf" { { 800 480 576 960 "INS55" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717281152816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_5bits sinal_complemento:INS55\|somador_5bits:inst6 " "Elaborating entity \"somador_5bits\" for hierarchy \"sinal_complemento:INS55\|somador_5bits:inst6\"" {  } { { "sinal_complemento.bdf" "inst6" { Schematic "/home/li/Code/gh/lablogica/aula09/sinal_complemento.bdf" { { 232 616 712 456 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717281152818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador sinal_complemento:INS55\|somador_5bits:inst6\|somador:inst " "Elaborating entity \"somador\" for hierarchy \"sinal_complemento:INS55\|somador_5bits:inst6\|somador:inst\"" {  } { { "somador_5bits.bdf" "inst" { Schematic "/home/li/Code/gh/lablogica/aula09/somador_5bits.bdf" { { 64 336 432 160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717281152820 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "res_s16 VCC " "Pin \"res_s16\" is stuck at VCC" {  } { { "aula09.bdf" "" { Schematic "/home/li/Code/gh/lablogica/aula09/aula09.bdf" { { 1032 1168 1344 1048 "res_s16" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717281153418 "|aula09|res_s16"} { "Warning" "WMLS_MLS_STUCK_PIN" "res_s12 GND " "Pin \"res_s12\" is stuck at GND" {  } { { "aula09.bdf" "" { Schematic "/home/li/Code/gh/lablogica/aula09/aula09.bdf" { { 1064 1168 1344 1080 "res_s12" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717281153418 "|aula09|res_s12"} { "Warning" "WMLS_MLS_STUCK_PIN" "res_s11 GND " "Pin \"res_s11\" is stuck at GND" {  } { { "aula09.bdf" "" { Schematic "/home/li/Code/gh/lablogica/aula09/aula09.bdf" { { 1080 1168 1344 1096 "res_s11" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717281153418 "|aula09|res_s11"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1717281153418 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717281153482 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717281153909 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717281153909 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717281153995 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717281153995 ""} { "Info" "ICUT_CUT_TM_LCELLS" "55 " "Implemented 55 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717281153995 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717281153995 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "356 " "Peak virtual memory: 356 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717281154001 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun  1 19:32:33 2024 " "Processing ended: Sat Jun  1 19:32:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717281154001 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717281154001 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717281154001 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717281154001 ""}
