<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="463" />
   <clocksource preferredWidth="459" />
   <frequency preferredWidth="446" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library,Library/Peripherals/Microcontroller Peripherals,Library/Peripherals,Project" />
 <window width="1680" height="987" x="0" y="23" />
 <hdlexample language="VHDL" />
 <generation synthesis="VHDL" path="NIOS_compiled" />
</preferences>
