<p><u><strong>Environment</strong></u></p><ul><li>77ns SRAM model (100 cycles) is integrated at DMI.</li><li>Measured at native interface of CAIU0 and NCAIU0.</li><li>Using 2021.Nov.30th RTL, pulled using $WORK_TOP/dv/scripts/refresh_rtl</li></ul><p><br/></p><p><strong>1) CHI-AIU (CAIU0) to DMI turn-around latency (cycle)</strong></p><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 30.5374%;"><colgroup><col style="width: 38.2876%;"/><col style="width: 31.4032%;"/><col style="width: 30.3333%;"/></colgroup><thead><tr><th style="text-align: left;" class="confluenceTh"><br/></th><th colspan="1" style="text-align: left;" class="confluenceTh">Nov 30th (RC)</th><th colspan="1" style="text-align: left;" class="confluenceTh">Nov 3rd (0 latency) </th></tr></thead><tbody><tr><td style="text-align: left;" class="confluenceTd">ReadNoSnp</td><td colspan="1" style="text-align: left;" class="confluenceTd">129</td><td colspan="1" style="text-align: left;" class="confluenceTd">28</td></tr><tr><td style="text-align: left;" class="confluenceTd">ReadOnce</td><td colspan="1" style="text-align: left;" class="confluenceTd">143</td><td colspan="1" style="text-align: left;" class="confluenceTd">41</td></tr><tr><td style="text-align: left;" class="confluenceTd">WriteNoSnp</td><td colspan="1" style="text-align: left;" class="confluenceTd">161</td><td colspan="1" style="text-align: left;" class="confluenceTd">60</td></tr><tr><td style="text-align: left;" class="confluenceTd">WriteUniqueFull</td><td colspan="1" style="text-align: left;" class="confluenceTd">28</td><td colspan="1" style="text-align: left;" class="confluenceTd">27</td></tr></tbody></table></div><p><br/></p><p><strong>2) NCAIU0 to DMI turn-around latency </strong></p><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 30.3612%;"><colgroup><col style="width: 37.5629%;"/><col style="width: 31.9507%;"/><col style="width: 30.4865%;"/></colgroup><thead><tr><th style="text-align: left;" class="confluenceTh"><br/></th><th colspan="1" style="text-align: left;" class="confluenceTh">Nov 30th (RC)</th><th colspan="1" style="text-align: left;" class="confluenceTh">Nov 3rd (0 latency) </th></tr></thead><tbody><tr><td style="text-align: left;" class="confluenceTd">ReadNoSnp</td><td colspan="1" style="text-align: left;" class="confluenceTd">135</td><td colspan="1" style="text-align: left;" class="confluenceTd">34</td></tr><tr><td style="text-align: left;" class="confluenceTd">ReadOnce</td><td colspan="1" style="text-align: left;" class="confluenceTd">149</td><td colspan="1" style="text-align: left;" class="confluenceTd">47</td></tr><tr><td style="text-align: left;" class="confluenceTd">WriteNoSnp</td><td colspan="1" style="text-align: left;" class="confluenceTd">169</td><td colspan="1" style="text-align: left;" class="confluenceTd">66</td></tr><tr><td style="text-align: left;" class="confluenceTd">WriteUniqueFull</td><td colspan="1" style="text-align: left;" class="confluenceTd">66</td><td colspan="1" style="text-align: left;" class="confluenceTd">65</td></tr></tbody></table></div><p class="auto-cursor-target"><strong>3) CHI-AIU (CAIU0) to DMI turn-around latency (cycle), cache hit case</strong></p><div class="table-wrap"><table class="relative-table wrapped confluenceTable"><colgroup><col style="width: 193.8px;"/><col style="width: 117.688px;"/></colgroup><thead><tr><th style="text-align: left;" class="confluenceTh"><br/></th><th colspan="1" style="text-align: left;" class="confluenceTh"><br/></th></tr></thead><tbody><tr><td style="text-align: left;" class="confluenceTd">ReadOnce</td><td colspan="1" style="text-align: left;" class="confluenceTd"><br/></td></tr><tr><td style="text-align: left;" class="confluenceTd">WriteUniqueFull</td><td colspan="1" style="text-align: left;" class="confluenceTd"><br/></td></tr></tbody></table></div>