============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Mar 22 2023  08:07:31 pm
  Module:                 ece581_lp_top
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-8197 ps) Setup Check with Pin B_inst/soc_equal_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) D_inst/soc_D2A_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) B_inst/soc_equal_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2100          100     
                                              
             Setup:-     548                  
       Uncertainty:-     500                  
     Required Time:=    1052                  
      Launch Clock:-     100                  
         Data Path:-    9149                  
             Slack:=   -8197                  

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                              
#------------------------------------------------------------------------------
      -     100   350     16    -  (arrival)      D_inst/soc_D2A_reg/CLK       
   1533    1633   208      4  1.4  SDFFARX1_HVT   D_inst/soc_D2A_reg/Q         
   4651    6285  1843      1  0.4  ISOLORAOX1_HVT pd_modD_iso_D2B_44_UPF_ISO/Q 
   1579    7863   162      2  1.2  IBUFFX2_HVT    B_inst/fopt999/Y             
    166    8030   107      2  1.0  INVX1_HVT      B_inst/fopt1000/Y            
    112    8142    69      1  0.4  INVX0_HVT      B_inst/g487/Y                
    136    8278   167      1  0.4  NAND2X0_HVT    B_inst/g22/Y                 
    557    8835   189      1  0.5  AO21X1_HVT     B_inst/g18/Y                 
    414    9249   432      1  0.4  NAND4X0_HVT    B_inst/g192/Y                
      0    9249     -      1    -  DFFX1_HVT      B_inst/soc_equal_reg/D       
#------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 2: VIOLATED (-8133 ps) Setup Check with Pin B_inst/soc_B1_out_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) C_inst/soc_C2A_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (R) B_inst/soc_B1_out_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2100          100     
                                              
             Setup:-     390                  
       Uncertainty:-     500                  
     Required Time:=    1210                  
      Launch Clock:-     100                  
         Data Path:-    9243                  
             Slack:=   -8133                  

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                              
#------------------------------------------------------------------------------
      -     100   350     16    -  (arrival)      C_inst/soc_C2A_reg/CLK       
   1533    1633   208      4  1.4  SDFFARX1_HVT   C_inst/soc_C2A_reg/Q         
   4680    6313  1876      1  0.5  ISOLORAOX1_HVT pd_modC_iso_C2B_40_UPF_ISO/Q 
   1557    7870   371      5  3.9  NBUFFX2_HVT    B_inst/g1/Y                  
    258    8128   172      1  0.6  INVX1_HVT      B_inst/g489/Y                
    158    8286    92      1  0.4  INVX1_HVT      B_inst/g936/Y                
    492    8778   190      1  0.4  AND3X1_HVT     B_inst/g930__7482/Y          
    565    9343   199      1  0.6  AO22X1_HVT     B_inst/g926__6131/Y          
      0    9343     -      1    -  DFFASX1_HVT    B_inst/soc_B1_out_reg/D      
#------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 3: VIOLATED (-7777 ps) Setup Check with Pin D_inst/soc_D1_out_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) C_inst/soc_C2A_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (R) D_inst/soc_D1_out_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2100          100     
                                              
             Setup:-     390                  
       Uncertainty:-     500                  
     Required Time:=    1210                  
      Launch Clock:-     100                  
         Data Path:-    8887                  
             Slack:=   -7777                  

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                              
#------------------------------------------------------------------------------
      -     100   350     16    -  (arrival)      C_inst/soc_C2A_reg/CLK       
   1533    1633   208      4  1.4  SDFFARX1_HVT   C_inst/soc_C2A_reg/Q         
   4680    6313  1876      1  0.5  ISOLORAOX1_HVT pd_modC_iso_C2D_41_UPF_ISO/Q 
    916    7229   702      1  0.6  INVX0_HVT      D_inst/g141/Y                
    456    7684   306      1  0.4  INVX1_HVT      D_inst/g273/Y                
    689    8373   276      1  0.4  AND3X1_HVT     D_inst/g268__7410/Y          
    614    8987   199      1  0.6  AO22X1_HVT     D_inst/g266__1666/Y          
      0    8987     -      1    -  DFFASX1_HVT    D_inst/soc_D1_out_reg/D      
#------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 4: VIOLATED (-7739 ps) Setup Check with Pin C_inst/soc_C_out_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) en_A
          Clock: (R) upf_clk
       Endpoint: (R) C_inst/soc_C_out_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0          500     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2100          600     
                                              
             Setup:-     390                  
       Uncertainty:-     500                  
     Required Time:=    1210                  
      Launch Clock:-     600                  
       Input Delay:-    1200                  
         Data Path:-    7149                  
             Slack:=   -7739                  

Exceptions/Constraints:
  input_delay             1200            in_del_27_1 

#-------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell               Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                               
#-------------------------------------------------------------------------------
      0    1800   500      1  0.5  (arrival)       en_A                         
    475    2275   310      8  3.0  INVX0_HVT       cpi_inv/Y                    
   4412    6687  1552      1  0.5  ISOLANDAOX1_HVT pd_modA_iso_A2C_32_UPF_ISO/Q 
   1262    7949   304      1  0.6  NBUFFX2_HVT     C_inst/drc_bufs/Y            
    416    8364   248      1  0.4  OR2X1_HVT       C_inst/g268__2346/Y          
    584    8949   199      1  0.6  AO22X1_HVT      C_inst/g21/Y                 
      0    8949     -      1    -  DFFASX1_HVT     C_inst/soc_C_out_reg/D       
#-------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 5: VIOLATED (-7489 ps) Setup Check with Pin A_inst/soc_A_out_reg_1_/CLK->D
          Group: upf_clk
     Startpoint: (R) D_inst/soc_D2A_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (R) A_inst/soc_A_out_reg_1_/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2100          100     
                                              
             Setup:-     522                  
       Uncertainty:-     500                  
     Required Time:=    1078                  
      Launch Clock:-     100                  
         Data Path:-    8467                  
             Slack:=   -7489                  

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                              
#------------------------------------------------------------------------------
      -     100   350     16    -  (arrival)      D_inst/soc_D2A_reg/CLK       
   1533    1633   208      4  1.4  SDFFARX1_HVT   D_inst/soc_D2A_reg/Q         
   4680    6313  1879      1  0.5  ISOLORAOX1_HVT pd_modD_iso_D2A_43_UPF_ISO/Q 
   1472    7785   354      1  0.4  NBUFFX2_HVT    A_inst/g143/Y                
    782    8567   217      2  1.1  AND3X1_HVT     A_inst/g303__6260/Y          
      0    8567     -      2    -  DFFARX1_HVT    A_inst/soc_A_out_reg_1_/D    
#------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 6: VIOLATED (-7369 ps) Setup Check with Pin A_inst/soc_A2B_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) D_inst/soc_D2A_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (R) A_inst/soc_A2B_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2100          100     
                                              
             Setup:-     402                  
       Uncertainty:-     500                  
     Required Time:=    1198                  
      Launch Clock:-     100                  
         Data Path:-    8467                  
             Slack:=   -7369                  

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                              
#------------------------------------------------------------------------------
      -     100   350     16    -  (arrival)      D_inst/soc_D2A_reg/CLK       
   1533    1633   208      4  1.4  SDFFARX1_HVT   D_inst/soc_D2A_reg/Q         
   4680    6313  1879      1  0.5  ISOLORAOX1_HVT pd_modD_iso_D2A_43_UPF_ISO/Q 
   1472    7785   354      1  0.4  NBUFFX2_HVT    A_inst/g143/Y                
    782    8567   217      2  1.1  AND3X1_HVT     A_inst/g303__6260/Y          
      0    8567     -      2    -  DFFASX1_HVT    A_inst/soc_A2B_reg/D         
#------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 7: VIOLATED (-6482 ps) Setup Check with Pin D_inst/soc_D_out_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) en_A
          Clock: (R) upf_clk
       Endpoint: (R) D_inst/soc_D_out_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0          500     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2100          600     
                                              
             Setup:-    1228                  
       Uncertainty:-     500                  
     Required Time:=     372                  
      Launch Clock:-     600                  
       Input Delay:-    1200                  
         Data Path:-    5054                  
             Slack:=   -6482                  

Exceptions/Constraints:
  input_delay             1200            in_del_27_1 

#----------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell                 Timing Point           
#  (ps)   (ps)   (ps)        (fF)                                                  
#----------------------------------------------------------------------------------
      0    1800   500      1  0.5  (arrival)       en_A                            
    475    2275   310      8  3.0  INVX0_HVT       cpi_inv/Y                       
   4579    6854  1680      2  1.3  ISOLANDAOX1_HVT pd_modA_iso_A2Top3_30_UPF_ISO/Q 
      0    6854     -      2    -  SDFFASX1_HVT    D_inst/soc_D_out_reg/D          
#----------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 8: VIOLATED (-5854 ps) Late External Delay Assertion at pin soc_A_sum_out[0]
          Group: upf_clk
     Startpoint: (R) en_A
          Clock: (R) upf_clk
       Endpoint: (R) soc_A_sum_out[0]
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0          500     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2100          600     
                                              
      Output Delay:-     600                  
       Uncertainty:-     500                  
     Required Time:=    1000                  
      Launch Clock:-     600                  
       Input Delay:-    1200                  
         Data Path:-    5054                  
             Slack:=   -5854                  

Exceptions/Constraints:
  input_delay              1200            in_del_27_1 
  output_delay             600             ou_del_39_1 

#----------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell                 Timing Point           
#  (ps)   (ps)   (ps)        (fF)                                                  
#----------------------------------------------------------------------------------
      0    1800   500      1  0.5  (arrival)       en_A                            
    475    2275   310      8  3.0  INVX0_HVT       cpi_inv/Y                       
   4579    6854  1680      2  1.3  ISOLANDAOX1_HVT pd_modA_iso_A2Top3_30_UPF_ISO/Q 
      0    6854     -      -    -  (port)          soc_A_sum_out[0]                
#----------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 9: VIOLATED (-5571 ps) Late External Delay Assertion at pin soc_A_sum_out[1]
          Group: upf_clk
     Startpoint: (R) en_A
          Clock: (R) upf_clk
       Endpoint: (R) soc_A_sum_out[1]
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0          500     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2100          600     
                                              
      Output Delay:-     600                  
       Uncertainty:-     500                  
     Required Time:=    1000                  
      Launch Clock:-     600                  
       Input Delay:-    1200                  
         Data Path:-    4771                  
             Slack:=   -5571                  

Exceptions/Constraints:
  input_delay              1200            in_del_27_1 
  output_delay             600             ou_del_40_1 

#----------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell                 Timing Point           
#  (ps)   (ps)   (ps)        (fF)                                                  
#----------------------------------------------------------------------------------
      0    1800   500      1  0.5  (arrival)       en_A                            
    475    2275   310      8  3.0  INVX0_HVT       cpi_inv/Y                       
   4297    6571  1473      1  0.1  ISOLANDAOX1_HVT pd_modA_iso_A2Top3_29_UPF_ISO/Q 
      0    6571     -      -    -  (port)          soc_A_sum_out[1]                
#----------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 10: VIOLATED (-5382 ps) Late External Delay Assertion at pin soc_A_out[1]
          Group: upf_clk
     Startpoint: (R) en_A
          Clock: (R) upf_clk
       Endpoint: (R) soc_A_out[1]
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0          500     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2100          600     
                                              
      Output Delay:-     600                  
       Uncertainty:-     500                  
     Required Time:=    1000                  
      Launch Clock:-     600                  
       Input Delay:-    1200                  
         Data Path:-    4582                  
             Slack:=   -5382                  

Exceptions/Constraints:
  input_delay              1200            in_del_27_1 
  output_delay             600             ou_del_38_1 

#--------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                Timing Point           
#  (ps)   (ps)   (ps)        (fF)                                                
#--------------------------------------------------------------------------------
      0    1800   500      1  0.5  (arrival)     en_A                            
    475    2275   310      8  3.0  INVX0_HVT     cpi_inv/Y                       
   4107    6382  1476      1  0.1  ISOLANDX1_HVT pd_modA_iso_A2Top2_27_UPF_ISO/Q 
      0    6382     -      -    -  (port)        soc_A_out[1]                    
#--------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 11: VIOLATED (-5382 ps) Late External Delay Assertion at pin soc_A_carry_out
          Group: upf_clk
     Startpoint: (R) en_A
          Clock: (R) upf_clk
       Endpoint: (R) soc_A_carry_out
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0          500     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2100          600     
                                              
      Output Delay:-     600                  
       Uncertainty:-     500                  
     Required Time:=    1000                  
      Launch Clock:-     600                  
       Input Delay:-    1200                  
         Data Path:-    4582                  
             Slack:=   -5382                  

Exceptions/Constraints:
  input_delay              1200            in_del_27_1 
  output_delay             600             ou_del      

#--------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                Timing Point           
#  (ps)   (ps)   (ps)        (fF)                                                
#--------------------------------------------------------------------------------
      0    1800   500      1  0.5  (arrival)     en_A                            
    475    2275   310      8  3.0  INVX0_HVT     cpi_inv/Y                       
   4107    6382  1476      1  0.1  ISOLANDX1_HVT pd_modA_iso_A2Top1_24_UPF_ISO/Q 
      0    6382     -      -    -  (port)        soc_A_carry_out                 
#--------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 12: VIOLATED (-5314 ps) Late External Delay Assertion at pin soc_B1_out
          Group: upf_clk
     Startpoint: (R) en_B
          Clock: (R) upf_clk
       Endpoint: (R) soc_B1_out
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0          500     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2100          600     
                                              
      Output Delay:-     600                  
       Uncertainty:-     500                  
     Required Time:=    1000                  
      Launch Clock:-     600                  
       Input Delay:-    1200                  
         Data Path:-    4514                  
             Slack:=   -5314                  

Exceptions/Constraints:
  input_delay              1200            in_del_28_1 
  output_delay             600             ou_del_35_1 

#--------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                Timing Point           
#  (ps)   (ps)   (ps)        (fF)                                                
#--------------------------------------------------------------------------------
      0    1800   500      1  0.5  (arrival)     en_B                            
    438    2238   274      6  2.1  INVX0_HVT     cpi_inv1/Y                      
   4076    6314  1475      1  0.1  ISOLANDX1_HVT pd_modB_iso_B2Top3_37_UPF_ISO/Q 
      0    6314     -      -    -  (port)        soc_B1_out                      
#--------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 13: VIOLATED (-5314 ps) Late External Delay Assertion at pin soc_equal
          Group: upf_clk
     Startpoint: (R) en_B
          Clock: (R) upf_clk
       Endpoint: (R) soc_equal
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0          500     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2100          600     
                                              
      Output Delay:-     600                  
       Uncertainty:-     500                  
     Required Time:=    1000                  
      Launch Clock:-     600                  
       Input Delay:-    1200                  
         Data Path:-    4514                  
             Slack:=   -5314                  

Exceptions/Constraints:
  input_delay              1200            in_del_28_1 
  output_delay             600             ou_del_34_1 

#--------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                Timing Point           
#  (ps)   (ps)   (ps)        (fF)                                                
#--------------------------------------------------------------------------------
      0    1800   500      1  0.5  (arrival)     en_B                            
    438    2238   274      6  2.1  INVX0_HVT     cpi_inv1/Y                      
   4076    6314  1475      1  0.1  ISOLANDX1_HVT pd_modB_iso_B2Top2_38_UPF_ISO/Q 
      0    6314     -      -    -  (port)        soc_equal                       
#--------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 14: VIOLATED (-5314 ps) Late External Delay Assertion at pin soc_B_out
          Group: upf_clk
     Startpoint: (R) en_B
          Clock: (R) upf_clk
       Endpoint: (R) soc_B_out
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0          500     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2100          600     
                                              
      Output Delay:-     600                  
       Uncertainty:-     500                  
     Required Time:=    1000                  
      Launch Clock:-     600                  
       Input Delay:-    1200                  
         Data Path:-    4514                  
             Slack:=   -5314                  

Exceptions/Constraints:
  input_delay              1200            in_del_28_1 
  output_delay             600             ou_del_31_1 

#--------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                Timing Point           
#  (ps)   (ps)   (ps)        (fF)                                                
#--------------------------------------------------------------------------------
      0    1800   500      1  0.5  (arrival)     en_B                            
    438    2238   274      6  2.1  INVX0_HVT     cpi_inv1/Y                      
   4076    6314  1475      1  0.1  ISOLANDX1_HVT pd_modB_iso_B2Top1_36_UPF_ISO/Q 
      0    6314     -      -    -  (port)        soc_B_out                       
#--------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 15: VIOLATED (-3227 ps) Setup Check with Pin A_inst/soc_A_carry_out_reg/CLK->SI
          Group: upf_clk
     Startpoint: (R) soc_carry_in
          Clock: (R) upf_clk
       Endpoint: (R) A_inst/soc_A_carry_out_reg/SI
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0          500     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2100          600     
                                              
             Setup:-    1129                  
       Uncertainty:-     500                  
     Required Time:=     471                  
      Launch Clock:-     600                  
       Input Delay:-    1200                  
         Data Path:-    1898                  
             Slack:=   -3227                  

Exceptions/Constraints:
  input_delay             1200            in_del_26_1 

#-----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                             
#-----------------------------------------------------------------------------
      0    1800   500      1  0.5  (arrival)    soc_carry_in                  
    573    2373   162      1  1.7  NBUFFX2_HVT  drc_bufs72/Y                  
    761    3134   327      3  1.4  FADDX1_HVT   A_inst/g299__2398/CO          
    311    3445   214      1  0.4  NAND2X0_HVT  A_inst/g241__6783/Y           
    252    3698   181      1  0.4  NAND2X0_HVT  A_inst/g240__5526/Y           
      0    3698     -      1    -  SDFFARX1_HVT A_inst/soc_A_carry_out_reg/SI 
#-----------------------------------------------------------------------------



Path 16: VIOLATED (-3202 ps) Late External Delay Assertion at pin soc_D1_out
          Group: upf_clk
     Startpoint: (R) en_D
          Clock: (R) upf_clk
       Endpoint: (F) soc_D1_out
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0          500     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2100          600     
                                              
      Output Delay:-     600                  
       Uncertainty:-     500                  
     Required Time:=    1000                  
      Launch Clock:-     600                  
       Input Delay:-    1200                  
         Data Path:-    2402                  
             Slack:=   -3202                  

Exceptions/Constraints:
  input_delay              1200            in_del_30_1 
  output_delay             600             ou_del_36_1 

#-------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell               Timing Point           
#  (ps)   (ps)   (ps)        (fF)                                               
#-------------------------------------------------------------------------------
      0    1800   500      1  0.5  (arrival)    en_D                            
    380    2180   242      2  1.1  INVX0_HVT    cpi_inv3/Y                      
    215    2395   125      1  0.7  INVX1_HVT    fopt101/Y                       
    151    2547   117      4  1.8  INVX1_HVT    fopt100/Y                       
   1655    4202   697      1  0.1  ISOLORX1_HVT pd_modD_iso_D2Top2_47_UPF_ISO/Q 
      0    4202     -      -    -  (port)       soc_D1_out                      
#-------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 17: VIOLATED (-3202 ps) Late External Delay Assertion at pin soc_D_out
          Group: upf_clk
     Startpoint: (R) en_D
          Clock: (R) upf_clk
       Endpoint: (F) soc_D_out
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0          500     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2100          600     
                                              
      Output Delay:-     600                  
       Uncertainty:-     500                  
     Required Time:=    1000                  
      Launch Clock:-     600                  
       Input Delay:-    1200                  
         Data Path:-    2402                  
             Slack:=   -3202                  

Exceptions/Constraints:
  input_delay              1200            in_del_30_1 
  output_delay             600             ou_del_33_1 

#-------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell               Timing Point           
#  (ps)   (ps)   (ps)        (fF)                                               
#-------------------------------------------------------------------------------
      0    1800   500      1  0.5  (arrival)    en_D                            
    380    2180   242      2  1.1  INVX0_HVT    cpi_inv3/Y                      
    215    2395   125      1  0.7  INVX1_HVT    fopt101/Y                       
    151    2547   117      4  1.8  INVX1_HVT    fopt100/Y                       
   1655    4202   697      1  0.1  ISOLORX1_HVT pd_modD_iso_D2Top1_46_UPF_ISO/Q 
      0    4202     -      -    -  (port)       soc_D_out                       
#-------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 18: VIOLATED (-3156 ps) Late External Delay Assertion at pin soc_C_out
          Group: upf_clk
     Startpoint: (R) en_C
          Clock: (R) upf_clk
       Endpoint: (F) soc_C_out
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0          600     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2100          700     
                                              
      Output Delay:-     600                  
       Uncertainty:-     500                  
     Required Time:=    1000                  
      Launch Clock:-     700                  
       Input Delay:-    1200                  
         Data Path:-    2256                  
             Slack:=   -3156                  

Exceptions/Constraints:
  input_delay              1200            in_del_29_1 
  output_delay             600             ou_del_32_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell              Timing Point           
#  (ps)   (ps)   (ps)        (fF)                                              
#------------------------------------------------------------------------------
      0    1900   600      1  0.7  (arrival)    en_C                           
    436    2336   301      4  1.9  INVX1_HVT    cpi_inv2/Y                     
   1819    4156   698      1  0.1  ISOLORX1_HVT pd_modC_iso_C2Top_42_UPF_ISO/Q 
      0    4156     -      -    -  (port)       soc_C_out                      
#------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 19: VIOLATED (-3094 ps) Setup Check with Pin B_inst/soc_B2A_reg/CLK->SI
          Group: upf_clk
     Startpoint: (F) soc_in1[0]
          Clock: (R) upf_clk
       Endpoint: (F) B_inst/soc_B2A_reg/SI
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0          600     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2100          700     
                                              
             Setup:-    1182                  
       Uncertainty:-     500                  
     Required Time:=     418                  
      Launch Clock:-     700                  
       Input Delay:-    1200                  
         Data Path:-    1612                  
             Slack:=   -3094                  

Exceptions/Constraints:
  input_delay             1200            in_del 

#---------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)        (fF)                                     
#---------------------------------------------------------------------
      0    1900   600      1  0.6  (arrival)    soc_in1[0]            
    426    2326   273      1  0.7  INVX1_HVT    drc_bufs77/Y          
    256    2582   166      4  1.9  INVX1_HVT    drc_bufs75/Y          
    169    2751   108      2  1.0  INVX1_HVT    B_inst/drc_bufs978/Y  
    485    3236   189      1  0.5  AO21X1_HVT   B_inst/g84/Y          
    276    3512   238      2  0.8  NAND2X0_HVT  B_inst/g83/Y          
      0    3512     -      2    -  SDFFARX1_HVT B_inst/soc_B2A_reg/SI 
#---------------------------------------------------------------------



Path 20: VIOLATED (-2962 ps) Setup Check with Pin A_inst/soc_A2C_reg_0_/CLK->D
          Group: upf_clk
     Startpoint: (R) soc_carry_in
          Clock: (R) upf_clk
       Endpoint: (F) A_inst/soc_A2C_reg_0_/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0          500     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2100          600     
                                              
             Setup:-    1189                  
       Uncertainty:-     500                  
     Required Time:=     411                  
      Launch Clock:-     600                  
       Input Delay:-    1200                  
         Data Path:-    1572                  
             Slack:=   -2962                  

Exceptions/Constraints:
  input_delay             1200            in_del_26_1 

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      0    1800   500      1  0.5  (arrival)    soc_carry_in            
    573    2373   162      1  1.7  NBUFFX2_HVT  drc_bufs72/Y            
    761    3134   327      3  1.4  FADDX1_HVT   A_inst/g299__2398/CO    
    238    3372   148      1  0.4  INVX0_HVT    A_inst/g298/Y           
      0    3372     -      1    -  SDFFARX1_HVT A_inst/soc_A2C_reg_0_/D 
#-----------------------------------------------------------------------



Path 21: VIOLATED (-2892 ps) Setup Check with Pin A_inst/soc_A2C_reg_0_/CLK->SE
          Group: upf_clk
     Startpoint: (F) soc_in2[0]
          Clock: (R) upf_clk
       Endpoint: (R) A_inst/soc_A2C_reg_0_/SE
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0          600     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2100          700     
                                              
             Setup:-    1193                  
       Uncertainty:-     500                  
     Required Time:=     407                  
      Launch Clock:-     700                  
       Input Delay:-    1200                  
         Data Path:-    1398                  
             Slack:=   -2892                  

Exceptions/Constraints:
  input_delay             1200            in_del_22_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      0    1900   600      1  0.6  (arrival)    soc_in2[0]               
    426    2326   273      1  0.7  INVX1_HVT    drc_bufs18/Y             
    264    2590   175      5  2.2  INVX1_HVT    drc_bufs17/Y             
    485    3075   145      2  0.8  OR2X1_HVT    A_inst/g304__4319/Y      
    223    3298   233      1  0.8  NAND2X0_HVT  A_inst/g302__5107/Y      
      0    3298     -      1    -  SDFFARX1_HVT A_inst/soc_A2C_reg_0_/SE 
#------------------------------------------------------------------------



Path 22: VIOLATED (-2747 ps) Setup Check with Pin A_inst/soc_A2C_reg_0_/CLK->SI
          Group: upf_clk
     Startpoint: (R) soc_carry_in
          Clock: (R) upf_clk
       Endpoint: (R) A_inst/soc_A2C_reg_0_/SI
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0          500     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2100          600     
                                              
             Setup:-    1213                  
       Uncertainty:-     500                  
     Required Time:=     387                  
      Launch Clock:-     600                  
       Input Delay:-    1200                  
         Data Path:-    1334                  
             Slack:=   -2747                  

Exceptions/Constraints:
  input_delay             1200            in_del_26_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      0    1800   500      1  0.5  (arrival)    soc_carry_in             
    573    2373   162      1  1.7  NBUFFX2_HVT  drc_bufs72/Y             
    761    3134   327      3  1.4  FADDX1_HVT   A_inst/g299__2398/CO     
      0    3134     -      3    -  SDFFARX1_HVT A_inst/soc_A2C_reg_0_/SI 
#------------------------------------------------------------------------



Path 23: VIOLATED (-2703 ps) Setup Check with Pin D_inst/soc_D2A_reg/CLK->SI
          Group: upf_clk
     Startpoint: (F) soc_oddeven_enable
          Clock: (R) upf_clk
       Endpoint: (F) D_inst/soc_D2A_reg/SI
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0          600     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2100          700     
                                              
             Setup:-    1146                  
       Uncertainty:-     500                  
     Required Time:=     454                  
      Launch Clock:-     700                  
       Input Delay:-    1200                  
         Data Path:-    1257                  
             Slack:=   -2703                  

Exceptions/Constraints:
  input_delay             1200            in_del_25_1 

#---------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)        (fF)                                     
#---------------------------------------------------------------------
      0    1900   600      1  0.6  (arrival)    soc_oddeven_enable    
    458    2358   287      3  1.3  INVX1_HVT    D_inst/drc_bufs277/Y  
    219    2578   133      1  0.4  INVX0_HVT    D_inst/g7/Y           
    579    3157   171      2  0.8  AO22X1_HVT   D_inst/g23/Y          
      0    3157     -      2    -  SDFFARX1_HVT D_inst/soc_D2A_reg/SI 
#---------------------------------------------------------------------



Path 24: VIOLATED (-2625 ps) Setup Check with Pin D_inst/soc_D_out_reg/CLK->SE
          Group: upf_clk
     Startpoint: (R) soc_reset
          Clock: (R) upf_clk
       Endpoint: (F) D_inst/soc_D_out_reg/SE
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0          500     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2100          600     
                                              
             Setup:-    1463                  
       Uncertainty:-     500                  
     Required Time:=     137                  
      Launch Clock:-     600                  
       Input Delay:-    1200                  
         Data Path:-     962                  
             Slack:=   -2625                  

Exceptions/Constraints:
  input_delay             1200            in_del_24_1 

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      0    1800   500      1  0.5  (arrival)    soc_reset               
    640    2440   271     20  7.5  NBUFFX2_HVT  g16/Y                   
    322    2762   249      1  0.8  NAND2X0_HVT  D_inst/g5/Y             
      0    2762     -      1    -  SDFFASX1_HVT D_inst/soc_D_out_reg/SE 
#-----------------------------------------------------------------------



Path 25: VIOLATED (-2499 ps) Setup Check with Pin A_inst/soc_A_sum_out_reg_1_/CLK->D
          Group: upf_clk
     Startpoint: (F) soc_carry_in
          Clock: (R) upf_clk
       Endpoint: (R) A_inst/soc_A_sum_out_reg_1_/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0          500     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2100          600     
                                              
             Setup:-     556                  
       Uncertainty:-     500                  
     Required Time:=    1044                  
      Launch Clock:-     600                  
       Input Delay:-    1200                  
         Data Path:-    1743                  
             Slack:=   -2499                  

Exceptions/Constraints:
  input_delay             1200            in_del_26_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      0    1800   500      1  0.5  (arrival)   soc_carry_in                  
    605    2405   156      1  1.7  NBUFFX2_HVT drc_bufs72/Y                  
   1138    3543   265      2  1.1  FADDX1_HVT  A_inst/g299__2398/S           
      0    3543     -      2    -  DFFARX1_HVT A_inst/soc_A_sum_out_reg_1_/D 
#----------------------------------------------------------------------------



Path 26: VIOLATED (-2439 ps) Setup Check with Pin A_inst/soc_A2C_reg_1_/CLK->D
          Group: upf_clk
     Startpoint: (R) soc_carry_in
          Clock: (R) upf_clk
       Endpoint: (F) A_inst/soc_A2C_reg_1_/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0          500     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2100          600     
                                              
             Setup:-     520                  
       Uncertainty:-     500                  
     Required Time:=    1080                  
      Launch Clock:-     600                  
       Input Delay:-    1200                  
         Data Path:-    1719                  
             Slack:=   -2439                  

Exceptions/Constraints:
  input_delay             1200            in_del_26_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      0    1800   500      1  0.5  (arrival)   soc_carry_in            
    573    2373   162      1  1.7  NBUFFX2_HVT drc_bufs72/Y            
   1146    3519   259      2  0.9  FADDX1_HVT  A_inst/g299__2398/S     
      0    3519     -      2    -  DFFASX1_HVT A_inst/soc_A2C_reg_1_/D 
#----------------------------------------------------------------------



Path 27: VIOLATED (-2381 ps) Setup Check with Pin B_inst/soc_B_out_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) soc_in1[0]
          Clock: (R) upf_clk
       Endpoint: (R) B_inst/soc_B_out_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0          600     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2100          700     
                                              
             Setup:-     537                  
       Uncertainty:-     500                  
     Required Time:=    1063                  
      Launch Clock:-     700                  
       Input Delay:-    1200                  
         Data Path:-    1543                  
             Slack:=   -2381                  

Exceptions/Constraints:
  input_delay             1200            in_del 

#---------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                     
#---------------------------------------------------------------------
      0    1900   600      1  0.7  (arrival)   soc_in1[0]             
    359    2259   259      1  0.6  INVX1_HVT   drc_bufs77/Y           
    266    2525   174      4  2.1  INVX1_HVT   drc_bufs75/Y           
    163    2688   103      2  0.9  INVX1_HVT   B_inst/drc_bufs978/Y   
    506    3195   168      1  0.4  AO21X1_HVT  B_inst/g84/Y           
    249    3443   239      2  0.9  NAND2X0_HVT B_inst/g83/Y           
      0    3443     -      2    -  DFFARX1_HVT B_inst/soc_B_out_reg/D 
#---------------------------------------------------------------------



Path 28: VIOLATED (-2138 ps) Setup Check with Pin C_inst/soc_C2A_reg/CLK->SI
          Group: upf_clk
     Startpoint: (F) soc_in2[0]
          Clock: (R) upf_clk
       Endpoint: (F) C_inst/soc_C2A_reg/SI
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0          600     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2100          700     
                                              
             Setup:-    1148                  
       Uncertainty:-     500                  
     Required Time:=     452                  
      Launch Clock:-     700                  
       Input Delay:-    1200                  
         Data Path:-     690                  
             Slack:=   -2138                  

Exceptions/Constraints:
  input_delay             1200            in_del_22_1 

#---------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)        (fF)                                     
#---------------------------------------------------------------------
      0    1900   600      1  0.6  (arrival)    soc_in2[0]            
    426    2326   273      1  0.7  INVX1_HVT    drc_bufs18/Y          
    264    2590   175      5  2.2  INVX1_HVT    drc_bufs17/Y          
      0    2590     -      5    -  SDFFARX1_HVT C_inst/soc_C2A_reg/SI 
#---------------------------------------------------------------------



Path 29: VIOLATED (-2129 ps) Setup Check with Pin D_inst/soc_D2A_reg/CLK->SE
          Group: upf_clk
     Startpoint: (F) soc_reset
          Clock: (R) upf_clk
       Endpoint: (F) D_inst/soc_D2A_reg/SE
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0          500     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2100          600     
                                              
             Setup:-    1255                  
       Uncertainty:-     500                  
     Required Time:=     345                  
      Launch Clock:-     600                  
       Input Delay:-    1200                  
         Data Path:-     674                  
             Slack:=   -2129                  

Exceptions/Constraints:
  input_delay             1200            in_del_24_1 

#---------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)        (fF)                                     
#---------------------------------------------------------------------
      0    1800   500      1  0.5  (arrival)    soc_reset             
    674    2474   248     20  7.2  NBUFFX2_HVT  g16/Y                 
      0    2474     -     20    -  SDFFARX1_HVT D_inst/soc_D2A_reg/SE 
#---------------------------------------------------------------------



Path 30: VIOLATED (-2129 ps) Setup Check with Pin C_inst/soc_C2A_reg/CLK->SE
          Group: upf_clk
     Startpoint: (F) soc_reset
          Clock: (R) upf_clk
       Endpoint: (F) C_inst/soc_C2A_reg/SE
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0          500     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2100          600     
                                              
             Setup:-    1255                  
       Uncertainty:-     500                  
     Required Time:=     345                  
      Launch Clock:-     600                  
       Input Delay:-    1200                  
         Data Path:-     674                  
             Slack:=   -2129                  

Exceptions/Constraints:
  input_delay             1200            in_del_24_1 

#---------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)        (fF)                                     
#---------------------------------------------------------------------
      0    1800   500      1  0.5  (arrival)    soc_reset             
    674    2474   248     20  7.2  NBUFFX2_HVT  g16/Y                 
      0    2474     -     20    -  SDFFARX1_HVT C_inst/soc_C2A_reg/SE 
#---------------------------------------------------------------------



Path 31: VIOLATED (-2129 ps) Setup Check with Pin B_inst/soc_B2A_reg/CLK->SE
          Group: upf_clk
     Startpoint: (F) soc_reset
          Clock: (R) upf_clk
       Endpoint: (F) B_inst/soc_B2A_reg/SE
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0          500     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2100          600     
                                              
             Setup:-    1255                  
       Uncertainty:-     500                  
     Required Time:=     345                  
      Launch Clock:-     600                  
       Input Delay:-    1200                  
         Data Path:-     674                  
             Slack:=   -2129                  

Exceptions/Constraints:
  input_delay             1200            in_del_24_1 

#---------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)        (fF)                                     
#---------------------------------------------------------------------
      0    1800   500      1  0.5  (arrival)    soc_reset             
    674    2474   248     20  7.2  NBUFFX2_HVT  g16/Y                 
      0    2474     -     20    -  SDFFARX1_HVT B_inst/soc_B2A_reg/SE 
#---------------------------------------------------------------------



Path 32: VIOLATED (-2129 ps) Setup Check with Pin A_inst/soc_A_carry_out_reg/CLK->SE
          Group: upf_clk
     Startpoint: (F) soc_reset
          Clock: (R) upf_clk
       Endpoint: (F) A_inst/soc_A_carry_out_reg/SE
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0          500     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2100          600     
                                              
             Setup:-    1255                  
       Uncertainty:-     500                  
     Required Time:=     345                  
      Launch Clock:-     600                  
       Input Delay:-    1200                  
         Data Path:-     674                  
             Slack:=   -2129                  

Exceptions/Constraints:
  input_delay             1200            in_del_24_1 

#-----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                             
#-----------------------------------------------------------------------------
      0    1800   500      1  0.5  (arrival)    soc_reset                     
    674    2474   248     20  7.2  NBUFFX2_HVT  g16/Y                         
      0    2474     -     20    -  SDFFARX1_HVT A_inst/soc_A_carry_out_reg/SE 
#-----------------------------------------------------------------------------



Path 33: VIOLATED (-2013 ps) Setup Check with Pin D_inst/D_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) soc_oddeven_enable
          Clock: (R) upf_clk
       Endpoint: (R) D_inst/D_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0          600     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2100          700     
                                              
             Setup:-     518                  
       Uncertainty:-     500                  
     Required Time:=    1082                  
      Launch Clock:-     700                  
       Input Delay:-    1200                  
         Data Path:-    1195                  
             Slack:=   -2013                  

Exceptions/Constraints:
  input_delay             1200            in_del_25_1 

#-------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Timing Point      
#  (ps)   (ps)   (ps)        (fF)                                   
#-------------------------------------------------------------------
      0    1900   600      1  0.7  (arrival)   soc_oddeven_enable   
    404    2304   283      3  1.3  INVX1_HVT   D_inst/drc_bufs277/Y 
    244    2548   136      1  0.4  INVX0_HVT   D_inst/g7/Y          
    547    3095   211      2  0.9  AO22X1_HVT  D_inst/g23/Y         
      0    3095     -      2    -  DFFARX1_HVT D_inst/D_reg/D       
#-------------------------------------------------------------------



Path 34: VIOLATED (-1392 ps) Setup Check with Pin D_inst/soc_D_out_reg/CLK->SI
          Group: upf_clk
     Startpoint: (R) D_inst/soc_D_out_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) D_inst/soc_D_out_reg/SI
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2100          100     
                                              
             Setup:-    1358                  
       Uncertainty:-     500                  
     Required Time:=     242                  
      Launch Clock:-     100                  
         Data Path:-    1533                  
             Slack:=   -1392                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   350     16    -  (arrival)    D_inst/soc_D_out_reg/CLK 
   1533    1633   178      2  0.8  SDFFASX1_HVT D_inst/soc_D_out_reg/Q   
      0    1633     -      2    -  SDFFASX1_HVT D_inst/soc_D_out_reg/SI  
#------------------------------------------------------------------------



Path 35: VIOLATED (-1131 ps) Setup Check with Pin B_inst/soc_B2A_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) B_inst/soc_B2A_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) B_inst/soc_B2A_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2100          100     
                                              
             Setup:-    1218                  
       Uncertainty:-     500                  
     Required Time:=     382                  
      Launch Clock:-     100                  
         Data Path:-    1413                  
             Slack:=   -1131                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -     100   350     16    -  (arrival)    B_inst/soc_B2A_reg/CLK 
   1413    1513   204      4  1.9  SDFFARX1_HVT B_inst/soc_B2A_reg/Q   
      0    1513     -      4    -  SDFFARX1_HVT B_inst/soc_B2A_reg/D   
#----------------------------------------------------------------------



Path 36: VIOLATED (-1101 ps) Setup Check with Pin D_inst/soc_D2A_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) D_inst/soc_D2A_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) D_inst/soc_D2A_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2100          100     
                                              
             Setup:-    1209                  
       Uncertainty:-     500                  
     Required Time:=     391                  
      Launch Clock:-     100                  
         Data Path:-    1392                  
             Slack:=   -1101                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -     100   350     16    -  (arrival)    D_inst/soc_D2A_reg/CLK 
   1392    1492   185      4  1.3  SDFFARX1_HVT D_inst/soc_D2A_reg/Q   
      0    1492     -      4    -  SDFFARX1_HVT D_inst/soc_D2A_reg/D   
#----------------------------------------------------------------------



Path 37: VIOLATED (-1101 ps) Setup Check with Pin C_inst/soc_C2A_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) C_inst/soc_C2A_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) C_inst/soc_C2A_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2100          100     
                                              
             Setup:-    1209                  
       Uncertainty:-     500                  
     Required Time:=     391                  
      Launch Clock:-     100                  
         Data Path:-    1392                  
             Slack:=   -1101                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -     100   350     16    -  (arrival)    C_inst/soc_C2A_reg/CLK 
   1392    1492   185      4  1.3  SDFFARX1_HVT C_inst/soc_C2A_reg/Q   
      0    1492     -      4    -  SDFFARX1_HVT C_inst/soc_C2A_reg/D   
#----------------------------------------------------------------------



Path 38: VIOLATED (-1074 ps) Setup Check with Pin A_inst/soc_A_carry_out_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) A_inst/soc_A_carry_out_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) A_inst/soc_A_carry_out_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2100          100     
                                              
             Setup:-    1201                  
       Uncertainty:-     500                  
     Required Time:=     399                  
      Launch Clock:-     100                  
         Data Path:-    1373                  
             Slack:=   -1074                  

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell              Timing Point           
#  (ps)   (ps)   (ps)        (fF)                                              
#------------------------------------------------------------------------------
      -     100   350     16    -  (arrival)    A_inst/soc_A_carry_out_reg/CLK 
   1373    1473   170      2  0.8  SDFFARX1_HVT A_inst/soc_A_carry_out_reg/Q   
      0    1473     -      2    -  SDFFARX1_HVT A_inst/soc_A_carry_out_reg/D   
#------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

