
Esp01_stationmode_Mqtt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004cdc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000016c  08004e6c  08004e6c  00005e6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004fd8  08004fd8  00006068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004fd8  08004fd8  00005fd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004fe0  08004fe0  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004fe0  08004fe0  00005fe0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004fe4  08004fe4  00005fe4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08004fe8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000034c  20000068  08005050  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003b4  08005050  000063b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c718  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ff2  00000000  00000000  000127b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000aa8  00000000  00000000  000147a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000081e  00000000  00000000  00015250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000226b4  00000000  00000000  00015a6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ca5b  00000000  00000000  00038122  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ccba4  00000000  00000000  00044b7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00111721  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000322c  00000000  00000000  00111764  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  00114990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004e54 	.word	0x08004e54

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08004e54 	.word	0x08004e54

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005b0:	f000 fc11 	bl	8000dd6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005b4:	f000 f874 	bl	80006a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005b8:	f000 f918 	bl	80007ec <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80005bc:	f000 f8b6 	bl	800072c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80005c0:	f000 f8e4 	bl	800078c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  UART_StartReceive();
 80005c4:	f000 f952 	bl	800086c <UART_StartReceive>
  send_esp_wait("AT\r\n","OK",1500);   // Check ESP ready
 80005c8:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80005cc:	4926      	ldr	r1, [pc, #152]	@ (8000668 <main+0xbc>)
 80005ce:	4827      	ldr	r0, [pc, #156]	@ (800066c <main+0xc0>)
 80005d0:	f000 f9b8 	bl	8000944 <send_esp_wait>
////  HAL_UART_Receive_IT(&huart1, &rxData, 1);
  send_esp_wait("AT+RST\r\n","OK",1500);// Restart
 80005d4:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80005d8:	4923      	ldr	r1, [pc, #140]	@ (8000668 <main+0xbc>)
 80005da:	4825      	ldr	r0, [pc, #148]	@ (8000670 <main+0xc4>)
 80005dc:	f000 f9b2 	bl	8000944 <send_esp_wait>
  send_esp_wait("AT+CWMODE=1\r\n","OK", 2500); // Set WiFi Station mode
 80005e0:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 80005e4:	4920      	ldr	r1, [pc, #128]	@ (8000668 <main+0xbc>)
 80005e6:	4823      	ldr	r0, [pc, #140]	@ (8000674 <main+0xc8>)
 80005e8:	f000 f9ac 	bl	8000944 <send_esp_wait>
  send_esp_wait("AT+CWJAP=\"Nord\",\"12345678\"\r\n","OK", 10000); // Connect WiFi (big delay needed!)
 80005ec:	f242 7210 	movw	r2, #10000	@ 0x2710
 80005f0:	491d      	ldr	r1, [pc, #116]	@ (8000668 <main+0xbc>)
 80005f2:	4821      	ldr	r0, [pc, #132]	@ (8000678 <main+0xcc>)
 80005f4:	f000 f9a6 	bl	8000944 <send_esp_wait>

  send_esp_wait("AT+MQTTUSERCFG=0,1,\"ESPAakash\",\"\",\"\",0,0,\"\"\r\n","OK", 4000); // MQTT user config
 80005f8:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 80005fc:	491a      	ldr	r1, [pc, #104]	@ (8000668 <main+0xbc>)
 80005fe:	481f      	ldr	r0, [pc, #124]	@ (800067c <main+0xd0>)
 8000600:	f000 f9a0 	bl	8000944 <send_esp_wait>
  send_esp_wait("AT+MQTTCONN=0,\"test.mosquitto.org\",1883,0\r\n","OK", 10000); // Connect MQTT broker
 8000604:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000608:	4917      	ldr	r1, [pc, #92]	@ (8000668 <main+0xbc>)
 800060a:	481d      	ldr	r0, [pc, #116]	@ (8000680 <main+0xd4>)
 800060c:	f000 f99a 	bl	8000944 <send_esp_wait>
  send_esp_wait("AT+MQTTSUB=0,\"stm32/led\",1\r\n","OK", 2000); // Subscribe topic
 8000610:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000614:	4914      	ldr	r1, [pc, #80]	@ (8000668 <main+0xbc>)
 8000616:	481b      	ldr	r0, [pc, #108]	@ (8000684 <main+0xd8>)
 8000618:	f000 f994 	bl	8000944 <send_esp_wait>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  count++;
 800061c:	4b1a      	ldr	r3, [pc, #104]	@ (8000688 <main+0xdc>)
 800061e:	781b      	ldrb	r3, [r3, #0]
 8000620:	3301      	adds	r3, #1
 8000622:	b2da      	uxtb	r2, r3
 8000624:	4b18      	ldr	r3, [pc, #96]	@ (8000688 <main+0xdc>)
 8000626:	701a      	strb	r2, [r3, #0]
	  flag=1;
 8000628:	4b18      	ldr	r3, [pc, #96]	@ (800068c <main+0xe0>)
 800062a:	2201      	movs	r2, #1
 800062c:	701a      	strb	r2, [r3, #0]
      	if (strstr((char*)rxBuffer, "ON\r\n"))
 800062e:	4918      	ldr	r1, [pc, #96]	@ (8000690 <main+0xe4>)
 8000630:	4818      	ldr	r0, [pc, #96]	@ (8000694 <main+0xe8>)
 8000632:	f003 fdea 	bl	800420a <strstr>
 8000636:	4603      	mov	r3, r0
 8000638:	2b00      	cmp	r3, #0
 800063a:	d006      	beq.n	800064a <main+0x9e>
      	{
      			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);
 800063c:	2201      	movs	r2, #1
 800063e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000642:	4815      	ldr	r0, [pc, #84]	@ (8000698 <main+0xec>)
 8000644:	f000 ff46 	bl	80014d4 <HAL_GPIO_WritePin>
 8000648:	e7e8      	b.n	800061c <main+0x70>
      	}
      	else if (strstr((char*)rxBuffer, "OFF\r\n"))
 800064a:	4914      	ldr	r1, [pc, #80]	@ (800069c <main+0xf0>)
 800064c:	4811      	ldr	r0, [pc, #68]	@ (8000694 <main+0xe8>)
 800064e:	f003 fddc 	bl	800420a <strstr>
 8000652:	4603      	mov	r3, r0
 8000654:	2b00      	cmp	r3, #0
 8000656:	d0e1      	beq.n	800061c <main+0x70>
        	{
        			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0);
 8000658:	2200      	movs	r2, #0
 800065a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800065e:	480e      	ldr	r0, [pc, #56]	@ (8000698 <main+0xec>)
 8000660:	f000 ff38 	bl	80014d4 <HAL_GPIO_WritePin>
	  count++;
 8000664:	e7da      	b.n	800061c <main+0x70>
 8000666:	bf00      	nop
 8000668:	08004e6c 	.word	0x08004e6c
 800066c:	08004e70 	.word	0x08004e70
 8000670:	08004e78 	.word	0x08004e78
 8000674:	08004e84 	.word	0x08004e84
 8000678:	08004e94 	.word	0x08004e94
 800067c:	08004eb4 	.word	0x08004eb4
 8000680:	08004ee4 	.word	0x08004ee4
 8000684:	08004f10 	.word	0x08004f10
 8000688:	20000196 	.word	0x20000196
 800068c:	20000197 	.word	0x20000197
 8000690:	08004f30 	.word	0x08004f30
 8000694:	20000198 	.word	0x20000198
 8000698:	48000400 	.word	0x48000400
 800069c:	08004f38 	.word	0x08004f38

080006a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b096      	sub	sp, #88	@ 0x58
 80006a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006a6:	f107 0314 	add.w	r3, r7, #20
 80006aa:	2244      	movs	r2, #68	@ 0x44
 80006ac:	2100      	movs	r1, #0
 80006ae:	4618      	mov	r0, r3
 80006b0:	f003 fda3 	bl	80041fa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006b4:	463b      	mov	r3, r7
 80006b6:	2200      	movs	r2, #0
 80006b8:	601a      	str	r2, [r3, #0]
 80006ba:	605a      	str	r2, [r3, #4]
 80006bc:	609a      	str	r2, [r3, #8]
 80006be:	60da      	str	r2, [r3, #12]
 80006c0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80006c2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80006c6:	f000 ff2b 	bl	8001520 <HAL_PWREx_ControlVoltageScaling>
 80006ca:	4603      	mov	r3, r0
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d001      	beq.n	80006d4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80006d0:	f000 f96e 	bl	80009b0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006d4:	2302      	movs	r3, #2
 80006d6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006d8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80006dc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006de:	2310      	movs	r3, #16
 80006e0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006e2:	2300      	movs	r3, #0
 80006e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006e6:	f107 0314 	add.w	r3, r7, #20
 80006ea:	4618      	mov	r0, r3
 80006ec:	f000 ff6e 	bl	80015cc <HAL_RCC_OscConfig>
 80006f0:	4603      	mov	r3, r0
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d001      	beq.n	80006fa <SystemClock_Config+0x5a>
  {
    Error_Handler();
 80006f6:	f000 f95b 	bl	80009b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006fa:	230f      	movs	r3, #15
 80006fc:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006fe:	2301      	movs	r3, #1
 8000700:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000702:	2300      	movs	r3, #0
 8000704:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000706:	2300      	movs	r3, #0
 8000708:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800070a:	2300      	movs	r3, #0
 800070c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800070e:	463b      	mov	r3, r7
 8000710:	2100      	movs	r1, #0
 8000712:	4618      	mov	r0, r3
 8000714:	f001 fb6e 	bl	8001df4 <HAL_RCC_ClockConfig>
 8000718:	4603      	mov	r3, r0
 800071a:	2b00      	cmp	r3, #0
 800071c:	d001      	beq.n	8000722 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800071e:	f000 f947 	bl	80009b0 <Error_Handler>
  }
}
 8000722:	bf00      	nop
 8000724:	3758      	adds	r7, #88	@ 0x58
 8000726:	46bd      	mov	sp, r7
 8000728:	bd80      	pop	{r7, pc}
	...

0800072c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000730:	4b14      	ldr	r3, [pc, #80]	@ (8000784 <MX_USART1_UART_Init+0x58>)
 8000732:	4a15      	ldr	r2, [pc, #84]	@ (8000788 <MX_USART1_UART_Init+0x5c>)
 8000734:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000736:	4b13      	ldr	r3, [pc, #76]	@ (8000784 <MX_USART1_UART_Init+0x58>)
 8000738:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800073c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800073e:	4b11      	ldr	r3, [pc, #68]	@ (8000784 <MX_USART1_UART_Init+0x58>)
 8000740:	2200      	movs	r2, #0
 8000742:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000744:	4b0f      	ldr	r3, [pc, #60]	@ (8000784 <MX_USART1_UART_Init+0x58>)
 8000746:	2200      	movs	r2, #0
 8000748:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800074a:	4b0e      	ldr	r3, [pc, #56]	@ (8000784 <MX_USART1_UART_Init+0x58>)
 800074c:	2200      	movs	r2, #0
 800074e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000750:	4b0c      	ldr	r3, [pc, #48]	@ (8000784 <MX_USART1_UART_Init+0x58>)
 8000752:	220c      	movs	r2, #12
 8000754:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000756:	4b0b      	ldr	r3, [pc, #44]	@ (8000784 <MX_USART1_UART_Init+0x58>)
 8000758:	2200      	movs	r2, #0
 800075a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800075c:	4b09      	ldr	r3, [pc, #36]	@ (8000784 <MX_USART1_UART_Init+0x58>)
 800075e:	2200      	movs	r2, #0
 8000760:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000762:	4b08      	ldr	r3, [pc, #32]	@ (8000784 <MX_USART1_UART_Init+0x58>)
 8000764:	2200      	movs	r2, #0
 8000766:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000768:	4b06      	ldr	r3, [pc, #24]	@ (8000784 <MX_USART1_UART_Init+0x58>)
 800076a:	2200      	movs	r2, #0
 800076c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800076e:	4805      	ldr	r0, [pc, #20]	@ (8000784 <MX_USART1_UART_Init+0x58>)
 8000770:	f002 f8a0 	bl	80028b4 <HAL_UART_Init>
 8000774:	4603      	mov	r3, r0
 8000776:	2b00      	cmp	r3, #0
 8000778:	d001      	beq.n	800077e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800077a:	f000 f919 	bl	80009b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800077e:	bf00      	nop
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	20000084 	.word	0x20000084
 8000788:	40013800 	.word	0x40013800

0800078c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000790:	4b14      	ldr	r3, [pc, #80]	@ (80007e4 <MX_USART2_UART_Init+0x58>)
 8000792:	4a15      	ldr	r2, [pc, #84]	@ (80007e8 <MX_USART2_UART_Init+0x5c>)
 8000794:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000796:	4b13      	ldr	r3, [pc, #76]	@ (80007e4 <MX_USART2_UART_Init+0x58>)
 8000798:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800079c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800079e:	4b11      	ldr	r3, [pc, #68]	@ (80007e4 <MX_USART2_UART_Init+0x58>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007a4:	4b0f      	ldr	r3, [pc, #60]	@ (80007e4 <MX_USART2_UART_Init+0x58>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007aa:	4b0e      	ldr	r3, [pc, #56]	@ (80007e4 <MX_USART2_UART_Init+0x58>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007b0:	4b0c      	ldr	r3, [pc, #48]	@ (80007e4 <MX_USART2_UART_Init+0x58>)
 80007b2:	220c      	movs	r2, #12
 80007b4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007b6:	4b0b      	ldr	r3, [pc, #44]	@ (80007e4 <MX_USART2_UART_Init+0x58>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007bc:	4b09      	ldr	r3, [pc, #36]	@ (80007e4 <MX_USART2_UART_Init+0x58>)
 80007be:	2200      	movs	r2, #0
 80007c0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007c2:	4b08      	ldr	r3, [pc, #32]	@ (80007e4 <MX_USART2_UART_Init+0x58>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007c8:	4b06      	ldr	r3, [pc, #24]	@ (80007e4 <MX_USART2_UART_Init+0x58>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007ce:	4805      	ldr	r0, [pc, #20]	@ (80007e4 <MX_USART2_UART_Init+0x58>)
 80007d0:	f002 f870 	bl	80028b4 <HAL_UART_Init>
 80007d4:	4603      	mov	r3, r0
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d001      	beq.n	80007de <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80007da:	f000 f8e9 	bl	80009b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007de:	bf00      	nop
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	2000010c 	.word	0x2000010c
 80007e8:	40004400 	.word	0x40004400

080007ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b088      	sub	sp, #32
 80007f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007f2:	f107 030c 	add.w	r3, r7, #12
 80007f6:	2200      	movs	r2, #0
 80007f8:	601a      	str	r2, [r3, #0]
 80007fa:	605a      	str	r2, [r3, #4]
 80007fc:	609a      	str	r2, [r3, #8]
 80007fe:	60da      	str	r2, [r3, #12]
 8000800:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000802:	4b18      	ldr	r3, [pc, #96]	@ (8000864 <MX_GPIO_Init+0x78>)
 8000804:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000806:	4a17      	ldr	r2, [pc, #92]	@ (8000864 <MX_GPIO_Init+0x78>)
 8000808:	f043 0301 	orr.w	r3, r3, #1
 800080c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800080e:	4b15      	ldr	r3, [pc, #84]	@ (8000864 <MX_GPIO_Init+0x78>)
 8000810:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000812:	f003 0301 	and.w	r3, r3, #1
 8000816:	60bb      	str	r3, [r7, #8]
 8000818:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800081a:	4b12      	ldr	r3, [pc, #72]	@ (8000864 <MX_GPIO_Init+0x78>)
 800081c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800081e:	4a11      	ldr	r2, [pc, #68]	@ (8000864 <MX_GPIO_Init+0x78>)
 8000820:	f043 0302 	orr.w	r3, r3, #2
 8000824:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000826:	4b0f      	ldr	r3, [pc, #60]	@ (8000864 <MX_GPIO_Init+0x78>)
 8000828:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800082a:	f003 0302 	and.w	r3, r3, #2
 800082e:	607b      	str	r3, [r7, #4]
 8000830:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8000832:	2200      	movs	r2, #0
 8000834:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000838:	480b      	ldr	r0, [pc, #44]	@ (8000868 <MX_GPIO_Init+0x7c>)
 800083a:	f000 fe4b 	bl	80014d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800083e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000842:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000844:	2301      	movs	r3, #1
 8000846:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000848:	2300      	movs	r3, #0
 800084a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800084c:	2300      	movs	r3, #0
 800084e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000850:	f107 030c 	add.w	r3, r7, #12
 8000854:	4619      	mov	r1, r3
 8000856:	4804      	ldr	r0, [pc, #16]	@ (8000868 <MX_GPIO_Init+0x7c>)
 8000858:	f000 fcc2 	bl	80011e0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800085c:	bf00      	nop
 800085e:	3720      	adds	r7, #32
 8000860:	46bd      	mov	sp, r7
 8000862:	bd80      	pop	{r7, pc}
 8000864:	40021000 	.word	0x40021000
 8000868:	48000400 	.word	0x48000400

0800086c <UART_StartReceive>:

/* USER CODE BEGIN 4 */
void UART_StartReceive(void) {
 800086c:	b580      	push	{r7, lr}
 800086e:	af00      	add	r7, sp, #0
    HAL_UART_Receive_IT(&huart1, &rxData, 1);
 8000870:	2201      	movs	r2, #1
 8000872:	4903      	ldr	r1, [pc, #12]	@ (8000880 <UART_StartReceive+0x14>)
 8000874:	4803      	ldr	r0, [pc, #12]	@ (8000884 <UART_StartReceive+0x18>)
 8000876:	f002 f8f5 	bl	8002a64 <HAL_UART_Receive_IT>
}
 800087a:	bf00      	nop
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	20000195 	.word	0x20000195
 8000884:	20000084 	.word	0x20000084

08000888 <send_esp>:
void esp01_send(char *cmd, uint32_t delay_ms) {
    HAL_UART_Transmit(&huart1, (uint8_t*)cmd, strlen(cmd), HAL_MAX_DELAY);
    HAL_Delay(delay_ms);
      // simple delay before next command
}
void send_esp(const char *cmd) {
 8000888:	b580      	push	{r7, lr}
 800088a:	b082      	sub	sp, #8
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)cmd, strlen(cmd), 100);
 8000890:	6878      	ldr	r0, [r7, #4]
 8000892:	f7ff fc9d 	bl	80001d0 <strlen>
 8000896:	4603      	mov	r3, r0
 8000898:	b29a      	uxth	r2, r3
 800089a:	2364      	movs	r3, #100	@ 0x64
 800089c:	6879      	ldr	r1, [r7, #4]
 800089e:	4803      	ldr	r0, [pc, #12]	@ (80008ac <send_esp+0x24>)
 80008a0:	f002 f856 	bl	8002950 <HAL_UART_Transmit>
}
 80008a4:	bf00      	nop
 80008a6:	3708      	adds	r7, #8
 80008a8:	46bd      	mov	sp, r7
 80008aa:	bd80      	pop	{r7, pc}
 80008ac:	20000084 	.word	0x20000084

080008b0 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b082      	sub	sp, #8
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1)
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	4a19      	ldr	r2, [pc, #100]	@ (8000924 <HAL_UART_RxCpltCallback+0x74>)
 80008be:	4293      	cmp	r3, r2
 80008c0:	d12b      	bne.n	800091a <HAL_UART_RxCpltCallback+0x6a>
    {
        if (rxIndex < sizeof(rxBuffer) - 1) {
 80008c2:	4b19      	ldr	r3, [pc, #100]	@ (8000928 <HAL_UART_RxCpltCallback+0x78>)
 80008c4:	781b      	ldrb	r3, [r3, #0]
 80008c6:	2bc6      	cmp	r3, #198	@ 0xc6
 80008c8:	d810      	bhi.n	80008ec <HAL_UART_RxCpltCallback+0x3c>
            rxBuffer[rxIndex++] = rxData;
 80008ca:	4b17      	ldr	r3, [pc, #92]	@ (8000928 <HAL_UART_RxCpltCallback+0x78>)
 80008cc:	781b      	ldrb	r3, [r3, #0]
 80008ce:	1c5a      	adds	r2, r3, #1
 80008d0:	b2d1      	uxtb	r1, r2
 80008d2:	4a15      	ldr	r2, [pc, #84]	@ (8000928 <HAL_UART_RxCpltCallback+0x78>)
 80008d4:	7011      	strb	r1, [r2, #0]
 80008d6:	461a      	mov	r2, r3
 80008d8:	4b14      	ldr	r3, [pc, #80]	@ (800092c <HAL_UART_RxCpltCallback+0x7c>)
 80008da:	7819      	ldrb	r1, [r3, #0]
 80008dc:	4b14      	ldr	r3, [pc, #80]	@ (8000930 <HAL_UART_RxCpltCallback+0x80>)
 80008de:	5499      	strb	r1, [r3, r2]
            rxBuffer[rxIndex] = '\0'; // keep it null terminated
 80008e0:	4b11      	ldr	r3, [pc, #68]	@ (8000928 <HAL_UART_RxCpltCallback+0x78>)
 80008e2:	781b      	ldrb	r3, [r3, #0]
 80008e4:	461a      	mov	r2, r3
 80008e6:	4b12      	ldr	r3, [pc, #72]	@ (8000930 <HAL_UART_RxCpltCallback+0x80>)
 80008e8:	2100      	movs	r1, #0
 80008ea:	5499      	strb	r1, [r3, r2]
        }

        if(flag == 1)
 80008ec:	4b11      	ldr	r3, [pc, #68]	@ (8000934 <HAL_UART_RxCpltCallback+0x84>)
 80008ee:	781b      	ldrb	r3, [r3, #0]
 80008f0:	2b01      	cmp	r3, #1
 80008f2:	d10d      	bne.n	8000910 <HAL_UART_RxCpltCallback+0x60>
        {
        	if (strstr((char*)rxBuffer, "\r\n")) {
 80008f4:	4910      	ldr	r1, [pc, #64]	@ (8000938 <HAL_UART_RxCpltCallback+0x88>)
 80008f6:	480e      	ldr	r0, [pc, #56]	@ (8000930 <HAL_UART_RxCpltCallback+0x80>)
 80008f8:	f003 fc87 	bl	800420a <strstr>
 80008fc:	4603      	mov	r3, r0
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d006      	beq.n	8000910 <HAL_UART_RxCpltCallback+0x60>
            // Parse topic & payload here
            printf("MQTT Message: %s\r\n", rxBuffer);
 8000902:	490b      	ldr	r1, [pc, #44]	@ (8000930 <HAL_UART_RxCpltCallback+0x80>)
 8000904:	480d      	ldr	r0, [pc, #52]	@ (800093c <HAL_UART_RxCpltCallback+0x8c>)
 8000906:	f003 fc23 	bl	8004150 <iprintf>
            rxIndex = 0; // reset after processing
 800090a:	4b07      	ldr	r3, [pc, #28]	@ (8000928 <HAL_UART_RxCpltCallback+0x78>)
 800090c:	2200      	movs	r2, #0
 800090e:	701a      	strb	r2, [r3, #0]
//            memset(rxBuffer, 0, sizeof(rxBuffer));
        }
        }

        HAL_UART_Receive_IT(&huart1, &rxData, 1); // restart interrupt
 8000910:	2201      	movs	r2, #1
 8000912:	4906      	ldr	r1, [pc, #24]	@ (800092c <HAL_UART_RxCpltCallback+0x7c>)
 8000914:	480a      	ldr	r0, [pc, #40]	@ (8000940 <HAL_UART_RxCpltCallback+0x90>)
 8000916:	f002 f8a5 	bl	8002a64 <HAL_UART_Receive_IT>
    }
}
 800091a:	bf00      	nop
 800091c:	3708      	adds	r7, #8
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	40013800 	.word	0x40013800
 8000928:	20000194 	.word	0x20000194
 800092c:	20000195 	.word	0x20000195
 8000930:	20000198 	.word	0x20000198
 8000934:	20000197 	.word	0x20000197
 8000938:	08004f40 	.word	0x08004f40
 800093c:	08004f44 	.word	0x08004f44
 8000940:	20000084 	.word	0x20000084

08000944 <send_esp_wait>:
int send_esp_wait(const char *cmd, const char *expected, uint32_t timeout_ms) {
 8000944:	b580      	push	{r7, lr}
 8000946:	b086      	sub	sp, #24
 8000948:	af00      	add	r7, sp, #0
 800094a:	60f8      	str	r0, [r7, #12]
 800094c:	60b9      	str	r1, [r7, #8]
 800094e:	607a      	str	r2, [r7, #4]
    char *ptr;
    rxIndex = 0;              // clear buffer
 8000950:	4b14      	ldr	r3, [pc, #80]	@ (80009a4 <send_esp_wait+0x60>)
 8000952:	2200      	movs	r2, #0
 8000954:	701a      	strb	r2, [r3, #0]
    memset(rxBuffer, 0, sizeof(rxBuffer)); //SEt TO ZERO VALUE
 8000956:	22c8      	movs	r2, #200	@ 0xc8
 8000958:	2100      	movs	r1, #0
 800095a:	4813      	ldr	r0, [pc, #76]	@ (80009a8 <send_esp_wait+0x64>)
 800095c:	f003 fc4d 	bl	80041fa <memset>

    send_esp(cmd);            // send AT command
 8000960:	68f8      	ldr	r0, [r7, #12]
 8000962:	f7ff ff91 	bl	8000888 <send_esp>

    uint32_t tickstart = HAL_GetTick();
 8000966:	f000 fa9f 	bl	8000ea8 <HAL_GetTick>
 800096a:	6178      	str	r0, [r7, #20]
        while ((HAL_GetTick() - tickstart) < timeout_ms) {
 800096c:	e00d      	b.n	800098a <send_esp_wait+0x46>
            ptr = strstr((char *)rxBuffer, expected);
 800096e:	68b9      	ldr	r1, [r7, #8]
 8000970:	480d      	ldr	r0, [pc, #52]	@ (80009a8 <send_esp_wait+0x64>)
 8000972:	f003 fc4a 	bl	800420a <strstr>
 8000976:	6138      	str	r0, [r7, #16]
            if (ptr != NULL) {
 8000978:	693b      	ldr	r3, [r7, #16]
 800097a:	2b00      	cmp	r3, #0
 800097c:	d005      	beq.n	800098a <send_esp_wait+0x46>
            	printf("%s",rxBuffer);
 800097e:	490a      	ldr	r1, [pc, #40]	@ (80009a8 <send_esp_wait+0x64>)
 8000980:	480a      	ldr	r0, [pc, #40]	@ (80009ac <send_esp_wait+0x68>)
 8000982:	f003 fbe5 	bl	8004150 <iprintf>
                return 1; // Found expected response
 8000986:	2301      	movs	r3, #1
 8000988:	e008      	b.n	800099c <send_esp_wait+0x58>
        while ((HAL_GetTick() - tickstart) < timeout_ms) {
 800098a:	f000 fa8d 	bl	8000ea8 <HAL_GetTick>
 800098e:	4602      	mov	r2, r0
 8000990:	697b      	ldr	r3, [r7, #20]
 8000992:	1ad3      	subs	r3, r2, r3
 8000994:	687a      	ldr	r2, [r7, #4]
 8000996:	429a      	cmp	r2, r3
 8000998:	d8e9      	bhi.n	800096e <send_esp_wait+0x2a>
            }
    }
    return 0; // timeout
 800099a:	2300      	movs	r3, #0
}
 800099c:	4618      	mov	r0, r3
 800099e:	3718      	adds	r7, #24
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bd80      	pop	{r7, pc}
 80009a4:	20000194 	.word	0x20000194
 80009a8:	20000198 	.word	0x20000198
 80009ac:	08004f58 	.word	0x08004f58

080009b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009b0:	b480      	push	{r7}
 80009b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009b4:	b672      	cpsid	i
}
 80009b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009b8:	bf00      	nop
 80009ba:	e7fd      	b.n	80009b8 <Error_Handler+0x8>

080009bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009bc:	b480      	push	{r7}
 80009be:	b083      	sub	sp, #12
 80009c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009c2:	4b0f      	ldr	r3, [pc, #60]	@ (8000a00 <HAL_MspInit+0x44>)
 80009c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80009c6:	4a0e      	ldr	r2, [pc, #56]	@ (8000a00 <HAL_MspInit+0x44>)
 80009c8:	f043 0301 	orr.w	r3, r3, #1
 80009cc:	6613      	str	r3, [r2, #96]	@ 0x60
 80009ce:	4b0c      	ldr	r3, [pc, #48]	@ (8000a00 <HAL_MspInit+0x44>)
 80009d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80009d2:	f003 0301 	and.w	r3, r3, #1
 80009d6:	607b      	str	r3, [r7, #4]
 80009d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009da:	4b09      	ldr	r3, [pc, #36]	@ (8000a00 <HAL_MspInit+0x44>)
 80009dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009de:	4a08      	ldr	r2, [pc, #32]	@ (8000a00 <HAL_MspInit+0x44>)
 80009e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009e4:	6593      	str	r3, [r2, #88]	@ 0x58
 80009e6:	4b06      	ldr	r3, [pc, #24]	@ (8000a00 <HAL_MspInit+0x44>)
 80009e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009ee:	603b      	str	r3, [r7, #0]
 80009f0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009f2:	bf00      	nop
 80009f4:	370c      	adds	r7, #12
 80009f6:	46bd      	mov	sp, r7
 80009f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop
 8000a00:	40021000 	.word	0x40021000

08000a04 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b0a4      	sub	sp, #144	@ 0x90
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a0c:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000a10:	2200      	movs	r2, #0
 8000a12:	601a      	str	r2, [r3, #0]
 8000a14:	605a      	str	r2, [r3, #4]
 8000a16:	609a      	str	r2, [r3, #8]
 8000a18:	60da      	str	r2, [r3, #12]
 8000a1a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a1c:	f107 031c 	add.w	r3, r7, #28
 8000a20:	2260      	movs	r2, #96	@ 0x60
 8000a22:	2100      	movs	r1, #0
 8000a24:	4618      	mov	r0, r3
 8000a26:	f003 fbe8 	bl	80041fa <memset>
  if(huart->Instance==USART1)
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	4a46      	ldr	r2, [pc, #280]	@ (8000b48 <HAL_UART_MspInit+0x144>)
 8000a30:	4293      	cmp	r3, r2
 8000a32:	d144      	bne.n	8000abe <HAL_UART_MspInit+0xba>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000a34:	2301      	movs	r3, #1
 8000a36:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000a38:	2300      	movs	r3, #0
 8000a3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a3c:	f107 031c 	add.w	r3, r7, #28
 8000a40:	4618      	mov	r0, r3
 8000a42:	f001 fbfb 	bl	800223c <HAL_RCCEx_PeriphCLKConfig>
 8000a46:	4603      	mov	r3, r0
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d001      	beq.n	8000a50 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000a4c:	f7ff ffb0 	bl	80009b0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000a50:	4b3e      	ldr	r3, [pc, #248]	@ (8000b4c <HAL_UART_MspInit+0x148>)
 8000a52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a54:	4a3d      	ldr	r2, [pc, #244]	@ (8000b4c <HAL_UART_MspInit+0x148>)
 8000a56:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a5a:	6613      	str	r3, [r2, #96]	@ 0x60
 8000a5c:	4b3b      	ldr	r3, [pc, #236]	@ (8000b4c <HAL_UART_MspInit+0x148>)
 8000a5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a60:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a64:	61bb      	str	r3, [r7, #24]
 8000a66:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a68:	4b38      	ldr	r3, [pc, #224]	@ (8000b4c <HAL_UART_MspInit+0x148>)
 8000a6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a6c:	4a37      	ldr	r2, [pc, #220]	@ (8000b4c <HAL_UART_MspInit+0x148>)
 8000a6e:	f043 0301 	orr.w	r3, r3, #1
 8000a72:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a74:	4b35      	ldr	r3, [pc, #212]	@ (8000b4c <HAL_UART_MspInit+0x148>)
 8000a76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a78:	f003 0301 	and.w	r3, r3, #1
 8000a7c:	617b      	str	r3, [r7, #20]
 8000a7e:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000a80:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000a84:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a86:	2302      	movs	r3, #2
 8000a88:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a92:	2303      	movs	r3, #3
 8000a94:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000a98:	2307      	movs	r3, #7
 8000a9a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a9e:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000aa2:	4619      	mov	r1, r3
 8000aa4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000aa8:	f000 fb9a 	bl	80011e0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000aac:	2200      	movs	r2, #0
 8000aae:	2100      	movs	r1, #0
 8000ab0:	2025      	movs	r0, #37	@ 0x25
 8000ab2:	f000 fae0 	bl	8001076 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000ab6:	2025      	movs	r0, #37	@ 0x25
 8000ab8:	f000 faf9 	bl	80010ae <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8000abc:	e03f      	b.n	8000b3e <HAL_UART_MspInit+0x13a>
  else if(huart->Instance==USART2)
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	4a23      	ldr	r2, [pc, #140]	@ (8000b50 <HAL_UART_MspInit+0x14c>)
 8000ac4:	4293      	cmp	r3, r2
 8000ac6:	d13a      	bne.n	8000b3e <HAL_UART_MspInit+0x13a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000ac8:	2302      	movs	r3, #2
 8000aca:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000acc:	2300      	movs	r3, #0
 8000ace:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ad0:	f107 031c 	add.w	r3, r7, #28
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f001 fbb1 	bl	800223c <HAL_RCCEx_PeriphCLKConfig>
 8000ada:	4603      	mov	r3, r0
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d001      	beq.n	8000ae4 <HAL_UART_MspInit+0xe0>
      Error_Handler();
 8000ae0:	f7ff ff66 	bl	80009b0 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ae4:	4b19      	ldr	r3, [pc, #100]	@ (8000b4c <HAL_UART_MspInit+0x148>)
 8000ae6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ae8:	4a18      	ldr	r2, [pc, #96]	@ (8000b4c <HAL_UART_MspInit+0x148>)
 8000aea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000aee:	6593      	str	r3, [r2, #88]	@ 0x58
 8000af0:	4b16      	ldr	r3, [pc, #88]	@ (8000b4c <HAL_UART_MspInit+0x148>)
 8000af2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000af4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000af8:	613b      	str	r3, [r7, #16]
 8000afa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000afc:	4b13      	ldr	r3, [pc, #76]	@ (8000b4c <HAL_UART_MspInit+0x148>)
 8000afe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b00:	4a12      	ldr	r2, [pc, #72]	@ (8000b4c <HAL_UART_MspInit+0x148>)
 8000b02:	f043 0301 	orr.w	r3, r3, #1
 8000b06:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b08:	4b10      	ldr	r3, [pc, #64]	@ (8000b4c <HAL_UART_MspInit+0x148>)
 8000b0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b0c:	f003 0301 	and.w	r3, r3, #1
 8000b10:	60fb      	str	r3, [r7, #12]
 8000b12:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000b14:	230c      	movs	r3, #12
 8000b16:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b18:	2302      	movs	r3, #2
 8000b1a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b24:	2303      	movs	r3, #3
 8000b26:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b2a:	2307      	movs	r3, #7
 8000b2c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b30:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000b34:	4619      	mov	r1, r3
 8000b36:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b3a:	f000 fb51 	bl	80011e0 <HAL_GPIO_Init>
}
 8000b3e:	bf00      	nop
 8000b40:	3790      	adds	r7, #144	@ 0x90
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	bf00      	nop
 8000b48:	40013800 	.word	0x40013800
 8000b4c:	40021000 	.word	0x40021000
 8000b50:	40004400 	.word	0x40004400

08000b54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b58:	bf00      	nop
 8000b5a:	e7fd      	b.n	8000b58 <NMI_Handler+0x4>

08000b5c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b60:	bf00      	nop
 8000b62:	e7fd      	b.n	8000b60 <HardFault_Handler+0x4>

08000b64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b68:	bf00      	nop
 8000b6a:	e7fd      	b.n	8000b68 <MemManage_Handler+0x4>

08000b6c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b70:	bf00      	nop
 8000b72:	e7fd      	b.n	8000b70 <BusFault_Handler+0x4>

08000b74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b74:	b480      	push	{r7}
 8000b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b78:	bf00      	nop
 8000b7a:	e7fd      	b.n	8000b78 <UsageFault_Handler+0x4>

08000b7c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b80:	bf00      	nop
 8000b82:	46bd      	mov	sp, r7
 8000b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b88:	4770      	bx	lr

08000b8a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b8a:	b480      	push	{r7}
 8000b8c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b8e:	bf00      	nop
 8000b90:	46bd      	mov	sp, r7
 8000b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b96:	4770      	bx	lr

08000b98 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b9c:	bf00      	nop
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba4:	4770      	bx	lr

08000ba6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ba6:	b580      	push	{r7, lr}
 8000ba8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000baa:	f000 f969 	bl	8000e80 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bae:	bf00      	nop
 8000bb0:	bd80      	pop	{r7, pc}
	...

08000bb4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000bb8:	4802      	ldr	r0, [pc, #8]	@ (8000bc4 <USART1_IRQHandler+0x10>)
 8000bba:	f001 ff9f 	bl	8002afc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000bbe:	bf00      	nop
 8000bc0:	bd80      	pop	{r7, pc}
 8000bc2:	bf00      	nop
 8000bc4:	20000084 	.word	0x20000084

08000bc8 <ITM_SendChar>:
// ITM Register Address
#define ITM_STIMULUS_PORT0     *((volatile uint32_t*) 0xE0000000)
#define ITM_TRACE_EN           *((volatile uint32_t*) 0xE0000E00)

void ITM_SendChar(uint8_t ch)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	b083      	sub	sp, #12
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	4603      	mov	r3, r0
 8000bd0:	71fb      	strb	r3, [r7, #7]
    // Enable TRCENA
    DEMCR |= (1 << 24);
 8000bd2:	4b0f      	ldr	r3, [pc, #60]	@ (8000c10 <ITM_SendChar+0x48>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	4a0e      	ldr	r2, [pc, #56]	@ (8000c10 <ITM_SendChar+0x48>)
 8000bd8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000bdc:	6013      	str	r3, [r2, #0]

    // Enable Stimulus Port0
    ITM_TRACE_EN |= (1 << 0);
 8000bde:	4b0d      	ldr	r3, [pc, #52]	@ (8000c14 <ITM_SendChar+0x4c>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	4a0c      	ldr	r2, [pc, #48]	@ (8000c14 <ITM_SendChar+0x4c>)
 8000be4:	f043 0301 	orr.w	r3, r3, #1
 8000be8:	6013      	str	r3, [r2, #0]

    // Read FIFO Status in bit[0]
    while (!(ITM_STIMULUS_PORT0 & 1));
 8000bea:	bf00      	nop
 8000bec:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	f003 0301 	and.w	r3, r3, #1
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d0f8      	beq.n	8000bec <ITM_SendChar+0x24>

    // Write to ITM Stimulus Port0
    ITM_STIMULUS_PORT0 = ch;
 8000bfa:	f04f 4260 	mov.w	r2, #3758096384	@ 0xe0000000
 8000bfe:	79fb      	ldrb	r3, [r7, #7]
 8000c00:	6013      	str	r3, [r2, #0]
}
 8000c02:	bf00      	nop
 8000c04:	370c      	adds	r7, #12
 8000c06:	46bd      	mov	sp, r7
 8000c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0c:	4770      	bx	lr
 8000c0e:	bf00      	nop
 8000c10:	e000edfc 	.word	0xe000edfc
 8000c14:	e0000e00 	.word	0xe0000e00

08000c18 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b086      	sub	sp, #24
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	60f8      	str	r0, [r7, #12]
 8000c20:	60b9      	str	r1, [r7, #8]
 8000c22:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c24:	2300      	movs	r3, #0
 8000c26:	617b      	str	r3, [r7, #20]
 8000c28:	e00a      	b.n	8000c40 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000c2a:	f3af 8000 	nop.w
 8000c2e:	4601      	mov	r1, r0
 8000c30:	68bb      	ldr	r3, [r7, #8]
 8000c32:	1c5a      	adds	r2, r3, #1
 8000c34:	60ba      	str	r2, [r7, #8]
 8000c36:	b2ca      	uxtb	r2, r1
 8000c38:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c3a:	697b      	ldr	r3, [r7, #20]
 8000c3c:	3301      	adds	r3, #1
 8000c3e:	617b      	str	r3, [r7, #20]
 8000c40:	697a      	ldr	r2, [r7, #20]
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	429a      	cmp	r2, r3
 8000c46:	dbf0      	blt.n	8000c2a <_read+0x12>
  }

  return len;
 8000c48:	687b      	ldr	r3, [r7, #4]
}
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	3718      	adds	r7, #24
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}

08000c52 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c52:	b580      	push	{r7, lr}
 8000c54:	b086      	sub	sp, #24
 8000c56:	af00      	add	r7, sp, #0
 8000c58:	60f8      	str	r0, [r7, #12]
 8000c5a:	60b9      	str	r1, [r7, #8]
 8000c5c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c5e:	2300      	movs	r3, #0
 8000c60:	617b      	str	r3, [r7, #20]
 8000c62:	e009      	b.n	8000c78 <_write+0x26>
  {
//    __io_putchar(*ptr++);
	   ITM_SendChar(*ptr++);
 8000c64:	68bb      	ldr	r3, [r7, #8]
 8000c66:	1c5a      	adds	r2, r3, #1
 8000c68:	60ba      	str	r2, [r7, #8]
 8000c6a:	781b      	ldrb	r3, [r3, #0]
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	f7ff ffab 	bl	8000bc8 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c72:	697b      	ldr	r3, [r7, #20]
 8000c74:	3301      	adds	r3, #1
 8000c76:	617b      	str	r3, [r7, #20]
 8000c78:	697a      	ldr	r2, [r7, #20]
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	429a      	cmp	r2, r3
 8000c7e:	dbf1      	blt.n	8000c64 <_write+0x12>
  }
  return len;
 8000c80:	687b      	ldr	r3, [r7, #4]
}
 8000c82:	4618      	mov	r0, r3
 8000c84:	3718      	adds	r7, #24
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}

08000c8a <_close>:

int _close(int file)
{
 8000c8a:	b480      	push	{r7}
 8000c8c:	b083      	sub	sp, #12
 8000c8e:	af00      	add	r7, sp, #0
 8000c90:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c92:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c96:	4618      	mov	r0, r3
 8000c98:	370c      	adds	r7, #12
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca0:	4770      	bx	lr

08000ca2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ca2:	b480      	push	{r7}
 8000ca4:	b083      	sub	sp, #12
 8000ca6:	af00      	add	r7, sp, #0
 8000ca8:	6078      	str	r0, [r7, #4]
 8000caa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000cac:	683b      	ldr	r3, [r7, #0]
 8000cae:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000cb2:	605a      	str	r2, [r3, #4]
  return 0;
 8000cb4:	2300      	movs	r3, #0
}
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	370c      	adds	r7, #12
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc0:	4770      	bx	lr

08000cc2 <_isatty>:

int _isatty(int file)
{
 8000cc2:	b480      	push	{r7}
 8000cc4:	b083      	sub	sp, #12
 8000cc6:	af00      	add	r7, sp, #0
 8000cc8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000cca:	2301      	movs	r3, #1
}
 8000ccc:	4618      	mov	r0, r3
 8000cce:	370c      	adds	r7, #12
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd6:	4770      	bx	lr

08000cd8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	b085      	sub	sp, #20
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	60f8      	str	r0, [r7, #12]
 8000ce0:	60b9      	str	r1, [r7, #8]
 8000ce2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ce4:	2300      	movs	r3, #0
}
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	3714      	adds	r7, #20
 8000cea:	46bd      	mov	sp, r7
 8000cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf0:	4770      	bx	lr
	...

08000cf4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b086      	sub	sp, #24
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cfc:	4a14      	ldr	r2, [pc, #80]	@ (8000d50 <_sbrk+0x5c>)
 8000cfe:	4b15      	ldr	r3, [pc, #84]	@ (8000d54 <_sbrk+0x60>)
 8000d00:	1ad3      	subs	r3, r2, r3
 8000d02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d04:	697b      	ldr	r3, [r7, #20]
 8000d06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d08:	4b13      	ldr	r3, [pc, #76]	@ (8000d58 <_sbrk+0x64>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d102      	bne.n	8000d16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d10:	4b11      	ldr	r3, [pc, #68]	@ (8000d58 <_sbrk+0x64>)
 8000d12:	4a12      	ldr	r2, [pc, #72]	@ (8000d5c <_sbrk+0x68>)
 8000d14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d16:	4b10      	ldr	r3, [pc, #64]	@ (8000d58 <_sbrk+0x64>)
 8000d18:	681a      	ldr	r2, [r3, #0]
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	4413      	add	r3, r2
 8000d1e:	693a      	ldr	r2, [r7, #16]
 8000d20:	429a      	cmp	r2, r3
 8000d22:	d207      	bcs.n	8000d34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d24:	f003 face 	bl	80042c4 <__errno>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	220c      	movs	r2, #12
 8000d2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d2e:	f04f 33ff 	mov.w	r3, #4294967295
 8000d32:	e009      	b.n	8000d48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d34:	4b08      	ldr	r3, [pc, #32]	@ (8000d58 <_sbrk+0x64>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d3a:	4b07      	ldr	r3, [pc, #28]	@ (8000d58 <_sbrk+0x64>)
 8000d3c:	681a      	ldr	r2, [r3, #0]
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	4413      	add	r3, r2
 8000d42:	4a05      	ldr	r2, [pc, #20]	@ (8000d58 <_sbrk+0x64>)
 8000d44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d46:	68fb      	ldr	r3, [r7, #12]
}
 8000d48:	4618      	mov	r0, r3
 8000d4a:	3718      	adds	r7, #24
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bd80      	pop	{r7, pc}
 8000d50:	2000c000 	.word	0x2000c000
 8000d54:	00000400 	.word	0x00000400
 8000d58:	20000260 	.word	0x20000260
 8000d5c:	200003b8 	.word	0x200003b8

08000d60 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000d64:	4b06      	ldr	r3, [pc, #24]	@ (8000d80 <SystemInit+0x20>)
 8000d66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d6a:	4a05      	ldr	r2, [pc, #20]	@ (8000d80 <SystemInit+0x20>)
 8000d6c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d70:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000d74:	bf00      	nop
 8000d76:	46bd      	mov	sp, r7
 8000d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7c:	4770      	bx	lr
 8000d7e:	bf00      	nop
 8000d80:	e000ed00 	.word	0xe000ed00

08000d84 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000d84:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000dbc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000d88:	f7ff ffea 	bl	8000d60 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d8c:	480c      	ldr	r0, [pc, #48]	@ (8000dc0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000d8e:	490d      	ldr	r1, [pc, #52]	@ (8000dc4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d90:	4a0d      	ldr	r2, [pc, #52]	@ (8000dc8 <LoopForever+0xe>)
  movs r3, #0
 8000d92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d94:	e002      	b.n	8000d9c <LoopCopyDataInit>

08000d96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d9a:	3304      	adds	r3, #4

08000d9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000da0:	d3f9      	bcc.n	8000d96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000da2:	4a0a      	ldr	r2, [pc, #40]	@ (8000dcc <LoopForever+0x12>)
  ldr r4, =_ebss
 8000da4:	4c0a      	ldr	r4, [pc, #40]	@ (8000dd0 <LoopForever+0x16>)
  movs r3, #0
 8000da6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000da8:	e001      	b.n	8000dae <LoopFillZerobss>

08000daa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000daa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dac:	3204      	adds	r2, #4

08000dae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000db0:	d3fb      	bcc.n	8000daa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000db2:	f003 fa8d 	bl	80042d0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000db6:	f7ff fbf9 	bl	80005ac <main>

08000dba <LoopForever>:

LoopForever:
    b LoopForever
 8000dba:	e7fe      	b.n	8000dba <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000dbc:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8000dc0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000dc4:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000dc8:	08004fe8 	.word	0x08004fe8
  ldr r2, =_sbss
 8000dcc:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000dd0:	200003b4 	.word	0x200003b4

08000dd4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000dd4:	e7fe      	b.n	8000dd4 <ADC1_IRQHandler>

08000dd6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000dd6:	b580      	push	{r7, lr}
 8000dd8:	b082      	sub	sp, #8
 8000dda:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000de0:	2003      	movs	r0, #3
 8000de2:	f000 f93d 	bl	8001060 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000de6:	200f      	movs	r0, #15
 8000de8:	f000 f80e 	bl	8000e08 <HAL_InitTick>
 8000dec:	4603      	mov	r3, r0
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d002      	beq.n	8000df8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000df2:	2301      	movs	r3, #1
 8000df4:	71fb      	strb	r3, [r7, #7]
 8000df6:	e001      	b.n	8000dfc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000df8:	f7ff fde0 	bl	80009bc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000dfc:	79fb      	ldrb	r3, [r7, #7]
}
 8000dfe:	4618      	mov	r0, r3
 8000e00:	3708      	adds	r7, #8
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bd80      	pop	{r7, pc}
	...

08000e08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b084      	sub	sp, #16
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000e10:	2300      	movs	r3, #0
 8000e12:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000e14:	4b17      	ldr	r3, [pc, #92]	@ (8000e74 <HAL_InitTick+0x6c>)
 8000e16:	781b      	ldrb	r3, [r3, #0]
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d023      	beq.n	8000e64 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000e1c:	4b16      	ldr	r3, [pc, #88]	@ (8000e78 <HAL_InitTick+0x70>)
 8000e1e:	681a      	ldr	r2, [r3, #0]
 8000e20:	4b14      	ldr	r3, [pc, #80]	@ (8000e74 <HAL_InitTick+0x6c>)
 8000e22:	781b      	ldrb	r3, [r3, #0]
 8000e24:	4619      	mov	r1, r3
 8000e26:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e2a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e32:	4618      	mov	r0, r3
 8000e34:	f000 f949 	bl	80010ca <HAL_SYSTICK_Config>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d10f      	bne.n	8000e5e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	2b0f      	cmp	r3, #15
 8000e42:	d809      	bhi.n	8000e58 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e44:	2200      	movs	r2, #0
 8000e46:	6879      	ldr	r1, [r7, #4]
 8000e48:	f04f 30ff 	mov.w	r0, #4294967295
 8000e4c:	f000 f913 	bl	8001076 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e50:	4a0a      	ldr	r2, [pc, #40]	@ (8000e7c <HAL_InitTick+0x74>)
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	6013      	str	r3, [r2, #0]
 8000e56:	e007      	b.n	8000e68 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000e58:	2301      	movs	r3, #1
 8000e5a:	73fb      	strb	r3, [r7, #15]
 8000e5c:	e004      	b.n	8000e68 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000e5e:	2301      	movs	r3, #1
 8000e60:	73fb      	strb	r3, [r7, #15]
 8000e62:	e001      	b.n	8000e68 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000e64:	2301      	movs	r3, #1
 8000e66:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000e68:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	3710      	adds	r7, #16
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bd80      	pop	{r7, pc}
 8000e72:	bf00      	nop
 8000e74:	20000008 	.word	0x20000008
 8000e78:	20000000 	.word	0x20000000
 8000e7c:	20000004 	.word	0x20000004

08000e80 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e80:	b480      	push	{r7}
 8000e82:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000e84:	4b06      	ldr	r3, [pc, #24]	@ (8000ea0 <HAL_IncTick+0x20>)
 8000e86:	781b      	ldrb	r3, [r3, #0]
 8000e88:	461a      	mov	r2, r3
 8000e8a:	4b06      	ldr	r3, [pc, #24]	@ (8000ea4 <HAL_IncTick+0x24>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	4413      	add	r3, r2
 8000e90:	4a04      	ldr	r2, [pc, #16]	@ (8000ea4 <HAL_IncTick+0x24>)
 8000e92:	6013      	str	r3, [r2, #0]
}
 8000e94:	bf00      	nop
 8000e96:	46bd      	mov	sp, r7
 8000e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop
 8000ea0:	20000008 	.word	0x20000008
 8000ea4:	20000264 	.word	0x20000264

08000ea8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	af00      	add	r7, sp, #0
  return uwTick;
 8000eac:	4b03      	ldr	r3, [pc, #12]	@ (8000ebc <HAL_GetTick+0x14>)
 8000eae:	681b      	ldr	r3, [r3, #0]
}
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb8:	4770      	bx	lr
 8000eba:	bf00      	nop
 8000ebc:	20000264 	.word	0x20000264

08000ec0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	b085      	sub	sp, #20
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	f003 0307 	and.w	r3, r3, #7
 8000ece:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ed0:	4b0c      	ldr	r3, [pc, #48]	@ (8000f04 <__NVIC_SetPriorityGrouping+0x44>)
 8000ed2:	68db      	ldr	r3, [r3, #12]
 8000ed4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ed6:	68ba      	ldr	r2, [r7, #8]
 8000ed8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000edc:	4013      	ands	r3, r2
 8000ede:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ee4:	68bb      	ldr	r3, [r7, #8]
 8000ee6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ee8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000eec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ef0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ef2:	4a04      	ldr	r2, [pc, #16]	@ (8000f04 <__NVIC_SetPriorityGrouping+0x44>)
 8000ef4:	68bb      	ldr	r3, [r7, #8]
 8000ef6:	60d3      	str	r3, [r2, #12]
}
 8000ef8:	bf00      	nop
 8000efa:	3714      	adds	r7, #20
 8000efc:	46bd      	mov	sp, r7
 8000efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f02:	4770      	bx	lr
 8000f04:	e000ed00 	.word	0xe000ed00

08000f08 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f0c:	4b04      	ldr	r3, [pc, #16]	@ (8000f20 <__NVIC_GetPriorityGrouping+0x18>)
 8000f0e:	68db      	ldr	r3, [r3, #12]
 8000f10:	0a1b      	lsrs	r3, r3, #8
 8000f12:	f003 0307 	and.w	r3, r3, #7
}
 8000f16:	4618      	mov	r0, r3
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1e:	4770      	bx	lr
 8000f20:	e000ed00 	.word	0xe000ed00

08000f24 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f24:	b480      	push	{r7}
 8000f26:	b083      	sub	sp, #12
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	db0b      	blt.n	8000f4e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f36:	79fb      	ldrb	r3, [r7, #7]
 8000f38:	f003 021f 	and.w	r2, r3, #31
 8000f3c:	4907      	ldr	r1, [pc, #28]	@ (8000f5c <__NVIC_EnableIRQ+0x38>)
 8000f3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f42:	095b      	lsrs	r3, r3, #5
 8000f44:	2001      	movs	r0, #1
 8000f46:	fa00 f202 	lsl.w	r2, r0, r2
 8000f4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000f4e:	bf00      	nop
 8000f50:	370c      	adds	r7, #12
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop
 8000f5c:	e000e100 	.word	0xe000e100

08000f60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f60:	b480      	push	{r7}
 8000f62:	b083      	sub	sp, #12
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	4603      	mov	r3, r0
 8000f68:	6039      	str	r1, [r7, #0]
 8000f6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	db0a      	blt.n	8000f8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f74:	683b      	ldr	r3, [r7, #0]
 8000f76:	b2da      	uxtb	r2, r3
 8000f78:	490c      	ldr	r1, [pc, #48]	@ (8000fac <__NVIC_SetPriority+0x4c>)
 8000f7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f7e:	0112      	lsls	r2, r2, #4
 8000f80:	b2d2      	uxtb	r2, r2
 8000f82:	440b      	add	r3, r1
 8000f84:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f88:	e00a      	b.n	8000fa0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	b2da      	uxtb	r2, r3
 8000f8e:	4908      	ldr	r1, [pc, #32]	@ (8000fb0 <__NVIC_SetPriority+0x50>)
 8000f90:	79fb      	ldrb	r3, [r7, #7]
 8000f92:	f003 030f 	and.w	r3, r3, #15
 8000f96:	3b04      	subs	r3, #4
 8000f98:	0112      	lsls	r2, r2, #4
 8000f9a:	b2d2      	uxtb	r2, r2
 8000f9c:	440b      	add	r3, r1
 8000f9e:	761a      	strb	r2, [r3, #24]
}
 8000fa0:	bf00      	nop
 8000fa2:	370c      	adds	r7, #12
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000faa:	4770      	bx	lr
 8000fac:	e000e100 	.word	0xe000e100
 8000fb0:	e000ed00 	.word	0xe000ed00

08000fb4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b089      	sub	sp, #36	@ 0x24
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	60f8      	str	r0, [r7, #12]
 8000fbc:	60b9      	str	r1, [r7, #8]
 8000fbe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	f003 0307 	and.w	r3, r3, #7
 8000fc6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fc8:	69fb      	ldr	r3, [r7, #28]
 8000fca:	f1c3 0307 	rsb	r3, r3, #7
 8000fce:	2b04      	cmp	r3, #4
 8000fd0:	bf28      	it	cs
 8000fd2:	2304      	movcs	r3, #4
 8000fd4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fd6:	69fb      	ldr	r3, [r7, #28]
 8000fd8:	3304      	adds	r3, #4
 8000fda:	2b06      	cmp	r3, #6
 8000fdc:	d902      	bls.n	8000fe4 <NVIC_EncodePriority+0x30>
 8000fde:	69fb      	ldr	r3, [r7, #28]
 8000fe0:	3b03      	subs	r3, #3
 8000fe2:	e000      	b.n	8000fe6 <NVIC_EncodePriority+0x32>
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fe8:	f04f 32ff 	mov.w	r2, #4294967295
 8000fec:	69bb      	ldr	r3, [r7, #24]
 8000fee:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff2:	43da      	mvns	r2, r3
 8000ff4:	68bb      	ldr	r3, [r7, #8]
 8000ff6:	401a      	ands	r2, r3
 8000ff8:	697b      	ldr	r3, [r7, #20]
 8000ffa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ffc:	f04f 31ff 	mov.w	r1, #4294967295
 8001000:	697b      	ldr	r3, [r7, #20]
 8001002:	fa01 f303 	lsl.w	r3, r1, r3
 8001006:	43d9      	mvns	r1, r3
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800100c:	4313      	orrs	r3, r2
         );
}
 800100e:	4618      	mov	r0, r3
 8001010:	3724      	adds	r7, #36	@ 0x24
 8001012:	46bd      	mov	sp, r7
 8001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001018:	4770      	bx	lr
	...

0800101c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	3b01      	subs	r3, #1
 8001028:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800102c:	d301      	bcc.n	8001032 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800102e:	2301      	movs	r3, #1
 8001030:	e00f      	b.n	8001052 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001032:	4a0a      	ldr	r2, [pc, #40]	@ (800105c <SysTick_Config+0x40>)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	3b01      	subs	r3, #1
 8001038:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800103a:	210f      	movs	r1, #15
 800103c:	f04f 30ff 	mov.w	r0, #4294967295
 8001040:	f7ff ff8e 	bl	8000f60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001044:	4b05      	ldr	r3, [pc, #20]	@ (800105c <SysTick_Config+0x40>)
 8001046:	2200      	movs	r2, #0
 8001048:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800104a:	4b04      	ldr	r3, [pc, #16]	@ (800105c <SysTick_Config+0x40>)
 800104c:	2207      	movs	r2, #7
 800104e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001050:	2300      	movs	r3, #0
}
 8001052:	4618      	mov	r0, r3
 8001054:	3708      	adds	r7, #8
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}
 800105a:	bf00      	nop
 800105c:	e000e010 	.word	0xe000e010

08001060 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b082      	sub	sp, #8
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001068:	6878      	ldr	r0, [r7, #4]
 800106a:	f7ff ff29 	bl	8000ec0 <__NVIC_SetPriorityGrouping>
}
 800106e:	bf00      	nop
 8001070:	3708      	adds	r7, #8
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}

08001076 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001076:	b580      	push	{r7, lr}
 8001078:	b086      	sub	sp, #24
 800107a:	af00      	add	r7, sp, #0
 800107c:	4603      	mov	r3, r0
 800107e:	60b9      	str	r1, [r7, #8]
 8001080:	607a      	str	r2, [r7, #4]
 8001082:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001084:	2300      	movs	r3, #0
 8001086:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001088:	f7ff ff3e 	bl	8000f08 <__NVIC_GetPriorityGrouping>
 800108c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800108e:	687a      	ldr	r2, [r7, #4]
 8001090:	68b9      	ldr	r1, [r7, #8]
 8001092:	6978      	ldr	r0, [r7, #20]
 8001094:	f7ff ff8e 	bl	8000fb4 <NVIC_EncodePriority>
 8001098:	4602      	mov	r2, r0
 800109a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800109e:	4611      	mov	r1, r2
 80010a0:	4618      	mov	r0, r3
 80010a2:	f7ff ff5d 	bl	8000f60 <__NVIC_SetPriority>
}
 80010a6:	bf00      	nop
 80010a8:	3718      	adds	r7, #24
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}

080010ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010ae:	b580      	push	{r7, lr}
 80010b0:	b082      	sub	sp, #8
 80010b2:	af00      	add	r7, sp, #0
 80010b4:	4603      	mov	r3, r0
 80010b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010bc:	4618      	mov	r0, r3
 80010be:	f7ff ff31 	bl	8000f24 <__NVIC_EnableIRQ>
}
 80010c2:	bf00      	nop
 80010c4:	3708      	adds	r7, #8
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}

080010ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010ca:	b580      	push	{r7, lr}
 80010cc:	b082      	sub	sp, #8
 80010ce:	af00      	add	r7, sp, #0
 80010d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010d2:	6878      	ldr	r0, [r7, #4]
 80010d4:	f7ff ffa2 	bl	800101c <SysTick_Config>
 80010d8:	4603      	mov	r3, r0
}
 80010da:	4618      	mov	r0, r3
 80010dc:	3708      	adds	r7, #8
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}

080010e2 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80010e2:	b480      	push	{r7}
 80010e4:	b085      	sub	sp, #20
 80010e6:	af00      	add	r7, sp, #0
 80010e8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80010ea:	2300      	movs	r3, #0
 80010ec:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80010f4:	b2db      	uxtb	r3, r3
 80010f6:	2b02      	cmp	r3, #2
 80010f8:	d008      	beq.n	800110c <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	2204      	movs	r2, #4
 80010fe:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	2200      	movs	r2, #0
 8001104:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001108:	2301      	movs	r3, #1
 800110a:	e022      	b.n	8001152 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	681a      	ldr	r2, [r3, #0]
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	f022 020e 	bic.w	r2, r2, #14
 800111a:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	681a      	ldr	r2, [r3, #0]
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	f022 0201 	bic.w	r2, r2, #1
 800112a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001130:	f003 021c 	and.w	r2, r3, #28
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001138:	2101      	movs	r1, #1
 800113a:	fa01 f202 	lsl.w	r2, r1, r2
 800113e:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	2201      	movs	r2, #1
 8001144:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	2200      	movs	r2, #0
 800114c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8001150:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001152:	4618      	mov	r0, r3
 8001154:	3714      	adds	r7, #20
 8001156:	46bd      	mov	sp, r7
 8001158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115c:	4770      	bx	lr

0800115e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800115e:	b580      	push	{r7, lr}
 8001160:	b084      	sub	sp, #16
 8001162:	af00      	add	r7, sp, #0
 8001164:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001166:	2300      	movs	r3, #0
 8001168:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001170:	b2db      	uxtb	r3, r3
 8001172:	2b02      	cmp	r3, #2
 8001174:	d005      	beq.n	8001182 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	2204      	movs	r2, #4
 800117a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800117c:	2301      	movs	r3, #1
 800117e:	73fb      	strb	r3, [r7, #15]
 8001180:	e029      	b.n	80011d6 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	681a      	ldr	r2, [r3, #0]
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	f022 020e 	bic.w	r2, r2, #14
 8001190:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	681a      	ldr	r2, [r3, #0]
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	f022 0201 	bic.w	r2, r2, #1
 80011a0:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011a6:	f003 021c 	and.w	r2, r3, #28
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ae:	2101      	movs	r1, #1
 80011b0:	fa01 f202 	lsl.w	r2, r1, r2
 80011b4:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	2201      	movs	r2, #1
 80011ba:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	2200      	movs	r2, #0
 80011c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d003      	beq.n	80011d6 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80011d2:	6878      	ldr	r0, [r7, #4]
 80011d4:	4798      	blx	r3
    }
  }
  return status;
 80011d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80011d8:	4618      	mov	r0, r3
 80011da:	3710      	adds	r7, #16
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}

080011e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011e0:	b480      	push	{r7}
 80011e2:	b087      	sub	sp, #28
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
 80011e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80011ea:	2300      	movs	r3, #0
 80011ec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011ee:	e154      	b.n	800149a <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	681a      	ldr	r2, [r3, #0]
 80011f4:	2101      	movs	r1, #1
 80011f6:	697b      	ldr	r3, [r7, #20]
 80011f8:	fa01 f303 	lsl.w	r3, r1, r3
 80011fc:	4013      	ands	r3, r2
 80011fe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	2b00      	cmp	r3, #0
 8001204:	f000 8146 	beq.w	8001494 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	685b      	ldr	r3, [r3, #4]
 800120c:	f003 0303 	and.w	r3, r3, #3
 8001210:	2b01      	cmp	r3, #1
 8001212:	d005      	beq.n	8001220 <HAL_GPIO_Init+0x40>
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	f003 0303 	and.w	r3, r3, #3
 800121c:	2b02      	cmp	r3, #2
 800121e:	d130      	bne.n	8001282 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	689b      	ldr	r3, [r3, #8]
 8001224:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001226:	697b      	ldr	r3, [r7, #20]
 8001228:	005b      	lsls	r3, r3, #1
 800122a:	2203      	movs	r2, #3
 800122c:	fa02 f303 	lsl.w	r3, r2, r3
 8001230:	43db      	mvns	r3, r3
 8001232:	693a      	ldr	r2, [r7, #16]
 8001234:	4013      	ands	r3, r2
 8001236:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	68da      	ldr	r2, [r3, #12]
 800123c:	697b      	ldr	r3, [r7, #20]
 800123e:	005b      	lsls	r3, r3, #1
 8001240:	fa02 f303 	lsl.w	r3, r2, r3
 8001244:	693a      	ldr	r2, [r7, #16]
 8001246:	4313      	orrs	r3, r2
 8001248:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	693a      	ldr	r2, [r7, #16]
 800124e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001256:	2201      	movs	r2, #1
 8001258:	697b      	ldr	r3, [r7, #20]
 800125a:	fa02 f303 	lsl.w	r3, r2, r3
 800125e:	43db      	mvns	r3, r3
 8001260:	693a      	ldr	r2, [r7, #16]
 8001262:	4013      	ands	r3, r2
 8001264:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	685b      	ldr	r3, [r3, #4]
 800126a:	091b      	lsrs	r3, r3, #4
 800126c:	f003 0201 	and.w	r2, r3, #1
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	fa02 f303 	lsl.w	r3, r2, r3
 8001276:	693a      	ldr	r2, [r7, #16]
 8001278:	4313      	orrs	r3, r2
 800127a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	693a      	ldr	r2, [r7, #16]
 8001280:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001282:	683b      	ldr	r3, [r7, #0]
 8001284:	685b      	ldr	r3, [r3, #4]
 8001286:	f003 0303 	and.w	r3, r3, #3
 800128a:	2b03      	cmp	r3, #3
 800128c:	d017      	beq.n	80012be <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	68db      	ldr	r3, [r3, #12]
 8001292:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001294:	697b      	ldr	r3, [r7, #20]
 8001296:	005b      	lsls	r3, r3, #1
 8001298:	2203      	movs	r2, #3
 800129a:	fa02 f303 	lsl.w	r3, r2, r3
 800129e:	43db      	mvns	r3, r3
 80012a0:	693a      	ldr	r2, [r7, #16]
 80012a2:	4013      	ands	r3, r2
 80012a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80012a6:	683b      	ldr	r3, [r7, #0]
 80012a8:	689a      	ldr	r2, [r3, #8]
 80012aa:	697b      	ldr	r3, [r7, #20]
 80012ac:	005b      	lsls	r3, r3, #1
 80012ae:	fa02 f303 	lsl.w	r3, r2, r3
 80012b2:	693a      	ldr	r2, [r7, #16]
 80012b4:	4313      	orrs	r3, r2
 80012b6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	693a      	ldr	r2, [r7, #16]
 80012bc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	685b      	ldr	r3, [r3, #4]
 80012c2:	f003 0303 	and.w	r3, r3, #3
 80012c6:	2b02      	cmp	r3, #2
 80012c8:	d123      	bne.n	8001312 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80012ca:	697b      	ldr	r3, [r7, #20]
 80012cc:	08da      	lsrs	r2, r3, #3
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	3208      	adds	r2, #8
 80012d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012d6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80012d8:	697b      	ldr	r3, [r7, #20]
 80012da:	f003 0307 	and.w	r3, r3, #7
 80012de:	009b      	lsls	r3, r3, #2
 80012e0:	220f      	movs	r2, #15
 80012e2:	fa02 f303 	lsl.w	r3, r2, r3
 80012e6:	43db      	mvns	r3, r3
 80012e8:	693a      	ldr	r2, [r7, #16]
 80012ea:	4013      	ands	r3, r2
 80012ec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	691a      	ldr	r2, [r3, #16]
 80012f2:	697b      	ldr	r3, [r7, #20]
 80012f4:	f003 0307 	and.w	r3, r3, #7
 80012f8:	009b      	lsls	r3, r3, #2
 80012fa:	fa02 f303 	lsl.w	r3, r2, r3
 80012fe:	693a      	ldr	r2, [r7, #16]
 8001300:	4313      	orrs	r3, r2
 8001302:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001304:	697b      	ldr	r3, [r7, #20]
 8001306:	08da      	lsrs	r2, r3, #3
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	3208      	adds	r2, #8
 800130c:	6939      	ldr	r1, [r7, #16]
 800130e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001318:	697b      	ldr	r3, [r7, #20]
 800131a:	005b      	lsls	r3, r3, #1
 800131c:	2203      	movs	r2, #3
 800131e:	fa02 f303 	lsl.w	r3, r2, r3
 8001322:	43db      	mvns	r3, r3
 8001324:	693a      	ldr	r2, [r7, #16]
 8001326:	4013      	ands	r3, r2
 8001328:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	685b      	ldr	r3, [r3, #4]
 800132e:	f003 0203 	and.w	r2, r3, #3
 8001332:	697b      	ldr	r3, [r7, #20]
 8001334:	005b      	lsls	r3, r3, #1
 8001336:	fa02 f303 	lsl.w	r3, r2, r3
 800133a:	693a      	ldr	r2, [r7, #16]
 800133c:	4313      	orrs	r3, r2
 800133e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	693a      	ldr	r2, [r7, #16]
 8001344:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	685b      	ldr	r3, [r3, #4]
 800134a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800134e:	2b00      	cmp	r3, #0
 8001350:	f000 80a0 	beq.w	8001494 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001354:	4b58      	ldr	r3, [pc, #352]	@ (80014b8 <HAL_GPIO_Init+0x2d8>)
 8001356:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001358:	4a57      	ldr	r2, [pc, #348]	@ (80014b8 <HAL_GPIO_Init+0x2d8>)
 800135a:	f043 0301 	orr.w	r3, r3, #1
 800135e:	6613      	str	r3, [r2, #96]	@ 0x60
 8001360:	4b55      	ldr	r3, [pc, #340]	@ (80014b8 <HAL_GPIO_Init+0x2d8>)
 8001362:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001364:	f003 0301 	and.w	r3, r3, #1
 8001368:	60bb      	str	r3, [r7, #8]
 800136a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800136c:	4a53      	ldr	r2, [pc, #332]	@ (80014bc <HAL_GPIO_Init+0x2dc>)
 800136e:	697b      	ldr	r3, [r7, #20]
 8001370:	089b      	lsrs	r3, r3, #2
 8001372:	3302      	adds	r3, #2
 8001374:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001378:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800137a:	697b      	ldr	r3, [r7, #20]
 800137c:	f003 0303 	and.w	r3, r3, #3
 8001380:	009b      	lsls	r3, r3, #2
 8001382:	220f      	movs	r2, #15
 8001384:	fa02 f303 	lsl.w	r3, r2, r3
 8001388:	43db      	mvns	r3, r3
 800138a:	693a      	ldr	r2, [r7, #16]
 800138c:	4013      	ands	r3, r2
 800138e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001396:	d019      	beq.n	80013cc <HAL_GPIO_Init+0x1ec>
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	4a49      	ldr	r2, [pc, #292]	@ (80014c0 <HAL_GPIO_Init+0x2e0>)
 800139c:	4293      	cmp	r3, r2
 800139e:	d013      	beq.n	80013c8 <HAL_GPIO_Init+0x1e8>
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	4a48      	ldr	r2, [pc, #288]	@ (80014c4 <HAL_GPIO_Init+0x2e4>)
 80013a4:	4293      	cmp	r3, r2
 80013a6:	d00d      	beq.n	80013c4 <HAL_GPIO_Init+0x1e4>
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	4a47      	ldr	r2, [pc, #284]	@ (80014c8 <HAL_GPIO_Init+0x2e8>)
 80013ac:	4293      	cmp	r3, r2
 80013ae:	d007      	beq.n	80013c0 <HAL_GPIO_Init+0x1e0>
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	4a46      	ldr	r2, [pc, #280]	@ (80014cc <HAL_GPIO_Init+0x2ec>)
 80013b4:	4293      	cmp	r3, r2
 80013b6:	d101      	bne.n	80013bc <HAL_GPIO_Init+0x1dc>
 80013b8:	2304      	movs	r3, #4
 80013ba:	e008      	b.n	80013ce <HAL_GPIO_Init+0x1ee>
 80013bc:	2307      	movs	r3, #7
 80013be:	e006      	b.n	80013ce <HAL_GPIO_Init+0x1ee>
 80013c0:	2303      	movs	r3, #3
 80013c2:	e004      	b.n	80013ce <HAL_GPIO_Init+0x1ee>
 80013c4:	2302      	movs	r3, #2
 80013c6:	e002      	b.n	80013ce <HAL_GPIO_Init+0x1ee>
 80013c8:	2301      	movs	r3, #1
 80013ca:	e000      	b.n	80013ce <HAL_GPIO_Init+0x1ee>
 80013cc:	2300      	movs	r3, #0
 80013ce:	697a      	ldr	r2, [r7, #20]
 80013d0:	f002 0203 	and.w	r2, r2, #3
 80013d4:	0092      	lsls	r2, r2, #2
 80013d6:	4093      	lsls	r3, r2
 80013d8:	693a      	ldr	r2, [r7, #16]
 80013da:	4313      	orrs	r3, r2
 80013dc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80013de:	4937      	ldr	r1, [pc, #220]	@ (80014bc <HAL_GPIO_Init+0x2dc>)
 80013e0:	697b      	ldr	r3, [r7, #20]
 80013e2:	089b      	lsrs	r3, r3, #2
 80013e4:	3302      	adds	r3, #2
 80013e6:	693a      	ldr	r2, [r7, #16]
 80013e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80013ec:	4b38      	ldr	r3, [pc, #224]	@ (80014d0 <HAL_GPIO_Init+0x2f0>)
 80013ee:	689b      	ldr	r3, [r3, #8]
 80013f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	43db      	mvns	r3, r3
 80013f6:	693a      	ldr	r2, [r7, #16]
 80013f8:	4013      	ands	r3, r2
 80013fa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80013fc:	683b      	ldr	r3, [r7, #0]
 80013fe:	685b      	ldr	r3, [r3, #4]
 8001400:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001404:	2b00      	cmp	r3, #0
 8001406:	d003      	beq.n	8001410 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8001408:	693a      	ldr	r2, [r7, #16]
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	4313      	orrs	r3, r2
 800140e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001410:	4a2f      	ldr	r2, [pc, #188]	@ (80014d0 <HAL_GPIO_Init+0x2f0>)
 8001412:	693b      	ldr	r3, [r7, #16]
 8001414:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001416:	4b2e      	ldr	r3, [pc, #184]	@ (80014d0 <HAL_GPIO_Init+0x2f0>)
 8001418:	68db      	ldr	r3, [r3, #12]
 800141a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	43db      	mvns	r3, r3
 8001420:	693a      	ldr	r2, [r7, #16]
 8001422:	4013      	ands	r3, r2
 8001424:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	685b      	ldr	r3, [r3, #4]
 800142a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800142e:	2b00      	cmp	r3, #0
 8001430:	d003      	beq.n	800143a <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8001432:	693a      	ldr	r2, [r7, #16]
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	4313      	orrs	r3, r2
 8001438:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800143a:	4a25      	ldr	r2, [pc, #148]	@ (80014d0 <HAL_GPIO_Init+0x2f0>)
 800143c:	693b      	ldr	r3, [r7, #16]
 800143e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001440:	4b23      	ldr	r3, [pc, #140]	@ (80014d0 <HAL_GPIO_Init+0x2f0>)
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	43db      	mvns	r3, r3
 800144a:	693a      	ldr	r2, [r7, #16]
 800144c:	4013      	ands	r3, r2
 800144e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	685b      	ldr	r3, [r3, #4]
 8001454:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001458:	2b00      	cmp	r3, #0
 800145a:	d003      	beq.n	8001464 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 800145c:	693a      	ldr	r2, [r7, #16]
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	4313      	orrs	r3, r2
 8001462:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001464:	4a1a      	ldr	r2, [pc, #104]	@ (80014d0 <HAL_GPIO_Init+0x2f0>)
 8001466:	693b      	ldr	r3, [r7, #16]
 8001468:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800146a:	4b19      	ldr	r3, [pc, #100]	@ (80014d0 <HAL_GPIO_Init+0x2f0>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	43db      	mvns	r3, r3
 8001474:	693a      	ldr	r2, [r7, #16]
 8001476:	4013      	ands	r3, r2
 8001478:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	685b      	ldr	r3, [r3, #4]
 800147e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001482:	2b00      	cmp	r3, #0
 8001484:	d003      	beq.n	800148e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001486:	693a      	ldr	r2, [r7, #16]
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	4313      	orrs	r3, r2
 800148c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800148e:	4a10      	ldr	r2, [pc, #64]	@ (80014d0 <HAL_GPIO_Init+0x2f0>)
 8001490:	693b      	ldr	r3, [r7, #16]
 8001492:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001494:	697b      	ldr	r3, [r7, #20]
 8001496:	3301      	adds	r3, #1
 8001498:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	681a      	ldr	r2, [r3, #0]
 800149e:	697b      	ldr	r3, [r7, #20]
 80014a0:	fa22 f303 	lsr.w	r3, r2, r3
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	f47f aea3 	bne.w	80011f0 <HAL_GPIO_Init+0x10>
  }
}
 80014aa:	bf00      	nop
 80014ac:	bf00      	nop
 80014ae:	371c      	adds	r7, #28
 80014b0:	46bd      	mov	sp, r7
 80014b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b6:	4770      	bx	lr
 80014b8:	40021000 	.word	0x40021000
 80014bc:	40010000 	.word	0x40010000
 80014c0:	48000400 	.word	0x48000400
 80014c4:	48000800 	.word	0x48000800
 80014c8:	48000c00 	.word	0x48000c00
 80014cc:	48001000 	.word	0x48001000
 80014d0:	40010400 	.word	0x40010400

080014d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80014d4:	b480      	push	{r7}
 80014d6:	b083      	sub	sp, #12
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
 80014dc:	460b      	mov	r3, r1
 80014de:	807b      	strh	r3, [r7, #2]
 80014e0:	4613      	mov	r3, r2
 80014e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80014e4:	787b      	ldrb	r3, [r7, #1]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d003      	beq.n	80014f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80014ea:	887a      	ldrh	r2, [r7, #2]
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80014f0:	e002      	b.n	80014f8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80014f2:	887a      	ldrh	r2, [r7, #2]
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80014f8:	bf00      	nop
 80014fa:	370c      	adds	r7, #12
 80014fc:	46bd      	mov	sp, r7
 80014fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001502:	4770      	bx	lr

08001504 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001504:	b480      	push	{r7}
 8001506:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001508:	4b04      	ldr	r3, [pc, #16]	@ (800151c <HAL_PWREx_GetVoltageRange+0x18>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001510:	4618      	mov	r0, r3
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr
 800151a:	bf00      	nop
 800151c:	40007000 	.word	0x40007000

08001520 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001520:	b480      	push	{r7}
 8001522:	b085      	sub	sp, #20
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800152e:	d130      	bne.n	8001592 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001530:	4b23      	ldr	r3, [pc, #140]	@ (80015c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001538:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800153c:	d038      	beq.n	80015b0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800153e:	4b20      	ldr	r3, [pc, #128]	@ (80015c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001546:	4a1e      	ldr	r2, [pc, #120]	@ (80015c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001548:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800154c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800154e:	4b1d      	ldr	r3, [pc, #116]	@ (80015c4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	2232      	movs	r2, #50	@ 0x32
 8001554:	fb02 f303 	mul.w	r3, r2, r3
 8001558:	4a1b      	ldr	r2, [pc, #108]	@ (80015c8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800155a:	fba2 2303 	umull	r2, r3, r2, r3
 800155e:	0c9b      	lsrs	r3, r3, #18
 8001560:	3301      	adds	r3, #1
 8001562:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001564:	e002      	b.n	800156c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	3b01      	subs	r3, #1
 800156a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800156c:	4b14      	ldr	r3, [pc, #80]	@ (80015c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800156e:	695b      	ldr	r3, [r3, #20]
 8001570:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001574:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001578:	d102      	bne.n	8001580 <HAL_PWREx_ControlVoltageScaling+0x60>
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	2b00      	cmp	r3, #0
 800157e:	d1f2      	bne.n	8001566 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001580:	4b0f      	ldr	r3, [pc, #60]	@ (80015c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001582:	695b      	ldr	r3, [r3, #20]
 8001584:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001588:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800158c:	d110      	bne.n	80015b0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800158e:	2303      	movs	r3, #3
 8001590:	e00f      	b.n	80015b2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001592:	4b0b      	ldr	r3, [pc, #44]	@ (80015c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800159a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800159e:	d007      	beq.n	80015b0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80015a0:	4b07      	ldr	r3, [pc, #28]	@ (80015c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80015a8:	4a05      	ldr	r2, [pc, #20]	@ (80015c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80015aa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80015ae:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80015b0:	2300      	movs	r3, #0
}
 80015b2:	4618      	mov	r0, r3
 80015b4:	3714      	adds	r7, #20
 80015b6:	46bd      	mov	sp, r7
 80015b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015bc:	4770      	bx	lr
 80015be:	bf00      	nop
 80015c0:	40007000 	.word	0x40007000
 80015c4:	20000000 	.word	0x20000000
 80015c8:	431bde83 	.word	0x431bde83

080015cc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b088      	sub	sp, #32
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d102      	bne.n	80015e0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80015da:	2301      	movs	r3, #1
 80015dc:	f000 bc02 	b.w	8001de4 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80015e0:	4b96      	ldr	r3, [pc, #600]	@ (800183c <HAL_RCC_OscConfig+0x270>)
 80015e2:	689b      	ldr	r3, [r3, #8]
 80015e4:	f003 030c 	and.w	r3, r3, #12
 80015e8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80015ea:	4b94      	ldr	r3, [pc, #592]	@ (800183c <HAL_RCC_OscConfig+0x270>)
 80015ec:	68db      	ldr	r3, [r3, #12]
 80015ee:	f003 0303 	and.w	r3, r3, #3
 80015f2:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	f003 0310 	and.w	r3, r3, #16
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	f000 80e4 	beq.w	80017ca <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001602:	69bb      	ldr	r3, [r7, #24]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d007      	beq.n	8001618 <HAL_RCC_OscConfig+0x4c>
 8001608:	69bb      	ldr	r3, [r7, #24]
 800160a:	2b0c      	cmp	r3, #12
 800160c:	f040 808b 	bne.w	8001726 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	2b01      	cmp	r3, #1
 8001614:	f040 8087 	bne.w	8001726 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001618:	4b88      	ldr	r3, [pc, #544]	@ (800183c <HAL_RCC_OscConfig+0x270>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f003 0302 	and.w	r3, r3, #2
 8001620:	2b00      	cmp	r3, #0
 8001622:	d005      	beq.n	8001630 <HAL_RCC_OscConfig+0x64>
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	699b      	ldr	r3, [r3, #24]
 8001628:	2b00      	cmp	r3, #0
 800162a:	d101      	bne.n	8001630 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800162c:	2301      	movs	r3, #1
 800162e:	e3d9      	b.n	8001de4 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	6a1a      	ldr	r2, [r3, #32]
 8001634:	4b81      	ldr	r3, [pc, #516]	@ (800183c <HAL_RCC_OscConfig+0x270>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f003 0308 	and.w	r3, r3, #8
 800163c:	2b00      	cmp	r3, #0
 800163e:	d004      	beq.n	800164a <HAL_RCC_OscConfig+0x7e>
 8001640:	4b7e      	ldr	r3, [pc, #504]	@ (800183c <HAL_RCC_OscConfig+0x270>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001648:	e005      	b.n	8001656 <HAL_RCC_OscConfig+0x8a>
 800164a:	4b7c      	ldr	r3, [pc, #496]	@ (800183c <HAL_RCC_OscConfig+0x270>)
 800164c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001650:	091b      	lsrs	r3, r3, #4
 8001652:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001656:	4293      	cmp	r3, r2
 8001658:	d223      	bcs.n	80016a2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	6a1b      	ldr	r3, [r3, #32]
 800165e:	4618      	mov	r0, r3
 8001660:	f000 fd8c 	bl	800217c <RCC_SetFlashLatencyFromMSIRange>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d001      	beq.n	800166e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800166a:	2301      	movs	r3, #1
 800166c:	e3ba      	b.n	8001de4 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800166e:	4b73      	ldr	r3, [pc, #460]	@ (800183c <HAL_RCC_OscConfig+0x270>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	4a72      	ldr	r2, [pc, #456]	@ (800183c <HAL_RCC_OscConfig+0x270>)
 8001674:	f043 0308 	orr.w	r3, r3, #8
 8001678:	6013      	str	r3, [r2, #0]
 800167a:	4b70      	ldr	r3, [pc, #448]	@ (800183c <HAL_RCC_OscConfig+0x270>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	6a1b      	ldr	r3, [r3, #32]
 8001686:	496d      	ldr	r1, [pc, #436]	@ (800183c <HAL_RCC_OscConfig+0x270>)
 8001688:	4313      	orrs	r3, r2
 800168a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800168c:	4b6b      	ldr	r3, [pc, #428]	@ (800183c <HAL_RCC_OscConfig+0x270>)
 800168e:	685b      	ldr	r3, [r3, #4]
 8001690:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	69db      	ldr	r3, [r3, #28]
 8001698:	021b      	lsls	r3, r3, #8
 800169a:	4968      	ldr	r1, [pc, #416]	@ (800183c <HAL_RCC_OscConfig+0x270>)
 800169c:	4313      	orrs	r3, r2
 800169e:	604b      	str	r3, [r1, #4]
 80016a0:	e025      	b.n	80016ee <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80016a2:	4b66      	ldr	r3, [pc, #408]	@ (800183c <HAL_RCC_OscConfig+0x270>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	4a65      	ldr	r2, [pc, #404]	@ (800183c <HAL_RCC_OscConfig+0x270>)
 80016a8:	f043 0308 	orr.w	r3, r3, #8
 80016ac:	6013      	str	r3, [r2, #0]
 80016ae:	4b63      	ldr	r3, [pc, #396]	@ (800183c <HAL_RCC_OscConfig+0x270>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	6a1b      	ldr	r3, [r3, #32]
 80016ba:	4960      	ldr	r1, [pc, #384]	@ (800183c <HAL_RCC_OscConfig+0x270>)
 80016bc:	4313      	orrs	r3, r2
 80016be:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80016c0:	4b5e      	ldr	r3, [pc, #376]	@ (800183c <HAL_RCC_OscConfig+0x270>)
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	69db      	ldr	r3, [r3, #28]
 80016cc:	021b      	lsls	r3, r3, #8
 80016ce:	495b      	ldr	r1, [pc, #364]	@ (800183c <HAL_RCC_OscConfig+0x270>)
 80016d0:	4313      	orrs	r3, r2
 80016d2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80016d4:	69bb      	ldr	r3, [r7, #24]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d109      	bne.n	80016ee <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	6a1b      	ldr	r3, [r3, #32]
 80016de:	4618      	mov	r0, r3
 80016e0:	f000 fd4c 	bl	800217c <RCC_SetFlashLatencyFromMSIRange>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d001      	beq.n	80016ee <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80016ea:	2301      	movs	r3, #1
 80016ec:	e37a      	b.n	8001de4 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80016ee:	f000 fc81 	bl	8001ff4 <HAL_RCC_GetSysClockFreq>
 80016f2:	4602      	mov	r2, r0
 80016f4:	4b51      	ldr	r3, [pc, #324]	@ (800183c <HAL_RCC_OscConfig+0x270>)
 80016f6:	689b      	ldr	r3, [r3, #8]
 80016f8:	091b      	lsrs	r3, r3, #4
 80016fa:	f003 030f 	and.w	r3, r3, #15
 80016fe:	4950      	ldr	r1, [pc, #320]	@ (8001840 <HAL_RCC_OscConfig+0x274>)
 8001700:	5ccb      	ldrb	r3, [r1, r3]
 8001702:	f003 031f 	and.w	r3, r3, #31
 8001706:	fa22 f303 	lsr.w	r3, r2, r3
 800170a:	4a4e      	ldr	r2, [pc, #312]	@ (8001844 <HAL_RCC_OscConfig+0x278>)
 800170c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800170e:	4b4e      	ldr	r3, [pc, #312]	@ (8001848 <HAL_RCC_OscConfig+0x27c>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	4618      	mov	r0, r3
 8001714:	f7ff fb78 	bl	8000e08 <HAL_InitTick>
 8001718:	4603      	mov	r3, r0
 800171a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800171c:	7bfb      	ldrb	r3, [r7, #15]
 800171e:	2b00      	cmp	r3, #0
 8001720:	d052      	beq.n	80017c8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8001722:	7bfb      	ldrb	r3, [r7, #15]
 8001724:	e35e      	b.n	8001de4 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	699b      	ldr	r3, [r3, #24]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d032      	beq.n	8001794 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800172e:	4b43      	ldr	r3, [pc, #268]	@ (800183c <HAL_RCC_OscConfig+0x270>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	4a42      	ldr	r2, [pc, #264]	@ (800183c <HAL_RCC_OscConfig+0x270>)
 8001734:	f043 0301 	orr.w	r3, r3, #1
 8001738:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800173a:	f7ff fbb5 	bl	8000ea8 <HAL_GetTick>
 800173e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001740:	e008      	b.n	8001754 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001742:	f7ff fbb1 	bl	8000ea8 <HAL_GetTick>
 8001746:	4602      	mov	r2, r0
 8001748:	693b      	ldr	r3, [r7, #16]
 800174a:	1ad3      	subs	r3, r2, r3
 800174c:	2b02      	cmp	r3, #2
 800174e:	d901      	bls.n	8001754 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8001750:	2303      	movs	r3, #3
 8001752:	e347      	b.n	8001de4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001754:	4b39      	ldr	r3, [pc, #228]	@ (800183c <HAL_RCC_OscConfig+0x270>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f003 0302 	and.w	r3, r3, #2
 800175c:	2b00      	cmp	r3, #0
 800175e:	d0f0      	beq.n	8001742 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001760:	4b36      	ldr	r3, [pc, #216]	@ (800183c <HAL_RCC_OscConfig+0x270>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4a35      	ldr	r2, [pc, #212]	@ (800183c <HAL_RCC_OscConfig+0x270>)
 8001766:	f043 0308 	orr.w	r3, r3, #8
 800176a:	6013      	str	r3, [r2, #0]
 800176c:	4b33      	ldr	r3, [pc, #204]	@ (800183c <HAL_RCC_OscConfig+0x270>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	6a1b      	ldr	r3, [r3, #32]
 8001778:	4930      	ldr	r1, [pc, #192]	@ (800183c <HAL_RCC_OscConfig+0x270>)
 800177a:	4313      	orrs	r3, r2
 800177c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800177e:	4b2f      	ldr	r3, [pc, #188]	@ (800183c <HAL_RCC_OscConfig+0x270>)
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	69db      	ldr	r3, [r3, #28]
 800178a:	021b      	lsls	r3, r3, #8
 800178c:	492b      	ldr	r1, [pc, #172]	@ (800183c <HAL_RCC_OscConfig+0x270>)
 800178e:	4313      	orrs	r3, r2
 8001790:	604b      	str	r3, [r1, #4]
 8001792:	e01a      	b.n	80017ca <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001794:	4b29      	ldr	r3, [pc, #164]	@ (800183c <HAL_RCC_OscConfig+0x270>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4a28      	ldr	r2, [pc, #160]	@ (800183c <HAL_RCC_OscConfig+0x270>)
 800179a:	f023 0301 	bic.w	r3, r3, #1
 800179e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80017a0:	f7ff fb82 	bl	8000ea8 <HAL_GetTick>
 80017a4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80017a6:	e008      	b.n	80017ba <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80017a8:	f7ff fb7e 	bl	8000ea8 <HAL_GetTick>
 80017ac:	4602      	mov	r2, r0
 80017ae:	693b      	ldr	r3, [r7, #16]
 80017b0:	1ad3      	subs	r3, r2, r3
 80017b2:	2b02      	cmp	r3, #2
 80017b4:	d901      	bls.n	80017ba <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80017b6:	2303      	movs	r3, #3
 80017b8:	e314      	b.n	8001de4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80017ba:	4b20      	ldr	r3, [pc, #128]	@ (800183c <HAL_RCC_OscConfig+0x270>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f003 0302 	and.w	r3, r3, #2
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d1f0      	bne.n	80017a8 <HAL_RCC_OscConfig+0x1dc>
 80017c6:	e000      	b.n	80017ca <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80017c8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f003 0301 	and.w	r3, r3, #1
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d073      	beq.n	80018be <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80017d6:	69bb      	ldr	r3, [r7, #24]
 80017d8:	2b08      	cmp	r3, #8
 80017da:	d005      	beq.n	80017e8 <HAL_RCC_OscConfig+0x21c>
 80017dc:	69bb      	ldr	r3, [r7, #24]
 80017de:	2b0c      	cmp	r3, #12
 80017e0:	d10e      	bne.n	8001800 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80017e2:	697b      	ldr	r3, [r7, #20]
 80017e4:	2b03      	cmp	r3, #3
 80017e6:	d10b      	bne.n	8001800 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017e8:	4b14      	ldr	r3, [pc, #80]	@ (800183c <HAL_RCC_OscConfig+0x270>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d063      	beq.n	80018bc <HAL_RCC_OscConfig+0x2f0>
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d15f      	bne.n	80018bc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80017fc:	2301      	movs	r3, #1
 80017fe:	e2f1      	b.n	8001de4 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001808:	d106      	bne.n	8001818 <HAL_RCC_OscConfig+0x24c>
 800180a:	4b0c      	ldr	r3, [pc, #48]	@ (800183c <HAL_RCC_OscConfig+0x270>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4a0b      	ldr	r2, [pc, #44]	@ (800183c <HAL_RCC_OscConfig+0x270>)
 8001810:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001814:	6013      	str	r3, [r2, #0]
 8001816:	e025      	b.n	8001864 <HAL_RCC_OscConfig+0x298>
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	685b      	ldr	r3, [r3, #4]
 800181c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001820:	d114      	bne.n	800184c <HAL_RCC_OscConfig+0x280>
 8001822:	4b06      	ldr	r3, [pc, #24]	@ (800183c <HAL_RCC_OscConfig+0x270>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4a05      	ldr	r2, [pc, #20]	@ (800183c <HAL_RCC_OscConfig+0x270>)
 8001828:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800182c:	6013      	str	r3, [r2, #0]
 800182e:	4b03      	ldr	r3, [pc, #12]	@ (800183c <HAL_RCC_OscConfig+0x270>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	4a02      	ldr	r2, [pc, #8]	@ (800183c <HAL_RCC_OscConfig+0x270>)
 8001834:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001838:	6013      	str	r3, [r2, #0]
 800183a:	e013      	b.n	8001864 <HAL_RCC_OscConfig+0x298>
 800183c:	40021000 	.word	0x40021000
 8001840:	08004f5c 	.word	0x08004f5c
 8001844:	20000000 	.word	0x20000000
 8001848:	20000004 	.word	0x20000004
 800184c:	4ba0      	ldr	r3, [pc, #640]	@ (8001ad0 <HAL_RCC_OscConfig+0x504>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4a9f      	ldr	r2, [pc, #636]	@ (8001ad0 <HAL_RCC_OscConfig+0x504>)
 8001852:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001856:	6013      	str	r3, [r2, #0]
 8001858:	4b9d      	ldr	r3, [pc, #628]	@ (8001ad0 <HAL_RCC_OscConfig+0x504>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	4a9c      	ldr	r2, [pc, #624]	@ (8001ad0 <HAL_RCC_OscConfig+0x504>)
 800185e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001862:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d013      	beq.n	8001894 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800186c:	f7ff fb1c 	bl	8000ea8 <HAL_GetTick>
 8001870:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001872:	e008      	b.n	8001886 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001874:	f7ff fb18 	bl	8000ea8 <HAL_GetTick>
 8001878:	4602      	mov	r2, r0
 800187a:	693b      	ldr	r3, [r7, #16]
 800187c:	1ad3      	subs	r3, r2, r3
 800187e:	2b64      	cmp	r3, #100	@ 0x64
 8001880:	d901      	bls.n	8001886 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001882:	2303      	movs	r3, #3
 8001884:	e2ae      	b.n	8001de4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001886:	4b92      	ldr	r3, [pc, #584]	@ (8001ad0 <HAL_RCC_OscConfig+0x504>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800188e:	2b00      	cmp	r3, #0
 8001890:	d0f0      	beq.n	8001874 <HAL_RCC_OscConfig+0x2a8>
 8001892:	e014      	b.n	80018be <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001894:	f7ff fb08 	bl	8000ea8 <HAL_GetTick>
 8001898:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800189a:	e008      	b.n	80018ae <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800189c:	f7ff fb04 	bl	8000ea8 <HAL_GetTick>
 80018a0:	4602      	mov	r2, r0
 80018a2:	693b      	ldr	r3, [r7, #16]
 80018a4:	1ad3      	subs	r3, r2, r3
 80018a6:	2b64      	cmp	r3, #100	@ 0x64
 80018a8:	d901      	bls.n	80018ae <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80018aa:	2303      	movs	r3, #3
 80018ac:	e29a      	b.n	8001de4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80018ae:	4b88      	ldr	r3, [pc, #544]	@ (8001ad0 <HAL_RCC_OscConfig+0x504>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d1f0      	bne.n	800189c <HAL_RCC_OscConfig+0x2d0>
 80018ba:	e000      	b.n	80018be <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f003 0302 	and.w	r3, r3, #2
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d060      	beq.n	800198c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80018ca:	69bb      	ldr	r3, [r7, #24]
 80018cc:	2b04      	cmp	r3, #4
 80018ce:	d005      	beq.n	80018dc <HAL_RCC_OscConfig+0x310>
 80018d0:	69bb      	ldr	r3, [r7, #24]
 80018d2:	2b0c      	cmp	r3, #12
 80018d4:	d119      	bne.n	800190a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80018d6:	697b      	ldr	r3, [r7, #20]
 80018d8:	2b02      	cmp	r3, #2
 80018da:	d116      	bne.n	800190a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80018dc:	4b7c      	ldr	r3, [pc, #496]	@ (8001ad0 <HAL_RCC_OscConfig+0x504>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d005      	beq.n	80018f4 <HAL_RCC_OscConfig+0x328>
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	68db      	ldr	r3, [r3, #12]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d101      	bne.n	80018f4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80018f0:	2301      	movs	r3, #1
 80018f2:	e277      	b.n	8001de4 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018f4:	4b76      	ldr	r3, [pc, #472]	@ (8001ad0 <HAL_RCC_OscConfig+0x504>)
 80018f6:	685b      	ldr	r3, [r3, #4]
 80018f8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	691b      	ldr	r3, [r3, #16]
 8001900:	061b      	lsls	r3, r3, #24
 8001902:	4973      	ldr	r1, [pc, #460]	@ (8001ad0 <HAL_RCC_OscConfig+0x504>)
 8001904:	4313      	orrs	r3, r2
 8001906:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001908:	e040      	b.n	800198c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	68db      	ldr	r3, [r3, #12]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d023      	beq.n	800195a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001912:	4b6f      	ldr	r3, [pc, #444]	@ (8001ad0 <HAL_RCC_OscConfig+0x504>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	4a6e      	ldr	r2, [pc, #440]	@ (8001ad0 <HAL_RCC_OscConfig+0x504>)
 8001918:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800191c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800191e:	f7ff fac3 	bl	8000ea8 <HAL_GetTick>
 8001922:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001924:	e008      	b.n	8001938 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001926:	f7ff fabf 	bl	8000ea8 <HAL_GetTick>
 800192a:	4602      	mov	r2, r0
 800192c:	693b      	ldr	r3, [r7, #16]
 800192e:	1ad3      	subs	r3, r2, r3
 8001930:	2b02      	cmp	r3, #2
 8001932:	d901      	bls.n	8001938 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001934:	2303      	movs	r3, #3
 8001936:	e255      	b.n	8001de4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001938:	4b65      	ldr	r3, [pc, #404]	@ (8001ad0 <HAL_RCC_OscConfig+0x504>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001940:	2b00      	cmp	r3, #0
 8001942:	d0f0      	beq.n	8001926 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001944:	4b62      	ldr	r3, [pc, #392]	@ (8001ad0 <HAL_RCC_OscConfig+0x504>)
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	691b      	ldr	r3, [r3, #16]
 8001950:	061b      	lsls	r3, r3, #24
 8001952:	495f      	ldr	r1, [pc, #380]	@ (8001ad0 <HAL_RCC_OscConfig+0x504>)
 8001954:	4313      	orrs	r3, r2
 8001956:	604b      	str	r3, [r1, #4]
 8001958:	e018      	b.n	800198c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800195a:	4b5d      	ldr	r3, [pc, #372]	@ (8001ad0 <HAL_RCC_OscConfig+0x504>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	4a5c      	ldr	r2, [pc, #368]	@ (8001ad0 <HAL_RCC_OscConfig+0x504>)
 8001960:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001964:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001966:	f7ff fa9f 	bl	8000ea8 <HAL_GetTick>
 800196a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800196c:	e008      	b.n	8001980 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800196e:	f7ff fa9b 	bl	8000ea8 <HAL_GetTick>
 8001972:	4602      	mov	r2, r0
 8001974:	693b      	ldr	r3, [r7, #16]
 8001976:	1ad3      	subs	r3, r2, r3
 8001978:	2b02      	cmp	r3, #2
 800197a:	d901      	bls.n	8001980 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800197c:	2303      	movs	r3, #3
 800197e:	e231      	b.n	8001de4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001980:	4b53      	ldr	r3, [pc, #332]	@ (8001ad0 <HAL_RCC_OscConfig+0x504>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001988:	2b00      	cmp	r3, #0
 800198a:	d1f0      	bne.n	800196e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f003 0308 	and.w	r3, r3, #8
 8001994:	2b00      	cmp	r3, #0
 8001996:	d03c      	beq.n	8001a12 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	695b      	ldr	r3, [r3, #20]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d01c      	beq.n	80019da <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019a0:	4b4b      	ldr	r3, [pc, #300]	@ (8001ad0 <HAL_RCC_OscConfig+0x504>)
 80019a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80019a6:	4a4a      	ldr	r2, [pc, #296]	@ (8001ad0 <HAL_RCC_OscConfig+0x504>)
 80019a8:	f043 0301 	orr.w	r3, r3, #1
 80019ac:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019b0:	f7ff fa7a 	bl	8000ea8 <HAL_GetTick>
 80019b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80019b6:	e008      	b.n	80019ca <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019b8:	f7ff fa76 	bl	8000ea8 <HAL_GetTick>
 80019bc:	4602      	mov	r2, r0
 80019be:	693b      	ldr	r3, [r7, #16]
 80019c0:	1ad3      	subs	r3, r2, r3
 80019c2:	2b02      	cmp	r3, #2
 80019c4:	d901      	bls.n	80019ca <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80019c6:	2303      	movs	r3, #3
 80019c8:	e20c      	b.n	8001de4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80019ca:	4b41      	ldr	r3, [pc, #260]	@ (8001ad0 <HAL_RCC_OscConfig+0x504>)
 80019cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80019d0:	f003 0302 	and.w	r3, r3, #2
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d0ef      	beq.n	80019b8 <HAL_RCC_OscConfig+0x3ec>
 80019d8:	e01b      	b.n	8001a12 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80019da:	4b3d      	ldr	r3, [pc, #244]	@ (8001ad0 <HAL_RCC_OscConfig+0x504>)
 80019dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80019e0:	4a3b      	ldr	r2, [pc, #236]	@ (8001ad0 <HAL_RCC_OscConfig+0x504>)
 80019e2:	f023 0301 	bic.w	r3, r3, #1
 80019e6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019ea:	f7ff fa5d 	bl	8000ea8 <HAL_GetTick>
 80019ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80019f0:	e008      	b.n	8001a04 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019f2:	f7ff fa59 	bl	8000ea8 <HAL_GetTick>
 80019f6:	4602      	mov	r2, r0
 80019f8:	693b      	ldr	r3, [r7, #16]
 80019fa:	1ad3      	subs	r3, r2, r3
 80019fc:	2b02      	cmp	r3, #2
 80019fe:	d901      	bls.n	8001a04 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001a00:	2303      	movs	r3, #3
 8001a02:	e1ef      	b.n	8001de4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001a04:	4b32      	ldr	r3, [pc, #200]	@ (8001ad0 <HAL_RCC_OscConfig+0x504>)
 8001a06:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001a0a:	f003 0302 	and.w	r3, r3, #2
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d1ef      	bne.n	80019f2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f003 0304 	and.w	r3, r3, #4
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	f000 80a6 	beq.w	8001b6c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a20:	2300      	movs	r3, #0
 8001a22:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001a24:	4b2a      	ldr	r3, [pc, #168]	@ (8001ad0 <HAL_RCC_OscConfig+0x504>)
 8001a26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d10d      	bne.n	8001a4c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a30:	4b27      	ldr	r3, [pc, #156]	@ (8001ad0 <HAL_RCC_OscConfig+0x504>)
 8001a32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a34:	4a26      	ldr	r2, [pc, #152]	@ (8001ad0 <HAL_RCC_OscConfig+0x504>)
 8001a36:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a3a:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a3c:	4b24      	ldr	r3, [pc, #144]	@ (8001ad0 <HAL_RCC_OscConfig+0x504>)
 8001a3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a44:	60bb      	str	r3, [r7, #8]
 8001a46:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a48:	2301      	movs	r3, #1
 8001a4a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a4c:	4b21      	ldr	r3, [pc, #132]	@ (8001ad4 <HAL_RCC_OscConfig+0x508>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d118      	bne.n	8001a8a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001a58:	4b1e      	ldr	r3, [pc, #120]	@ (8001ad4 <HAL_RCC_OscConfig+0x508>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a1d      	ldr	r2, [pc, #116]	@ (8001ad4 <HAL_RCC_OscConfig+0x508>)
 8001a5e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a62:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a64:	f7ff fa20 	bl	8000ea8 <HAL_GetTick>
 8001a68:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a6a:	e008      	b.n	8001a7e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a6c:	f7ff fa1c 	bl	8000ea8 <HAL_GetTick>
 8001a70:	4602      	mov	r2, r0
 8001a72:	693b      	ldr	r3, [r7, #16]
 8001a74:	1ad3      	subs	r3, r2, r3
 8001a76:	2b02      	cmp	r3, #2
 8001a78:	d901      	bls.n	8001a7e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001a7a:	2303      	movs	r3, #3
 8001a7c:	e1b2      	b.n	8001de4 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a7e:	4b15      	ldr	r3, [pc, #84]	@ (8001ad4 <HAL_RCC_OscConfig+0x508>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d0f0      	beq.n	8001a6c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	689b      	ldr	r3, [r3, #8]
 8001a8e:	2b01      	cmp	r3, #1
 8001a90:	d108      	bne.n	8001aa4 <HAL_RCC_OscConfig+0x4d8>
 8001a92:	4b0f      	ldr	r3, [pc, #60]	@ (8001ad0 <HAL_RCC_OscConfig+0x504>)
 8001a94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a98:	4a0d      	ldr	r2, [pc, #52]	@ (8001ad0 <HAL_RCC_OscConfig+0x504>)
 8001a9a:	f043 0301 	orr.w	r3, r3, #1
 8001a9e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001aa2:	e029      	b.n	8001af8 <HAL_RCC_OscConfig+0x52c>
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	689b      	ldr	r3, [r3, #8]
 8001aa8:	2b05      	cmp	r3, #5
 8001aaa:	d115      	bne.n	8001ad8 <HAL_RCC_OscConfig+0x50c>
 8001aac:	4b08      	ldr	r3, [pc, #32]	@ (8001ad0 <HAL_RCC_OscConfig+0x504>)
 8001aae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ab2:	4a07      	ldr	r2, [pc, #28]	@ (8001ad0 <HAL_RCC_OscConfig+0x504>)
 8001ab4:	f043 0304 	orr.w	r3, r3, #4
 8001ab8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001abc:	4b04      	ldr	r3, [pc, #16]	@ (8001ad0 <HAL_RCC_OscConfig+0x504>)
 8001abe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ac2:	4a03      	ldr	r2, [pc, #12]	@ (8001ad0 <HAL_RCC_OscConfig+0x504>)
 8001ac4:	f043 0301 	orr.w	r3, r3, #1
 8001ac8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001acc:	e014      	b.n	8001af8 <HAL_RCC_OscConfig+0x52c>
 8001ace:	bf00      	nop
 8001ad0:	40021000 	.word	0x40021000
 8001ad4:	40007000 	.word	0x40007000
 8001ad8:	4b9a      	ldr	r3, [pc, #616]	@ (8001d44 <HAL_RCC_OscConfig+0x778>)
 8001ada:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ade:	4a99      	ldr	r2, [pc, #612]	@ (8001d44 <HAL_RCC_OscConfig+0x778>)
 8001ae0:	f023 0301 	bic.w	r3, r3, #1
 8001ae4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001ae8:	4b96      	ldr	r3, [pc, #600]	@ (8001d44 <HAL_RCC_OscConfig+0x778>)
 8001aea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001aee:	4a95      	ldr	r2, [pc, #596]	@ (8001d44 <HAL_RCC_OscConfig+0x778>)
 8001af0:	f023 0304 	bic.w	r3, r3, #4
 8001af4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	689b      	ldr	r3, [r3, #8]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d016      	beq.n	8001b2e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b00:	f7ff f9d2 	bl	8000ea8 <HAL_GetTick>
 8001b04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001b06:	e00a      	b.n	8001b1e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b08:	f7ff f9ce 	bl	8000ea8 <HAL_GetTick>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	693b      	ldr	r3, [r7, #16]
 8001b10:	1ad3      	subs	r3, r2, r3
 8001b12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d901      	bls.n	8001b1e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001b1a:	2303      	movs	r3, #3
 8001b1c:	e162      	b.n	8001de4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001b1e:	4b89      	ldr	r3, [pc, #548]	@ (8001d44 <HAL_RCC_OscConfig+0x778>)
 8001b20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b24:	f003 0302 	and.w	r3, r3, #2
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d0ed      	beq.n	8001b08 <HAL_RCC_OscConfig+0x53c>
 8001b2c:	e015      	b.n	8001b5a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b2e:	f7ff f9bb 	bl	8000ea8 <HAL_GetTick>
 8001b32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001b34:	e00a      	b.n	8001b4c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b36:	f7ff f9b7 	bl	8000ea8 <HAL_GetTick>
 8001b3a:	4602      	mov	r2, r0
 8001b3c:	693b      	ldr	r3, [r7, #16]
 8001b3e:	1ad3      	subs	r3, r2, r3
 8001b40:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b44:	4293      	cmp	r3, r2
 8001b46:	d901      	bls.n	8001b4c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001b48:	2303      	movs	r3, #3
 8001b4a:	e14b      	b.n	8001de4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001b4c:	4b7d      	ldr	r3, [pc, #500]	@ (8001d44 <HAL_RCC_OscConfig+0x778>)
 8001b4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b52:	f003 0302 	and.w	r3, r3, #2
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d1ed      	bne.n	8001b36 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001b5a:	7ffb      	ldrb	r3, [r7, #31]
 8001b5c:	2b01      	cmp	r3, #1
 8001b5e:	d105      	bne.n	8001b6c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b60:	4b78      	ldr	r3, [pc, #480]	@ (8001d44 <HAL_RCC_OscConfig+0x778>)
 8001b62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b64:	4a77      	ldr	r2, [pc, #476]	@ (8001d44 <HAL_RCC_OscConfig+0x778>)
 8001b66:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001b6a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f003 0320 	and.w	r3, r3, #32
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d03c      	beq.n	8001bf2 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d01c      	beq.n	8001bba <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001b80:	4b70      	ldr	r3, [pc, #448]	@ (8001d44 <HAL_RCC_OscConfig+0x778>)
 8001b82:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001b86:	4a6f      	ldr	r2, [pc, #444]	@ (8001d44 <HAL_RCC_OscConfig+0x778>)
 8001b88:	f043 0301 	orr.w	r3, r3, #1
 8001b8c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b90:	f7ff f98a 	bl	8000ea8 <HAL_GetTick>
 8001b94:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001b96:	e008      	b.n	8001baa <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001b98:	f7ff f986 	bl	8000ea8 <HAL_GetTick>
 8001b9c:	4602      	mov	r2, r0
 8001b9e:	693b      	ldr	r3, [r7, #16]
 8001ba0:	1ad3      	subs	r3, r2, r3
 8001ba2:	2b02      	cmp	r3, #2
 8001ba4:	d901      	bls.n	8001baa <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8001ba6:	2303      	movs	r3, #3
 8001ba8:	e11c      	b.n	8001de4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001baa:	4b66      	ldr	r3, [pc, #408]	@ (8001d44 <HAL_RCC_OscConfig+0x778>)
 8001bac:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001bb0:	f003 0302 	and.w	r3, r3, #2
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d0ef      	beq.n	8001b98 <HAL_RCC_OscConfig+0x5cc>
 8001bb8:	e01b      	b.n	8001bf2 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001bba:	4b62      	ldr	r3, [pc, #392]	@ (8001d44 <HAL_RCC_OscConfig+0x778>)
 8001bbc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001bc0:	4a60      	ldr	r2, [pc, #384]	@ (8001d44 <HAL_RCC_OscConfig+0x778>)
 8001bc2:	f023 0301 	bic.w	r3, r3, #1
 8001bc6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bca:	f7ff f96d 	bl	8000ea8 <HAL_GetTick>
 8001bce:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001bd0:	e008      	b.n	8001be4 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001bd2:	f7ff f969 	bl	8000ea8 <HAL_GetTick>
 8001bd6:	4602      	mov	r2, r0
 8001bd8:	693b      	ldr	r3, [r7, #16]
 8001bda:	1ad3      	subs	r3, r2, r3
 8001bdc:	2b02      	cmp	r3, #2
 8001bde:	d901      	bls.n	8001be4 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8001be0:	2303      	movs	r3, #3
 8001be2:	e0ff      	b.n	8001de4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001be4:	4b57      	ldr	r3, [pc, #348]	@ (8001d44 <HAL_RCC_OscConfig+0x778>)
 8001be6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001bea:	f003 0302 	and.w	r3, r3, #2
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d1ef      	bne.n	8001bd2 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	f000 80f3 	beq.w	8001de2 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c00:	2b02      	cmp	r3, #2
 8001c02:	f040 80c9 	bne.w	8001d98 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001c06:	4b4f      	ldr	r3, [pc, #316]	@ (8001d44 <HAL_RCC_OscConfig+0x778>)
 8001c08:	68db      	ldr	r3, [r3, #12]
 8001c0a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c0c:	697b      	ldr	r3, [r7, #20]
 8001c0e:	f003 0203 	and.w	r2, r3, #3
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c16:	429a      	cmp	r2, r3
 8001c18:	d12c      	bne.n	8001c74 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001c1a:	697b      	ldr	r3, [r7, #20]
 8001c1c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c24:	3b01      	subs	r3, #1
 8001c26:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c28:	429a      	cmp	r2, r3
 8001c2a:	d123      	bne.n	8001c74 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001c2c:	697b      	ldr	r3, [r7, #20]
 8001c2e:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c36:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001c38:	429a      	cmp	r2, r3
 8001c3a:	d11b      	bne.n	8001c74 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001c3c:	697b      	ldr	r3, [r7, #20]
 8001c3e:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c46:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001c48:	429a      	cmp	r2, r3
 8001c4a:	d113      	bne.n	8001c74 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c56:	085b      	lsrs	r3, r3, #1
 8001c58:	3b01      	subs	r3, #1
 8001c5a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001c5c:	429a      	cmp	r2, r3
 8001c5e:	d109      	bne.n	8001c74 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001c60:	697b      	ldr	r3, [r7, #20]
 8001c62:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c6a:	085b      	lsrs	r3, r3, #1
 8001c6c:	3b01      	subs	r3, #1
 8001c6e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001c70:	429a      	cmp	r2, r3
 8001c72:	d06b      	beq.n	8001d4c <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001c74:	69bb      	ldr	r3, [r7, #24]
 8001c76:	2b0c      	cmp	r3, #12
 8001c78:	d062      	beq.n	8001d40 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001c7a:	4b32      	ldr	r3, [pc, #200]	@ (8001d44 <HAL_RCC_OscConfig+0x778>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d001      	beq.n	8001c8a <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8001c86:	2301      	movs	r3, #1
 8001c88:	e0ac      	b.n	8001de4 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001c8a:	4b2e      	ldr	r3, [pc, #184]	@ (8001d44 <HAL_RCC_OscConfig+0x778>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4a2d      	ldr	r2, [pc, #180]	@ (8001d44 <HAL_RCC_OscConfig+0x778>)
 8001c90:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001c94:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001c96:	f7ff f907 	bl	8000ea8 <HAL_GetTick>
 8001c9a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c9c:	e008      	b.n	8001cb0 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c9e:	f7ff f903 	bl	8000ea8 <HAL_GetTick>
 8001ca2:	4602      	mov	r2, r0
 8001ca4:	693b      	ldr	r3, [r7, #16]
 8001ca6:	1ad3      	subs	r3, r2, r3
 8001ca8:	2b02      	cmp	r3, #2
 8001caa:	d901      	bls.n	8001cb0 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8001cac:	2303      	movs	r3, #3
 8001cae:	e099      	b.n	8001de4 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001cb0:	4b24      	ldr	r3, [pc, #144]	@ (8001d44 <HAL_RCC_OscConfig+0x778>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d1f0      	bne.n	8001c9e <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001cbc:	4b21      	ldr	r3, [pc, #132]	@ (8001d44 <HAL_RCC_OscConfig+0x778>)
 8001cbe:	68da      	ldr	r2, [r3, #12]
 8001cc0:	4b21      	ldr	r3, [pc, #132]	@ (8001d48 <HAL_RCC_OscConfig+0x77c>)
 8001cc2:	4013      	ands	r3, r2
 8001cc4:	687a      	ldr	r2, [r7, #4]
 8001cc6:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001cc8:	687a      	ldr	r2, [r7, #4]
 8001cca:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001ccc:	3a01      	subs	r2, #1
 8001cce:	0112      	lsls	r2, r2, #4
 8001cd0:	4311      	orrs	r1, r2
 8001cd2:	687a      	ldr	r2, [r7, #4]
 8001cd4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001cd6:	0212      	lsls	r2, r2, #8
 8001cd8:	4311      	orrs	r1, r2
 8001cda:	687a      	ldr	r2, [r7, #4]
 8001cdc:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001cde:	0852      	lsrs	r2, r2, #1
 8001ce0:	3a01      	subs	r2, #1
 8001ce2:	0552      	lsls	r2, r2, #21
 8001ce4:	4311      	orrs	r1, r2
 8001ce6:	687a      	ldr	r2, [r7, #4]
 8001ce8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001cea:	0852      	lsrs	r2, r2, #1
 8001cec:	3a01      	subs	r2, #1
 8001cee:	0652      	lsls	r2, r2, #25
 8001cf0:	4311      	orrs	r1, r2
 8001cf2:	687a      	ldr	r2, [r7, #4]
 8001cf4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001cf6:	06d2      	lsls	r2, r2, #27
 8001cf8:	430a      	orrs	r2, r1
 8001cfa:	4912      	ldr	r1, [pc, #72]	@ (8001d44 <HAL_RCC_OscConfig+0x778>)
 8001cfc:	4313      	orrs	r3, r2
 8001cfe:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001d00:	4b10      	ldr	r3, [pc, #64]	@ (8001d44 <HAL_RCC_OscConfig+0x778>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4a0f      	ldr	r2, [pc, #60]	@ (8001d44 <HAL_RCC_OscConfig+0x778>)
 8001d06:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001d0a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001d0c:	4b0d      	ldr	r3, [pc, #52]	@ (8001d44 <HAL_RCC_OscConfig+0x778>)
 8001d0e:	68db      	ldr	r3, [r3, #12]
 8001d10:	4a0c      	ldr	r2, [pc, #48]	@ (8001d44 <HAL_RCC_OscConfig+0x778>)
 8001d12:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001d16:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001d18:	f7ff f8c6 	bl	8000ea8 <HAL_GetTick>
 8001d1c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d1e:	e008      	b.n	8001d32 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d20:	f7ff f8c2 	bl	8000ea8 <HAL_GetTick>
 8001d24:	4602      	mov	r2, r0
 8001d26:	693b      	ldr	r3, [r7, #16]
 8001d28:	1ad3      	subs	r3, r2, r3
 8001d2a:	2b02      	cmp	r3, #2
 8001d2c:	d901      	bls.n	8001d32 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8001d2e:	2303      	movs	r3, #3
 8001d30:	e058      	b.n	8001de4 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d32:	4b04      	ldr	r3, [pc, #16]	@ (8001d44 <HAL_RCC_OscConfig+0x778>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d0f0      	beq.n	8001d20 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001d3e:	e050      	b.n	8001de2 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001d40:	2301      	movs	r3, #1
 8001d42:	e04f      	b.n	8001de4 <HAL_RCC_OscConfig+0x818>
 8001d44:	40021000 	.word	0x40021000
 8001d48:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d4c:	4b27      	ldr	r3, [pc, #156]	@ (8001dec <HAL_RCC_OscConfig+0x820>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d144      	bne.n	8001de2 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001d58:	4b24      	ldr	r3, [pc, #144]	@ (8001dec <HAL_RCC_OscConfig+0x820>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	4a23      	ldr	r2, [pc, #140]	@ (8001dec <HAL_RCC_OscConfig+0x820>)
 8001d5e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001d62:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001d64:	4b21      	ldr	r3, [pc, #132]	@ (8001dec <HAL_RCC_OscConfig+0x820>)
 8001d66:	68db      	ldr	r3, [r3, #12]
 8001d68:	4a20      	ldr	r2, [pc, #128]	@ (8001dec <HAL_RCC_OscConfig+0x820>)
 8001d6a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001d6e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001d70:	f7ff f89a 	bl	8000ea8 <HAL_GetTick>
 8001d74:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d76:	e008      	b.n	8001d8a <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d78:	f7ff f896 	bl	8000ea8 <HAL_GetTick>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	693b      	ldr	r3, [r7, #16]
 8001d80:	1ad3      	subs	r3, r2, r3
 8001d82:	2b02      	cmp	r3, #2
 8001d84:	d901      	bls.n	8001d8a <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8001d86:	2303      	movs	r3, #3
 8001d88:	e02c      	b.n	8001de4 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d8a:	4b18      	ldr	r3, [pc, #96]	@ (8001dec <HAL_RCC_OscConfig+0x820>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d0f0      	beq.n	8001d78 <HAL_RCC_OscConfig+0x7ac>
 8001d96:	e024      	b.n	8001de2 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001d98:	69bb      	ldr	r3, [r7, #24]
 8001d9a:	2b0c      	cmp	r3, #12
 8001d9c:	d01f      	beq.n	8001dde <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d9e:	4b13      	ldr	r3, [pc, #76]	@ (8001dec <HAL_RCC_OscConfig+0x820>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4a12      	ldr	r2, [pc, #72]	@ (8001dec <HAL_RCC_OscConfig+0x820>)
 8001da4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001da8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001daa:	f7ff f87d 	bl	8000ea8 <HAL_GetTick>
 8001dae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001db0:	e008      	b.n	8001dc4 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001db2:	f7ff f879 	bl	8000ea8 <HAL_GetTick>
 8001db6:	4602      	mov	r2, r0
 8001db8:	693b      	ldr	r3, [r7, #16]
 8001dba:	1ad3      	subs	r3, r2, r3
 8001dbc:	2b02      	cmp	r3, #2
 8001dbe:	d901      	bls.n	8001dc4 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8001dc0:	2303      	movs	r3, #3
 8001dc2:	e00f      	b.n	8001de4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001dc4:	4b09      	ldr	r3, [pc, #36]	@ (8001dec <HAL_RCC_OscConfig+0x820>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d1f0      	bne.n	8001db2 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8001dd0:	4b06      	ldr	r3, [pc, #24]	@ (8001dec <HAL_RCC_OscConfig+0x820>)
 8001dd2:	68da      	ldr	r2, [r3, #12]
 8001dd4:	4905      	ldr	r1, [pc, #20]	@ (8001dec <HAL_RCC_OscConfig+0x820>)
 8001dd6:	4b06      	ldr	r3, [pc, #24]	@ (8001df0 <HAL_RCC_OscConfig+0x824>)
 8001dd8:	4013      	ands	r3, r2
 8001dda:	60cb      	str	r3, [r1, #12]
 8001ddc:	e001      	b.n	8001de2 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001dde:	2301      	movs	r3, #1
 8001de0:	e000      	b.n	8001de4 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8001de2:	2300      	movs	r3, #0
}
 8001de4:	4618      	mov	r0, r3
 8001de6:	3720      	adds	r7, #32
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	40021000 	.word	0x40021000
 8001df0:	feeefffc 	.word	0xfeeefffc

08001df4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b084      	sub	sp, #16
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
 8001dfc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d101      	bne.n	8001e08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e04:	2301      	movs	r3, #1
 8001e06:	e0e7      	b.n	8001fd8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001e08:	4b75      	ldr	r3, [pc, #468]	@ (8001fe0 <HAL_RCC_ClockConfig+0x1ec>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f003 0307 	and.w	r3, r3, #7
 8001e10:	683a      	ldr	r2, [r7, #0]
 8001e12:	429a      	cmp	r2, r3
 8001e14:	d910      	bls.n	8001e38 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e16:	4b72      	ldr	r3, [pc, #456]	@ (8001fe0 <HAL_RCC_ClockConfig+0x1ec>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f023 0207 	bic.w	r2, r3, #7
 8001e1e:	4970      	ldr	r1, [pc, #448]	@ (8001fe0 <HAL_RCC_ClockConfig+0x1ec>)
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	4313      	orrs	r3, r2
 8001e24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e26:	4b6e      	ldr	r3, [pc, #440]	@ (8001fe0 <HAL_RCC_ClockConfig+0x1ec>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f003 0307 	and.w	r3, r3, #7
 8001e2e:	683a      	ldr	r2, [r7, #0]
 8001e30:	429a      	cmp	r2, r3
 8001e32:	d001      	beq.n	8001e38 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001e34:	2301      	movs	r3, #1
 8001e36:	e0cf      	b.n	8001fd8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f003 0302 	and.w	r3, r3, #2
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d010      	beq.n	8001e66 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	689a      	ldr	r2, [r3, #8]
 8001e48:	4b66      	ldr	r3, [pc, #408]	@ (8001fe4 <HAL_RCC_ClockConfig+0x1f0>)
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001e50:	429a      	cmp	r2, r3
 8001e52:	d908      	bls.n	8001e66 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e54:	4b63      	ldr	r3, [pc, #396]	@ (8001fe4 <HAL_RCC_ClockConfig+0x1f0>)
 8001e56:	689b      	ldr	r3, [r3, #8]
 8001e58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	689b      	ldr	r3, [r3, #8]
 8001e60:	4960      	ldr	r1, [pc, #384]	@ (8001fe4 <HAL_RCC_ClockConfig+0x1f0>)
 8001e62:	4313      	orrs	r3, r2
 8001e64:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f003 0301 	and.w	r3, r3, #1
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d04c      	beq.n	8001f0c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	2b03      	cmp	r3, #3
 8001e78:	d107      	bne.n	8001e8a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e7a:	4b5a      	ldr	r3, [pc, #360]	@ (8001fe4 <HAL_RCC_ClockConfig+0x1f0>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d121      	bne.n	8001eca <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001e86:	2301      	movs	r3, #1
 8001e88:	e0a6      	b.n	8001fd8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	2b02      	cmp	r3, #2
 8001e90:	d107      	bne.n	8001ea2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001e92:	4b54      	ldr	r3, [pc, #336]	@ (8001fe4 <HAL_RCC_ClockConfig+0x1f0>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d115      	bne.n	8001eca <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	e09a      	b.n	8001fd8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	685b      	ldr	r3, [r3, #4]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d107      	bne.n	8001eba <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001eaa:	4b4e      	ldr	r3, [pc, #312]	@ (8001fe4 <HAL_RCC_ClockConfig+0x1f0>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f003 0302 	and.w	r3, r3, #2
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d109      	bne.n	8001eca <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	e08e      	b.n	8001fd8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001eba:	4b4a      	ldr	r3, [pc, #296]	@ (8001fe4 <HAL_RCC_ClockConfig+0x1f0>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d101      	bne.n	8001eca <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	e086      	b.n	8001fd8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001eca:	4b46      	ldr	r3, [pc, #280]	@ (8001fe4 <HAL_RCC_ClockConfig+0x1f0>)
 8001ecc:	689b      	ldr	r3, [r3, #8]
 8001ece:	f023 0203 	bic.w	r2, r3, #3
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	685b      	ldr	r3, [r3, #4]
 8001ed6:	4943      	ldr	r1, [pc, #268]	@ (8001fe4 <HAL_RCC_ClockConfig+0x1f0>)
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001edc:	f7fe ffe4 	bl	8000ea8 <HAL_GetTick>
 8001ee0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ee2:	e00a      	b.n	8001efa <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ee4:	f7fe ffe0 	bl	8000ea8 <HAL_GetTick>
 8001ee8:	4602      	mov	r2, r0
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	1ad3      	subs	r3, r2, r3
 8001eee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d901      	bls.n	8001efa <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001ef6:	2303      	movs	r3, #3
 8001ef8:	e06e      	b.n	8001fd8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001efa:	4b3a      	ldr	r3, [pc, #232]	@ (8001fe4 <HAL_RCC_ClockConfig+0x1f0>)
 8001efc:	689b      	ldr	r3, [r3, #8]
 8001efe:	f003 020c 	and.w	r2, r3, #12
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	009b      	lsls	r3, r3, #2
 8001f08:	429a      	cmp	r2, r3
 8001f0a:	d1eb      	bne.n	8001ee4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f003 0302 	and.w	r3, r3, #2
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d010      	beq.n	8001f3a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	689a      	ldr	r2, [r3, #8]
 8001f1c:	4b31      	ldr	r3, [pc, #196]	@ (8001fe4 <HAL_RCC_ClockConfig+0x1f0>)
 8001f1e:	689b      	ldr	r3, [r3, #8]
 8001f20:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001f24:	429a      	cmp	r2, r3
 8001f26:	d208      	bcs.n	8001f3a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f28:	4b2e      	ldr	r3, [pc, #184]	@ (8001fe4 <HAL_RCC_ClockConfig+0x1f0>)
 8001f2a:	689b      	ldr	r3, [r3, #8]
 8001f2c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	689b      	ldr	r3, [r3, #8]
 8001f34:	492b      	ldr	r1, [pc, #172]	@ (8001fe4 <HAL_RCC_ClockConfig+0x1f0>)
 8001f36:	4313      	orrs	r3, r2
 8001f38:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001f3a:	4b29      	ldr	r3, [pc, #164]	@ (8001fe0 <HAL_RCC_ClockConfig+0x1ec>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f003 0307 	and.w	r3, r3, #7
 8001f42:	683a      	ldr	r2, [r7, #0]
 8001f44:	429a      	cmp	r2, r3
 8001f46:	d210      	bcs.n	8001f6a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f48:	4b25      	ldr	r3, [pc, #148]	@ (8001fe0 <HAL_RCC_ClockConfig+0x1ec>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f023 0207 	bic.w	r2, r3, #7
 8001f50:	4923      	ldr	r1, [pc, #140]	@ (8001fe0 <HAL_RCC_ClockConfig+0x1ec>)
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	4313      	orrs	r3, r2
 8001f56:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f58:	4b21      	ldr	r3, [pc, #132]	@ (8001fe0 <HAL_RCC_ClockConfig+0x1ec>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f003 0307 	and.w	r3, r3, #7
 8001f60:	683a      	ldr	r2, [r7, #0]
 8001f62:	429a      	cmp	r2, r3
 8001f64:	d001      	beq.n	8001f6a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001f66:	2301      	movs	r3, #1
 8001f68:	e036      	b.n	8001fd8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f003 0304 	and.w	r3, r3, #4
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d008      	beq.n	8001f88 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f76:	4b1b      	ldr	r3, [pc, #108]	@ (8001fe4 <HAL_RCC_ClockConfig+0x1f0>)
 8001f78:	689b      	ldr	r3, [r3, #8]
 8001f7a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	68db      	ldr	r3, [r3, #12]
 8001f82:	4918      	ldr	r1, [pc, #96]	@ (8001fe4 <HAL_RCC_ClockConfig+0x1f0>)
 8001f84:	4313      	orrs	r3, r2
 8001f86:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f003 0308 	and.w	r3, r3, #8
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d009      	beq.n	8001fa8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001f94:	4b13      	ldr	r3, [pc, #76]	@ (8001fe4 <HAL_RCC_ClockConfig+0x1f0>)
 8001f96:	689b      	ldr	r3, [r3, #8]
 8001f98:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	691b      	ldr	r3, [r3, #16]
 8001fa0:	00db      	lsls	r3, r3, #3
 8001fa2:	4910      	ldr	r1, [pc, #64]	@ (8001fe4 <HAL_RCC_ClockConfig+0x1f0>)
 8001fa4:	4313      	orrs	r3, r2
 8001fa6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001fa8:	f000 f824 	bl	8001ff4 <HAL_RCC_GetSysClockFreq>
 8001fac:	4602      	mov	r2, r0
 8001fae:	4b0d      	ldr	r3, [pc, #52]	@ (8001fe4 <HAL_RCC_ClockConfig+0x1f0>)
 8001fb0:	689b      	ldr	r3, [r3, #8]
 8001fb2:	091b      	lsrs	r3, r3, #4
 8001fb4:	f003 030f 	and.w	r3, r3, #15
 8001fb8:	490b      	ldr	r1, [pc, #44]	@ (8001fe8 <HAL_RCC_ClockConfig+0x1f4>)
 8001fba:	5ccb      	ldrb	r3, [r1, r3]
 8001fbc:	f003 031f 	and.w	r3, r3, #31
 8001fc0:	fa22 f303 	lsr.w	r3, r2, r3
 8001fc4:	4a09      	ldr	r2, [pc, #36]	@ (8001fec <HAL_RCC_ClockConfig+0x1f8>)
 8001fc6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001fc8:	4b09      	ldr	r3, [pc, #36]	@ (8001ff0 <HAL_RCC_ClockConfig+0x1fc>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f7fe ff1b 	bl	8000e08 <HAL_InitTick>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	72fb      	strb	r3, [r7, #11]

  return status;
 8001fd6:	7afb      	ldrb	r3, [r7, #11]
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	3710      	adds	r7, #16
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}
 8001fe0:	40022000 	.word	0x40022000
 8001fe4:	40021000 	.word	0x40021000
 8001fe8:	08004f5c 	.word	0x08004f5c
 8001fec:	20000000 	.word	0x20000000
 8001ff0:	20000004 	.word	0x20000004

08001ff4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b089      	sub	sp, #36	@ 0x24
 8001ff8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	61fb      	str	r3, [r7, #28]
 8001ffe:	2300      	movs	r3, #0
 8002000:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002002:	4b3e      	ldr	r3, [pc, #248]	@ (80020fc <HAL_RCC_GetSysClockFreq+0x108>)
 8002004:	689b      	ldr	r3, [r3, #8]
 8002006:	f003 030c 	and.w	r3, r3, #12
 800200a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800200c:	4b3b      	ldr	r3, [pc, #236]	@ (80020fc <HAL_RCC_GetSysClockFreq+0x108>)
 800200e:	68db      	ldr	r3, [r3, #12]
 8002010:	f003 0303 	and.w	r3, r3, #3
 8002014:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002016:	693b      	ldr	r3, [r7, #16]
 8002018:	2b00      	cmp	r3, #0
 800201a:	d005      	beq.n	8002028 <HAL_RCC_GetSysClockFreq+0x34>
 800201c:	693b      	ldr	r3, [r7, #16]
 800201e:	2b0c      	cmp	r3, #12
 8002020:	d121      	bne.n	8002066 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	2b01      	cmp	r3, #1
 8002026:	d11e      	bne.n	8002066 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002028:	4b34      	ldr	r3, [pc, #208]	@ (80020fc <HAL_RCC_GetSysClockFreq+0x108>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f003 0308 	and.w	r3, r3, #8
 8002030:	2b00      	cmp	r3, #0
 8002032:	d107      	bne.n	8002044 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002034:	4b31      	ldr	r3, [pc, #196]	@ (80020fc <HAL_RCC_GetSysClockFreq+0x108>)
 8002036:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800203a:	0a1b      	lsrs	r3, r3, #8
 800203c:	f003 030f 	and.w	r3, r3, #15
 8002040:	61fb      	str	r3, [r7, #28]
 8002042:	e005      	b.n	8002050 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002044:	4b2d      	ldr	r3, [pc, #180]	@ (80020fc <HAL_RCC_GetSysClockFreq+0x108>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	091b      	lsrs	r3, r3, #4
 800204a:	f003 030f 	and.w	r3, r3, #15
 800204e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002050:	4a2b      	ldr	r2, [pc, #172]	@ (8002100 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002052:	69fb      	ldr	r3, [r7, #28]
 8002054:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002058:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800205a:	693b      	ldr	r3, [r7, #16]
 800205c:	2b00      	cmp	r3, #0
 800205e:	d10d      	bne.n	800207c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002060:	69fb      	ldr	r3, [r7, #28]
 8002062:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002064:	e00a      	b.n	800207c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002066:	693b      	ldr	r3, [r7, #16]
 8002068:	2b04      	cmp	r3, #4
 800206a:	d102      	bne.n	8002072 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800206c:	4b25      	ldr	r3, [pc, #148]	@ (8002104 <HAL_RCC_GetSysClockFreq+0x110>)
 800206e:	61bb      	str	r3, [r7, #24]
 8002070:	e004      	b.n	800207c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002072:	693b      	ldr	r3, [r7, #16]
 8002074:	2b08      	cmp	r3, #8
 8002076:	d101      	bne.n	800207c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002078:	4b23      	ldr	r3, [pc, #140]	@ (8002108 <HAL_RCC_GetSysClockFreq+0x114>)
 800207a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800207c:	693b      	ldr	r3, [r7, #16]
 800207e:	2b0c      	cmp	r3, #12
 8002080:	d134      	bne.n	80020ec <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002082:	4b1e      	ldr	r3, [pc, #120]	@ (80020fc <HAL_RCC_GetSysClockFreq+0x108>)
 8002084:	68db      	ldr	r3, [r3, #12]
 8002086:	f003 0303 	and.w	r3, r3, #3
 800208a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800208c:	68bb      	ldr	r3, [r7, #8]
 800208e:	2b02      	cmp	r3, #2
 8002090:	d003      	beq.n	800209a <HAL_RCC_GetSysClockFreq+0xa6>
 8002092:	68bb      	ldr	r3, [r7, #8]
 8002094:	2b03      	cmp	r3, #3
 8002096:	d003      	beq.n	80020a0 <HAL_RCC_GetSysClockFreq+0xac>
 8002098:	e005      	b.n	80020a6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800209a:	4b1a      	ldr	r3, [pc, #104]	@ (8002104 <HAL_RCC_GetSysClockFreq+0x110>)
 800209c:	617b      	str	r3, [r7, #20]
      break;
 800209e:	e005      	b.n	80020ac <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80020a0:	4b19      	ldr	r3, [pc, #100]	@ (8002108 <HAL_RCC_GetSysClockFreq+0x114>)
 80020a2:	617b      	str	r3, [r7, #20]
      break;
 80020a4:	e002      	b.n	80020ac <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80020a6:	69fb      	ldr	r3, [r7, #28]
 80020a8:	617b      	str	r3, [r7, #20]
      break;
 80020aa:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80020ac:	4b13      	ldr	r3, [pc, #76]	@ (80020fc <HAL_RCC_GetSysClockFreq+0x108>)
 80020ae:	68db      	ldr	r3, [r3, #12]
 80020b0:	091b      	lsrs	r3, r3, #4
 80020b2:	f003 0307 	and.w	r3, r3, #7
 80020b6:	3301      	adds	r3, #1
 80020b8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80020ba:	4b10      	ldr	r3, [pc, #64]	@ (80020fc <HAL_RCC_GetSysClockFreq+0x108>)
 80020bc:	68db      	ldr	r3, [r3, #12]
 80020be:	0a1b      	lsrs	r3, r3, #8
 80020c0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80020c4:	697a      	ldr	r2, [r7, #20]
 80020c6:	fb03 f202 	mul.w	r2, r3, r2
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80020d0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80020d2:	4b0a      	ldr	r3, [pc, #40]	@ (80020fc <HAL_RCC_GetSysClockFreq+0x108>)
 80020d4:	68db      	ldr	r3, [r3, #12]
 80020d6:	0e5b      	lsrs	r3, r3, #25
 80020d8:	f003 0303 	and.w	r3, r3, #3
 80020dc:	3301      	adds	r3, #1
 80020de:	005b      	lsls	r3, r3, #1
 80020e0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80020e2:	697a      	ldr	r2, [r7, #20]
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80020ea:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80020ec:	69bb      	ldr	r3, [r7, #24]
}
 80020ee:	4618      	mov	r0, r3
 80020f0:	3724      	adds	r7, #36	@ 0x24
 80020f2:	46bd      	mov	sp, r7
 80020f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f8:	4770      	bx	lr
 80020fa:	bf00      	nop
 80020fc:	40021000 	.word	0x40021000
 8002100:	08004f74 	.word	0x08004f74
 8002104:	00f42400 	.word	0x00f42400
 8002108:	007a1200 	.word	0x007a1200

0800210c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800210c:	b480      	push	{r7}
 800210e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002110:	4b03      	ldr	r3, [pc, #12]	@ (8002120 <HAL_RCC_GetHCLKFreq+0x14>)
 8002112:	681b      	ldr	r3, [r3, #0]
}
 8002114:	4618      	mov	r0, r3
 8002116:	46bd      	mov	sp, r7
 8002118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211c:	4770      	bx	lr
 800211e:	bf00      	nop
 8002120:	20000000 	.word	0x20000000

08002124 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002128:	f7ff fff0 	bl	800210c <HAL_RCC_GetHCLKFreq>
 800212c:	4602      	mov	r2, r0
 800212e:	4b06      	ldr	r3, [pc, #24]	@ (8002148 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002130:	689b      	ldr	r3, [r3, #8]
 8002132:	0a1b      	lsrs	r3, r3, #8
 8002134:	f003 0307 	and.w	r3, r3, #7
 8002138:	4904      	ldr	r1, [pc, #16]	@ (800214c <HAL_RCC_GetPCLK1Freq+0x28>)
 800213a:	5ccb      	ldrb	r3, [r1, r3]
 800213c:	f003 031f 	and.w	r3, r3, #31
 8002140:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002144:	4618      	mov	r0, r3
 8002146:	bd80      	pop	{r7, pc}
 8002148:	40021000 	.word	0x40021000
 800214c:	08004f6c 	.word	0x08004f6c

08002150 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002154:	f7ff ffda 	bl	800210c <HAL_RCC_GetHCLKFreq>
 8002158:	4602      	mov	r2, r0
 800215a:	4b06      	ldr	r3, [pc, #24]	@ (8002174 <HAL_RCC_GetPCLK2Freq+0x24>)
 800215c:	689b      	ldr	r3, [r3, #8]
 800215e:	0adb      	lsrs	r3, r3, #11
 8002160:	f003 0307 	and.w	r3, r3, #7
 8002164:	4904      	ldr	r1, [pc, #16]	@ (8002178 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002166:	5ccb      	ldrb	r3, [r1, r3]
 8002168:	f003 031f 	and.w	r3, r3, #31
 800216c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002170:	4618      	mov	r0, r3
 8002172:	bd80      	pop	{r7, pc}
 8002174:	40021000 	.word	0x40021000
 8002178:	08004f6c 	.word	0x08004f6c

0800217c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b086      	sub	sp, #24
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002184:	2300      	movs	r3, #0
 8002186:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002188:	4b2a      	ldr	r3, [pc, #168]	@ (8002234 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800218a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800218c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002190:	2b00      	cmp	r3, #0
 8002192:	d003      	beq.n	800219c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002194:	f7ff f9b6 	bl	8001504 <HAL_PWREx_GetVoltageRange>
 8002198:	6178      	str	r0, [r7, #20]
 800219a:	e014      	b.n	80021c6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800219c:	4b25      	ldr	r3, [pc, #148]	@ (8002234 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800219e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021a0:	4a24      	ldr	r2, [pc, #144]	@ (8002234 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80021a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80021a8:	4b22      	ldr	r3, [pc, #136]	@ (8002234 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80021aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021b0:	60fb      	str	r3, [r7, #12]
 80021b2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80021b4:	f7ff f9a6 	bl	8001504 <HAL_PWREx_GetVoltageRange>
 80021b8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80021ba:	4b1e      	ldr	r3, [pc, #120]	@ (8002234 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80021bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021be:	4a1d      	ldr	r2, [pc, #116]	@ (8002234 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80021c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80021c4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80021c6:	697b      	ldr	r3, [r7, #20]
 80021c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80021cc:	d10b      	bne.n	80021e6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2b80      	cmp	r3, #128	@ 0x80
 80021d2:	d919      	bls.n	8002208 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2ba0      	cmp	r3, #160	@ 0xa0
 80021d8:	d902      	bls.n	80021e0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80021da:	2302      	movs	r3, #2
 80021dc:	613b      	str	r3, [r7, #16]
 80021de:	e013      	b.n	8002208 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80021e0:	2301      	movs	r3, #1
 80021e2:	613b      	str	r3, [r7, #16]
 80021e4:	e010      	b.n	8002208 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2b80      	cmp	r3, #128	@ 0x80
 80021ea:	d902      	bls.n	80021f2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80021ec:	2303      	movs	r3, #3
 80021ee:	613b      	str	r3, [r7, #16]
 80021f0:	e00a      	b.n	8002208 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2b80      	cmp	r3, #128	@ 0x80
 80021f6:	d102      	bne.n	80021fe <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80021f8:	2302      	movs	r3, #2
 80021fa:	613b      	str	r3, [r7, #16]
 80021fc:	e004      	b.n	8002208 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2b70      	cmp	r3, #112	@ 0x70
 8002202:	d101      	bne.n	8002208 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002204:	2301      	movs	r3, #1
 8002206:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002208:	4b0b      	ldr	r3, [pc, #44]	@ (8002238 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f023 0207 	bic.w	r2, r3, #7
 8002210:	4909      	ldr	r1, [pc, #36]	@ (8002238 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002212:	693b      	ldr	r3, [r7, #16]
 8002214:	4313      	orrs	r3, r2
 8002216:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002218:	4b07      	ldr	r3, [pc, #28]	@ (8002238 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f003 0307 	and.w	r3, r3, #7
 8002220:	693a      	ldr	r2, [r7, #16]
 8002222:	429a      	cmp	r2, r3
 8002224:	d001      	beq.n	800222a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002226:	2301      	movs	r3, #1
 8002228:	e000      	b.n	800222c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800222a:	2300      	movs	r3, #0
}
 800222c:	4618      	mov	r0, r3
 800222e:	3718      	adds	r7, #24
 8002230:	46bd      	mov	sp, r7
 8002232:	bd80      	pop	{r7, pc}
 8002234:	40021000 	.word	0x40021000
 8002238:	40022000 	.word	0x40022000

0800223c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b086      	sub	sp, #24
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002244:	2300      	movs	r3, #0
 8002246:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002248:	2300      	movs	r3, #0
 800224a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002254:	2b00      	cmp	r3, #0
 8002256:	d031      	beq.n	80022bc <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800225c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002260:	d01a      	beq.n	8002298 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8002262:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002266:	d814      	bhi.n	8002292 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002268:	2b00      	cmp	r3, #0
 800226a:	d009      	beq.n	8002280 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800226c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002270:	d10f      	bne.n	8002292 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8002272:	4b5d      	ldr	r3, [pc, #372]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002274:	68db      	ldr	r3, [r3, #12]
 8002276:	4a5c      	ldr	r2, [pc, #368]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002278:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800227c:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800227e:	e00c      	b.n	800229a <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	3304      	adds	r3, #4
 8002284:	2100      	movs	r1, #0
 8002286:	4618      	mov	r0, r3
 8002288:	f000 fa22 	bl	80026d0 <RCCEx_PLLSAI1_Config>
 800228c:	4603      	mov	r3, r0
 800228e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002290:	e003      	b.n	800229a <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002292:	2301      	movs	r3, #1
 8002294:	74fb      	strb	r3, [r7, #19]
      break;
 8002296:	e000      	b.n	800229a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8002298:	bf00      	nop
    }

    if(ret == HAL_OK)
 800229a:	7cfb      	ldrb	r3, [r7, #19]
 800229c:	2b00      	cmp	r3, #0
 800229e:	d10b      	bne.n	80022b8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80022a0:	4b51      	ldr	r3, [pc, #324]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80022a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022a6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022ae:	494e      	ldr	r1, [pc, #312]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80022b0:	4313      	orrs	r3, r2
 80022b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80022b6:	e001      	b.n	80022bc <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80022b8:	7cfb      	ldrb	r3, [r7, #19]
 80022ba:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	f000 809e 	beq.w	8002406 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022ca:	2300      	movs	r3, #0
 80022cc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80022ce:	4b46      	ldr	r3, [pc, #280]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80022d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d101      	bne.n	80022de <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80022da:	2301      	movs	r3, #1
 80022dc:	e000      	b.n	80022e0 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 80022de:	2300      	movs	r3, #0
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d00d      	beq.n	8002300 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022e4:	4b40      	ldr	r3, [pc, #256]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80022e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022e8:	4a3f      	ldr	r2, [pc, #252]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80022ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022ee:	6593      	str	r3, [r2, #88]	@ 0x58
 80022f0:	4b3d      	ldr	r3, [pc, #244]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80022f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022f8:	60bb      	str	r3, [r7, #8]
 80022fa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022fc:	2301      	movs	r3, #1
 80022fe:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002300:	4b3a      	ldr	r3, [pc, #232]	@ (80023ec <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a39      	ldr	r2, [pc, #228]	@ (80023ec <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002306:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800230a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800230c:	f7fe fdcc 	bl	8000ea8 <HAL_GetTick>
 8002310:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002312:	e009      	b.n	8002328 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002314:	f7fe fdc8 	bl	8000ea8 <HAL_GetTick>
 8002318:	4602      	mov	r2, r0
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	1ad3      	subs	r3, r2, r3
 800231e:	2b02      	cmp	r3, #2
 8002320:	d902      	bls.n	8002328 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8002322:	2303      	movs	r3, #3
 8002324:	74fb      	strb	r3, [r7, #19]
        break;
 8002326:	e005      	b.n	8002334 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002328:	4b30      	ldr	r3, [pc, #192]	@ (80023ec <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002330:	2b00      	cmp	r3, #0
 8002332:	d0ef      	beq.n	8002314 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8002334:	7cfb      	ldrb	r3, [r7, #19]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d15a      	bne.n	80023f0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800233a:	4b2b      	ldr	r3, [pc, #172]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800233c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002340:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002344:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002346:	697b      	ldr	r3, [r7, #20]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d01e      	beq.n	800238a <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002350:	697a      	ldr	r2, [r7, #20]
 8002352:	429a      	cmp	r2, r3
 8002354:	d019      	beq.n	800238a <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002356:	4b24      	ldr	r3, [pc, #144]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002358:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800235c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002360:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002362:	4b21      	ldr	r3, [pc, #132]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002364:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002368:	4a1f      	ldr	r2, [pc, #124]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800236a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800236e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002372:	4b1d      	ldr	r3, [pc, #116]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002374:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002378:	4a1b      	ldr	r2, [pc, #108]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800237a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800237e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002382:	4a19      	ldr	r2, [pc, #100]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002384:	697b      	ldr	r3, [r7, #20]
 8002386:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800238a:	697b      	ldr	r3, [r7, #20]
 800238c:	f003 0301 	and.w	r3, r3, #1
 8002390:	2b00      	cmp	r3, #0
 8002392:	d016      	beq.n	80023c2 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002394:	f7fe fd88 	bl	8000ea8 <HAL_GetTick>
 8002398:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800239a:	e00b      	b.n	80023b4 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800239c:	f7fe fd84 	bl	8000ea8 <HAL_GetTick>
 80023a0:	4602      	mov	r2, r0
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	1ad3      	subs	r3, r2, r3
 80023a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d902      	bls.n	80023b4 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 80023ae:	2303      	movs	r3, #3
 80023b0:	74fb      	strb	r3, [r7, #19]
            break;
 80023b2:	e006      	b.n	80023c2 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80023b4:	4b0c      	ldr	r3, [pc, #48]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80023b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80023ba:	f003 0302 	and.w	r3, r3, #2
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d0ec      	beq.n	800239c <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80023c2:	7cfb      	ldrb	r3, [r7, #19]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d10b      	bne.n	80023e0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80023c8:	4b07      	ldr	r3, [pc, #28]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80023ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80023ce:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023d6:	4904      	ldr	r1, [pc, #16]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80023d8:	4313      	orrs	r3, r2
 80023da:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80023de:	e009      	b.n	80023f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80023e0:	7cfb      	ldrb	r3, [r7, #19]
 80023e2:	74bb      	strb	r3, [r7, #18]
 80023e4:	e006      	b.n	80023f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 80023e6:	bf00      	nop
 80023e8:	40021000 	.word	0x40021000
 80023ec:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80023f0:	7cfb      	ldrb	r3, [r7, #19]
 80023f2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80023f4:	7c7b      	ldrb	r3, [r7, #17]
 80023f6:	2b01      	cmp	r3, #1
 80023f8:	d105      	bne.n	8002406 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023fa:	4b8d      	ldr	r3, [pc, #564]	@ (8002630 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80023fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023fe:	4a8c      	ldr	r2, [pc, #560]	@ (8002630 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002400:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002404:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f003 0301 	and.w	r3, r3, #1
 800240e:	2b00      	cmp	r3, #0
 8002410:	d00a      	beq.n	8002428 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002412:	4b87      	ldr	r3, [pc, #540]	@ (8002630 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002414:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002418:	f023 0203 	bic.w	r2, r3, #3
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6a1b      	ldr	r3, [r3, #32]
 8002420:	4983      	ldr	r1, [pc, #524]	@ (8002630 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002422:	4313      	orrs	r3, r2
 8002424:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f003 0302 	and.w	r3, r3, #2
 8002430:	2b00      	cmp	r3, #0
 8002432:	d00a      	beq.n	800244a <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002434:	4b7e      	ldr	r3, [pc, #504]	@ (8002630 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002436:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800243a:	f023 020c 	bic.w	r2, r3, #12
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002442:	497b      	ldr	r1, [pc, #492]	@ (8002630 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002444:	4313      	orrs	r3, r2
 8002446:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f003 0304 	and.w	r3, r3, #4
 8002452:	2b00      	cmp	r3, #0
 8002454:	d00a      	beq.n	800246c <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002456:	4b76      	ldr	r3, [pc, #472]	@ (8002630 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002458:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800245c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002464:	4972      	ldr	r1, [pc, #456]	@ (8002630 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002466:	4313      	orrs	r3, r2
 8002468:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f003 0320 	and.w	r3, r3, #32
 8002474:	2b00      	cmp	r3, #0
 8002476:	d00a      	beq.n	800248e <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002478:	4b6d      	ldr	r3, [pc, #436]	@ (8002630 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800247a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800247e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002486:	496a      	ldr	r1, [pc, #424]	@ (8002630 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002488:	4313      	orrs	r3, r2
 800248a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002496:	2b00      	cmp	r3, #0
 8002498:	d00a      	beq.n	80024b0 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800249a:	4b65      	ldr	r3, [pc, #404]	@ (8002630 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800249c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024a0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024a8:	4961      	ldr	r1, [pc, #388]	@ (8002630 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80024aa:	4313      	orrs	r3, r2
 80024ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d00a      	beq.n	80024d2 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80024bc:	4b5c      	ldr	r3, [pc, #368]	@ (8002630 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80024be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024c2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ca:	4959      	ldr	r1, [pc, #356]	@ (8002630 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80024cc:	4313      	orrs	r3, r2
 80024ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d00a      	beq.n	80024f4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80024de:	4b54      	ldr	r3, [pc, #336]	@ (8002630 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80024e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024e4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ec:	4950      	ldr	r1, [pc, #320]	@ (8002630 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80024ee:	4313      	orrs	r3, r2
 80024f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d00a      	beq.n	8002516 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002500:	4b4b      	ldr	r3, [pc, #300]	@ (8002630 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002502:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002506:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800250e:	4948      	ldr	r1, [pc, #288]	@ (8002630 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002510:	4313      	orrs	r3, r2
 8002512:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800251e:	2b00      	cmp	r3, #0
 8002520:	d00a      	beq.n	8002538 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002522:	4b43      	ldr	r3, [pc, #268]	@ (8002630 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002524:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002528:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002530:	493f      	ldr	r1, [pc, #252]	@ (8002630 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002532:	4313      	orrs	r3, r2
 8002534:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002540:	2b00      	cmp	r3, #0
 8002542:	d028      	beq.n	8002596 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002544:	4b3a      	ldr	r3, [pc, #232]	@ (8002630 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002546:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800254a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002552:	4937      	ldr	r1, [pc, #220]	@ (8002630 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002554:	4313      	orrs	r3, r2
 8002556:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800255e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002562:	d106      	bne.n	8002572 <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002564:	4b32      	ldr	r3, [pc, #200]	@ (8002630 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002566:	68db      	ldr	r3, [r3, #12]
 8002568:	4a31      	ldr	r2, [pc, #196]	@ (8002630 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800256a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800256e:	60d3      	str	r3, [r2, #12]
 8002570:	e011      	b.n	8002596 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002576:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800257a:	d10c      	bne.n	8002596 <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	3304      	adds	r3, #4
 8002580:	2101      	movs	r1, #1
 8002582:	4618      	mov	r0, r3
 8002584:	f000 f8a4 	bl	80026d0 <RCCEx_PLLSAI1_Config>
 8002588:	4603      	mov	r3, r0
 800258a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800258c:	7cfb      	ldrb	r3, [r7, #19]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d001      	beq.n	8002596 <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 8002592:	7cfb      	ldrb	r3, [r7, #19]
 8002594:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d028      	beq.n	80025f4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80025a2:	4b23      	ldr	r3, [pc, #140]	@ (8002630 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80025a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025a8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025b0:	491f      	ldr	r1, [pc, #124]	@ (8002630 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80025b2:	4313      	orrs	r3, r2
 80025b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025bc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80025c0:	d106      	bne.n	80025d0 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80025c2:	4b1b      	ldr	r3, [pc, #108]	@ (8002630 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80025c4:	68db      	ldr	r3, [r3, #12]
 80025c6:	4a1a      	ldr	r2, [pc, #104]	@ (8002630 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80025c8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80025cc:	60d3      	str	r3, [r2, #12]
 80025ce:	e011      	b.n	80025f4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025d4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80025d8:	d10c      	bne.n	80025f4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	3304      	adds	r3, #4
 80025de:	2101      	movs	r1, #1
 80025e0:	4618      	mov	r0, r3
 80025e2:	f000 f875 	bl	80026d0 <RCCEx_PLLSAI1_Config>
 80025e6:	4603      	mov	r3, r0
 80025e8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80025ea:	7cfb      	ldrb	r3, [r7, #19]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d001      	beq.n	80025f4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 80025f0:	7cfb      	ldrb	r3, [r7, #19]
 80025f2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d02b      	beq.n	8002658 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002600:	4b0b      	ldr	r3, [pc, #44]	@ (8002630 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002602:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002606:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800260e:	4908      	ldr	r1, [pc, #32]	@ (8002630 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002610:	4313      	orrs	r3, r2
 8002612:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800261a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800261e:	d109      	bne.n	8002634 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002620:	4b03      	ldr	r3, [pc, #12]	@ (8002630 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002622:	68db      	ldr	r3, [r3, #12]
 8002624:	4a02      	ldr	r2, [pc, #8]	@ (8002630 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002626:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800262a:	60d3      	str	r3, [r2, #12]
 800262c:	e014      	b.n	8002658 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800262e:	bf00      	nop
 8002630:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002638:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800263c:	d10c      	bne.n	8002658 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	3304      	adds	r3, #4
 8002642:	2101      	movs	r1, #1
 8002644:	4618      	mov	r0, r3
 8002646:	f000 f843 	bl	80026d0 <RCCEx_PLLSAI1_Config>
 800264a:	4603      	mov	r3, r0
 800264c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800264e:	7cfb      	ldrb	r3, [r7, #19]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d001      	beq.n	8002658 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      {
        /* set overall return value */
        status = ret;
 8002654:	7cfb      	ldrb	r3, [r7, #19]
 8002656:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002660:	2b00      	cmp	r3, #0
 8002662:	d01c      	beq.n	800269e <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002664:	4b19      	ldr	r3, [pc, #100]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002666:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800266a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002672:	4916      	ldr	r1, [pc, #88]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002674:	4313      	orrs	r3, r2
 8002676:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800267e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002682:	d10c      	bne.n	800269e <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	3304      	adds	r3, #4
 8002688:	2102      	movs	r1, #2
 800268a:	4618      	mov	r0, r3
 800268c:	f000 f820 	bl	80026d0 <RCCEx_PLLSAI1_Config>
 8002690:	4603      	mov	r3, r0
 8002692:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002694:	7cfb      	ldrb	r3, [r7, #19]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d001      	beq.n	800269e <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* set overall return value */
        status = ret;
 800269a:	7cfb      	ldrb	r3, [r7, #19]
 800269c:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d00a      	beq.n	80026c0 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80026aa:	4b08      	ldr	r3, [pc, #32]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80026ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026b0:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026b8:	4904      	ldr	r1, [pc, #16]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80026ba:	4313      	orrs	r3, r2
 80026bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80026c0:	7cbb      	ldrb	r3, [r7, #18]
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	3718      	adds	r7, #24
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}
 80026ca:	bf00      	nop
 80026cc:	40021000 	.word	0x40021000

080026d0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b084      	sub	sp, #16
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
 80026d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80026da:	2300      	movs	r3, #0
 80026dc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80026de:	4b74      	ldr	r3, [pc, #464]	@ (80028b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80026e0:	68db      	ldr	r3, [r3, #12]
 80026e2:	f003 0303 	and.w	r3, r3, #3
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d018      	beq.n	800271c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80026ea:	4b71      	ldr	r3, [pc, #452]	@ (80028b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80026ec:	68db      	ldr	r3, [r3, #12]
 80026ee:	f003 0203 	and.w	r2, r3, #3
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	429a      	cmp	r2, r3
 80026f8:	d10d      	bne.n	8002716 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
       ||
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d009      	beq.n	8002716 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002702:	4b6b      	ldr	r3, [pc, #428]	@ (80028b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002704:	68db      	ldr	r3, [r3, #12]
 8002706:	091b      	lsrs	r3, r3, #4
 8002708:	f003 0307 	and.w	r3, r3, #7
 800270c:	1c5a      	adds	r2, r3, #1
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	685b      	ldr	r3, [r3, #4]
       ||
 8002712:	429a      	cmp	r2, r3
 8002714:	d047      	beq.n	80027a6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002716:	2301      	movs	r3, #1
 8002718:	73fb      	strb	r3, [r7, #15]
 800271a:	e044      	b.n	80027a6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	2b03      	cmp	r3, #3
 8002722:	d018      	beq.n	8002756 <RCCEx_PLLSAI1_Config+0x86>
 8002724:	2b03      	cmp	r3, #3
 8002726:	d825      	bhi.n	8002774 <RCCEx_PLLSAI1_Config+0xa4>
 8002728:	2b01      	cmp	r3, #1
 800272a:	d002      	beq.n	8002732 <RCCEx_PLLSAI1_Config+0x62>
 800272c:	2b02      	cmp	r3, #2
 800272e:	d009      	beq.n	8002744 <RCCEx_PLLSAI1_Config+0x74>
 8002730:	e020      	b.n	8002774 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002732:	4b5f      	ldr	r3, [pc, #380]	@ (80028b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f003 0302 	and.w	r3, r3, #2
 800273a:	2b00      	cmp	r3, #0
 800273c:	d11d      	bne.n	800277a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800273e:	2301      	movs	r3, #1
 8002740:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002742:	e01a      	b.n	800277a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002744:	4b5a      	ldr	r3, [pc, #360]	@ (80028b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800274c:	2b00      	cmp	r3, #0
 800274e:	d116      	bne.n	800277e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002750:	2301      	movs	r3, #1
 8002752:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002754:	e013      	b.n	800277e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002756:	4b56      	ldr	r3, [pc, #344]	@ (80028b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800275e:	2b00      	cmp	r3, #0
 8002760:	d10f      	bne.n	8002782 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002762:	4b53      	ldr	r3, [pc, #332]	@ (80028b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800276a:	2b00      	cmp	r3, #0
 800276c:	d109      	bne.n	8002782 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002772:	e006      	b.n	8002782 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002774:	2301      	movs	r3, #1
 8002776:	73fb      	strb	r3, [r7, #15]
      break;
 8002778:	e004      	b.n	8002784 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800277a:	bf00      	nop
 800277c:	e002      	b.n	8002784 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800277e:	bf00      	nop
 8002780:	e000      	b.n	8002784 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002782:	bf00      	nop
    }

    if(status == HAL_OK)
 8002784:	7bfb      	ldrb	r3, [r7, #15]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d10d      	bne.n	80027a6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800278a:	4b49      	ldr	r3, [pc, #292]	@ (80028b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800278c:	68db      	ldr	r3, [r3, #12]
 800278e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6819      	ldr	r1, [r3, #0]
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	3b01      	subs	r3, #1
 800279c:	011b      	lsls	r3, r3, #4
 800279e:	430b      	orrs	r3, r1
 80027a0:	4943      	ldr	r1, [pc, #268]	@ (80028b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80027a2:	4313      	orrs	r3, r2
 80027a4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80027a6:	7bfb      	ldrb	r3, [r7, #15]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d17c      	bne.n	80028a6 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80027ac:	4b40      	ldr	r3, [pc, #256]	@ (80028b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a3f      	ldr	r2, [pc, #252]	@ (80028b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80027b2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80027b6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80027b8:	f7fe fb76 	bl	8000ea8 <HAL_GetTick>
 80027bc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80027be:	e009      	b.n	80027d4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80027c0:	f7fe fb72 	bl	8000ea8 <HAL_GetTick>
 80027c4:	4602      	mov	r2, r0
 80027c6:	68bb      	ldr	r3, [r7, #8]
 80027c8:	1ad3      	subs	r3, r2, r3
 80027ca:	2b02      	cmp	r3, #2
 80027cc:	d902      	bls.n	80027d4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80027ce:	2303      	movs	r3, #3
 80027d0:	73fb      	strb	r3, [r7, #15]
        break;
 80027d2:	e005      	b.n	80027e0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80027d4:	4b36      	ldr	r3, [pc, #216]	@ (80028b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d1ef      	bne.n	80027c0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80027e0:	7bfb      	ldrb	r3, [r7, #15]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d15f      	bne.n	80028a6 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d110      	bne.n	800280e <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80027ec:	4b30      	ldr	r3, [pc, #192]	@ (80028b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80027ee:	691b      	ldr	r3, [r3, #16]
 80027f0:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 80027f4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80027f8:	687a      	ldr	r2, [r7, #4]
 80027fa:	6892      	ldr	r2, [r2, #8]
 80027fc:	0211      	lsls	r1, r2, #8
 80027fe:	687a      	ldr	r2, [r7, #4]
 8002800:	68d2      	ldr	r2, [r2, #12]
 8002802:	06d2      	lsls	r2, r2, #27
 8002804:	430a      	orrs	r2, r1
 8002806:	492a      	ldr	r1, [pc, #168]	@ (80028b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002808:	4313      	orrs	r3, r2
 800280a:	610b      	str	r3, [r1, #16]
 800280c:	e027      	b.n	800285e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	2b01      	cmp	r3, #1
 8002812:	d112      	bne.n	800283a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002814:	4b26      	ldr	r3, [pc, #152]	@ (80028b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002816:	691b      	ldr	r3, [r3, #16]
 8002818:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800281c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002820:	687a      	ldr	r2, [r7, #4]
 8002822:	6892      	ldr	r2, [r2, #8]
 8002824:	0211      	lsls	r1, r2, #8
 8002826:	687a      	ldr	r2, [r7, #4]
 8002828:	6912      	ldr	r2, [r2, #16]
 800282a:	0852      	lsrs	r2, r2, #1
 800282c:	3a01      	subs	r2, #1
 800282e:	0552      	lsls	r2, r2, #21
 8002830:	430a      	orrs	r2, r1
 8002832:	491f      	ldr	r1, [pc, #124]	@ (80028b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002834:	4313      	orrs	r3, r2
 8002836:	610b      	str	r3, [r1, #16]
 8002838:	e011      	b.n	800285e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800283a:	4b1d      	ldr	r3, [pc, #116]	@ (80028b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800283c:	691b      	ldr	r3, [r3, #16]
 800283e:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002842:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002846:	687a      	ldr	r2, [r7, #4]
 8002848:	6892      	ldr	r2, [r2, #8]
 800284a:	0211      	lsls	r1, r2, #8
 800284c:	687a      	ldr	r2, [r7, #4]
 800284e:	6952      	ldr	r2, [r2, #20]
 8002850:	0852      	lsrs	r2, r2, #1
 8002852:	3a01      	subs	r2, #1
 8002854:	0652      	lsls	r2, r2, #25
 8002856:	430a      	orrs	r2, r1
 8002858:	4915      	ldr	r1, [pc, #84]	@ (80028b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800285a:	4313      	orrs	r3, r2
 800285c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800285e:	4b14      	ldr	r3, [pc, #80]	@ (80028b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	4a13      	ldr	r2, [pc, #76]	@ (80028b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002864:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002868:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800286a:	f7fe fb1d 	bl	8000ea8 <HAL_GetTick>
 800286e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002870:	e009      	b.n	8002886 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002872:	f7fe fb19 	bl	8000ea8 <HAL_GetTick>
 8002876:	4602      	mov	r2, r0
 8002878:	68bb      	ldr	r3, [r7, #8]
 800287a:	1ad3      	subs	r3, r2, r3
 800287c:	2b02      	cmp	r3, #2
 800287e:	d902      	bls.n	8002886 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8002880:	2303      	movs	r3, #3
 8002882:	73fb      	strb	r3, [r7, #15]
          break;
 8002884:	e005      	b.n	8002892 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002886:	4b0a      	ldr	r3, [pc, #40]	@ (80028b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800288e:	2b00      	cmp	r3, #0
 8002890:	d0ef      	beq.n	8002872 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8002892:	7bfb      	ldrb	r3, [r7, #15]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d106      	bne.n	80028a6 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002898:	4b05      	ldr	r3, [pc, #20]	@ (80028b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800289a:	691a      	ldr	r2, [r3, #16]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	699b      	ldr	r3, [r3, #24]
 80028a0:	4903      	ldr	r1, [pc, #12]	@ (80028b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80028a2:	4313      	orrs	r3, r2
 80028a4:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80028a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80028a8:	4618      	mov	r0, r3
 80028aa:	3710      	adds	r7, #16
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}
 80028b0:	40021000 	.word	0x40021000

080028b4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b082      	sub	sp, #8
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d101      	bne.n	80028c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80028c2:	2301      	movs	r3, #1
 80028c4:	e040      	b.n	8002948 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d106      	bne.n	80028dc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2200      	movs	r2, #0
 80028d2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80028d6:	6878      	ldr	r0, [r7, #4]
 80028d8:	f7fe f894 	bl	8000a04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2224      	movs	r2, #36	@ 0x24
 80028e0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	681a      	ldr	r2, [r3, #0]
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f022 0201 	bic.w	r2, r2, #1
 80028f0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d002      	beq.n	8002900 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80028fa:	6878      	ldr	r0, [r7, #4]
 80028fc:	f000 fe7e 	bl	80035fc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002900:	6878      	ldr	r0, [r7, #4]
 8002902:	f000 fc21 	bl	8003148 <UART_SetConfig>
 8002906:	4603      	mov	r3, r0
 8002908:	2b01      	cmp	r3, #1
 800290a:	d101      	bne.n	8002910 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800290c:	2301      	movs	r3, #1
 800290e:	e01b      	b.n	8002948 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	685a      	ldr	r2, [r3, #4]
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800291e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	689a      	ldr	r2, [r3, #8]
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800292e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	681a      	ldr	r2, [r3, #0]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f042 0201 	orr.w	r2, r2, #1
 800293e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002940:	6878      	ldr	r0, [r7, #4]
 8002942:	f000 fefd 	bl	8003740 <UART_CheckIdleState>
 8002946:	4603      	mov	r3, r0
}
 8002948:	4618      	mov	r0, r3
 800294a:	3708      	adds	r7, #8
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}

08002950 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b08a      	sub	sp, #40	@ 0x28
 8002954:	af02      	add	r7, sp, #8
 8002956:	60f8      	str	r0, [r7, #12]
 8002958:	60b9      	str	r1, [r7, #8]
 800295a:	603b      	str	r3, [r7, #0]
 800295c:	4613      	mov	r3, r2
 800295e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002964:	2b20      	cmp	r3, #32
 8002966:	d177      	bne.n	8002a58 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8002968:	68bb      	ldr	r3, [r7, #8]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d002      	beq.n	8002974 <HAL_UART_Transmit+0x24>
 800296e:	88fb      	ldrh	r3, [r7, #6]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d101      	bne.n	8002978 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002974:	2301      	movs	r3, #1
 8002976:	e070      	b.n	8002a5a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	2200      	movs	r2, #0
 800297c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	2221      	movs	r2, #33	@ 0x21
 8002984:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002986:	f7fe fa8f 	bl	8000ea8 <HAL_GetTick>
 800298a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	88fa      	ldrh	r2, [r7, #6]
 8002990:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	88fa      	ldrh	r2, [r7, #6]
 8002998:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	689b      	ldr	r3, [r3, #8]
 80029a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80029a4:	d108      	bne.n	80029b8 <HAL_UART_Transmit+0x68>
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	691b      	ldr	r3, [r3, #16]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d104      	bne.n	80029b8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80029ae:	2300      	movs	r3, #0
 80029b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80029b2:	68bb      	ldr	r3, [r7, #8]
 80029b4:	61bb      	str	r3, [r7, #24]
 80029b6:	e003      	b.n	80029c0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80029b8:	68bb      	ldr	r3, [r7, #8]
 80029ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80029bc:	2300      	movs	r3, #0
 80029be:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80029c0:	e02f      	b.n	8002a22 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	9300      	str	r3, [sp, #0]
 80029c6:	697b      	ldr	r3, [r7, #20]
 80029c8:	2200      	movs	r2, #0
 80029ca:	2180      	movs	r1, #128	@ 0x80
 80029cc:	68f8      	ldr	r0, [r7, #12]
 80029ce:	f000 ff5f 	bl	8003890 <UART_WaitOnFlagUntilTimeout>
 80029d2:	4603      	mov	r3, r0
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d004      	beq.n	80029e2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	2220      	movs	r2, #32
 80029dc:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80029de:	2303      	movs	r3, #3
 80029e0:	e03b      	b.n	8002a5a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80029e2:	69fb      	ldr	r3, [r7, #28]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d10b      	bne.n	8002a00 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80029e8:	69bb      	ldr	r3, [r7, #24]
 80029ea:	881a      	ldrh	r2, [r3, #0]
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80029f4:	b292      	uxth	r2, r2
 80029f6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80029f8:	69bb      	ldr	r3, [r7, #24]
 80029fa:	3302      	adds	r3, #2
 80029fc:	61bb      	str	r3, [r7, #24]
 80029fe:	e007      	b.n	8002a10 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002a00:	69fb      	ldr	r3, [r7, #28]
 8002a02:	781a      	ldrb	r2, [r3, #0]
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002a0a:	69fb      	ldr	r3, [r7, #28]
 8002a0c:	3301      	adds	r3, #1
 8002a0e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002a16:	b29b      	uxth	r3, r3
 8002a18:	3b01      	subs	r3, #1
 8002a1a:	b29a      	uxth	r2, r3
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002a28:	b29b      	uxth	r3, r3
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d1c9      	bne.n	80029c2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	9300      	str	r3, [sp, #0]
 8002a32:	697b      	ldr	r3, [r7, #20]
 8002a34:	2200      	movs	r2, #0
 8002a36:	2140      	movs	r1, #64	@ 0x40
 8002a38:	68f8      	ldr	r0, [r7, #12]
 8002a3a:	f000 ff29 	bl	8003890 <UART_WaitOnFlagUntilTimeout>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d004      	beq.n	8002a4e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	2220      	movs	r2, #32
 8002a48:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8002a4a:	2303      	movs	r3, #3
 8002a4c:	e005      	b.n	8002a5a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	2220      	movs	r2, #32
 8002a52:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002a54:	2300      	movs	r3, #0
 8002a56:	e000      	b.n	8002a5a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8002a58:	2302      	movs	r3, #2
  }
}
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	3720      	adds	r7, #32
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bd80      	pop	{r7, pc}
	...

08002a64 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b08a      	sub	sp, #40	@ 0x28
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	60f8      	str	r0, [r7, #12]
 8002a6c:	60b9      	str	r1, [r7, #8]
 8002a6e:	4613      	mov	r3, r2
 8002a70:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a78:	2b20      	cmp	r3, #32
 8002a7a:	d137      	bne.n	8002aec <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a7c:	68bb      	ldr	r3, [r7, #8]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d002      	beq.n	8002a88 <HAL_UART_Receive_IT+0x24>
 8002a82:	88fb      	ldrh	r3, [r7, #6]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d101      	bne.n	8002a8c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8002a88:	2301      	movs	r3, #1
 8002a8a:	e030      	b.n	8002aee <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	2200      	movs	r2, #0
 8002a90:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4a18      	ldr	r2, [pc, #96]	@ (8002af8 <HAL_UART_Receive_IT+0x94>)
 8002a98:	4293      	cmp	r3, r2
 8002a9a:	d01f      	beq.n	8002adc <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d018      	beq.n	8002adc <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ab0:	697b      	ldr	r3, [r7, #20]
 8002ab2:	e853 3f00 	ldrex	r3, [r3]
 8002ab6:	613b      	str	r3, [r7, #16]
   return(result);
 8002ab8:	693b      	ldr	r3, [r7, #16]
 8002aba:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002abe:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	461a      	mov	r2, r3
 8002ac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ac8:	623b      	str	r3, [r7, #32]
 8002aca:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002acc:	69f9      	ldr	r1, [r7, #28]
 8002ace:	6a3a      	ldr	r2, [r7, #32]
 8002ad0:	e841 2300 	strex	r3, r2, [r1]
 8002ad4:	61bb      	str	r3, [r7, #24]
   return(result);
 8002ad6:	69bb      	ldr	r3, [r7, #24]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d1e6      	bne.n	8002aaa <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002adc:	88fb      	ldrh	r3, [r7, #6]
 8002ade:	461a      	mov	r2, r3
 8002ae0:	68b9      	ldr	r1, [r7, #8]
 8002ae2:	68f8      	ldr	r0, [r7, #12]
 8002ae4:	f000 ff42 	bl	800396c <UART_Start_Receive_IT>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	e000      	b.n	8002aee <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002aec:	2302      	movs	r3, #2
  }
}
 8002aee:	4618      	mov	r0, r3
 8002af0:	3728      	adds	r7, #40	@ 0x28
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd80      	pop	{r7, pc}
 8002af6:	bf00      	nop
 8002af8:	40008000 	.word	0x40008000

08002afc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b0ba      	sub	sp, #232	@ 0xe8
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	69db      	ldr	r3, [r3, #28]
 8002b0a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	689b      	ldr	r3, [r3, #8]
 8002b1e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002b22:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8002b26:	f640 030f 	movw	r3, #2063	@ 0x80f
 8002b2a:	4013      	ands	r3, r2
 8002b2c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8002b30:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d115      	bne.n	8002b64 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002b38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002b3c:	f003 0320 	and.w	r3, r3, #32
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d00f      	beq.n	8002b64 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002b44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002b48:	f003 0320 	and.w	r3, r3, #32
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d009      	beq.n	8002b64 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	f000 82ca 	beq.w	80030ee <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002b5e:	6878      	ldr	r0, [r7, #4]
 8002b60:	4798      	blx	r3
      }
      return;
 8002b62:	e2c4      	b.n	80030ee <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8002b64:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	f000 8117 	beq.w	8002d9c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002b6e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002b72:	f003 0301 	and.w	r3, r3, #1
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d106      	bne.n	8002b88 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002b7a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8002b7e:	4b85      	ldr	r3, [pc, #532]	@ (8002d94 <HAL_UART_IRQHandler+0x298>)
 8002b80:	4013      	ands	r3, r2
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	f000 810a 	beq.w	8002d9c <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002b88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002b8c:	f003 0301 	and.w	r3, r3, #1
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d011      	beq.n	8002bb8 <HAL_UART_IRQHandler+0xbc>
 8002b94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002b98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d00b      	beq.n	8002bb8 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	2201      	movs	r2, #1
 8002ba6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002bae:	f043 0201 	orr.w	r2, r3, #1
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002bb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002bbc:	f003 0302 	and.w	r3, r3, #2
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d011      	beq.n	8002be8 <HAL_UART_IRQHandler+0xec>
 8002bc4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002bc8:	f003 0301 	and.w	r3, r3, #1
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d00b      	beq.n	8002be8 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	2202      	movs	r2, #2
 8002bd6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002bde:	f043 0204 	orr.w	r2, r3, #4
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002be8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002bec:	f003 0304 	and.w	r3, r3, #4
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d011      	beq.n	8002c18 <HAL_UART_IRQHandler+0x11c>
 8002bf4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002bf8:	f003 0301 	and.w	r3, r3, #1
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d00b      	beq.n	8002c18 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	2204      	movs	r2, #4
 8002c06:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002c0e:	f043 0202 	orr.w	r2, r3, #2
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002c18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c1c:	f003 0308 	and.w	r3, r3, #8
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d017      	beq.n	8002c54 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002c24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002c28:	f003 0320 	and.w	r3, r3, #32
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d105      	bne.n	8002c3c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8002c30:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002c34:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d00b      	beq.n	8002c54 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	2208      	movs	r2, #8
 8002c42:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002c4a:	f043 0208 	orr.w	r2, r3, #8
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002c54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c58:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d012      	beq.n	8002c86 <HAL_UART_IRQHandler+0x18a>
 8002c60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002c64:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d00c      	beq.n	8002c86 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002c74:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002c7c:	f043 0220 	orr.w	r2, r3, #32
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	f000 8230 	beq.w	80030f2 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002c92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c96:	f003 0320 	and.w	r3, r3, #32
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d00d      	beq.n	8002cba <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002c9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002ca2:	f003 0320 	and.w	r3, r3, #32
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d007      	beq.n	8002cba <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d003      	beq.n	8002cba <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002cb6:	6878      	ldr	r0, [r7, #4]
 8002cb8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002cc0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	689b      	ldr	r3, [r3, #8]
 8002cca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cce:	2b40      	cmp	r3, #64	@ 0x40
 8002cd0:	d005      	beq.n	8002cde <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002cd2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002cd6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d04f      	beq.n	8002d7e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002cde:	6878      	ldr	r0, [r7, #4]
 8002ce0:	f000 ff0a 	bl	8003af8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	689b      	ldr	r3, [r3, #8]
 8002cea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cee:	2b40      	cmp	r3, #64	@ 0x40
 8002cf0:	d141      	bne.n	8002d76 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	3308      	adds	r3, #8
 8002cf8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cfc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002d00:	e853 3f00 	ldrex	r3, [r3]
 8002d04:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002d08:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002d0c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002d10:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	3308      	adds	r3, #8
 8002d1a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002d1e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002d22:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d26:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002d2a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002d2e:	e841 2300 	strex	r3, r2, [r1]
 8002d32:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002d36:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d1d9      	bne.n	8002cf2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d013      	beq.n	8002d6e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d4a:	4a13      	ldr	r2, [pc, #76]	@ (8002d98 <HAL_UART_IRQHandler+0x29c>)
 8002d4c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d52:	4618      	mov	r0, r3
 8002d54:	f7fe fa03 	bl	800115e <HAL_DMA_Abort_IT>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d017      	beq.n	8002d8e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d64:	687a      	ldr	r2, [r7, #4]
 8002d66:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002d68:	4610      	mov	r0, r2
 8002d6a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d6c:	e00f      	b.n	8002d8e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002d6e:	6878      	ldr	r0, [r7, #4]
 8002d70:	f000 f9d4 	bl	800311c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d74:	e00b      	b.n	8002d8e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002d76:	6878      	ldr	r0, [r7, #4]
 8002d78:	f000 f9d0 	bl	800311c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d7c:	e007      	b.n	8002d8e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002d7e:	6878      	ldr	r0, [r7, #4]
 8002d80:	f000 f9cc 	bl	800311c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2200      	movs	r2, #0
 8002d88:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8002d8c:	e1b1      	b.n	80030f2 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d8e:	bf00      	nop
    return;
 8002d90:	e1af      	b.n	80030f2 <HAL_UART_IRQHandler+0x5f6>
 8002d92:	bf00      	nop
 8002d94:	04000120 	.word	0x04000120
 8002d98:	08003bc1 	.word	0x08003bc1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002da0:	2b01      	cmp	r3, #1
 8002da2:	f040 816a 	bne.w	800307a <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002da6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002daa:	f003 0310 	and.w	r3, r3, #16
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	f000 8163 	beq.w	800307a <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002db4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002db8:	f003 0310 	and.w	r3, r3, #16
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	f000 815c 	beq.w	800307a <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	2210      	movs	r2, #16
 8002dc8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	689b      	ldr	r3, [r3, #8]
 8002dd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002dd4:	2b40      	cmp	r3, #64	@ 0x40
 8002dd6:	f040 80d4 	bne.w	8002f82 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002de6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	f000 80ad 	beq.w	8002f4a <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8002df6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002dfa:	429a      	cmp	r2, r3
 8002dfc:	f080 80a5 	bcs.w	8002f4a <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002e06:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f003 0320 	and.w	r3, r3, #32
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	f040 8086 	bne.w	8002f28 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e24:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002e28:	e853 3f00 	ldrex	r3, [r3]
 8002e2c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002e30:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002e34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002e38:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	461a      	mov	r2, r3
 8002e42:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002e46:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002e4a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e4e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002e52:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002e56:	e841 2300 	strex	r3, r2, [r1]
 8002e5a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002e5e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d1da      	bne.n	8002e1c <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	3308      	adds	r3, #8
 8002e6c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e6e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002e70:	e853 3f00 	ldrex	r3, [r3]
 8002e74:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002e76:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002e78:	f023 0301 	bic.w	r3, r3, #1
 8002e7c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	3308      	adds	r3, #8
 8002e86:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002e8a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002e8e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e90:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002e92:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002e96:	e841 2300 	strex	r3, r2, [r1]
 8002e9a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002e9c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d1e1      	bne.n	8002e66 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	3308      	adds	r3, #8
 8002ea8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002eaa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002eac:	e853 3f00 	ldrex	r3, [r3]
 8002eb0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002eb2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002eb4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002eb8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	3308      	adds	r3, #8
 8002ec2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002ec6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002ec8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002eca:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002ecc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002ece:	e841 2300 	strex	r3, r2, [r1]
 8002ed2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002ed4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d1e3      	bne.n	8002ea2 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2220      	movs	r2, #32
 8002ede:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002eee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ef0:	e853 3f00 	ldrex	r3, [r3]
 8002ef4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002ef6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002ef8:	f023 0310 	bic.w	r3, r3, #16
 8002efc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	461a      	mov	r2, r3
 8002f06:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002f0a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002f0c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f0e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002f10:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002f12:	e841 2300 	strex	r3, r2, [r1]
 8002f16:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002f18:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d1e4      	bne.n	8002ee8 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f22:	4618      	mov	r0, r3
 8002f24:	f7fe f8dd 	bl	80010e2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2202      	movs	r2, #2
 8002f2c:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8002f3a:	b29b      	uxth	r3, r3
 8002f3c:	1ad3      	subs	r3, r2, r3
 8002f3e:	b29b      	uxth	r3, r3
 8002f40:	4619      	mov	r1, r3
 8002f42:	6878      	ldr	r0, [r7, #4]
 8002f44:	f000 f8f4 	bl	8003130 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8002f48:	e0d5      	b.n	80030f6 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8002f50:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002f54:	429a      	cmp	r2, r3
 8002f56:	f040 80ce 	bne.w	80030f6 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f003 0320 	and.w	r3, r3, #32
 8002f66:	2b20      	cmp	r3, #32
 8002f68:	f040 80c5 	bne.w	80030f6 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2202      	movs	r2, #2
 8002f70:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8002f78:	4619      	mov	r1, r3
 8002f7a:	6878      	ldr	r0, [r7, #4]
 8002f7c:	f000 f8d8 	bl	8003130 <HAL_UARTEx_RxEventCallback>
      return;
 8002f80:	e0b9      	b.n	80030f6 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8002f8e:	b29b      	uxth	r3, r3
 8002f90:	1ad3      	subs	r3, r2, r3
 8002f92:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8002f9c:	b29b      	uxth	r3, r3
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	f000 80ab 	beq.w	80030fa <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8002fa4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	f000 80a6 	beq.w	80030fa <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fb6:	e853 3f00 	ldrex	r3, [r3]
 8002fba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002fbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002fbe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002fc2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	461a      	mov	r2, r3
 8002fcc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002fd0:	647b      	str	r3, [r7, #68]	@ 0x44
 8002fd2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fd4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002fd6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002fd8:	e841 2300 	strex	r3, r2, [r1]
 8002fdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002fde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d1e4      	bne.n	8002fae <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	3308      	adds	r3, #8
 8002fea:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fee:	e853 3f00 	ldrex	r3, [r3]
 8002ff2:	623b      	str	r3, [r7, #32]
   return(result);
 8002ff4:	6a3b      	ldr	r3, [r7, #32]
 8002ff6:	f023 0301 	bic.w	r3, r3, #1
 8002ffa:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	3308      	adds	r3, #8
 8003004:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003008:	633a      	str	r2, [r7, #48]	@ 0x30
 800300a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800300c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800300e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003010:	e841 2300 	strex	r3, r2, [r1]
 8003014:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003016:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003018:	2b00      	cmp	r3, #0
 800301a:	d1e3      	bne.n	8002fe4 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2220      	movs	r2, #32
 8003020:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2200      	movs	r2, #0
 8003028:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2200      	movs	r2, #0
 800302e:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	e853 3f00 	ldrex	r3, [r3]
 800303c:	60fb      	str	r3, [r7, #12]
   return(result);
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	f023 0310 	bic.w	r3, r3, #16
 8003044:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	461a      	mov	r2, r3
 800304e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003052:	61fb      	str	r3, [r7, #28]
 8003054:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003056:	69b9      	ldr	r1, [r7, #24]
 8003058:	69fa      	ldr	r2, [r7, #28]
 800305a:	e841 2300 	strex	r3, r2, [r1]
 800305e:	617b      	str	r3, [r7, #20]
   return(result);
 8003060:	697b      	ldr	r3, [r7, #20]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d1e4      	bne.n	8003030 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2202      	movs	r2, #2
 800306a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800306c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003070:	4619      	mov	r1, r3
 8003072:	6878      	ldr	r0, [r7, #4]
 8003074:	f000 f85c 	bl	8003130 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003078:	e03f      	b.n	80030fa <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800307a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800307e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003082:	2b00      	cmp	r3, #0
 8003084:	d00e      	beq.n	80030a4 <HAL_UART_IRQHandler+0x5a8>
 8003086:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800308a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800308e:	2b00      	cmp	r3, #0
 8003090:	d008      	beq.n	80030a4 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800309a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800309c:	6878      	ldr	r0, [r7, #4]
 800309e:	f000 ff8b 	bl	8003fb8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80030a2:	e02d      	b.n	8003100 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80030a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80030a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d00e      	beq.n	80030ce <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80030b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80030b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d008      	beq.n	80030ce <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d01c      	beq.n	80030fe <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80030c8:	6878      	ldr	r0, [r7, #4]
 80030ca:	4798      	blx	r3
    }
    return;
 80030cc:	e017      	b.n	80030fe <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80030ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80030d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d012      	beq.n	8003100 <HAL_UART_IRQHandler+0x604>
 80030da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80030de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d00c      	beq.n	8003100 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 80030e6:	6878      	ldr	r0, [r7, #4]
 80030e8:	f000 fd80 	bl	8003bec <UART_EndTransmit_IT>
    return;
 80030ec:	e008      	b.n	8003100 <HAL_UART_IRQHandler+0x604>
      return;
 80030ee:	bf00      	nop
 80030f0:	e006      	b.n	8003100 <HAL_UART_IRQHandler+0x604>
    return;
 80030f2:	bf00      	nop
 80030f4:	e004      	b.n	8003100 <HAL_UART_IRQHandler+0x604>
      return;
 80030f6:	bf00      	nop
 80030f8:	e002      	b.n	8003100 <HAL_UART_IRQHandler+0x604>
      return;
 80030fa:	bf00      	nop
 80030fc:	e000      	b.n	8003100 <HAL_UART_IRQHandler+0x604>
    return;
 80030fe:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8003100:	37e8      	adds	r7, #232	@ 0xe8
 8003102:	46bd      	mov	sp, r7
 8003104:	bd80      	pop	{r7, pc}
 8003106:	bf00      	nop

08003108 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003108:	b480      	push	{r7}
 800310a:	b083      	sub	sp, #12
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003110:	bf00      	nop
 8003112:	370c      	adds	r7, #12
 8003114:	46bd      	mov	sp, r7
 8003116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311a:	4770      	bx	lr

0800311c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800311c:	b480      	push	{r7}
 800311e:	b083      	sub	sp, #12
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003124:	bf00      	nop
 8003126:	370c      	adds	r7, #12
 8003128:	46bd      	mov	sp, r7
 800312a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312e:	4770      	bx	lr

08003130 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003130:	b480      	push	{r7}
 8003132:	b083      	sub	sp, #12
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
 8003138:	460b      	mov	r3, r1
 800313a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800313c:	bf00      	nop
 800313e:	370c      	adds	r7, #12
 8003140:	46bd      	mov	sp, r7
 8003142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003146:	4770      	bx	lr

08003148 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003148:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800314c:	b08a      	sub	sp, #40	@ 0x28
 800314e:	af00      	add	r7, sp, #0
 8003150:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003152:	2300      	movs	r3, #0
 8003154:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	689a      	ldr	r2, [r3, #8]
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	691b      	ldr	r3, [r3, #16]
 8003160:	431a      	orrs	r2, r3
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	695b      	ldr	r3, [r3, #20]
 8003166:	431a      	orrs	r2, r3
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	69db      	ldr	r3, [r3, #28]
 800316c:	4313      	orrs	r3, r2
 800316e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	681a      	ldr	r2, [r3, #0]
 8003176:	4b9e      	ldr	r3, [pc, #632]	@ (80033f0 <UART_SetConfig+0x2a8>)
 8003178:	4013      	ands	r3, r2
 800317a:	68fa      	ldr	r2, [r7, #12]
 800317c:	6812      	ldr	r2, [r2, #0]
 800317e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003180:	430b      	orrs	r3, r1
 8003182:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	68da      	ldr	r2, [r3, #12]
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	430a      	orrs	r2, r1
 8003198:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	699b      	ldr	r3, [r3, #24]
 800319e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a93      	ldr	r2, [pc, #588]	@ (80033f4 <UART_SetConfig+0x2ac>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d004      	beq.n	80031b4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	6a1b      	ldr	r3, [r3, #32]
 80031ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031b0:	4313      	orrs	r3, r2
 80031b2:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	689b      	ldr	r3, [r3, #8]
 80031ba:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031c4:	430a      	orrs	r2, r1
 80031c6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a8a      	ldr	r2, [pc, #552]	@ (80033f8 <UART_SetConfig+0x2b0>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d126      	bne.n	8003220 <UART_SetConfig+0xd8>
 80031d2:	4b8a      	ldr	r3, [pc, #552]	@ (80033fc <UART_SetConfig+0x2b4>)
 80031d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031d8:	f003 0303 	and.w	r3, r3, #3
 80031dc:	2b03      	cmp	r3, #3
 80031de:	d81b      	bhi.n	8003218 <UART_SetConfig+0xd0>
 80031e0:	a201      	add	r2, pc, #4	@ (adr r2, 80031e8 <UART_SetConfig+0xa0>)
 80031e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031e6:	bf00      	nop
 80031e8:	080031f9 	.word	0x080031f9
 80031ec:	08003209 	.word	0x08003209
 80031f0:	08003201 	.word	0x08003201
 80031f4:	08003211 	.word	0x08003211
 80031f8:	2301      	movs	r3, #1
 80031fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80031fe:	e0ab      	b.n	8003358 <UART_SetConfig+0x210>
 8003200:	2302      	movs	r3, #2
 8003202:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003206:	e0a7      	b.n	8003358 <UART_SetConfig+0x210>
 8003208:	2304      	movs	r3, #4
 800320a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800320e:	e0a3      	b.n	8003358 <UART_SetConfig+0x210>
 8003210:	2308      	movs	r3, #8
 8003212:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003216:	e09f      	b.n	8003358 <UART_SetConfig+0x210>
 8003218:	2310      	movs	r3, #16
 800321a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800321e:	e09b      	b.n	8003358 <UART_SetConfig+0x210>
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a76      	ldr	r2, [pc, #472]	@ (8003400 <UART_SetConfig+0x2b8>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d138      	bne.n	800329c <UART_SetConfig+0x154>
 800322a:	4b74      	ldr	r3, [pc, #464]	@ (80033fc <UART_SetConfig+0x2b4>)
 800322c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003230:	f003 030c 	and.w	r3, r3, #12
 8003234:	2b0c      	cmp	r3, #12
 8003236:	d82d      	bhi.n	8003294 <UART_SetConfig+0x14c>
 8003238:	a201      	add	r2, pc, #4	@ (adr r2, 8003240 <UART_SetConfig+0xf8>)
 800323a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800323e:	bf00      	nop
 8003240:	08003275 	.word	0x08003275
 8003244:	08003295 	.word	0x08003295
 8003248:	08003295 	.word	0x08003295
 800324c:	08003295 	.word	0x08003295
 8003250:	08003285 	.word	0x08003285
 8003254:	08003295 	.word	0x08003295
 8003258:	08003295 	.word	0x08003295
 800325c:	08003295 	.word	0x08003295
 8003260:	0800327d 	.word	0x0800327d
 8003264:	08003295 	.word	0x08003295
 8003268:	08003295 	.word	0x08003295
 800326c:	08003295 	.word	0x08003295
 8003270:	0800328d 	.word	0x0800328d
 8003274:	2300      	movs	r3, #0
 8003276:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800327a:	e06d      	b.n	8003358 <UART_SetConfig+0x210>
 800327c:	2302      	movs	r3, #2
 800327e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003282:	e069      	b.n	8003358 <UART_SetConfig+0x210>
 8003284:	2304      	movs	r3, #4
 8003286:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800328a:	e065      	b.n	8003358 <UART_SetConfig+0x210>
 800328c:	2308      	movs	r3, #8
 800328e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003292:	e061      	b.n	8003358 <UART_SetConfig+0x210>
 8003294:	2310      	movs	r3, #16
 8003296:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800329a:	e05d      	b.n	8003358 <UART_SetConfig+0x210>
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a58      	ldr	r2, [pc, #352]	@ (8003404 <UART_SetConfig+0x2bc>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d125      	bne.n	80032f2 <UART_SetConfig+0x1aa>
 80032a6:	4b55      	ldr	r3, [pc, #340]	@ (80033fc <UART_SetConfig+0x2b4>)
 80032a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032ac:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80032b0:	2b30      	cmp	r3, #48	@ 0x30
 80032b2:	d016      	beq.n	80032e2 <UART_SetConfig+0x19a>
 80032b4:	2b30      	cmp	r3, #48	@ 0x30
 80032b6:	d818      	bhi.n	80032ea <UART_SetConfig+0x1a2>
 80032b8:	2b20      	cmp	r3, #32
 80032ba:	d00a      	beq.n	80032d2 <UART_SetConfig+0x18a>
 80032bc:	2b20      	cmp	r3, #32
 80032be:	d814      	bhi.n	80032ea <UART_SetConfig+0x1a2>
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d002      	beq.n	80032ca <UART_SetConfig+0x182>
 80032c4:	2b10      	cmp	r3, #16
 80032c6:	d008      	beq.n	80032da <UART_SetConfig+0x192>
 80032c8:	e00f      	b.n	80032ea <UART_SetConfig+0x1a2>
 80032ca:	2300      	movs	r3, #0
 80032cc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80032d0:	e042      	b.n	8003358 <UART_SetConfig+0x210>
 80032d2:	2302      	movs	r3, #2
 80032d4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80032d8:	e03e      	b.n	8003358 <UART_SetConfig+0x210>
 80032da:	2304      	movs	r3, #4
 80032dc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80032e0:	e03a      	b.n	8003358 <UART_SetConfig+0x210>
 80032e2:	2308      	movs	r3, #8
 80032e4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80032e8:	e036      	b.n	8003358 <UART_SetConfig+0x210>
 80032ea:	2310      	movs	r3, #16
 80032ec:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80032f0:	e032      	b.n	8003358 <UART_SetConfig+0x210>
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4a3f      	ldr	r2, [pc, #252]	@ (80033f4 <UART_SetConfig+0x2ac>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d12a      	bne.n	8003352 <UART_SetConfig+0x20a>
 80032fc:	4b3f      	ldr	r3, [pc, #252]	@ (80033fc <UART_SetConfig+0x2b4>)
 80032fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003302:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003306:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800330a:	d01a      	beq.n	8003342 <UART_SetConfig+0x1fa>
 800330c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003310:	d81b      	bhi.n	800334a <UART_SetConfig+0x202>
 8003312:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003316:	d00c      	beq.n	8003332 <UART_SetConfig+0x1ea>
 8003318:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800331c:	d815      	bhi.n	800334a <UART_SetConfig+0x202>
 800331e:	2b00      	cmp	r3, #0
 8003320:	d003      	beq.n	800332a <UART_SetConfig+0x1e2>
 8003322:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003326:	d008      	beq.n	800333a <UART_SetConfig+0x1f2>
 8003328:	e00f      	b.n	800334a <UART_SetConfig+0x202>
 800332a:	2300      	movs	r3, #0
 800332c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003330:	e012      	b.n	8003358 <UART_SetConfig+0x210>
 8003332:	2302      	movs	r3, #2
 8003334:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003338:	e00e      	b.n	8003358 <UART_SetConfig+0x210>
 800333a:	2304      	movs	r3, #4
 800333c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003340:	e00a      	b.n	8003358 <UART_SetConfig+0x210>
 8003342:	2308      	movs	r3, #8
 8003344:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003348:	e006      	b.n	8003358 <UART_SetConfig+0x210>
 800334a:	2310      	movs	r3, #16
 800334c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003350:	e002      	b.n	8003358 <UART_SetConfig+0x210>
 8003352:	2310      	movs	r3, #16
 8003354:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4a25      	ldr	r2, [pc, #148]	@ (80033f4 <UART_SetConfig+0x2ac>)
 800335e:	4293      	cmp	r3, r2
 8003360:	f040 808a 	bne.w	8003478 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003364:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003368:	2b08      	cmp	r3, #8
 800336a:	d824      	bhi.n	80033b6 <UART_SetConfig+0x26e>
 800336c:	a201      	add	r2, pc, #4	@ (adr r2, 8003374 <UART_SetConfig+0x22c>)
 800336e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003372:	bf00      	nop
 8003374:	08003399 	.word	0x08003399
 8003378:	080033b7 	.word	0x080033b7
 800337c:	080033a1 	.word	0x080033a1
 8003380:	080033b7 	.word	0x080033b7
 8003384:	080033a7 	.word	0x080033a7
 8003388:	080033b7 	.word	0x080033b7
 800338c:	080033b7 	.word	0x080033b7
 8003390:	080033b7 	.word	0x080033b7
 8003394:	080033af 	.word	0x080033af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003398:	f7fe fec4 	bl	8002124 <HAL_RCC_GetPCLK1Freq>
 800339c:	61f8      	str	r0, [r7, #28]
        break;
 800339e:	e010      	b.n	80033c2 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80033a0:	4b19      	ldr	r3, [pc, #100]	@ (8003408 <UART_SetConfig+0x2c0>)
 80033a2:	61fb      	str	r3, [r7, #28]
        break;
 80033a4:	e00d      	b.n	80033c2 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80033a6:	f7fe fe25 	bl	8001ff4 <HAL_RCC_GetSysClockFreq>
 80033aa:	61f8      	str	r0, [r7, #28]
        break;
 80033ac:	e009      	b.n	80033c2 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80033ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80033b2:	61fb      	str	r3, [r7, #28]
        break;
 80033b4:	e005      	b.n	80033c2 <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 80033b6:	2300      	movs	r3, #0
 80033b8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80033ba:	2301      	movs	r3, #1
 80033bc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80033c0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80033c2:	69fb      	ldr	r3, [r7, #28]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	f000 8109 	beq.w	80035dc <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	685a      	ldr	r2, [r3, #4]
 80033ce:	4613      	mov	r3, r2
 80033d0:	005b      	lsls	r3, r3, #1
 80033d2:	4413      	add	r3, r2
 80033d4:	69fa      	ldr	r2, [r7, #28]
 80033d6:	429a      	cmp	r2, r3
 80033d8:	d305      	bcc.n	80033e6 <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80033e0:	69fa      	ldr	r2, [r7, #28]
 80033e2:	429a      	cmp	r2, r3
 80033e4:	d912      	bls.n	800340c <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 80033e6:	2301      	movs	r3, #1
 80033e8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80033ec:	e0f6      	b.n	80035dc <UART_SetConfig+0x494>
 80033ee:	bf00      	nop
 80033f0:	efff69f3 	.word	0xefff69f3
 80033f4:	40008000 	.word	0x40008000
 80033f8:	40013800 	.word	0x40013800
 80033fc:	40021000 	.word	0x40021000
 8003400:	40004400 	.word	0x40004400
 8003404:	40004800 	.word	0x40004800
 8003408:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800340c:	69fb      	ldr	r3, [r7, #28]
 800340e:	2200      	movs	r2, #0
 8003410:	461c      	mov	r4, r3
 8003412:	4615      	mov	r5, r2
 8003414:	f04f 0200 	mov.w	r2, #0
 8003418:	f04f 0300 	mov.w	r3, #0
 800341c:	022b      	lsls	r3, r5, #8
 800341e:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8003422:	0222      	lsls	r2, r4, #8
 8003424:	68f9      	ldr	r1, [r7, #12]
 8003426:	6849      	ldr	r1, [r1, #4]
 8003428:	0849      	lsrs	r1, r1, #1
 800342a:	2000      	movs	r0, #0
 800342c:	4688      	mov	r8, r1
 800342e:	4681      	mov	r9, r0
 8003430:	eb12 0a08 	adds.w	sl, r2, r8
 8003434:	eb43 0b09 	adc.w	fp, r3, r9
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	2200      	movs	r2, #0
 800343e:	603b      	str	r3, [r7, #0]
 8003440:	607a      	str	r2, [r7, #4]
 8003442:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003446:	4650      	mov	r0, sl
 8003448:	4659      	mov	r1, fp
 800344a:	f7fc ff19 	bl	8000280 <__aeabi_uldivmod>
 800344e:	4602      	mov	r2, r0
 8003450:	460b      	mov	r3, r1
 8003452:	4613      	mov	r3, r2
 8003454:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003456:	69bb      	ldr	r3, [r7, #24]
 8003458:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800345c:	d308      	bcc.n	8003470 <UART_SetConfig+0x328>
 800345e:	69bb      	ldr	r3, [r7, #24]
 8003460:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003464:	d204      	bcs.n	8003470 <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	69ba      	ldr	r2, [r7, #24]
 800346c:	60da      	str	r2, [r3, #12]
 800346e:	e0b5      	b.n	80035dc <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 8003470:	2301      	movs	r3, #1
 8003472:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003476:	e0b1      	b.n	80035dc <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	69db      	ldr	r3, [r3, #28]
 800347c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003480:	d15d      	bne.n	800353e <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 8003482:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003486:	2b08      	cmp	r3, #8
 8003488:	d827      	bhi.n	80034da <UART_SetConfig+0x392>
 800348a:	a201      	add	r2, pc, #4	@ (adr r2, 8003490 <UART_SetConfig+0x348>)
 800348c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003490:	080034b5 	.word	0x080034b5
 8003494:	080034bd 	.word	0x080034bd
 8003498:	080034c5 	.word	0x080034c5
 800349c:	080034db 	.word	0x080034db
 80034a0:	080034cb 	.word	0x080034cb
 80034a4:	080034db 	.word	0x080034db
 80034a8:	080034db 	.word	0x080034db
 80034ac:	080034db 	.word	0x080034db
 80034b0:	080034d3 	.word	0x080034d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80034b4:	f7fe fe36 	bl	8002124 <HAL_RCC_GetPCLK1Freq>
 80034b8:	61f8      	str	r0, [r7, #28]
        break;
 80034ba:	e014      	b.n	80034e6 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80034bc:	f7fe fe48 	bl	8002150 <HAL_RCC_GetPCLK2Freq>
 80034c0:	61f8      	str	r0, [r7, #28]
        break;
 80034c2:	e010      	b.n	80034e6 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80034c4:	4b4c      	ldr	r3, [pc, #304]	@ (80035f8 <UART_SetConfig+0x4b0>)
 80034c6:	61fb      	str	r3, [r7, #28]
        break;
 80034c8:	e00d      	b.n	80034e6 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80034ca:	f7fe fd93 	bl	8001ff4 <HAL_RCC_GetSysClockFreq>
 80034ce:	61f8      	str	r0, [r7, #28]
        break;
 80034d0:	e009      	b.n	80034e6 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80034d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80034d6:	61fb      	str	r3, [r7, #28]
        break;
 80034d8:	e005      	b.n	80034e6 <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 80034da:	2300      	movs	r3, #0
 80034dc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80034de:	2301      	movs	r3, #1
 80034e0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80034e4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80034e6:	69fb      	ldr	r3, [r7, #28]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d077      	beq.n	80035dc <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80034ec:	69fb      	ldr	r3, [r7, #28]
 80034ee:	005a      	lsls	r2, r3, #1
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	085b      	lsrs	r3, r3, #1
 80034f6:	441a      	add	r2, r3
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003500:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003502:	69bb      	ldr	r3, [r7, #24]
 8003504:	2b0f      	cmp	r3, #15
 8003506:	d916      	bls.n	8003536 <UART_SetConfig+0x3ee>
 8003508:	69bb      	ldr	r3, [r7, #24]
 800350a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800350e:	d212      	bcs.n	8003536 <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003510:	69bb      	ldr	r3, [r7, #24]
 8003512:	b29b      	uxth	r3, r3
 8003514:	f023 030f 	bic.w	r3, r3, #15
 8003518:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800351a:	69bb      	ldr	r3, [r7, #24]
 800351c:	085b      	lsrs	r3, r3, #1
 800351e:	b29b      	uxth	r3, r3
 8003520:	f003 0307 	and.w	r3, r3, #7
 8003524:	b29a      	uxth	r2, r3
 8003526:	8afb      	ldrh	r3, [r7, #22]
 8003528:	4313      	orrs	r3, r2
 800352a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	8afa      	ldrh	r2, [r7, #22]
 8003532:	60da      	str	r2, [r3, #12]
 8003534:	e052      	b.n	80035dc <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800353c:	e04e      	b.n	80035dc <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 800353e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003542:	2b08      	cmp	r3, #8
 8003544:	d827      	bhi.n	8003596 <UART_SetConfig+0x44e>
 8003546:	a201      	add	r2, pc, #4	@ (adr r2, 800354c <UART_SetConfig+0x404>)
 8003548:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800354c:	08003571 	.word	0x08003571
 8003550:	08003579 	.word	0x08003579
 8003554:	08003581 	.word	0x08003581
 8003558:	08003597 	.word	0x08003597
 800355c:	08003587 	.word	0x08003587
 8003560:	08003597 	.word	0x08003597
 8003564:	08003597 	.word	0x08003597
 8003568:	08003597 	.word	0x08003597
 800356c:	0800358f 	.word	0x0800358f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003570:	f7fe fdd8 	bl	8002124 <HAL_RCC_GetPCLK1Freq>
 8003574:	61f8      	str	r0, [r7, #28]
        break;
 8003576:	e014      	b.n	80035a2 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003578:	f7fe fdea 	bl	8002150 <HAL_RCC_GetPCLK2Freq>
 800357c:	61f8      	str	r0, [r7, #28]
        break;
 800357e:	e010      	b.n	80035a2 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003580:	4b1d      	ldr	r3, [pc, #116]	@ (80035f8 <UART_SetConfig+0x4b0>)
 8003582:	61fb      	str	r3, [r7, #28]
        break;
 8003584:	e00d      	b.n	80035a2 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003586:	f7fe fd35 	bl	8001ff4 <HAL_RCC_GetSysClockFreq>
 800358a:	61f8      	str	r0, [r7, #28]
        break;
 800358c:	e009      	b.n	80035a2 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800358e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003592:	61fb      	str	r3, [r7, #28]
        break;
 8003594:	e005      	b.n	80035a2 <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 8003596:	2300      	movs	r3, #0
 8003598:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800359a:	2301      	movs	r3, #1
 800359c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80035a0:	bf00      	nop
    }

    if (pclk != 0U)
 80035a2:	69fb      	ldr	r3, [r7, #28]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d019      	beq.n	80035dc <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	085a      	lsrs	r2, r3, #1
 80035ae:	69fb      	ldr	r3, [r7, #28]
 80035b0:	441a      	add	r2, r3
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80035ba:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80035bc:	69bb      	ldr	r3, [r7, #24]
 80035be:	2b0f      	cmp	r3, #15
 80035c0:	d909      	bls.n	80035d6 <UART_SetConfig+0x48e>
 80035c2:	69bb      	ldr	r3, [r7, #24]
 80035c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035c8:	d205      	bcs.n	80035d6 <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80035ca:	69bb      	ldr	r3, [r7, #24]
 80035cc:	b29a      	uxth	r2, r3
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	60da      	str	r2, [r3, #12]
 80035d4:	e002      	b.n	80035dc <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 80035d6:	2301      	movs	r3, #1
 80035d8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	2200      	movs	r2, #0
 80035e0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	2200      	movs	r2, #0
 80035e6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80035e8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80035ec:	4618      	mov	r0, r3
 80035ee:	3728      	adds	r7, #40	@ 0x28
 80035f0:	46bd      	mov	sp, r7
 80035f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80035f6:	bf00      	nop
 80035f8:	00f42400 	.word	0x00f42400

080035fc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80035fc:	b480      	push	{r7}
 80035fe:	b083      	sub	sp, #12
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003608:	f003 0308 	and.w	r3, r3, #8
 800360c:	2b00      	cmp	r3, #0
 800360e:	d00a      	beq.n	8003626 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	430a      	orrs	r2, r1
 8003624:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800362a:	f003 0301 	and.w	r3, r3, #1
 800362e:	2b00      	cmp	r3, #0
 8003630:	d00a      	beq.n	8003648 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	430a      	orrs	r2, r1
 8003646:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800364c:	f003 0302 	and.w	r3, r3, #2
 8003650:	2b00      	cmp	r3, #0
 8003652:	d00a      	beq.n	800366a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	430a      	orrs	r2, r1
 8003668:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800366e:	f003 0304 	and.w	r3, r3, #4
 8003672:	2b00      	cmp	r3, #0
 8003674:	d00a      	beq.n	800368c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	430a      	orrs	r2, r1
 800368a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003690:	f003 0310 	and.w	r3, r3, #16
 8003694:	2b00      	cmp	r3, #0
 8003696:	d00a      	beq.n	80036ae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	689b      	ldr	r3, [r3, #8]
 800369e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	430a      	orrs	r2, r1
 80036ac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036b2:	f003 0320 	and.w	r3, r3, #32
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d00a      	beq.n	80036d0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	689b      	ldr	r3, [r3, #8]
 80036c0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	430a      	orrs	r2, r1
 80036ce:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d01a      	beq.n	8003712 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	430a      	orrs	r2, r1
 80036f0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80036fa:	d10a      	bne.n	8003712 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	430a      	orrs	r2, r1
 8003710:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003716:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800371a:	2b00      	cmp	r3, #0
 800371c:	d00a      	beq.n	8003734 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	430a      	orrs	r2, r1
 8003732:	605a      	str	r2, [r3, #4]
  }
}
 8003734:	bf00      	nop
 8003736:	370c      	adds	r7, #12
 8003738:	46bd      	mov	sp, r7
 800373a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373e:	4770      	bx	lr

08003740 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b098      	sub	sp, #96	@ 0x60
 8003744:	af02      	add	r7, sp, #8
 8003746:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2200      	movs	r2, #0
 800374c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003750:	f7fd fbaa 	bl	8000ea8 <HAL_GetTick>
 8003754:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f003 0308 	and.w	r3, r3, #8
 8003760:	2b08      	cmp	r3, #8
 8003762:	d12e      	bne.n	80037c2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003764:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003768:	9300      	str	r3, [sp, #0]
 800376a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800376c:	2200      	movs	r2, #0
 800376e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003772:	6878      	ldr	r0, [r7, #4]
 8003774:	f000 f88c 	bl	8003890 <UART_WaitOnFlagUntilTimeout>
 8003778:	4603      	mov	r3, r0
 800377a:	2b00      	cmp	r3, #0
 800377c:	d021      	beq.n	80037c2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003784:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003786:	e853 3f00 	ldrex	r3, [r3]
 800378a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800378c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800378e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003792:	653b      	str	r3, [r7, #80]	@ 0x50
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	461a      	mov	r2, r3
 800379a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800379c:	647b      	str	r3, [r7, #68]	@ 0x44
 800379e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037a0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80037a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80037a4:	e841 2300 	strex	r3, r2, [r1]
 80037a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80037aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d1e6      	bne.n	800377e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2220      	movs	r2, #32
 80037b4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2200      	movs	r2, #0
 80037ba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80037be:	2303      	movs	r3, #3
 80037c0:	e062      	b.n	8003888 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f003 0304 	and.w	r3, r3, #4
 80037cc:	2b04      	cmp	r3, #4
 80037ce:	d149      	bne.n	8003864 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80037d0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80037d4:	9300      	str	r3, [sp, #0]
 80037d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80037d8:	2200      	movs	r2, #0
 80037da:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80037de:	6878      	ldr	r0, [r7, #4]
 80037e0:	f000 f856 	bl	8003890 <UART_WaitOnFlagUntilTimeout>
 80037e4:	4603      	mov	r3, r0
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d03c      	beq.n	8003864 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037f2:	e853 3f00 	ldrex	r3, [r3]
 80037f6:	623b      	str	r3, [r7, #32]
   return(result);
 80037f8:	6a3b      	ldr	r3, [r7, #32]
 80037fa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80037fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	461a      	mov	r2, r3
 8003806:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003808:	633b      	str	r3, [r7, #48]	@ 0x30
 800380a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800380c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800380e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003810:	e841 2300 	strex	r3, r2, [r1]
 8003814:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003816:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003818:	2b00      	cmp	r3, #0
 800381a:	d1e6      	bne.n	80037ea <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	3308      	adds	r3, #8
 8003822:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003824:	693b      	ldr	r3, [r7, #16]
 8003826:	e853 3f00 	ldrex	r3, [r3]
 800382a:	60fb      	str	r3, [r7, #12]
   return(result);
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	f023 0301 	bic.w	r3, r3, #1
 8003832:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	3308      	adds	r3, #8
 800383a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800383c:	61fa      	str	r2, [r7, #28]
 800383e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003840:	69b9      	ldr	r1, [r7, #24]
 8003842:	69fa      	ldr	r2, [r7, #28]
 8003844:	e841 2300 	strex	r3, r2, [r1]
 8003848:	617b      	str	r3, [r7, #20]
   return(result);
 800384a:	697b      	ldr	r3, [r7, #20]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d1e5      	bne.n	800381c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2220      	movs	r2, #32
 8003854:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2200      	movs	r2, #0
 800385c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003860:	2303      	movs	r3, #3
 8003862:	e011      	b.n	8003888 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2220      	movs	r2, #32
 8003868:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2220      	movs	r2, #32
 800386e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2200      	movs	r2, #0
 8003876:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2200      	movs	r2, #0
 800387c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2200      	movs	r2, #0
 8003882:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8003886:	2300      	movs	r3, #0
}
 8003888:	4618      	mov	r0, r3
 800388a:	3758      	adds	r7, #88	@ 0x58
 800388c:	46bd      	mov	sp, r7
 800388e:	bd80      	pop	{r7, pc}

08003890 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b084      	sub	sp, #16
 8003894:	af00      	add	r7, sp, #0
 8003896:	60f8      	str	r0, [r7, #12]
 8003898:	60b9      	str	r1, [r7, #8]
 800389a:	603b      	str	r3, [r7, #0]
 800389c:	4613      	mov	r3, r2
 800389e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80038a0:	e04f      	b.n	8003942 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038a2:	69bb      	ldr	r3, [r7, #24]
 80038a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038a8:	d04b      	beq.n	8003942 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038aa:	f7fd fafd 	bl	8000ea8 <HAL_GetTick>
 80038ae:	4602      	mov	r2, r0
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	1ad3      	subs	r3, r2, r3
 80038b4:	69ba      	ldr	r2, [r7, #24]
 80038b6:	429a      	cmp	r2, r3
 80038b8:	d302      	bcc.n	80038c0 <UART_WaitOnFlagUntilTimeout+0x30>
 80038ba:	69bb      	ldr	r3, [r7, #24]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d101      	bne.n	80038c4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80038c0:	2303      	movs	r3, #3
 80038c2:	e04e      	b.n	8003962 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f003 0304 	and.w	r3, r3, #4
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d037      	beq.n	8003942 <UART_WaitOnFlagUntilTimeout+0xb2>
 80038d2:	68bb      	ldr	r3, [r7, #8]
 80038d4:	2b80      	cmp	r3, #128	@ 0x80
 80038d6:	d034      	beq.n	8003942 <UART_WaitOnFlagUntilTimeout+0xb2>
 80038d8:	68bb      	ldr	r3, [r7, #8]
 80038da:	2b40      	cmp	r3, #64	@ 0x40
 80038dc:	d031      	beq.n	8003942 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	69db      	ldr	r3, [r3, #28]
 80038e4:	f003 0308 	and.w	r3, r3, #8
 80038e8:	2b08      	cmp	r3, #8
 80038ea:	d110      	bne.n	800390e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	2208      	movs	r2, #8
 80038f2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80038f4:	68f8      	ldr	r0, [r7, #12]
 80038f6:	f000 f8ff 	bl	8003af8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	2208      	movs	r2, #8
 80038fe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	2200      	movs	r2, #0
 8003906:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800390a:	2301      	movs	r3, #1
 800390c:	e029      	b.n	8003962 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	69db      	ldr	r3, [r3, #28]
 8003914:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003918:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800391c:	d111      	bne.n	8003942 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003926:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003928:	68f8      	ldr	r0, [r7, #12]
 800392a:	f000 f8e5 	bl	8003af8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	2220      	movs	r2, #32
 8003932:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	2200      	movs	r2, #0
 800393a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800393e:	2303      	movs	r3, #3
 8003940:	e00f      	b.n	8003962 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	69da      	ldr	r2, [r3, #28]
 8003948:	68bb      	ldr	r3, [r7, #8]
 800394a:	4013      	ands	r3, r2
 800394c:	68ba      	ldr	r2, [r7, #8]
 800394e:	429a      	cmp	r2, r3
 8003950:	bf0c      	ite	eq
 8003952:	2301      	moveq	r3, #1
 8003954:	2300      	movne	r3, #0
 8003956:	b2db      	uxtb	r3, r3
 8003958:	461a      	mov	r2, r3
 800395a:	79fb      	ldrb	r3, [r7, #7]
 800395c:	429a      	cmp	r2, r3
 800395e:	d0a0      	beq.n	80038a2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003960:	2300      	movs	r3, #0
}
 8003962:	4618      	mov	r0, r3
 8003964:	3710      	adds	r7, #16
 8003966:	46bd      	mov	sp, r7
 8003968:	bd80      	pop	{r7, pc}
	...

0800396c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800396c:	b480      	push	{r7}
 800396e:	b097      	sub	sp, #92	@ 0x5c
 8003970:	af00      	add	r7, sp, #0
 8003972:	60f8      	str	r0, [r7, #12]
 8003974:	60b9      	str	r1, [r7, #8]
 8003976:	4613      	mov	r3, r2
 8003978:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	68ba      	ldr	r2, [r7, #8]
 800397e:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	88fa      	ldrh	r2, [r7, #6]
 8003984:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	88fa      	ldrh	r2, [r7, #6]
 800398c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	2200      	movs	r2, #0
 8003994:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	689b      	ldr	r3, [r3, #8]
 800399a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800399e:	d10e      	bne.n	80039be <UART_Start_Receive_IT+0x52>
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	691b      	ldr	r3, [r3, #16]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d105      	bne.n	80039b4 <UART_Start_Receive_IT+0x48>
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80039ae:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80039b2:	e02d      	b.n	8003a10 <UART_Start_Receive_IT+0xa4>
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	22ff      	movs	r2, #255	@ 0xff
 80039b8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80039bc:	e028      	b.n	8003a10 <UART_Start_Receive_IT+0xa4>
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	689b      	ldr	r3, [r3, #8]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d10d      	bne.n	80039e2 <UART_Start_Receive_IT+0x76>
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	691b      	ldr	r3, [r3, #16]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d104      	bne.n	80039d8 <UART_Start_Receive_IT+0x6c>
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	22ff      	movs	r2, #255	@ 0xff
 80039d2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80039d6:	e01b      	b.n	8003a10 <UART_Start_Receive_IT+0xa4>
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	227f      	movs	r2, #127	@ 0x7f
 80039dc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80039e0:	e016      	b.n	8003a10 <UART_Start_Receive_IT+0xa4>
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	689b      	ldr	r3, [r3, #8]
 80039e6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80039ea:	d10d      	bne.n	8003a08 <UART_Start_Receive_IT+0x9c>
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	691b      	ldr	r3, [r3, #16]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d104      	bne.n	80039fe <UART_Start_Receive_IT+0x92>
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	227f      	movs	r2, #127	@ 0x7f
 80039f8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80039fc:	e008      	b.n	8003a10 <UART_Start_Receive_IT+0xa4>
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	223f      	movs	r2, #63	@ 0x3f
 8003a02:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003a06:	e003      	b.n	8003a10 <UART_Start_Receive_IT+0xa4>
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	2200      	movs	r2, #0
 8003a14:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	2222      	movs	r2, #34	@ 0x22
 8003a1c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	3308      	adds	r3, #8
 8003a26:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003a2a:	e853 3f00 	ldrex	r3, [r3]
 8003a2e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003a30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a32:	f043 0301 	orr.w	r3, r3, #1
 8003a36:	657b      	str	r3, [r7, #84]	@ 0x54
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	3308      	adds	r3, #8
 8003a3e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003a40:	64ba      	str	r2, [r7, #72]	@ 0x48
 8003a42:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a44:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8003a46:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003a48:	e841 2300 	strex	r3, r2, [r1]
 8003a4c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8003a4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d1e5      	bne.n	8003a20 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	689b      	ldr	r3, [r3, #8]
 8003a58:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a5c:	d107      	bne.n	8003a6e <UART_Start_Receive_IT+0x102>
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	691b      	ldr	r3, [r3, #16]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d103      	bne.n	8003a6e <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	4a21      	ldr	r2, [pc, #132]	@ (8003af0 <UART_Start_Receive_IT+0x184>)
 8003a6a:	669a      	str	r2, [r3, #104]	@ 0x68
 8003a6c:	e002      	b.n	8003a74 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	4a20      	ldr	r2, [pc, #128]	@ (8003af4 <UART_Start_Receive_IT+0x188>)
 8003a72:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	691b      	ldr	r3, [r3, #16]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d019      	beq.n	8003ab0 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a84:	e853 3f00 	ldrex	r3, [r3]
 8003a88:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a8c:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8003a90:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	461a      	mov	r2, r3
 8003a98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003a9a:	637b      	str	r3, [r7, #52]	@ 0x34
 8003a9c:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a9e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003aa0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003aa2:	e841 2300 	strex	r3, r2, [r1]
 8003aa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8003aa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d1e6      	bne.n	8003a7c <UART_Start_Receive_IT+0x110>
 8003aae:	e018      	b.n	8003ae2 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ab6:	697b      	ldr	r3, [r7, #20]
 8003ab8:	e853 3f00 	ldrex	r3, [r3]
 8003abc:	613b      	str	r3, [r7, #16]
   return(result);
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	f043 0320 	orr.w	r3, r3, #32
 8003ac4:	653b      	str	r3, [r7, #80]	@ 0x50
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	461a      	mov	r2, r3
 8003acc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003ace:	623b      	str	r3, [r7, #32]
 8003ad0:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ad2:	69f9      	ldr	r1, [r7, #28]
 8003ad4:	6a3a      	ldr	r2, [r7, #32]
 8003ad6:	e841 2300 	strex	r3, r2, [r1]
 8003ada:	61bb      	str	r3, [r7, #24]
   return(result);
 8003adc:	69bb      	ldr	r3, [r7, #24]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d1e6      	bne.n	8003ab0 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8003ae2:	2300      	movs	r3, #0
}
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	375c      	adds	r7, #92	@ 0x5c
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aee:	4770      	bx	lr
 8003af0:	08003dfd 	.word	0x08003dfd
 8003af4:	08003c41 	.word	0x08003c41

08003af8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003af8:	b480      	push	{r7}
 8003afa:	b095      	sub	sp, #84	@ 0x54
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b08:	e853 3f00 	ldrex	r3, [r3]
 8003b0c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003b0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b10:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003b14:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	461a      	mov	r2, r3
 8003b1c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003b1e:	643b      	str	r3, [r7, #64]	@ 0x40
 8003b20:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b22:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003b24:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003b26:	e841 2300 	strex	r3, r2, [r1]
 8003b2a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003b2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d1e6      	bne.n	8003b00 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	3308      	adds	r3, #8
 8003b38:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b3a:	6a3b      	ldr	r3, [r7, #32]
 8003b3c:	e853 3f00 	ldrex	r3, [r3]
 8003b40:	61fb      	str	r3, [r7, #28]
   return(result);
 8003b42:	69fb      	ldr	r3, [r7, #28]
 8003b44:	f023 0301 	bic.w	r3, r3, #1
 8003b48:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	3308      	adds	r3, #8
 8003b50:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003b52:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003b54:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b56:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003b58:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b5a:	e841 2300 	strex	r3, r2, [r1]
 8003b5e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003b60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d1e5      	bne.n	8003b32 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b6a:	2b01      	cmp	r3, #1
 8003b6c:	d118      	bne.n	8003ba0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	e853 3f00 	ldrex	r3, [r3]
 8003b7a:	60bb      	str	r3, [r7, #8]
   return(result);
 8003b7c:	68bb      	ldr	r3, [r7, #8]
 8003b7e:	f023 0310 	bic.w	r3, r3, #16
 8003b82:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	461a      	mov	r2, r3
 8003b8a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003b8c:	61bb      	str	r3, [r7, #24]
 8003b8e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b90:	6979      	ldr	r1, [r7, #20]
 8003b92:	69ba      	ldr	r2, [r7, #24]
 8003b94:	e841 2300 	strex	r3, r2, [r1]
 8003b98:	613b      	str	r3, [r7, #16]
   return(result);
 8003b9a:	693b      	ldr	r3, [r7, #16]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d1e6      	bne.n	8003b6e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2220      	movs	r2, #32
 8003ba4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2200      	movs	r2, #0
 8003bac:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003bb4:	bf00      	nop
 8003bb6:	3754      	adds	r7, #84	@ 0x54
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bbe:	4770      	bx	lr

08003bc0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b084      	sub	sp, #16
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bcc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003bde:	68f8      	ldr	r0, [r7, #12]
 8003be0:	f7ff fa9c 	bl	800311c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003be4:	bf00      	nop
 8003be6:	3710      	adds	r7, #16
 8003be8:	46bd      	mov	sp, r7
 8003bea:	bd80      	pop	{r7, pc}

08003bec <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b088      	sub	sp, #32
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	e853 3f00 	ldrex	r3, [r3]
 8003c00:	60bb      	str	r3, [r7, #8]
   return(result);
 8003c02:	68bb      	ldr	r3, [r7, #8]
 8003c04:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003c08:	61fb      	str	r3, [r7, #28]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	461a      	mov	r2, r3
 8003c10:	69fb      	ldr	r3, [r7, #28]
 8003c12:	61bb      	str	r3, [r7, #24]
 8003c14:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c16:	6979      	ldr	r1, [r7, #20]
 8003c18:	69ba      	ldr	r2, [r7, #24]
 8003c1a:	e841 2300 	strex	r3, r2, [r1]
 8003c1e:	613b      	str	r3, [r7, #16]
   return(result);
 8003c20:	693b      	ldr	r3, [r7, #16]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d1e6      	bne.n	8003bf4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	2220      	movs	r2, #32
 8003c2a:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2200      	movs	r2, #0
 8003c30:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003c32:	6878      	ldr	r0, [r7, #4]
 8003c34:	f7ff fa68 	bl	8003108 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003c38:	bf00      	nop
 8003c3a:	3720      	adds	r7, #32
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	bd80      	pop	{r7, pc}

08003c40 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b09c      	sub	sp, #112	@ 0x70
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003c4e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c58:	2b22      	cmp	r3, #34	@ 0x22
 8003c5a:	f040 80be 	bne.w	8003dda <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8003c64:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003c68:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8003c6c:	b2d9      	uxtb	r1, r3
 8003c6e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8003c72:	b2da      	uxtb	r2, r3
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c78:	400a      	ands	r2, r1
 8003c7a:	b2d2      	uxtb	r2, r2
 8003c7c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c82:	1c5a      	adds	r2, r3, #1
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003c8e:	b29b      	uxth	r3, r3
 8003c90:	3b01      	subs	r3, #1
 8003c92:	b29a      	uxth	r2, r3
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003ca0:	b29b      	uxth	r3, r3
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	f040 80a3 	bne.w	8003dee <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003cb0:	e853 3f00 	ldrex	r3, [r3]
 8003cb4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003cb6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003cb8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003cbc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	461a      	mov	r2, r3
 8003cc4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003cc6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003cc8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cca:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003ccc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003cce:	e841 2300 	strex	r3, r2, [r1]
 8003cd2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003cd4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d1e6      	bne.n	8003ca8 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	3308      	adds	r3, #8
 8003ce0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ce2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ce4:	e853 3f00 	ldrex	r3, [r3]
 8003ce8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003cea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cec:	f023 0301 	bic.w	r3, r3, #1
 8003cf0:	667b      	str	r3, [r7, #100]	@ 0x64
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	3308      	adds	r3, #8
 8003cf8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003cfa:	647a      	str	r2, [r7, #68]	@ 0x44
 8003cfc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cfe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003d00:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003d02:	e841 2300 	strex	r3, r2, [r1]
 8003d06:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003d08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d1e5      	bne.n	8003cda <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2220      	movs	r2, #32
 8003d12:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2200      	movs	r2, #0
 8003d20:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4a34      	ldr	r2, [pc, #208]	@ (8003df8 <UART_RxISR_8BIT+0x1b8>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d01f      	beq.n	8003d6c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	685b      	ldr	r3, [r3, #4]
 8003d32:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d018      	beq.n	8003d6c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d42:	e853 3f00 	ldrex	r3, [r3]
 8003d46:	623b      	str	r3, [r7, #32]
   return(result);
 8003d48:	6a3b      	ldr	r3, [r7, #32]
 8003d4a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003d4e:	663b      	str	r3, [r7, #96]	@ 0x60
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	461a      	mov	r2, r3
 8003d56:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003d58:	633b      	str	r3, [r7, #48]	@ 0x30
 8003d5a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d5c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003d5e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d60:	e841 2300 	strex	r3, r2, [r1]
 8003d64:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003d66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d1e6      	bne.n	8003d3a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d70:	2b01      	cmp	r3, #1
 8003d72:	d12e      	bne.n	8003dd2 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2200      	movs	r2, #0
 8003d78:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d80:	693b      	ldr	r3, [r7, #16]
 8003d82:	e853 3f00 	ldrex	r3, [r3]
 8003d86:	60fb      	str	r3, [r7, #12]
   return(result);
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	f023 0310 	bic.w	r3, r3, #16
 8003d8e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	461a      	mov	r2, r3
 8003d96:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003d98:	61fb      	str	r3, [r7, #28]
 8003d9a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d9c:	69b9      	ldr	r1, [r7, #24]
 8003d9e:	69fa      	ldr	r2, [r7, #28]
 8003da0:	e841 2300 	strex	r3, r2, [r1]
 8003da4:	617b      	str	r3, [r7, #20]
   return(result);
 8003da6:	697b      	ldr	r3, [r7, #20]
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d1e6      	bne.n	8003d7a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	69db      	ldr	r3, [r3, #28]
 8003db2:	f003 0310 	and.w	r3, r3, #16
 8003db6:	2b10      	cmp	r3, #16
 8003db8:	d103      	bne.n	8003dc2 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	2210      	movs	r2, #16
 8003dc0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003dc8:	4619      	mov	r1, r3
 8003dca:	6878      	ldr	r0, [r7, #4]
 8003dcc:	f7ff f9b0 	bl	8003130 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003dd0:	e00d      	b.n	8003dee <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8003dd2:	6878      	ldr	r0, [r7, #4]
 8003dd4:	f7fc fd6c 	bl	80008b0 <HAL_UART_RxCpltCallback>
}
 8003dd8:	e009      	b.n	8003dee <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	8b1b      	ldrh	r3, [r3, #24]
 8003de0:	b29a      	uxth	r2, r3
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f042 0208 	orr.w	r2, r2, #8
 8003dea:	b292      	uxth	r2, r2
 8003dec:	831a      	strh	r2, [r3, #24]
}
 8003dee:	bf00      	nop
 8003df0:	3770      	adds	r7, #112	@ 0x70
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bd80      	pop	{r7, pc}
 8003df6:	bf00      	nop
 8003df8:	40008000 	.word	0x40008000

08003dfc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b09c      	sub	sp, #112	@ 0x70
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003e0a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e14:	2b22      	cmp	r3, #34	@ 0x22
 8003e16:	f040 80be 	bne.w	8003f96 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8003e20:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e28:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8003e2a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8003e2e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8003e32:	4013      	ands	r3, r2
 8003e34:	b29a      	uxth	r2, r3
 8003e36:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003e38:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e3e:	1c9a      	adds	r2, r3, #2
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003e4a:	b29b      	uxth	r3, r3
 8003e4c:	3b01      	subs	r3, #1
 8003e4e:	b29a      	uxth	r2, r3
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003e5c:	b29b      	uxth	r3, r3
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	f040 80a3 	bne.w	8003faa <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e6a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003e6c:	e853 3f00 	ldrex	r3, [r3]
 8003e70:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8003e72:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003e74:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003e78:	667b      	str	r3, [r7, #100]	@ 0x64
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	461a      	mov	r2, r3
 8003e80:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003e82:	657b      	str	r3, [r7, #84]	@ 0x54
 8003e84:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e86:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8003e88:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003e8a:	e841 2300 	strex	r3, r2, [r1]
 8003e8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8003e90:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d1e6      	bne.n	8003e64 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	3308      	adds	r3, #8
 8003e9c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ea0:	e853 3f00 	ldrex	r3, [r3]
 8003ea4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003ea6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ea8:	f023 0301 	bic.w	r3, r3, #1
 8003eac:	663b      	str	r3, [r7, #96]	@ 0x60
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	3308      	adds	r3, #8
 8003eb4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003eb6:	643a      	str	r2, [r7, #64]	@ 0x40
 8003eb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003eba:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003ebc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003ebe:	e841 2300 	strex	r3, r2, [r1]
 8003ec2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003ec4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d1e5      	bne.n	8003e96 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2220      	movs	r2, #32
 8003ece:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2200      	movs	r2, #0
 8003edc:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4a34      	ldr	r2, [pc, #208]	@ (8003fb4 <UART_RxISR_16BIT+0x1b8>)
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d01f      	beq.n	8003f28 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d018      	beq.n	8003f28 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003efc:	6a3b      	ldr	r3, [r7, #32]
 8003efe:	e853 3f00 	ldrex	r3, [r3]
 8003f02:	61fb      	str	r3, [r7, #28]
   return(result);
 8003f04:	69fb      	ldr	r3, [r7, #28]
 8003f06:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003f0a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	461a      	mov	r2, r3
 8003f12:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003f14:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f16:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f18:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003f1a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003f1c:	e841 2300 	strex	r3, r2, [r1]
 8003f20:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d1e6      	bne.n	8003ef6 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f2c:	2b01      	cmp	r3, #1
 8003f2e:	d12e      	bne.n	8003f8e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2200      	movs	r2, #0
 8003f34:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	e853 3f00 	ldrex	r3, [r3]
 8003f42:	60bb      	str	r3, [r7, #8]
   return(result);
 8003f44:	68bb      	ldr	r3, [r7, #8]
 8003f46:	f023 0310 	bic.w	r3, r3, #16
 8003f4a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	461a      	mov	r2, r3
 8003f52:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003f54:	61bb      	str	r3, [r7, #24]
 8003f56:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f58:	6979      	ldr	r1, [r7, #20]
 8003f5a:	69ba      	ldr	r2, [r7, #24]
 8003f5c:	e841 2300 	strex	r3, r2, [r1]
 8003f60:	613b      	str	r3, [r7, #16]
   return(result);
 8003f62:	693b      	ldr	r3, [r7, #16]
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d1e6      	bne.n	8003f36 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	69db      	ldr	r3, [r3, #28]
 8003f6e:	f003 0310 	and.w	r3, r3, #16
 8003f72:	2b10      	cmp	r3, #16
 8003f74:	d103      	bne.n	8003f7e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	2210      	movs	r2, #16
 8003f7c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003f84:	4619      	mov	r1, r3
 8003f86:	6878      	ldr	r0, [r7, #4]
 8003f88:	f7ff f8d2 	bl	8003130 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003f8c:	e00d      	b.n	8003faa <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8003f8e:	6878      	ldr	r0, [r7, #4]
 8003f90:	f7fc fc8e 	bl	80008b0 <HAL_UART_RxCpltCallback>
}
 8003f94:	e009      	b.n	8003faa <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	8b1b      	ldrh	r3, [r3, #24]
 8003f9c:	b29a      	uxth	r2, r3
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f042 0208 	orr.w	r2, r2, #8
 8003fa6:	b292      	uxth	r2, r2
 8003fa8:	831a      	strh	r2, [r3, #24]
}
 8003faa:	bf00      	nop
 8003fac:	3770      	adds	r7, #112	@ 0x70
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}
 8003fb2:	bf00      	nop
 8003fb4:	40008000 	.word	0x40008000

08003fb8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003fb8:	b480      	push	{r7}
 8003fba:	b083      	sub	sp, #12
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003fc0:	bf00      	nop
 8003fc2:	370c      	adds	r7, #12
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fca:	4770      	bx	lr

08003fcc <std>:
 8003fcc:	2300      	movs	r3, #0
 8003fce:	b510      	push	{r4, lr}
 8003fd0:	4604      	mov	r4, r0
 8003fd2:	e9c0 3300 	strd	r3, r3, [r0]
 8003fd6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003fda:	6083      	str	r3, [r0, #8]
 8003fdc:	8181      	strh	r1, [r0, #12]
 8003fde:	6643      	str	r3, [r0, #100]	@ 0x64
 8003fe0:	81c2      	strh	r2, [r0, #14]
 8003fe2:	6183      	str	r3, [r0, #24]
 8003fe4:	4619      	mov	r1, r3
 8003fe6:	2208      	movs	r2, #8
 8003fe8:	305c      	adds	r0, #92	@ 0x5c
 8003fea:	f000 f906 	bl	80041fa <memset>
 8003fee:	4b0d      	ldr	r3, [pc, #52]	@ (8004024 <std+0x58>)
 8003ff0:	6263      	str	r3, [r4, #36]	@ 0x24
 8003ff2:	4b0d      	ldr	r3, [pc, #52]	@ (8004028 <std+0x5c>)
 8003ff4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003ff6:	4b0d      	ldr	r3, [pc, #52]	@ (800402c <std+0x60>)
 8003ff8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003ffa:	4b0d      	ldr	r3, [pc, #52]	@ (8004030 <std+0x64>)
 8003ffc:	6323      	str	r3, [r4, #48]	@ 0x30
 8003ffe:	4b0d      	ldr	r3, [pc, #52]	@ (8004034 <std+0x68>)
 8004000:	6224      	str	r4, [r4, #32]
 8004002:	429c      	cmp	r4, r3
 8004004:	d006      	beq.n	8004014 <std+0x48>
 8004006:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800400a:	4294      	cmp	r4, r2
 800400c:	d002      	beq.n	8004014 <std+0x48>
 800400e:	33d0      	adds	r3, #208	@ 0xd0
 8004010:	429c      	cmp	r4, r3
 8004012:	d105      	bne.n	8004020 <std+0x54>
 8004014:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004018:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800401c:	f000 b97c 	b.w	8004318 <__retarget_lock_init_recursive>
 8004020:	bd10      	pop	{r4, pc}
 8004022:	bf00      	nop
 8004024:	08004175 	.word	0x08004175
 8004028:	08004197 	.word	0x08004197
 800402c:	080041cf 	.word	0x080041cf
 8004030:	080041f3 	.word	0x080041f3
 8004034:	20000268 	.word	0x20000268

08004038 <stdio_exit_handler>:
 8004038:	4a02      	ldr	r2, [pc, #8]	@ (8004044 <stdio_exit_handler+0xc>)
 800403a:	4903      	ldr	r1, [pc, #12]	@ (8004048 <stdio_exit_handler+0x10>)
 800403c:	4803      	ldr	r0, [pc, #12]	@ (800404c <stdio_exit_handler+0x14>)
 800403e:	f000 b869 	b.w	8004114 <_fwalk_sglue>
 8004042:	bf00      	nop
 8004044:	2000000c 	.word	0x2000000c
 8004048:	08004bb5 	.word	0x08004bb5
 800404c:	2000001c 	.word	0x2000001c

08004050 <cleanup_stdio>:
 8004050:	6841      	ldr	r1, [r0, #4]
 8004052:	4b0c      	ldr	r3, [pc, #48]	@ (8004084 <cleanup_stdio+0x34>)
 8004054:	4299      	cmp	r1, r3
 8004056:	b510      	push	{r4, lr}
 8004058:	4604      	mov	r4, r0
 800405a:	d001      	beq.n	8004060 <cleanup_stdio+0x10>
 800405c:	f000 fdaa 	bl	8004bb4 <_fflush_r>
 8004060:	68a1      	ldr	r1, [r4, #8]
 8004062:	4b09      	ldr	r3, [pc, #36]	@ (8004088 <cleanup_stdio+0x38>)
 8004064:	4299      	cmp	r1, r3
 8004066:	d002      	beq.n	800406e <cleanup_stdio+0x1e>
 8004068:	4620      	mov	r0, r4
 800406a:	f000 fda3 	bl	8004bb4 <_fflush_r>
 800406e:	68e1      	ldr	r1, [r4, #12]
 8004070:	4b06      	ldr	r3, [pc, #24]	@ (800408c <cleanup_stdio+0x3c>)
 8004072:	4299      	cmp	r1, r3
 8004074:	d004      	beq.n	8004080 <cleanup_stdio+0x30>
 8004076:	4620      	mov	r0, r4
 8004078:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800407c:	f000 bd9a 	b.w	8004bb4 <_fflush_r>
 8004080:	bd10      	pop	{r4, pc}
 8004082:	bf00      	nop
 8004084:	20000268 	.word	0x20000268
 8004088:	200002d0 	.word	0x200002d0
 800408c:	20000338 	.word	0x20000338

08004090 <global_stdio_init.part.0>:
 8004090:	b510      	push	{r4, lr}
 8004092:	4b0b      	ldr	r3, [pc, #44]	@ (80040c0 <global_stdio_init.part.0+0x30>)
 8004094:	4c0b      	ldr	r4, [pc, #44]	@ (80040c4 <global_stdio_init.part.0+0x34>)
 8004096:	4a0c      	ldr	r2, [pc, #48]	@ (80040c8 <global_stdio_init.part.0+0x38>)
 8004098:	601a      	str	r2, [r3, #0]
 800409a:	4620      	mov	r0, r4
 800409c:	2200      	movs	r2, #0
 800409e:	2104      	movs	r1, #4
 80040a0:	f7ff ff94 	bl	8003fcc <std>
 80040a4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80040a8:	2201      	movs	r2, #1
 80040aa:	2109      	movs	r1, #9
 80040ac:	f7ff ff8e 	bl	8003fcc <std>
 80040b0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80040b4:	2202      	movs	r2, #2
 80040b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80040ba:	2112      	movs	r1, #18
 80040bc:	f7ff bf86 	b.w	8003fcc <std>
 80040c0:	200003a0 	.word	0x200003a0
 80040c4:	20000268 	.word	0x20000268
 80040c8:	08004039 	.word	0x08004039

080040cc <__sfp_lock_acquire>:
 80040cc:	4801      	ldr	r0, [pc, #4]	@ (80040d4 <__sfp_lock_acquire+0x8>)
 80040ce:	f000 b924 	b.w	800431a <__retarget_lock_acquire_recursive>
 80040d2:	bf00      	nop
 80040d4:	200003a9 	.word	0x200003a9

080040d8 <__sfp_lock_release>:
 80040d8:	4801      	ldr	r0, [pc, #4]	@ (80040e0 <__sfp_lock_release+0x8>)
 80040da:	f000 b91f 	b.w	800431c <__retarget_lock_release_recursive>
 80040de:	bf00      	nop
 80040e0:	200003a9 	.word	0x200003a9

080040e4 <__sinit>:
 80040e4:	b510      	push	{r4, lr}
 80040e6:	4604      	mov	r4, r0
 80040e8:	f7ff fff0 	bl	80040cc <__sfp_lock_acquire>
 80040ec:	6a23      	ldr	r3, [r4, #32]
 80040ee:	b11b      	cbz	r3, 80040f8 <__sinit+0x14>
 80040f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80040f4:	f7ff bff0 	b.w	80040d8 <__sfp_lock_release>
 80040f8:	4b04      	ldr	r3, [pc, #16]	@ (800410c <__sinit+0x28>)
 80040fa:	6223      	str	r3, [r4, #32]
 80040fc:	4b04      	ldr	r3, [pc, #16]	@ (8004110 <__sinit+0x2c>)
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d1f5      	bne.n	80040f0 <__sinit+0xc>
 8004104:	f7ff ffc4 	bl	8004090 <global_stdio_init.part.0>
 8004108:	e7f2      	b.n	80040f0 <__sinit+0xc>
 800410a:	bf00      	nop
 800410c:	08004051 	.word	0x08004051
 8004110:	200003a0 	.word	0x200003a0

08004114 <_fwalk_sglue>:
 8004114:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004118:	4607      	mov	r7, r0
 800411a:	4688      	mov	r8, r1
 800411c:	4614      	mov	r4, r2
 800411e:	2600      	movs	r6, #0
 8004120:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004124:	f1b9 0901 	subs.w	r9, r9, #1
 8004128:	d505      	bpl.n	8004136 <_fwalk_sglue+0x22>
 800412a:	6824      	ldr	r4, [r4, #0]
 800412c:	2c00      	cmp	r4, #0
 800412e:	d1f7      	bne.n	8004120 <_fwalk_sglue+0xc>
 8004130:	4630      	mov	r0, r6
 8004132:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004136:	89ab      	ldrh	r3, [r5, #12]
 8004138:	2b01      	cmp	r3, #1
 800413a:	d907      	bls.n	800414c <_fwalk_sglue+0x38>
 800413c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004140:	3301      	adds	r3, #1
 8004142:	d003      	beq.n	800414c <_fwalk_sglue+0x38>
 8004144:	4629      	mov	r1, r5
 8004146:	4638      	mov	r0, r7
 8004148:	47c0      	blx	r8
 800414a:	4306      	orrs	r6, r0
 800414c:	3568      	adds	r5, #104	@ 0x68
 800414e:	e7e9      	b.n	8004124 <_fwalk_sglue+0x10>

08004150 <iprintf>:
 8004150:	b40f      	push	{r0, r1, r2, r3}
 8004152:	b507      	push	{r0, r1, r2, lr}
 8004154:	4906      	ldr	r1, [pc, #24]	@ (8004170 <iprintf+0x20>)
 8004156:	ab04      	add	r3, sp, #16
 8004158:	6808      	ldr	r0, [r1, #0]
 800415a:	f853 2b04 	ldr.w	r2, [r3], #4
 800415e:	6881      	ldr	r1, [r0, #8]
 8004160:	9301      	str	r3, [sp, #4]
 8004162:	f000 f9ff 	bl	8004564 <_vfiprintf_r>
 8004166:	b003      	add	sp, #12
 8004168:	f85d eb04 	ldr.w	lr, [sp], #4
 800416c:	b004      	add	sp, #16
 800416e:	4770      	bx	lr
 8004170:	20000018 	.word	0x20000018

08004174 <__sread>:
 8004174:	b510      	push	{r4, lr}
 8004176:	460c      	mov	r4, r1
 8004178:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800417c:	f000 f87e 	bl	800427c <_read_r>
 8004180:	2800      	cmp	r0, #0
 8004182:	bfab      	itete	ge
 8004184:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004186:	89a3      	ldrhlt	r3, [r4, #12]
 8004188:	181b      	addge	r3, r3, r0
 800418a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800418e:	bfac      	ite	ge
 8004190:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004192:	81a3      	strhlt	r3, [r4, #12]
 8004194:	bd10      	pop	{r4, pc}

08004196 <__swrite>:
 8004196:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800419a:	461f      	mov	r7, r3
 800419c:	898b      	ldrh	r3, [r1, #12]
 800419e:	05db      	lsls	r3, r3, #23
 80041a0:	4605      	mov	r5, r0
 80041a2:	460c      	mov	r4, r1
 80041a4:	4616      	mov	r6, r2
 80041a6:	d505      	bpl.n	80041b4 <__swrite+0x1e>
 80041a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80041ac:	2302      	movs	r3, #2
 80041ae:	2200      	movs	r2, #0
 80041b0:	f000 f852 	bl	8004258 <_lseek_r>
 80041b4:	89a3      	ldrh	r3, [r4, #12]
 80041b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80041ba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80041be:	81a3      	strh	r3, [r4, #12]
 80041c0:	4632      	mov	r2, r6
 80041c2:	463b      	mov	r3, r7
 80041c4:	4628      	mov	r0, r5
 80041c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80041ca:	f000 b869 	b.w	80042a0 <_write_r>

080041ce <__sseek>:
 80041ce:	b510      	push	{r4, lr}
 80041d0:	460c      	mov	r4, r1
 80041d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80041d6:	f000 f83f 	bl	8004258 <_lseek_r>
 80041da:	1c43      	adds	r3, r0, #1
 80041dc:	89a3      	ldrh	r3, [r4, #12]
 80041de:	bf15      	itete	ne
 80041e0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80041e2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80041e6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80041ea:	81a3      	strheq	r3, [r4, #12]
 80041ec:	bf18      	it	ne
 80041ee:	81a3      	strhne	r3, [r4, #12]
 80041f0:	bd10      	pop	{r4, pc}

080041f2 <__sclose>:
 80041f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80041f6:	f000 b81f 	b.w	8004238 <_close_r>

080041fa <memset>:
 80041fa:	4402      	add	r2, r0
 80041fc:	4603      	mov	r3, r0
 80041fe:	4293      	cmp	r3, r2
 8004200:	d100      	bne.n	8004204 <memset+0xa>
 8004202:	4770      	bx	lr
 8004204:	f803 1b01 	strb.w	r1, [r3], #1
 8004208:	e7f9      	b.n	80041fe <memset+0x4>

0800420a <strstr>:
 800420a:	780a      	ldrb	r2, [r1, #0]
 800420c:	b570      	push	{r4, r5, r6, lr}
 800420e:	b96a      	cbnz	r2, 800422c <strstr+0x22>
 8004210:	bd70      	pop	{r4, r5, r6, pc}
 8004212:	429a      	cmp	r2, r3
 8004214:	d109      	bne.n	800422a <strstr+0x20>
 8004216:	460c      	mov	r4, r1
 8004218:	4605      	mov	r5, r0
 800421a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800421e:	2b00      	cmp	r3, #0
 8004220:	d0f6      	beq.n	8004210 <strstr+0x6>
 8004222:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8004226:	429e      	cmp	r6, r3
 8004228:	d0f7      	beq.n	800421a <strstr+0x10>
 800422a:	3001      	adds	r0, #1
 800422c:	7803      	ldrb	r3, [r0, #0]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d1ef      	bne.n	8004212 <strstr+0x8>
 8004232:	4618      	mov	r0, r3
 8004234:	e7ec      	b.n	8004210 <strstr+0x6>
	...

08004238 <_close_r>:
 8004238:	b538      	push	{r3, r4, r5, lr}
 800423a:	4d06      	ldr	r5, [pc, #24]	@ (8004254 <_close_r+0x1c>)
 800423c:	2300      	movs	r3, #0
 800423e:	4604      	mov	r4, r0
 8004240:	4608      	mov	r0, r1
 8004242:	602b      	str	r3, [r5, #0]
 8004244:	f7fc fd21 	bl	8000c8a <_close>
 8004248:	1c43      	adds	r3, r0, #1
 800424a:	d102      	bne.n	8004252 <_close_r+0x1a>
 800424c:	682b      	ldr	r3, [r5, #0]
 800424e:	b103      	cbz	r3, 8004252 <_close_r+0x1a>
 8004250:	6023      	str	r3, [r4, #0]
 8004252:	bd38      	pop	{r3, r4, r5, pc}
 8004254:	200003a4 	.word	0x200003a4

08004258 <_lseek_r>:
 8004258:	b538      	push	{r3, r4, r5, lr}
 800425a:	4d07      	ldr	r5, [pc, #28]	@ (8004278 <_lseek_r+0x20>)
 800425c:	4604      	mov	r4, r0
 800425e:	4608      	mov	r0, r1
 8004260:	4611      	mov	r1, r2
 8004262:	2200      	movs	r2, #0
 8004264:	602a      	str	r2, [r5, #0]
 8004266:	461a      	mov	r2, r3
 8004268:	f7fc fd36 	bl	8000cd8 <_lseek>
 800426c:	1c43      	adds	r3, r0, #1
 800426e:	d102      	bne.n	8004276 <_lseek_r+0x1e>
 8004270:	682b      	ldr	r3, [r5, #0]
 8004272:	b103      	cbz	r3, 8004276 <_lseek_r+0x1e>
 8004274:	6023      	str	r3, [r4, #0]
 8004276:	bd38      	pop	{r3, r4, r5, pc}
 8004278:	200003a4 	.word	0x200003a4

0800427c <_read_r>:
 800427c:	b538      	push	{r3, r4, r5, lr}
 800427e:	4d07      	ldr	r5, [pc, #28]	@ (800429c <_read_r+0x20>)
 8004280:	4604      	mov	r4, r0
 8004282:	4608      	mov	r0, r1
 8004284:	4611      	mov	r1, r2
 8004286:	2200      	movs	r2, #0
 8004288:	602a      	str	r2, [r5, #0]
 800428a:	461a      	mov	r2, r3
 800428c:	f7fc fcc4 	bl	8000c18 <_read>
 8004290:	1c43      	adds	r3, r0, #1
 8004292:	d102      	bne.n	800429a <_read_r+0x1e>
 8004294:	682b      	ldr	r3, [r5, #0]
 8004296:	b103      	cbz	r3, 800429a <_read_r+0x1e>
 8004298:	6023      	str	r3, [r4, #0]
 800429a:	bd38      	pop	{r3, r4, r5, pc}
 800429c:	200003a4 	.word	0x200003a4

080042a0 <_write_r>:
 80042a0:	b538      	push	{r3, r4, r5, lr}
 80042a2:	4d07      	ldr	r5, [pc, #28]	@ (80042c0 <_write_r+0x20>)
 80042a4:	4604      	mov	r4, r0
 80042a6:	4608      	mov	r0, r1
 80042a8:	4611      	mov	r1, r2
 80042aa:	2200      	movs	r2, #0
 80042ac:	602a      	str	r2, [r5, #0]
 80042ae:	461a      	mov	r2, r3
 80042b0:	f7fc fccf 	bl	8000c52 <_write>
 80042b4:	1c43      	adds	r3, r0, #1
 80042b6:	d102      	bne.n	80042be <_write_r+0x1e>
 80042b8:	682b      	ldr	r3, [r5, #0]
 80042ba:	b103      	cbz	r3, 80042be <_write_r+0x1e>
 80042bc:	6023      	str	r3, [r4, #0]
 80042be:	bd38      	pop	{r3, r4, r5, pc}
 80042c0:	200003a4 	.word	0x200003a4

080042c4 <__errno>:
 80042c4:	4b01      	ldr	r3, [pc, #4]	@ (80042cc <__errno+0x8>)
 80042c6:	6818      	ldr	r0, [r3, #0]
 80042c8:	4770      	bx	lr
 80042ca:	bf00      	nop
 80042cc:	20000018 	.word	0x20000018

080042d0 <__libc_init_array>:
 80042d0:	b570      	push	{r4, r5, r6, lr}
 80042d2:	4d0d      	ldr	r5, [pc, #52]	@ (8004308 <__libc_init_array+0x38>)
 80042d4:	4c0d      	ldr	r4, [pc, #52]	@ (800430c <__libc_init_array+0x3c>)
 80042d6:	1b64      	subs	r4, r4, r5
 80042d8:	10a4      	asrs	r4, r4, #2
 80042da:	2600      	movs	r6, #0
 80042dc:	42a6      	cmp	r6, r4
 80042de:	d109      	bne.n	80042f4 <__libc_init_array+0x24>
 80042e0:	4d0b      	ldr	r5, [pc, #44]	@ (8004310 <__libc_init_array+0x40>)
 80042e2:	4c0c      	ldr	r4, [pc, #48]	@ (8004314 <__libc_init_array+0x44>)
 80042e4:	f000 fdb6 	bl	8004e54 <_init>
 80042e8:	1b64      	subs	r4, r4, r5
 80042ea:	10a4      	asrs	r4, r4, #2
 80042ec:	2600      	movs	r6, #0
 80042ee:	42a6      	cmp	r6, r4
 80042f0:	d105      	bne.n	80042fe <__libc_init_array+0x2e>
 80042f2:	bd70      	pop	{r4, r5, r6, pc}
 80042f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80042f8:	4798      	blx	r3
 80042fa:	3601      	adds	r6, #1
 80042fc:	e7ee      	b.n	80042dc <__libc_init_array+0xc>
 80042fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8004302:	4798      	blx	r3
 8004304:	3601      	adds	r6, #1
 8004306:	e7f2      	b.n	80042ee <__libc_init_array+0x1e>
 8004308:	08004fe0 	.word	0x08004fe0
 800430c:	08004fe0 	.word	0x08004fe0
 8004310:	08004fe0 	.word	0x08004fe0
 8004314:	08004fe4 	.word	0x08004fe4

08004318 <__retarget_lock_init_recursive>:
 8004318:	4770      	bx	lr

0800431a <__retarget_lock_acquire_recursive>:
 800431a:	4770      	bx	lr

0800431c <__retarget_lock_release_recursive>:
 800431c:	4770      	bx	lr
	...

08004320 <_free_r>:
 8004320:	b538      	push	{r3, r4, r5, lr}
 8004322:	4605      	mov	r5, r0
 8004324:	2900      	cmp	r1, #0
 8004326:	d041      	beq.n	80043ac <_free_r+0x8c>
 8004328:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800432c:	1f0c      	subs	r4, r1, #4
 800432e:	2b00      	cmp	r3, #0
 8004330:	bfb8      	it	lt
 8004332:	18e4      	addlt	r4, r4, r3
 8004334:	f000 f8e0 	bl	80044f8 <__malloc_lock>
 8004338:	4a1d      	ldr	r2, [pc, #116]	@ (80043b0 <_free_r+0x90>)
 800433a:	6813      	ldr	r3, [r2, #0]
 800433c:	b933      	cbnz	r3, 800434c <_free_r+0x2c>
 800433e:	6063      	str	r3, [r4, #4]
 8004340:	6014      	str	r4, [r2, #0]
 8004342:	4628      	mov	r0, r5
 8004344:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004348:	f000 b8dc 	b.w	8004504 <__malloc_unlock>
 800434c:	42a3      	cmp	r3, r4
 800434e:	d908      	bls.n	8004362 <_free_r+0x42>
 8004350:	6820      	ldr	r0, [r4, #0]
 8004352:	1821      	adds	r1, r4, r0
 8004354:	428b      	cmp	r3, r1
 8004356:	bf01      	itttt	eq
 8004358:	6819      	ldreq	r1, [r3, #0]
 800435a:	685b      	ldreq	r3, [r3, #4]
 800435c:	1809      	addeq	r1, r1, r0
 800435e:	6021      	streq	r1, [r4, #0]
 8004360:	e7ed      	b.n	800433e <_free_r+0x1e>
 8004362:	461a      	mov	r2, r3
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	b10b      	cbz	r3, 800436c <_free_r+0x4c>
 8004368:	42a3      	cmp	r3, r4
 800436a:	d9fa      	bls.n	8004362 <_free_r+0x42>
 800436c:	6811      	ldr	r1, [r2, #0]
 800436e:	1850      	adds	r0, r2, r1
 8004370:	42a0      	cmp	r0, r4
 8004372:	d10b      	bne.n	800438c <_free_r+0x6c>
 8004374:	6820      	ldr	r0, [r4, #0]
 8004376:	4401      	add	r1, r0
 8004378:	1850      	adds	r0, r2, r1
 800437a:	4283      	cmp	r3, r0
 800437c:	6011      	str	r1, [r2, #0]
 800437e:	d1e0      	bne.n	8004342 <_free_r+0x22>
 8004380:	6818      	ldr	r0, [r3, #0]
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	6053      	str	r3, [r2, #4]
 8004386:	4408      	add	r0, r1
 8004388:	6010      	str	r0, [r2, #0]
 800438a:	e7da      	b.n	8004342 <_free_r+0x22>
 800438c:	d902      	bls.n	8004394 <_free_r+0x74>
 800438e:	230c      	movs	r3, #12
 8004390:	602b      	str	r3, [r5, #0]
 8004392:	e7d6      	b.n	8004342 <_free_r+0x22>
 8004394:	6820      	ldr	r0, [r4, #0]
 8004396:	1821      	adds	r1, r4, r0
 8004398:	428b      	cmp	r3, r1
 800439a:	bf04      	itt	eq
 800439c:	6819      	ldreq	r1, [r3, #0]
 800439e:	685b      	ldreq	r3, [r3, #4]
 80043a0:	6063      	str	r3, [r4, #4]
 80043a2:	bf04      	itt	eq
 80043a4:	1809      	addeq	r1, r1, r0
 80043a6:	6021      	streq	r1, [r4, #0]
 80043a8:	6054      	str	r4, [r2, #4]
 80043aa:	e7ca      	b.n	8004342 <_free_r+0x22>
 80043ac:	bd38      	pop	{r3, r4, r5, pc}
 80043ae:	bf00      	nop
 80043b0:	200003b0 	.word	0x200003b0

080043b4 <sbrk_aligned>:
 80043b4:	b570      	push	{r4, r5, r6, lr}
 80043b6:	4e0f      	ldr	r6, [pc, #60]	@ (80043f4 <sbrk_aligned+0x40>)
 80043b8:	460c      	mov	r4, r1
 80043ba:	6831      	ldr	r1, [r6, #0]
 80043bc:	4605      	mov	r5, r0
 80043be:	b911      	cbnz	r1, 80043c6 <sbrk_aligned+0x12>
 80043c0:	f000 fcb4 	bl	8004d2c <_sbrk_r>
 80043c4:	6030      	str	r0, [r6, #0]
 80043c6:	4621      	mov	r1, r4
 80043c8:	4628      	mov	r0, r5
 80043ca:	f000 fcaf 	bl	8004d2c <_sbrk_r>
 80043ce:	1c43      	adds	r3, r0, #1
 80043d0:	d103      	bne.n	80043da <sbrk_aligned+0x26>
 80043d2:	f04f 34ff 	mov.w	r4, #4294967295
 80043d6:	4620      	mov	r0, r4
 80043d8:	bd70      	pop	{r4, r5, r6, pc}
 80043da:	1cc4      	adds	r4, r0, #3
 80043dc:	f024 0403 	bic.w	r4, r4, #3
 80043e0:	42a0      	cmp	r0, r4
 80043e2:	d0f8      	beq.n	80043d6 <sbrk_aligned+0x22>
 80043e4:	1a21      	subs	r1, r4, r0
 80043e6:	4628      	mov	r0, r5
 80043e8:	f000 fca0 	bl	8004d2c <_sbrk_r>
 80043ec:	3001      	adds	r0, #1
 80043ee:	d1f2      	bne.n	80043d6 <sbrk_aligned+0x22>
 80043f0:	e7ef      	b.n	80043d2 <sbrk_aligned+0x1e>
 80043f2:	bf00      	nop
 80043f4:	200003ac 	.word	0x200003ac

080043f8 <_malloc_r>:
 80043f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80043fc:	1ccd      	adds	r5, r1, #3
 80043fe:	f025 0503 	bic.w	r5, r5, #3
 8004402:	3508      	adds	r5, #8
 8004404:	2d0c      	cmp	r5, #12
 8004406:	bf38      	it	cc
 8004408:	250c      	movcc	r5, #12
 800440a:	2d00      	cmp	r5, #0
 800440c:	4606      	mov	r6, r0
 800440e:	db01      	blt.n	8004414 <_malloc_r+0x1c>
 8004410:	42a9      	cmp	r1, r5
 8004412:	d904      	bls.n	800441e <_malloc_r+0x26>
 8004414:	230c      	movs	r3, #12
 8004416:	6033      	str	r3, [r6, #0]
 8004418:	2000      	movs	r0, #0
 800441a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800441e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80044f4 <_malloc_r+0xfc>
 8004422:	f000 f869 	bl	80044f8 <__malloc_lock>
 8004426:	f8d8 3000 	ldr.w	r3, [r8]
 800442a:	461c      	mov	r4, r3
 800442c:	bb44      	cbnz	r4, 8004480 <_malloc_r+0x88>
 800442e:	4629      	mov	r1, r5
 8004430:	4630      	mov	r0, r6
 8004432:	f7ff ffbf 	bl	80043b4 <sbrk_aligned>
 8004436:	1c43      	adds	r3, r0, #1
 8004438:	4604      	mov	r4, r0
 800443a:	d158      	bne.n	80044ee <_malloc_r+0xf6>
 800443c:	f8d8 4000 	ldr.w	r4, [r8]
 8004440:	4627      	mov	r7, r4
 8004442:	2f00      	cmp	r7, #0
 8004444:	d143      	bne.n	80044ce <_malloc_r+0xd6>
 8004446:	2c00      	cmp	r4, #0
 8004448:	d04b      	beq.n	80044e2 <_malloc_r+0xea>
 800444a:	6823      	ldr	r3, [r4, #0]
 800444c:	4639      	mov	r1, r7
 800444e:	4630      	mov	r0, r6
 8004450:	eb04 0903 	add.w	r9, r4, r3
 8004454:	f000 fc6a 	bl	8004d2c <_sbrk_r>
 8004458:	4581      	cmp	r9, r0
 800445a:	d142      	bne.n	80044e2 <_malloc_r+0xea>
 800445c:	6821      	ldr	r1, [r4, #0]
 800445e:	1a6d      	subs	r5, r5, r1
 8004460:	4629      	mov	r1, r5
 8004462:	4630      	mov	r0, r6
 8004464:	f7ff ffa6 	bl	80043b4 <sbrk_aligned>
 8004468:	3001      	adds	r0, #1
 800446a:	d03a      	beq.n	80044e2 <_malloc_r+0xea>
 800446c:	6823      	ldr	r3, [r4, #0]
 800446e:	442b      	add	r3, r5
 8004470:	6023      	str	r3, [r4, #0]
 8004472:	f8d8 3000 	ldr.w	r3, [r8]
 8004476:	685a      	ldr	r2, [r3, #4]
 8004478:	bb62      	cbnz	r2, 80044d4 <_malloc_r+0xdc>
 800447a:	f8c8 7000 	str.w	r7, [r8]
 800447e:	e00f      	b.n	80044a0 <_malloc_r+0xa8>
 8004480:	6822      	ldr	r2, [r4, #0]
 8004482:	1b52      	subs	r2, r2, r5
 8004484:	d420      	bmi.n	80044c8 <_malloc_r+0xd0>
 8004486:	2a0b      	cmp	r2, #11
 8004488:	d917      	bls.n	80044ba <_malloc_r+0xc2>
 800448a:	1961      	adds	r1, r4, r5
 800448c:	42a3      	cmp	r3, r4
 800448e:	6025      	str	r5, [r4, #0]
 8004490:	bf18      	it	ne
 8004492:	6059      	strne	r1, [r3, #4]
 8004494:	6863      	ldr	r3, [r4, #4]
 8004496:	bf08      	it	eq
 8004498:	f8c8 1000 	streq.w	r1, [r8]
 800449c:	5162      	str	r2, [r4, r5]
 800449e:	604b      	str	r3, [r1, #4]
 80044a0:	4630      	mov	r0, r6
 80044a2:	f000 f82f 	bl	8004504 <__malloc_unlock>
 80044a6:	f104 000b 	add.w	r0, r4, #11
 80044aa:	1d23      	adds	r3, r4, #4
 80044ac:	f020 0007 	bic.w	r0, r0, #7
 80044b0:	1ac2      	subs	r2, r0, r3
 80044b2:	bf1c      	itt	ne
 80044b4:	1a1b      	subne	r3, r3, r0
 80044b6:	50a3      	strne	r3, [r4, r2]
 80044b8:	e7af      	b.n	800441a <_malloc_r+0x22>
 80044ba:	6862      	ldr	r2, [r4, #4]
 80044bc:	42a3      	cmp	r3, r4
 80044be:	bf0c      	ite	eq
 80044c0:	f8c8 2000 	streq.w	r2, [r8]
 80044c4:	605a      	strne	r2, [r3, #4]
 80044c6:	e7eb      	b.n	80044a0 <_malloc_r+0xa8>
 80044c8:	4623      	mov	r3, r4
 80044ca:	6864      	ldr	r4, [r4, #4]
 80044cc:	e7ae      	b.n	800442c <_malloc_r+0x34>
 80044ce:	463c      	mov	r4, r7
 80044d0:	687f      	ldr	r7, [r7, #4]
 80044d2:	e7b6      	b.n	8004442 <_malloc_r+0x4a>
 80044d4:	461a      	mov	r2, r3
 80044d6:	685b      	ldr	r3, [r3, #4]
 80044d8:	42a3      	cmp	r3, r4
 80044da:	d1fb      	bne.n	80044d4 <_malloc_r+0xdc>
 80044dc:	2300      	movs	r3, #0
 80044de:	6053      	str	r3, [r2, #4]
 80044e0:	e7de      	b.n	80044a0 <_malloc_r+0xa8>
 80044e2:	230c      	movs	r3, #12
 80044e4:	6033      	str	r3, [r6, #0]
 80044e6:	4630      	mov	r0, r6
 80044e8:	f000 f80c 	bl	8004504 <__malloc_unlock>
 80044ec:	e794      	b.n	8004418 <_malloc_r+0x20>
 80044ee:	6005      	str	r5, [r0, #0]
 80044f0:	e7d6      	b.n	80044a0 <_malloc_r+0xa8>
 80044f2:	bf00      	nop
 80044f4:	200003b0 	.word	0x200003b0

080044f8 <__malloc_lock>:
 80044f8:	4801      	ldr	r0, [pc, #4]	@ (8004500 <__malloc_lock+0x8>)
 80044fa:	f7ff bf0e 	b.w	800431a <__retarget_lock_acquire_recursive>
 80044fe:	bf00      	nop
 8004500:	200003a8 	.word	0x200003a8

08004504 <__malloc_unlock>:
 8004504:	4801      	ldr	r0, [pc, #4]	@ (800450c <__malloc_unlock+0x8>)
 8004506:	f7ff bf09 	b.w	800431c <__retarget_lock_release_recursive>
 800450a:	bf00      	nop
 800450c:	200003a8 	.word	0x200003a8

08004510 <__sfputc_r>:
 8004510:	6893      	ldr	r3, [r2, #8]
 8004512:	3b01      	subs	r3, #1
 8004514:	2b00      	cmp	r3, #0
 8004516:	b410      	push	{r4}
 8004518:	6093      	str	r3, [r2, #8]
 800451a:	da08      	bge.n	800452e <__sfputc_r+0x1e>
 800451c:	6994      	ldr	r4, [r2, #24]
 800451e:	42a3      	cmp	r3, r4
 8004520:	db01      	blt.n	8004526 <__sfputc_r+0x16>
 8004522:	290a      	cmp	r1, #10
 8004524:	d103      	bne.n	800452e <__sfputc_r+0x1e>
 8004526:	f85d 4b04 	ldr.w	r4, [sp], #4
 800452a:	f000 bb6b 	b.w	8004c04 <__swbuf_r>
 800452e:	6813      	ldr	r3, [r2, #0]
 8004530:	1c58      	adds	r0, r3, #1
 8004532:	6010      	str	r0, [r2, #0]
 8004534:	7019      	strb	r1, [r3, #0]
 8004536:	4608      	mov	r0, r1
 8004538:	f85d 4b04 	ldr.w	r4, [sp], #4
 800453c:	4770      	bx	lr

0800453e <__sfputs_r>:
 800453e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004540:	4606      	mov	r6, r0
 8004542:	460f      	mov	r7, r1
 8004544:	4614      	mov	r4, r2
 8004546:	18d5      	adds	r5, r2, r3
 8004548:	42ac      	cmp	r4, r5
 800454a:	d101      	bne.n	8004550 <__sfputs_r+0x12>
 800454c:	2000      	movs	r0, #0
 800454e:	e007      	b.n	8004560 <__sfputs_r+0x22>
 8004550:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004554:	463a      	mov	r2, r7
 8004556:	4630      	mov	r0, r6
 8004558:	f7ff ffda 	bl	8004510 <__sfputc_r>
 800455c:	1c43      	adds	r3, r0, #1
 800455e:	d1f3      	bne.n	8004548 <__sfputs_r+0xa>
 8004560:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004564 <_vfiprintf_r>:
 8004564:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004568:	460d      	mov	r5, r1
 800456a:	b09d      	sub	sp, #116	@ 0x74
 800456c:	4614      	mov	r4, r2
 800456e:	4698      	mov	r8, r3
 8004570:	4606      	mov	r6, r0
 8004572:	b118      	cbz	r0, 800457c <_vfiprintf_r+0x18>
 8004574:	6a03      	ldr	r3, [r0, #32]
 8004576:	b90b      	cbnz	r3, 800457c <_vfiprintf_r+0x18>
 8004578:	f7ff fdb4 	bl	80040e4 <__sinit>
 800457c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800457e:	07d9      	lsls	r1, r3, #31
 8004580:	d405      	bmi.n	800458e <_vfiprintf_r+0x2a>
 8004582:	89ab      	ldrh	r3, [r5, #12]
 8004584:	059a      	lsls	r2, r3, #22
 8004586:	d402      	bmi.n	800458e <_vfiprintf_r+0x2a>
 8004588:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800458a:	f7ff fec6 	bl	800431a <__retarget_lock_acquire_recursive>
 800458e:	89ab      	ldrh	r3, [r5, #12]
 8004590:	071b      	lsls	r3, r3, #28
 8004592:	d501      	bpl.n	8004598 <_vfiprintf_r+0x34>
 8004594:	692b      	ldr	r3, [r5, #16]
 8004596:	b99b      	cbnz	r3, 80045c0 <_vfiprintf_r+0x5c>
 8004598:	4629      	mov	r1, r5
 800459a:	4630      	mov	r0, r6
 800459c:	f000 fb70 	bl	8004c80 <__swsetup_r>
 80045a0:	b170      	cbz	r0, 80045c0 <_vfiprintf_r+0x5c>
 80045a2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80045a4:	07dc      	lsls	r4, r3, #31
 80045a6:	d504      	bpl.n	80045b2 <_vfiprintf_r+0x4e>
 80045a8:	f04f 30ff 	mov.w	r0, #4294967295
 80045ac:	b01d      	add	sp, #116	@ 0x74
 80045ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045b2:	89ab      	ldrh	r3, [r5, #12]
 80045b4:	0598      	lsls	r0, r3, #22
 80045b6:	d4f7      	bmi.n	80045a8 <_vfiprintf_r+0x44>
 80045b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80045ba:	f7ff feaf 	bl	800431c <__retarget_lock_release_recursive>
 80045be:	e7f3      	b.n	80045a8 <_vfiprintf_r+0x44>
 80045c0:	2300      	movs	r3, #0
 80045c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80045c4:	2320      	movs	r3, #32
 80045c6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80045ca:	f8cd 800c 	str.w	r8, [sp, #12]
 80045ce:	2330      	movs	r3, #48	@ 0x30
 80045d0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004780 <_vfiprintf_r+0x21c>
 80045d4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80045d8:	f04f 0901 	mov.w	r9, #1
 80045dc:	4623      	mov	r3, r4
 80045de:	469a      	mov	sl, r3
 80045e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80045e4:	b10a      	cbz	r2, 80045ea <_vfiprintf_r+0x86>
 80045e6:	2a25      	cmp	r2, #37	@ 0x25
 80045e8:	d1f9      	bne.n	80045de <_vfiprintf_r+0x7a>
 80045ea:	ebba 0b04 	subs.w	fp, sl, r4
 80045ee:	d00b      	beq.n	8004608 <_vfiprintf_r+0xa4>
 80045f0:	465b      	mov	r3, fp
 80045f2:	4622      	mov	r2, r4
 80045f4:	4629      	mov	r1, r5
 80045f6:	4630      	mov	r0, r6
 80045f8:	f7ff ffa1 	bl	800453e <__sfputs_r>
 80045fc:	3001      	adds	r0, #1
 80045fe:	f000 80a7 	beq.w	8004750 <_vfiprintf_r+0x1ec>
 8004602:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004604:	445a      	add	r2, fp
 8004606:	9209      	str	r2, [sp, #36]	@ 0x24
 8004608:	f89a 3000 	ldrb.w	r3, [sl]
 800460c:	2b00      	cmp	r3, #0
 800460e:	f000 809f 	beq.w	8004750 <_vfiprintf_r+0x1ec>
 8004612:	2300      	movs	r3, #0
 8004614:	f04f 32ff 	mov.w	r2, #4294967295
 8004618:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800461c:	f10a 0a01 	add.w	sl, sl, #1
 8004620:	9304      	str	r3, [sp, #16]
 8004622:	9307      	str	r3, [sp, #28]
 8004624:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004628:	931a      	str	r3, [sp, #104]	@ 0x68
 800462a:	4654      	mov	r4, sl
 800462c:	2205      	movs	r2, #5
 800462e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004632:	4853      	ldr	r0, [pc, #332]	@ (8004780 <_vfiprintf_r+0x21c>)
 8004634:	f7fb fdd4 	bl	80001e0 <memchr>
 8004638:	9a04      	ldr	r2, [sp, #16]
 800463a:	b9d8      	cbnz	r0, 8004674 <_vfiprintf_r+0x110>
 800463c:	06d1      	lsls	r1, r2, #27
 800463e:	bf44      	itt	mi
 8004640:	2320      	movmi	r3, #32
 8004642:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004646:	0713      	lsls	r3, r2, #28
 8004648:	bf44      	itt	mi
 800464a:	232b      	movmi	r3, #43	@ 0x2b
 800464c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004650:	f89a 3000 	ldrb.w	r3, [sl]
 8004654:	2b2a      	cmp	r3, #42	@ 0x2a
 8004656:	d015      	beq.n	8004684 <_vfiprintf_r+0x120>
 8004658:	9a07      	ldr	r2, [sp, #28]
 800465a:	4654      	mov	r4, sl
 800465c:	2000      	movs	r0, #0
 800465e:	f04f 0c0a 	mov.w	ip, #10
 8004662:	4621      	mov	r1, r4
 8004664:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004668:	3b30      	subs	r3, #48	@ 0x30
 800466a:	2b09      	cmp	r3, #9
 800466c:	d94b      	bls.n	8004706 <_vfiprintf_r+0x1a2>
 800466e:	b1b0      	cbz	r0, 800469e <_vfiprintf_r+0x13a>
 8004670:	9207      	str	r2, [sp, #28]
 8004672:	e014      	b.n	800469e <_vfiprintf_r+0x13a>
 8004674:	eba0 0308 	sub.w	r3, r0, r8
 8004678:	fa09 f303 	lsl.w	r3, r9, r3
 800467c:	4313      	orrs	r3, r2
 800467e:	9304      	str	r3, [sp, #16]
 8004680:	46a2      	mov	sl, r4
 8004682:	e7d2      	b.n	800462a <_vfiprintf_r+0xc6>
 8004684:	9b03      	ldr	r3, [sp, #12]
 8004686:	1d19      	adds	r1, r3, #4
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	9103      	str	r1, [sp, #12]
 800468c:	2b00      	cmp	r3, #0
 800468e:	bfbb      	ittet	lt
 8004690:	425b      	neglt	r3, r3
 8004692:	f042 0202 	orrlt.w	r2, r2, #2
 8004696:	9307      	strge	r3, [sp, #28]
 8004698:	9307      	strlt	r3, [sp, #28]
 800469a:	bfb8      	it	lt
 800469c:	9204      	strlt	r2, [sp, #16]
 800469e:	7823      	ldrb	r3, [r4, #0]
 80046a0:	2b2e      	cmp	r3, #46	@ 0x2e
 80046a2:	d10a      	bne.n	80046ba <_vfiprintf_r+0x156>
 80046a4:	7863      	ldrb	r3, [r4, #1]
 80046a6:	2b2a      	cmp	r3, #42	@ 0x2a
 80046a8:	d132      	bne.n	8004710 <_vfiprintf_r+0x1ac>
 80046aa:	9b03      	ldr	r3, [sp, #12]
 80046ac:	1d1a      	adds	r2, r3, #4
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	9203      	str	r2, [sp, #12]
 80046b2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80046b6:	3402      	adds	r4, #2
 80046b8:	9305      	str	r3, [sp, #20]
 80046ba:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004790 <_vfiprintf_r+0x22c>
 80046be:	7821      	ldrb	r1, [r4, #0]
 80046c0:	2203      	movs	r2, #3
 80046c2:	4650      	mov	r0, sl
 80046c4:	f7fb fd8c 	bl	80001e0 <memchr>
 80046c8:	b138      	cbz	r0, 80046da <_vfiprintf_r+0x176>
 80046ca:	9b04      	ldr	r3, [sp, #16]
 80046cc:	eba0 000a 	sub.w	r0, r0, sl
 80046d0:	2240      	movs	r2, #64	@ 0x40
 80046d2:	4082      	lsls	r2, r0
 80046d4:	4313      	orrs	r3, r2
 80046d6:	3401      	adds	r4, #1
 80046d8:	9304      	str	r3, [sp, #16]
 80046da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80046de:	4829      	ldr	r0, [pc, #164]	@ (8004784 <_vfiprintf_r+0x220>)
 80046e0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80046e4:	2206      	movs	r2, #6
 80046e6:	f7fb fd7b 	bl	80001e0 <memchr>
 80046ea:	2800      	cmp	r0, #0
 80046ec:	d03f      	beq.n	800476e <_vfiprintf_r+0x20a>
 80046ee:	4b26      	ldr	r3, [pc, #152]	@ (8004788 <_vfiprintf_r+0x224>)
 80046f0:	bb1b      	cbnz	r3, 800473a <_vfiprintf_r+0x1d6>
 80046f2:	9b03      	ldr	r3, [sp, #12]
 80046f4:	3307      	adds	r3, #7
 80046f6:	f023 0307 	bic.w	r3, r3, #7
 80046fa:	3308      	adds	r3, #8
 80046fc:	9303      	str	r3, [sp, #12]
 80046fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004700:	443b      	add	r3, r7
 8004702:	9309      	str	r3, [sp, #36]	@ 0x24
 8004704:	e76a      	b.n	80045dc <_vfiprintf_r+0x78>
 8004706:	fb0c 3202 	mla	r2, ip, r2, r3
 800470a:	460c      	mov	r4, r1
 800470c:	2001      	movs	r0, #1
 800470e:	e7a8      	b.n	8004662 <_vfiprintf_r+0xfe>
 8004710:	2300      	movs	r3, #0
 8004712:	3401      	adds	r4, #1
 8004714:	9305      	str	r3, [sp, #20]
 8004716:	4619      	mov	r1, r3
 8004718:	f04f 0c0a 	mov.w	ip, #10
 800471c:	4620      	mov	r0, r4
 800471e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004722:	3a30      	subs	r2, #48	@ 0x30
 8004724:	2a09      	cmp	r2, #9
 8004726:	d903      	bls.n	8004730 <_vfiprintf_r+0x1cc>
 8004728:	2b00      	cmp	r3, #0
 800472a:	d0c6      	beq.n	80046ba <_vfiprintf_r+0x156>
 800472c:	9105      	str	r1, [sp, #20]
 800472e:	e7c4      	b.n	80046ba <_vfiprintf_r+0x156>
 8004730:	fb0c 2101 	mla	r1, ip, r1, r2
 8004734:	4604      	mov	r4, r0
 8004736:	2301      	movs	r3, #1
 8004738:	e7f0      	b.n	800471c <_vfiprintf_r+0x1b8>
 800473a:	ab03      	add	r3, sp, #12
 800473c:	9300      	str	r3, [sp, #0]
 800473e:	462a      	mov	r2, r5
 8004740:	4b12      	ldr	r3, [pc, #72]	@ (800478c <_vfiprintf_r+0x228>)
 8004742:	a904      	add	r1, sp, #16
 8004744:	4630      	mov	r0, r6
 8004746:	f3af 8000 	nop.w
 800474a:	4607      	mov	r7, r0
 800474c:	1c78      	adds	r0, r7, #1
 800474e:	d1d6      	bne.n	80046fe <_vfiprintf_r+0x19a>
 8004750:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004752:	07d9      	lsls	r1, r3, #31
 8004754:	d405      	bmi.n	8004762 <_vfiprintf_r+0x1fe>
 8004756:	89ab      	ldrh	r3, [r5, #12]
 8004758:	059a      	lsls	r2, r3, #22
 800475a:	d402      	bmi.n	8004762 <_vfiprintf_r+0x1fe>
 800475c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800475e:	f7ff fddd 	bl	800431c <__retarget_lock_release_recursive>
 8004762:	89ab      	ldrh	r3, [r5, #12]
 8004764:	065b      	lsls	r3, r3, #25
 8004766:	f53f af1f 	bmi.w	80045a8 <_vfiprintf_r+0x44>
 800476a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800476c:	e71e      	b.n	80045ac <_vfiprintf_r+0x48>
 800476e:	ab03      	add	r3, sp, #12
 8004770:	9300      	str	r3, [sp, #0]
 8004772:	462a      	mov	r2, r5
 8004774:	4b05      	ldr	r3, [pc, #20]	@ (800478c <_vfiprintf_r+0x228>)
 8004776:	a904      	add	r1, sp, #16
 8004778:	4630      	mov	r0, r6
 800477a:	f000 f879 	bl	8004870 <_printf_i>
 800477e:	e7e4      	b.n	800474a <_vfiprintf_r+0x1e6>
 8004780:	08004fa4 	.word	0x08004fa4
 8004784:	08004fae 	.word	0x08004fae
 8004788:	00000000 	.word	0x00000000
 800478c:	0800453f 	.word	0x0800453f
 8004790:	08004faa 	.word	0x08004faa

08004794 <_printf_common>:
 8004794:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004798:	4616      	mov	r6, r2
 800479a:	4698      	mov	r8, r3
 800479c:	688a      	ldr	r2, [r1, #8]
 800479e:	690b      	ldr	r3, [r1, #16]
 80047a0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80047a4:	4293      	cmp	r3, r2
 80047a6:	bfb8      	it	lt
 80047a8:	4613      	movlt	r3, r2
 80047aa:	6033      	str	r3, [r6, #0]
 80047ac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80047b0:	4607      	mov	r7, r0
 80047b2:	460c      	mov	r4, r1
 80047b4:	b10a      	cbz	r2, 80047ba <_printf_common+0x26>
 80047b6:	3301      	adds	r3, #1
 80047b8:	6033      	str	r3, [r6, #0]
 80047ba:	6823      	ldr	r3, [r4, #0]
 80047bc:	0699      	lsls	r1, r3, #26
 80047be:	bf42      	ittt	mi
 80047c0:	6833      	ldrmi	r3, [r6, #0]
 80047c2:	3302      	addmi	r3, #2
 80047c4:	6033      	strmi	r3, [r6, #0]
 80047c6:	6825      	ldr	r5, [r4, #0]
 80047c8:	f015 0506 	ands.w	r5, r5, #6
 80047cc:	d106      	bne.n	80047dc <_printf_common+0x48>
 80047ce:	f104 0a19 	add.w	sl, r4, #25
 80047d2:	68e3      	ldr	r3, [r4, #12]
 80047d4:	6832      	ldr	r2, [r6, #0]
 80047d6:	1a9b      	subs	r3, r3, r2
 80047d8:	42ab      	cmp	r3, r5
 80047da:	dc26      	bgt.n	800482a <_printf_common+0x96>
 80047dc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80047e0:	6822      	ldr	r2, [r4, #0]
 80047e2:	3b00      	subs	r3, #0
 80047e4:	bf18      	it	ne
 80047e6:	2301      	movne	r3, #1
 80047e8:	0692      	lsls	r2, r2, #26
 80047ea:	d42b      	bmi.n	8004844 <_printf_common+0xb0>
 80047ec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80047f0:	4641      	mov	r1, r8
 80047f2:	4638      	mov	r0, r7
 80047f4:	47c8      	blx	r9
 80047f6:	3001      	adds	r0, #1
 80047f8:	d01e      	beq.n	8004838 <_printf_common+0xa4>
 80047fa:	6823      	ldr	r3, [r4, #0]
 80047fc:	6922      	ldr	r2, [r4, #16]
 80047fe:	f003 0306 	and.w	r3, r3, #6
 8004802:	2b04      	cmp	r3, #4
 8004804:	bf02      	ittt	eq
 8004806:	68e5      	ldreq	r5, [r4, #12]
 8004808:	6833      	ldreq	r3, [r6, #0]
 800480a:	1aed      	subeq	r5, r5, r3
 800480c:	68a3      	ldr	r3, [r4, #8]
 800480e:	bf0c      	ite	eq
 8004810:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004814:	2500      	movne	r5, #0
 8004816:	4293      	cmp	r3, r2
 8004818:	bfc4      	itt	gt
 800481a:	1a9b      	subgt	r3, r3, r2
 800481c:	18ed      	addgt	r5, r5, r3
 800481e:	2600      	movs	r6, #0
 8004820:	341a      	adds	r4, #26
 8004822:	42b5      	cmp	r5, r6
 8004824:	d11a      	bne.n	800485c <_printf_common+0xc8>
 8004826:	2000      	movs	r0, #0
 8004828:	e008      	b.n	800483c <_printf_common+0xa8>
 800482a:	2301      	movs	r3, #1
 800482c:	4652      	mov	r2, sl
 800482e:	4641      	mov	r1, r8
 8004830:	4638      	mov	r0, r7
 8004832:	47c8      	blx	r9
 8004834:	3001      	adds	r0, #1
 8004836:	d103      	bne.n	8004840 <_printf_common+0xac>
 8004838:	f04f 30ff 	mov.w	r0, #4294967295
 800483c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004840:	3501      	adds	r5, #1
 8004842:	e7c6      	b.n	80047d2 <_printf_common+0x3e>
 8004844:	18e1      	adds	r1, r4, r3
 8004846:	1c5a      	adds	r2, r3, #1
 8004848:	2030      	movs	r0, #48	@ 0x30
 800484a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800484e:	4422      	add	r2, r4
 8004850:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004854:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004858:	3302      	adds	r3, #2
 800485a:	e7c7      	b.n	80047ec <_printf_common+0x58>
 800485c:	2301      	movs	r3, #1
 800485e:	4622      	mov	r2, r4
 8004860:	4641      	mov	r1, r8
 8004862:	4638      	mov	r0, r7
 8004864:	47c8      	blx	r9
 8004866:	3001      	adds	r0, #1
 8004868:	d0e6      	beq.n	8004838 <_printf_common+0xa4>
 800486a:	3601      	adds	r6, #1
 800486c:	e7d9      	b.n	8004822 <_printf_common+0x8e>
	...

08004870 <_printf_i>:
 8004870:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004874:	7e0f      	ldrb	r7, [r1, #24]
 8004876:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004878:	2f78      	cmp	r7, #120	@ 0x78
 800487a:	4691      	mov	r9, r2
 800487c:	4680      	mov	r8, r0
 800487e:	460c      	mov	r4, r1
 8004880:	469a      	mov	sl, r3
 8004882:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004886:	d807      	bhi.n	8004898 <_printf_i+0x28>
 8004888:	2f62      	cmp	r7, #98	@ 0x62
 800488a:	d80a      	bhi.n	80048a2 <_printf_i+0x32>
 800488c:	2f00      	cmp	r7, #0
 800488e:	f000 80d1 	beq.w	8004a34 <_printf_i+0x1c4>
 8004892:	2f58      	cmp	r7, #88	@ 0x58
 8004894:	f000 80b8 	beq.w	8004a08 <_printf_i+0x198>
 8004898:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800489c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80048a0:	e03a      	b.n	8004918 <_printf_i+0xa8>
 80048a2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80048a6:	2b15      	cmp	r3, #21
 80048a8:	d8f6      	bhi.n	8004898 <_printf_i+0x28>
 80048aa:	a101      	add	r1, pc, #4	@ (adr r1, 80048b0 <_printf_i+0x40>)
 80048ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80048b0:	08004909 	.word	0x08004909
 80048b4:	0800491d 	.word	0x0800491d
 80048b8:	08004899 	.word	0x08004899
 80048bc:	08004899 	.word	0x08004899
 80048c0:	08004899 	.word	0x08004899
 80048c4:	08004899 	.word	0x08004899
 80048c8:	0800491d 	.word	0x0800491d
 80048cc:	08004899 	.word	0x08004899
 80048d0:	08004899 	.word	0x08004899
 80048d4:	08004899 	.word	0x08004899
 80048d8:	08004899 	.word	0x08004899
 80048dc:	08004a1b 	.word	0x08004a1b
 80048e0:	08004947 	.word	0x08004947
 80048e4:	080049d5 	.word	0x080049d5
 80048e8:	08004899 	.word	0x08004899
 80048ec:	08004899 	.word	0x08004899
 80048f0:	08004a3d 	.word	0x08004a3d
 80048f4:	08004899 	.word	0x08004899
 80048f8:	08004947 	.word	0x08004947
 80048fc:	08004899 	.word	0x08004899
 8004900:	08004899 	.word	0x08004899
 8004904:	080049dd 	.word	0x080049dd
 8004908:	6833      	ldr	r3, [r6, #0]
 800490a:	1d1a      	adds	r2, r3, #4
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	6032      	str	r2, [r6, #0]
 8004910:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004914:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004918:	2301      	movs	r3, #1
 800491a:	e09c      	b.n	8004a56 <_printf_i+0x1e6>
 800491c:	6833      	ldr	r3, [r6, #0]
 800491e:	6820      	ldr	r0, [r4, #0]
 8004920:	1d19      	adds	r1, r3, #4
 8004922:	6031      	str	r1, [r6, #0]
 8004924:	0606      	lsls	r6, r0, #24
 8004926:	d501      	bpl.n	800492c <_printf_i+0xbc>
 8004928:	681d      	ldr	r5, [r3, #0]
 800492a:	e003      	b.n	8004934 <_printf_i+0xc4>
 800492c:	0645      	lsls	r5, r0, #25
 800492e:	d5fb      	bpl.n	8004928 <_printf_i+0xb8>
 8004930:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004934:	2d00      	cmp	r5, #0
 8004936:	da03      	bge.n	8004940 <_printf_i+0xd0>
 8004938:	232d      	movs	r3, #45	@ 0x2d
 800493a:	426d      	negs	r5, r5
 800493c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004940:	4858      	ldr	r0, [pc, #352]	@ (8004aa4 <_printf_i+0x234>)
 8004942:	230a      	movs	r3, #10
 8004944:	e011      	b.n	800496a <_printf_i+0xfa>
 8004946:	6821      	ldr	r1, [r4, #0]
 8004948:	6833      	ldr	r3, [r6, #0]
 800494a:	0608      	lsls	r0, r1, #24
 800494c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004950:	d402      	bmi.n	8004958 <_printf_i+0xe8>
 8004952:	0649      	lsls	r1, r1, #25
 8004954:	bf48      	it	mi
 8004956:	b2ad      	uxthmi	r5, r5
 8004958:	2f6f      	cmp	r7, #111	@ 0x6f
 800495a:	4852      	ldr	r0, [pc, #328]	@ (8004aa4 <_printf_i+0x234>)
 800495c:	6033      	str	r3, [r6, #0]
 800495e:	bf14      	ite	ne
 8004960:	230a      	movne	r3, #10
 8004962:	2308      	moveq	r3, #8
 8004964:	2100      	movs	r1, #0
 8004966:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800496a:	6866      	ldr	r6, [r4, #4]
 800496c:	60a6      	str	r6, [r4, #8]
 800496e:	2e00      	cmp	r6, #0
 8004970:	db05      	blt.n	800497e <_printf_i+0x10e>
 8004972:	6821      	ldr	r1, [r4, #0]
 8004974:	432e      	orrs	r6, r5
 8004976:	f021 0104 	bic.w	r1, r1, #4
 800497a:	6021      	str	r1, [r4, #0]
 800497c:	d04b      	beq.n	8004a16 <_printf_i+0x1a6>
 800497e:	4616      	mov	r6, r2
 8004980:	fbb5 f1f3 	udiv	r1, r5, r3
 8004984:	fb03 5711 	mls	r7, r3, r1, r5
 8004988:	5dc7      	ldrb	r7, [r0, r7]
 800498a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800498e:	462f      	mov	r7, r5
 8004990:	42bb      	cmp	r3, r7
 8004992:	460d      	mov	r5, r1
 8004994:	d9f4      	bls.n	8004980 <_printf_i+0x110>
 8004996:	2b08      	cmp	r3, #8
 8004998:	d10b      	bne.n	80049b2 <_printf_i+0x142>
 800499a:	6823      	ldr	r3, [r4, #0]
 800499c:	07df      	lsls	r7, r3, #31
 800499e:	d508      	bpl.n	80049b2 <_printf_i+0x142>
 80049a0:	6923      	ldr	r3, [r4, #16]
 80049a2:	6861      	ldr	r1, [r4, #4]
 80049a4:	4299      	cmp	r1, r3
 80049a6:	bfde      	ittt	le
 80049a8:	2330      	movle	r3, #48	@ 0x30
 80049aa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80049ae:	f106 36ff 	addle.w	r6, r6, #4294967295
 80049b2:	1b92      	subs	r2, r2, r6
 80049b4:	6122      	str	r2, [r4, #16]
 80049b6:	f8cd a000 	str.w	sl, [sp]
 80049ba:	464b      	mov	r3, r9
 80049bc:	aa03      	add	r2, sp, #12
 80049be:	4621      	mov	r1, r4
 80049c0:	4640      	mov	r0, r8
 80049c2:	f7ff fee7 	bl	8004794 <_printf_common>
 80049c6:	3001      	adds	r0, #1
 80049c8:	d14a      	bne.n	8004a60 <_printf_i+0x1f0>
 80049ca:	f04f 30ff 	mov.w	r0, #4294967295
 80049ce:	b004      	add	sp, #16
 80049d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049d4:	6823      	ldr	r3, [r4, #0]
 80049d6:	f043 0320 	orr.w	r3, r3, #32
 80049da:	6023      	str	r3, [r4, #0]
 80049dc:	4832      	ldr	r0, [pc, #200]	@ (8004aa8 <_printf_i+0x238>)
 80049de:	2778      	movs	r7, #120	@ 0x78
 80049e0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80049e4:	6823      	ldr	r3, [r4, #0]
 80049e6:	6831      	ldr	r1, [r6, #0]
 80049e8:	061f      	lsls	r7, r3, #24
 80049ea:	f851 5b04 	ldr.w	r5, [r1], #4
 80049ee:	d402      	bmi.n	80049f6 <_printf_i+0x186>
 80049f0:	065f      	lsls	r7, r3, #25
 80049f2:	bf48      	it	mi
 80049f4:	b2ad      	uxthmi	r5, r5
 80049f6:	6031      	str	r1, [r6, #0]
 80049f8:	07d9      	lsls	r1, r3, #31
 80049fa:	bf44      	itt	mi
 80049fc:	f043 0320 	orrmi.w	r3, r3, #32
 8004a00:	6023      	strmi	r3, [r4, #0]
 8004a02:	b11d      	cbz	r5, 8004a0c <_printf_i+0x19c>
 8004a04:	2310      	movs	r3, #16
 8004a06:	e7ad      	b.n	8004964 <_printf_i+0xf4>
 8004a08:	4826      	ldr	r0, [pc, #152]	@ (8004aa4 <_printf_i+0x234>)
 8004a0a:	e7e9      	b.n	80049e0 <_printf_i+0x170>
 8004a0c:	6823      	ldr	r3, [r4, #0]
 8004a0e:	f023 0320 	bic.w	r3, r3, #32
 8004a12:	6023      	str	r3, [r4, #0]
 8004a14:	e7f6      	b.n	8004a04 <_printf_i+0x194>
 8004a16:	4616      	mov	r6, r2
 8004a18:	e7bd      	b.n	8004996 <_printf_i+0x126>
 8004a1a:	6833      	ldr	r3, [r6, #0]
 8004a1c:	6825      	ldr	r5, [r4, #0]
 8004a1e:	6961      	ldr	r1, [r4, #20]
 8004a20:	1d18      	adds	r0, r3, #4
 8004a22:	6030      	str	r0, [r6, #0]
 8004a24:	062e      	lsls	r6, r5, #24
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	d501      	bpl.n	8004a2e <_printf_i+0x1be>
 8004a2a:	6019      	str	r1, [r3, #0]
 8004a2c:	e002      	b.n	8004a34 <_printf_i+0x1c4>
 8004a2e:	0668      	lsls	r0, r5, #25
 8004a30:	d5fb      	bpl.n	8004a2a <_printf_i+0x1ba>
 8004a32:	8019      	strh	r1, [r3, #0]
 8004a34:	2300      	movs	r3, #0
 8004a36:	6123      	str	r3, [r4, #16]
 8004a38:	4616      	mov	r6, r2
 8004a3a:	e7bc      	b.n	80049b6 <_printf_i+0x146>
 8004a3c:	6833      	ldr	r3, [r6, #0]
 8004a3e:	1d1a      	adds	r2, r3, #4
 8004a40:	6032      	str	r2, [r6, #0]
 8004a42:	681e      	ldr	r6, [r3, #0]
 8004a44:	6862      	ldr	r2, [r4, #4]
 8004a46:	2100      	movs	r1, #0
 8004a48:	4630      	mov	r0, r6
 8004a4a:	f7fb fbc9 	bl	80001e0 <memchr>
 8004a4e:	b108      	cbz	r0, 8004a54 <_printf_i+0x1e4>
 8004a50:	1b80      	subs	r0, r0, r6
 8004a52:	6060      	str	r0, [r4, #4]
 8004a54:	6863      	ldr	r3, [r4, #4]
 8004a56:	6123      	str	r3, [r4, #16]
 8004a58:	2300      	movs	r3, #0
 8004a5a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004a5e:	e7aa      	b.n	80049b6 <_printf_i+0x146>
 8004a60:	6923      	ldr	r3, [r4, #16]
 8004a62:	4632      	mov	r2, r6
 8004a64:	4649      	mov	r1, r9
 8004a66:	4640      	mov	r0, r8
 8004a68:	47d0      	blx	sl
 8004a6a:	3001      	adds	r0, #1
 8004a6c:	d0ad      	beq.n	80049ca <_printf_i+0x15a>
 8004a6e:	6823      	ldr	r3, [r4, #0]
 8004a70:	079b      	lsls	r3, r3, #30
 8004a72:	d413      	bmi.n	8004a9c <_printf_i+0x22c>
 8004a74:	68e0      	ldr	r0, [r4, #12]
 8004a76:	9b03      	ldr	r3, [sp, #12]
 8004a78:	4298      	cmp	r0, r3
 8004a7a:	bfb8      	it	lt
 8004a7c:	4618      	movlt	r0, r3
 8004a7e:	e7a6      	b.n	80049ce <_printf_i+0x15e>
 8004a80:	2301      	movs	r3, #1
 8004a82:	4632      	mov	r2, r6
 8004a84:	4649      	mov	r1, r9
 8004a86:	4640      	mov	r0, r8
 8004a88:	47d0      	blx	sl
 8004a8a:	3001      	adds	r0, #1
 8004a8c:	d09d      	beq.n	80049ca <_printf_i+0x15a>
 8004a8e:	3501      	adds	r5, #1
 8004a90:	68e3      	ldr	r3, [r4, #12]
 8004a92:	9903      	ldr	r1, [sp, #12]
 8004a94:	1a5b      	subs	r3, r3, r1
 8004a96:	42ab      	cmp	r3, r5
 8004a98:	dcf2      	bgt.n	8004a80 <_printf_i+0x210>
 8004a9a:	e7eb      	b.n	8004a74 <_printf_i+0x204>
 8004a9c:	2500      	movs	r5, #0
 8004a9e:	f104 0619 	add.w	r6, r4, #25
 8004aa2:	e7f5      	b.n	8004a90 <_printf_i+0x220>
 8004aa4:	08004fb5 	.word	0x08004fb5
 8004aa8:	08004fc6 	.word	0x08004fc6

08004aac <__sflush_r>:
 8004aac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004ab0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ab4:	0716      	lsls	r6, r2, #28
 8004ab6:	4605      	mov	r5, r0
 8004ab8:	460c      	mov	r4, r1
 8004aba:	d454      	bmi.n	8004b66 <__sflush_r+0xba>
 8004abc:	684b      	ldr	r3, [r1, #4]
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	dc02      	bgt.n	8004ac8 <__sflush_r+0x1c>
 8004ac2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	dd48      	ble.n	8004b5a <__sflush_r+0xae>
 8004ac8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004aca:	2e00      	cmp	r6, #0
 8004acc:	d045      	beq.n	8004b5a <__sflush_r+0xae>
 8004ace:	2300      	movs	r3, #0
 8004ad0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004ad4:	682f      	ldr	r7, [r5, #0]
 8004ad6:	6a21      	ldr	r1, [r4, #32]
 8004ad8:	602b      	str	r3, [r5, #0]
 8004ada:	d030      	beq.n	8004b3e <__sflush_r+0x92>
 8004adc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004ade:	89a3      	ldrh	r3, [r4, #12]
 8004ae0:	0759      	lsls	r1, r3, #29
 8004ae2:	d505      	bpl.n	8004af0 <__sflush_r+0x44>
 8004ae4:	6863      	ldr	r3, [r4, #4]
 8004ae6:	1ad2      	subs	r2, r2, r3
 8004ae8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004aea:	b10b      	cbz	r3, 8004af0 <__sflush_r+0x44>
 8004aec:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004aee:	1ad2      	subs	r2, r2, r3
 8004af0:	2300      	movs	r3, #0
 8004af2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004af4:	6a21      	ldr	r1, [r4, #32]
 8004af6:	4628      	mov	r0, r5
 8004af8:	47b0      	blx	r6
 8004afa:	1c43      	adds	r3, r0, #1
 8004afc:	89a3      	ldrh	r3, [r4, #12]
 8004afe:	d106      	bne.n	8004b0e <__sflush_r+0x62>
 8004b00:	6829      	ldr	r1, [r5, #0]
 8004b02:	291d      	cmp	r1, #29
 8004b04:	d82b      	bhi.n	8004b5e <__sflush_r+0xb2>
 8004b06:	4a2a      	ldr	r2, [pc, #168]	@ (8004bb0 <__sflush_r+0x104>)
 8004b08:	40ca      	lsrs	r2, r1
 8004b0a:	07d6      	lsls	r6, r2, #31
 8004b0c:	d527      	bpl.n	8004b5e <__sflush_r+0xb2>
 8004b0e:	2200      	movs	r2, #0
 8004b10:	6062      	str	r2, [r4, #4]
 8004b12:	04d9      	lsls	r1, r3, #19
 8004b14:	6922      	ldr	r2, [r4, #16]
 8004b16:	6022      	str	r2, [r4, #0]
 8004b18:	d504      	bpl.n	8004b24 <__sflush_r+0x78>
 8004b1a:	1c42      	adds	r2, r0, #1
 8004b1c:	d101      	bne.n	8004b22 <__sflush_r+0x76>
 8004b1e:	682b      	ldr	r3, [r5, #0]
 8004b20:	b903      	cbnz	r3, 8004b24 <__sflush_r+0x78>
 8004b22:	6560      	str	r0, [r4, #84]	@ 0x54
 8004b24:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004b26:	602f      	str	r7, [r5, #0]
 8004b28:	b1b9      	cbz	r1, 8004b5a <__sflush_r+0xae>
 8004b2a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004b2e:	4299      	cmp	r1, r3
 8004b30:	d002      	beq.n	8004b38 <__sflush_r+0x8c>
 8004b32:	4628      	mov	r0, r5
 8004b34:	f7ff fbf4 	bl	8004320 <_free_r>
 8004b38:	2300      	movs	r3, #0
 8004b3a:	6363      	str	r3, [r4, #52]	@ 0x34
 8004b3c:	e00d      	b.n	8004b5a <__sflush_r+0xae>
 8004b3e:	2301      	movs	r3, #1
 8004b40:	4628      	mov	r0, r5
 8004b42:	47b0      	blx	r6
 8004b44:	4602      	mov	r2, r0
 8004b46:	1c50      	adds	r0, r2, #1
 8004b48:	d1c9      	bne.n	8004ade <__sflush_r+0x32>
 8004b4a:	682b      	ldr	r3, [r5, #0]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d0c6      	beq.n	8004ade <__sflush_r+0x32>
 8004b50:	2b1d      	cmp	r3, #29
 8004b52:	d001      	beq.n	8004b58 <__sflush_r+0xac>
 8004b54:	2b16      	cmp	r3, #22
 8004b56:	d11e      	bne.n	8004b96 <__sflush_r+0xea>
 8004b58:	602f      	str	r7, [r5, #0]
 8004b5a:	2000      	movs	r0, #0
 8004b5c:	e022      	b.n	8004ba4 <__sflush_r+0xf8>
 8004b5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004b62:	b21b      	sxth	r3, r3
 8004b64:	e01b      	b.n	8004b9e <__sflush_r+0xf2>
 8004b66:	690f      	ldr	r7, [r1, #16]
 8004b68:	2f00      	cmp	r7, #0
 8004b6a:	d0f6      	beq.n	8004b5a <__sflush_r+0xae>
 8004b6c:	0793      	lsls	r3, r2, #30
 8004b6e:	680e      	ldr	r6, [r1, #0]
 8004b70:	bf08      	it	eq
 8004b72:	694b      	ldreq	r3, [r1, #20]
 8004b74:	600f      	str	r7, [r1, #0]
 8004b76:	bf18      	it	ne
 8004b78:	2300      	movne	r3, #0
 8004b7a:	eba6 0807 	sub.w	r8, r6, r7
 8004b7e:	608b      	str	r3, [r1, #8]
 8004b80:	f1b8 0f00 	cmp.w	r8, #0
 8004b84:	dde9      	ble.n	8004b5a <__sflush_r+0xae>
 8004b86:	6a21      	ldr	r1, [r4, #32]
 8004b88:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004b8a:	4643      	mov	r3, r8
 8004b8c:	463a      	mov	r2, r7
 8004b8e:	4628      	mov	r0, r5
 8004b90:	47b0      	blx	r6
 8004b92:	2800      	cmp	r0, #0
 8004b94:	dc08      	bgt.n	8004ba8 <__sflush_r+0xfc>
 8004b96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004b9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004b9e:	81a3      	strh	r3, [r4, #12]
 8004ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8004ba4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004ba8:	4407      	add	r7, r0
 8004baa:	eba8 0800 	sub.w	r8, r8, r0
 8004bae:	e7e7      	b.n	8004b80 <__sflush_r+0xd4>
 8004bb0:	20400001 	.word	0x20400001

08004bb4 <_fflush_r>:
 8004bb4:	b538      	push	{r3, r4, r5, lr}
 8004bb6:	690b      	ldr	r3, [r1, #16]
 8004bb8:	4605      	mov	r5, r0
 8004bba:	460c      	mov	r4, r1
 8004bbc:	b913      	cbnz	r3, 8004bc4 <_fflush_r+0x10>
 8004bbe:	2500      	movs	r5, #0
 8004bc0:	4628      	mov	r0, r5
 8004bc2:	bd38      	pop	{r3, r4, r5, pc}
 8004bc4:	b118      	cbz	r0, 8004bce <_fflush_r+0x1a>
 8004bc6:	6a03      	ldr	r3, [r0, #32]
 8004bc8:	b90b      	cbnz	r3, 8004bce <_fflush_r+0x1a>
 8004bca:	f7ff fa8b 	bl	80040e4 <__sinit>
 8004bce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d0f3      	beq.n	8004bbe <_fflush_r+0xa>
 8004bd6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004bd8:	07d0      	lsls	r0, r2, #31
 8004bda:	d404      	bmi.n	8004be6 <_fflush_r+0x32>
 8004bdc:	0599      	lsls	r1, r3, #22
 8004bde:	d402      	bmi.n	8004be6 <_fflush_r+0x32>
 8004be0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004be2:	f7ff fb9a 	bl	800431a <__retarget_lock_acquire_recursive>
 8004be6:	4628      	mov	r0, r5
 8004be8:	4621      	mov	r1, r4
 8004bea:	f7ff ff5f 	bl	8004aac <__sflush_r>
 8004bee:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004bf0:	07da      	lsls	r2, r3, #31
 8004bf2:	4605      	mov	r5, r0
 8004bf4:	d4e4      	bmi.n	8004bc0 <_fflush_r+0xc>
 8004bf6:	89a3      	ldrh	r3, [r4, #12]
 8004bf8:	059b      	lsls	r3, r3, #22
 8004bfa:	d4e1      	bmi.n	8004bc0 <_fflush_r+0xc>
 8004bfc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004bfe:	f7ff fb8d 	bl	800431c <__retarget_lock_release_recursive>
 8004c02:	e7dd      	b.n	8004bc0 <_fflush_r+0xc>

08004c04 <__swbuf_r>:
 8004c04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c06:	460e      	mov	r6, r1
 8004c08:	4614      	mov	r4, r2
 8004c0a:	4605      	mov	r5, r0
 8004c0c:	b118      	cbz	r0, 8004c16 <__swbuf_r+0x12>
 8004c0e:	6a03      	ldr	r3, [r0, #32]
 8004c10:	b90b      	cbnz	r3, 8004c16 <__swbuf_r+0x12>
 8004c12:	f7ff fa67 	bl	80040e4 <__sinit>
 8004c16:	69a3      	ldr	r3, [r4, #24]
 8004c18:	60a3      	str	r3, [r4, #8]
 8004c1a:	89a3      	ldrh	r3, [r4, #12]
 8004c1c:	071a      	lsls	r2, r3, #28
 8004c1e:	d501      	bpl.n	8004c24 <__swbuf_r+0x20>
 8004c20:	6923      	ldr	r3, [r4, #16]
 8004c22:	b943      	cbnz	r3, 8004c36 <__swbuf_r+0x32>
 8004c24:	4621      	mov	r1, r4
 8004c26:	4628      	mov	r0, r5
 8004c28:	f000 f82a 	bl	8004c80 <__swsetup_r>
 8004c2c:	b118      	cbz	r0, 8004c36 <__swbuf_r+0x32>
 8004c2e:	f04f 37ff 	mov.w	r7, #4294967295
 8004c32:	4638      	mov	r0, r7
 8004c34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c36:	6823      	ldr	r3, [r4, #0]
 8004c38:	6922      	ldr	r2, [r4, #16]
 8004c3a:	1a98      	subs	r0, r3, r2
 8004c3c:	6963      	ldr	r3, [r4, #20]
 8004c3e:	b2f6      	uxtb	r6, r6
 8004c40:	4283      	cmp	r3, r0
 8004c42:	4637      	mov	r7, r6
 8004c44:	dc05      	bgt.n	8004c52 <__swbuf_r+0x4e>
 8004c46:	4621      	mov	r1, r4
 8004c48:	4628      	mov	r0, r5
 8004c4a:	f7ff ffb3 	bl	8004bb4 <_fflush_r>
 8004c4e:	2800      	cmp	r0, #0
 8004c50:	d1ed      	bne.n	8004c2e <__swbuf_r+0x2a>
 8004c52:	68a3      	ldr	r3, [r4, #8]
 8004c54:	3b01      	subs	r3, #1
 8004c56:	60a3      	str	r3, [r4, #8]
 8004c58:	6823      	ldr	r3, [r4, #0]
 8004c5a:	1c5a      	adds	r2, r3, #1
 8004c5c:	6022      	str	r2, [r4, #0]
 8004c5e:	701e      	strb	r6, [r3, #0]
 8004c60:	6962      	ldr	r2, [r4, #20]
 8004c62:	1c43      	adds	r3, r0, #1
 8004c64:	429a      	cmp	r2, r3
 8004c66:	d004      	beq.n	8004c72 <__swbuf_r+0x6e>
 8004c68:	89a3      	ldrh	r3, [r4, #12]
 8004c6a:	07db      	lsls	r3, r3, #31
 8004c6c:	d5e1      	bpl.n	8004c32 <__swbuf_r+0x2e>
 8004c6e:	2e0a      	cmp	r6, #10
 8004c70:	d1df      	bne.n	8004c32 <__swbuf_r+0x2e>
 8004c72:	4621      	mov	r1, r4
 8004c74:	4628      	mov	r0, r5
 8004c76:	f7ff ff9d 	bl	8004bb4 <_fflush_r>
 8004c7a:	2800      	cmp	r0, #0
 8004c7c:	d0d9      	beq.n	8004c32 <__swbuf_r+0x2e>
 8004c7e:	e7d6      	b.n	8004c2e <__swbuf_r+0x2a>

08004c80 <__swsetup_r>:
 8004c80:	b538      	push	{r3, r4, r5, lr}
 8004c82:	4b29      	ldr	r3, [pc, #164]	@ (8004d28 <__swsetup_r+0xa8>)
 8004c84:	4605      	mov	r5, r0
 8004c86:	6818      	ldr	r0, [r3, #0]
 8004c88:	460c      	mov	r4, r1
 8004c8a:	b118      	cbz	r0, 8004c94 <__swsetup_r+0x14>
 8004c8c:	6a03      	ldr	r3, [r0, #32]
 8004c8e:	b90b      	cbnz	r3, 8004c94 <__swsetup_r+0x14>
 8004c90:	f7ff fa28 	bl	80040e4 <__sinit>
 8004c94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004c98:	0719      	lsls	r1, r3, #28
 8004c9a:	d422      	bmi.n	8004ce2 <__swsetup_r+0x62>
 8004c9c:	06da      	lsls	r2, r3, #27
 8004c9e:	d407      	bmi.n	8004cb0 <__swsetup_r+0x30>
 8004ca0:	2209      	movs	r2, #9
 8004ca2:	602a      	str	r2, [r5, #0]
 8004ca4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004ca8:	81a3      	strh	r3, [r4, #12]
 8004caa:	f04f 30ff 	mov.w	r0, #4294967295
 8004cae:	e033      	b.n	8004d18 <__swsetup_r+0x98>
 8004cb0:	0758      	lsls	r0, r3, #29
 8004cb2:	d512      	bpl.n	8004cda <__swsetup_r+0x5a>
 8004cb4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004cb6:	b141      	cbz	r1, 8004cca <__swsetup_r+0x4a>
 8004cb8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004cbc:	4299      	cmp	r1, r3
 8004cbe:	d002      	beq.n	8004cc6 <__swsetup_r+0x46>
 8004cc0:	4628      	mov	r0, r5
 8004cc2:	f7ff fb2d 	bl	8004320 <_free_r>
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	6363      	str	r3, [r4, #52]	@ 0x34
 8004cca:	89a3      	ldrh	r3, [r4, #12]
 8004ccc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004cd0:	81a3      	strh	r3, [r4, #12]
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	6063      	str	r3, [r4, #4]
 8004cd6:	6923      	ldr	r3, [r4, #16]
 8004cd8:	6023      	str	r3, [r4, #0]
 8004cda:	89a3      	ldrh	r3, [r4, #12]
 8004cdc:	f043 0308 	orr.w	r3, r3, #8
 8004ce0:	81a3      	strh	r3, [r4, #12]
 8004ce2:	6923      	ldr	r3, [r4, #16]
 8004ce4:	b94b      	cbnz	r3, 8004cfa <__swsetup_r+0x7a>
 8004ce6:	89a3      	ldrh	r3, [r4, #12]
 8004ce8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004cec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004cf0:	d003      	beq.n	8004cfa <__swsetup_r+0x7a>
 8004cf2:	4621      	mov	r1, r4
 8004cf4:	4628      	mov	r0, r5
 8004cf6:	f000 f84f 	bl	8004d98 <__smakebuf_r>
 8004cfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004cfe:	f013 0201 	ands.w	r2, r3, #1
 8004d02:	d00a      	beq.n	8004d1a <__swsetup_r+0x9a>
 8004d04:	2200      	movs	r2, #0
 8004d06:	60a2      	str	r2, [r4, #8]
 8004d08:	6962      	ldr	r2, [r4, #20]
 8004d0a:	4252      	negs	r2, r2
 8004d0c:	61a2      	str	r2, [r4, #24]
 8004d0e:	6922      	ldr	r2, [r4, #16]
 8004d10:	b942      	cbnz	r2, 8004d24 <__swsetup_r+0xa4>
 8004d12:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004d16:	d1c5      	bne.n	8004ca4 <__swsetup_r+0x24>
 8004d18:	bd38      	pop	{r3, r4, r5, pc}
 8004d1a:	0799      	lsls	r1, r3, #30
 8004d1c:	bf58      	it	pl
 8004d1e:	6962      	ldrpl	r2, [r4, #20]
 8004d20:	60a2      	str	r2, [r4, #8]
 8004d22:	e7f4      	b.n	8004d0e <__swsetup_r+0x8e>
 8004d24:	2000      	movs	r0, #0
 8004d26:	e7f7      	b.n	8004d18 <__swsetup_r+0x98>
 8004d28:	20000018 	.word	0x20000018

08004d2c <_sbrk_r>:
 8004d2c:	b538      	push	{r3, r4, r5, lr}
 8004d2e:	4d06      	ldr	r5, [pc, #24]	@ (8004d48 <_sbrk_r+0x1c>)
 8004d30:	2300      	movs	r3, #0
 8004d32:	4604      	mov	r4, r0
 8004d34:	4608      	mov	r0, r1
 8004d36:	602b      	str	r3, [r5, #0]
 8004d38:	f7fb ffdc 	bl	8000cf4 <_sbrk>
 8004d3c:	1c43      	adds	r3, r0, #1
 8004d3e:	d102      	bne.n	8004d46 <_sbrk_r+0x1a>
 8004d40:	682b      	ldr	r3, [r5, #0]
 8004d42:	b103      	cbz	r3, 8004d46 <_sbrk_r+0x1a>
 8004d44:	6023      	str	r3, [r4, #0]
 8004d46:	bd38      	pop	{r3, r4, r5, pc}
 8004d48:	200003a4 	.word	0x200003a4

08004d4c <__swhatbuf_r>:
 8004d4c:	b570      	push	{r4, r5, r6, lr}
 8004d4e:	460c      	mov	r4, r1
 8004d50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d54:	2900      	cmp	r1, #0
 8004d56:	b096      	sub	sp, #88	@ 0x58
 8004d58:	4615      	mov	r5, r2
 8004d5a:	461e      	mov	r6, r3
 8004d5c:	da0d      	bge.n	8004d7a <__swhatbuf_r+0x2e>
 8004d5e:	89a3      	ldrh	r3, [r4, #12]
 8004d60:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004d64:	f04f 0100 	mov.w	r1, #0
 8004d68:	bf14      	ite	ne
 8004d6a:	2340      	movne	r3, #64	@ 0x40
 8004d6c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004d70:	2000      	movs	r0, #0
 8004d72:	6031      	str	r1, [r6, #0]
 8004d74:	602b      	str	r3, [r5, #0]
 8004d76:	b016      	add	sp, #88	@ 0x58
 8004d78:	bd70      	pop	{r4, r5, r6, pc}
 8004d7a:	466a      	mov	r2, sp
 8004d7c:	f000 f848 	bl	8004e10 <_fstat_r>
 8004d80:	2800      	cmp	r0, #0
 8004d82:	dbec      	blt.n	8004d5e <__swhatbuf_r+0x12>
 8004d84:	9901      	ldr	r1, [sp, #4]
 8004d86:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004d8a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004d8e:	4259      	negs	r1, r3
 8004d90:	4159      	adcs	r1, r3
 8004d92:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004d96:	e7eb      	b.n	8004d70 <__swhatbuf_r+0x24>

08004d98 <__smakebuf_r>:
 8004d98:	898b      	ldrh	r3, [r1, #12]
 8004d9a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004d9c:	079d      	lsls	r5, r3, #30
 8004d9e:	4606      	mov	r6, r0
 8004da0:	460c      	mov	r4, r1
 8004da2:	d507      	bpl.n	8004db4 <__smakebuf_r+0x1c>
 8004da4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004da8:	6023      	str	r3, [r4, #0]
 8004daa:	6123      	str	r3, [r4, #16]
 8004dac:	2301      	movs	r3, #1
 8004dae:	6163      	str	r3, [r4, #20]
 8004db0:	b003      	add	sp, #12
 8004db2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004db4:	ab01      	add	r3, sp, #4
 8004db6:	466a      	mov	r2, sp
 8004db8:	f7ff ffc8 	bl	8004d4c <__swhatbuf_r>
 8004dbc:	9f00      	ldr	r7, [sp, #0]
 8004dbe:	4605      	mov	r5, r0
 8004dc0:	4639      	mov	r1, r7
 8004dc2:	4630      	mov	r0, r6
 8004dc4:	f7ff fb18 	bl	80043f8 <_malloc_r>
 8004dc8:	b948      	cbnz	r0, 8004dde <__smakebuf_r+0x46>
 8004dca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004dce:	059a      	lsls	r2, r3, #22
 8004dd0:	d4ee      	bmi.n	8004db0 <__smakebuf_r+0x18>
 8004dd2:	f023 0303 	bic.w	r3, r3, #3
 8004dd6:	f043 0302 	orr.w	r3, r3, #2
 8004dda:	81a3      	strh	r3, [r4, #12]
 8004ddc:	e7e2      	b.n	8004da4 <__smakebuf_r+0xc>
 8004dde:	89a3      	ldrh	r3, [r4, #12]
 8004de0:	6020      	str	r0, [r4, #0]
 8004de2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004de6:	81a3      	strh	r3, [r4, #12]
 8004de8:	9b01      	ldr	r3, [sp, #4]
 8004dea:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004dee:	b15b      	cbz	r3, 8004e08 <__smakebuf_r+0x70>
 8004df0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004df4:	4630      	mov	r0, r6
 8004df6:	f000 f81d 	bl	8004e34 <_isatty_r>
 8004dfa:	b128      	cbz	r0, 8004e08 <__smakebuf_r+0x70>
 8004dfc:	89a3      	ldrh	r3, [r4, #12]
 8004dfe:	f023 0303 	bic.w	r3, r3, #3
 8004e02:	f043 0301 	orr.w	r3, r3, #1
 8004e06:	81a3      	strh	r3, [r4, #12]
 8004e08:	89a3      	ldrh	r3, [r4, #12]
 8004e0a:	431d      	orrs	r5, r3
 8004e0c:	81a5      	strh	r5, [r4, #12]
 8004e0e:	e7cf      	b.n	8004db0 <__smakebuf_r+0x18>

08004e10 <_fstat_r>:
 8004e10:	b538      	push	{r3, r4, r5, lr}
 8004e12:	4d07      	ldr	r5, [pc, #28]	@ (8004e30 <_fstat_r+0x20>)
 8004e14:	2300      	movs	r3, #0
 8004e16:	4604      	mov	r4, r0
 8004e18:	4608      	mov	r0, r1
 8004e1a:	4611      	mov	r1, r2
 8004e1c:	602b      	str	r3, [r5, #0]
 8004e1e:	f7fb ff40 	bl	8000ca2 <_fstat>
 8004e22:	1c43      	adds	r3, r0, #1
 8004e24:	d102      	bne.n	8004e2c <_fstat_r+0x1c>
 8004e26:	682b      	ldr	r3, [r5, #0]
 8004e28:	b103      	cbz	r3, 8004e2c <_fstat_r+0x1c>
 8004e2a:	6023      	str	r3, [r4, #0]
 8004e2c:	bd38      	pop	{r3, r4, r5, pc}
 8004e2e:	bf00      	nop
 8004e30:	200003a4 	.word	0x200003a4

08004e34 <_isatty_r>:
 8004e34:	b538      	push	{r3, r4, r5, lr}
 8004e36:	4d06      	ldr	r5, [pc, #24]	@ (8004e50 <_isatty_r+0x1c>)
 8004e38:	2300      	movs	r3, #0
 8004e3a:	4604      	mov	r4, r0
 8004e3c:	4608      	mov	r0, r1
 8004e3e:	602b      	str	r3, [r5, #0]
 8004e40:	f7fb ff3f 	bl	8000cc2 <_isatty>
 8004e44:	1c43      	adds	r3, r0, #1
 8004e46:	d102      	bne.n	8004e4e <_isatty_r+0x1a>
 8004e48:	682b      	ldr	r3, [r5, #0]
 8004e4a:	b103      	cbz	r3, 8004e4e <_isatty_r+0x1a>
 8004e4c:	6023      	str	r3, [r4, #0]
 8004e4e:	bd38      	pop	{r3, r4, r5, pc}
 8004e50:	200003a4 	.word	0x200003a4

08004e54 <_init>:
 8004e54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e56:	bf00      	nop
 8004e58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e5a:	bc08      	pop	{r3}
 8004e5c:	469e      	mov	lr, r3
 8004e5e:	4770      	bx	lr

08004e60 <_fini>:
 8004e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e62:	bf00      	nop
 8004e64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e66:	bc08      	pop	{r3}
 8004e68:	469e      	mov	lr, r3
 8004e6a:	4770      	bx	lr
