<stg><name>compute_engine_16</name>


<trans_list>

<trans id="40" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %w_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %w_V)

]]></Node>
<StgValue><ssdm name="w_V_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %b_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %b_V)

]]></Node>
<StgValue><ssdm name="b_V_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %xor_ln769 = xor i16 %w_V_read, -1

]]></Node>
<StgValue><ssdm name="xor_ln769"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %r_V = xor i16 %b_V_read, %xor_ln769

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="16">
<![CDATA[
:5  %trunc_ln681 = trunc i16 %r_V to i4

]]></Node>
<StgValue><ssdm name="trunc_ln681"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="4">
<![CDATA[
:6  %zext_ln18 = zext i4 %trunc_ln681 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %p_Result_s = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %r_V, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="4">
<![CDATA[
:8  %zext_ln18_1 = zext i4 %p_Result_s to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %lut16_V_1_addr = getelementptr [16 x i3]* @lut16_V_1, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="lut16_V_1_addr"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="4">
<![CDATA[
:10  %lut16_V_1_load = load i3* %lut16_V_1_addr, align 1

]]></Node>
<StgValue><ssdm name="lut16_V_1_load"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %lut16_V_1_addr_1 = getelementptr [16 x i3]* @lut16_V_1, i64 0, i64 %zext_ln18_1

]]></Node>
<StgValue><ssdm name="lut16_V_1_addr_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="4">
<![CDATA[
:13  %lut16_V_1_load_1 = load i3* %lut16_V_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="lut16_V_1_load_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %p_Result_45 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %r_V, i32 8, i32 11)

]]></Node>
<StgValue><ssdm name="p_Result_45"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="4">
<![CDATA[
:17  %zext_ln19 = zext i4 %p_Result_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:18  %p_Result_46 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %r_V, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_46"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="4">
<![CDATA[
:19  %zext_ln19_1 = zext i4 %p_Result_46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln19_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %lut16_V_1_addr_2 = getelementptr [16 x i3]* @lut16_V_1, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="lut16_V_1_addr_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="4">
<![CDATA[
:21  %lut16_V_1_load_2 = load i3* %lut16_V_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="lut16_V_1_load_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %lut16_V_1_addr_3 = getelementptr [16 x i3]* @lut16_V_1, i64 0, i64 %zext_ln19_1

]]></Node>
<StgValue><ssdm name="lut16_V_1_addr_3"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="4">
<![CDATA[
:24  %lut16_V_1_load_3 = load i3* %lut16_V_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="lut16_V_1_load_3"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln13"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="4">
<![CDATA[
:10  %lut16_V_1_load = load i3* %lut16_V_1_addr, align 1

]]></Node>
<StgValue><ssdm name="lut16_V_1_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="3">
<![CDATA[
:11  %zext_ln215 = zext i3 %lut16_V_1_load to i4

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="4">
<![CDATA[
:13  %lut16_V_1_load_1 = load i3* %lut16_V_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="lut16_V_1_load_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="3">
<![CDATA[
:14  %zext_ln215_16 = zext i3 %lut16_V_1_load_1 to i4

]]></Node>
<StgValue><ssdm name="zext_ln215_16"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:15  %add0_V = add i4 %zext_ln215, %zext_ln215_16

]]></Node>
<StgValue><ssdm name="add0_V"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="4">
<![CDATA[
:21  %lut16_V_1_load_2 = load i3* %lut16_V_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="lut16_V_1_load_2"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="3">
<![CDATA[
:22  %zext_ln215_17 = zext i3 %lut16_V_1_load_2 to i4

]]></Node>
<StgValue><ssdm name="zext_ln215_17"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="4">
<![CDATA[
:24  %lut16_V_1_load_3 = load i3* %lut16_V_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="lut16_V_1_load_3"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="3">
<![CDATA[
:25  %zext_ln215_18 = zext i3 %lut16_V_1_load_3 to i4

]]></Node>
<StgValue><ssdm name="zext_ln215_18"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:26  %add1_V = add i4 %zext_ln215_17, %zext_ln215_18

]]></Node>
<StgValue><ssdm name="add1_V"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="4">
<![CDATA[
:27  %lhs_V = sext i4 %add0_V to i5

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="4">
<![CDATA[
:28  %rhs_V = sext i4 %add1_V to i5

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:29  %ret_V = add nsw i5 %lhs_V, %rhs_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="5">
<![CDATA[
:30  ret i5 %ret_V

]]></Node>
<StgValue><ssdm name="ret_ln23"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
