
gpib_004.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000023b6  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000043e  00800060  000023b6  0000242a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000010e  0080049e  000027f4  00002868  2**0
                  ALLOC
  3 .stab         00004b90  00000000  00000000  00002868  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000023cf  00000000  00000000  000073f8  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 4a 00 	jmp	0x94	; 0x94 <__ctors_end>
       4:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
       8:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
       c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      10:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      14:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      18:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      1c:	0c 94 07 10 	jmp	0x200e	; 0x200e <__vector_7>
      20:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      24:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      28:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      2c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      30:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      34:	0c 94 49 10 	jmp	0x2092	; 0x2092 <__vector_13>
      38:	0c 94 8d 10 	jmp	0x211a	; 0x211a <__vector_14>
      3c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      40:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      44:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      48:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      4c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      50:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>

00000054 <__c.1991>:
      54:	42 75 66 66 65 72 20 6f 76 65 72 66 6c 6f 77 20     Buffer overflow 
      64:	65 72 72 6f 72 3a 20 00                             error: .

0000006c <__c.1989>:
      6c:	55 41 52 54 20 4f 76 65 72 72 75 6e 20 45 72 72     UART Overrun Err
      7c:	6f 72 3a 20 00                                      or: .

00000081 <__c.1987>:
      81:	55 41 52 54 20 46 72 61 6d 65 20 45 72 72 6f 72     UART Frame Error
      91:	3a 20 00                                            : .

00000094 <__ctors_end>:
      94:	11 24       	eor	r1, r1
      96:	1f be       	out	0x3f, r1	; 63
      98:	cf e5       	ldi	r28, 0x5F	; 95
      9a:	d8 e0       	ldi	r29, 0x08	; 8
      9c:	de bf       	out	0x3e, r29	; 62
      9e:	cd bf       	out	0x3d, r28	; 61

000000a0 <__do_copy_data>:
      a0:	14 e0       	ldi	r17, 0x04	; 4
      a2:	a0 e6       	ldi	r26, 0x60	; 96
      a4:	b0 e0       	ldi	r27, 0x00	; 0
      a6:	e6 eb       	ldi	r30, 0xB6	; 182
      a8:	f3 e2       	ldi	r31, 0x23	; 35
      aa:	02 c0       	rjmp	.+4      	; 0xb0 <.do_copy_data_start>

000000ac <.do_copy_data_loop>:
      ac:	05 90       	lpm	r0, Z+
      ae:	0d 92       	st	X+, r0

000000b0 <.do_copy_data_start>:
      b0:	ae 39       	cpi	r26, 0x9E	; 158
      b2:	b1 07       	cpc	r27, r17
      b4:	d9 f7       	brne	.-10     	; 0xac <.do_copy_data_loop>

000000b6 <__do_clear_bss>:
      b6:	15 e0       	ldi	r17, 0x05	; 5
      b8:	ae e9       	ldi	r26, 0x9E	; 158
      ba:	b4 e0       	ldi	r27, 0x04	; 4
      bc:	01 c0       	rjmp	.+2      	; 0xc0 <.do_clear_bss_start>

000000be <.do_clear_bss_loop>:
      be:	1d 92       	st	X+, r1

000000c0 <.do_clear_bss_start>:
      c0:	ac 3a       	cpi	r26, 0xAC	; 172
      c2:	b1 07       	cpc	r27, r17
      c4:	e1 f7       	brne	.-8      	; 0xbe <.do_clear_bss_loop>
      c6:	0e 94 cf 0e 	call	0x1d9e	; 0x1d9e <main>
      ca:	0c 94 d9 11 	jmp	0x23b2	; 0x23b2 <_exit>

000000ce <__bad_interrupt>:
      ce:	0c 94 00 00 	jmp	0	; 0x0 <__heap_end>

000000d2 <atoi>:
      d2:	fc 01       	movw	r30, r24
      d4:	88 27       	eor	r24, r24
      d6:	99 27       	eor	r25, r25
      d8:	e8 94       	clt
      da:	21 91       	ld	r18, Z+
      dc:	20 32       	cpi	r18, 0x20	; 32
      de:	e9 f3       	breq	.-6      	; 0xda <atoi+0x8>
      e0:	29 30       	cpi	r18, 0x09	; 9
      e2:	10 f0       	brcs	.+4      	; 0xe8 <atoi+0x16>
      e4:	2e 30       	cpi	r18, 0x0E	; 14
      e6:	c8 f3       	brcs	.-14     	; 0xda <atoi+0x8>
      e8:	2b 32       	cpi	r18, 0x2B	; 43
      ea:	41 f0       	breq	.+16     	; 0xfc <atoi+0x2a>
      ec:	2d 32       	cpi	r18, 0x2D	; 45
      ee:	39 f4       	brne	.+14     	; 0xfe <atoi+0x2c>
      f0:	68 94       	set
      f2:	04 c0       	rjmp	.+8      	; 0xfc <atoi+0x2a>
      f4:	0e 94 d2 00 	call	0x1a4	; 0x1a4 <__mulhi_const_10>
      f8:	82 0f       	add	r24, r18
      fa:	91 1d       	adc	r25, r1
      fc:	21 91       	ld	r18, Z+
      fe:	20 53       	subi	r18, 0x30	; 48
     100:	2a 30       	cpi	r18, 0x0A	; 10
     102:	c0 f3       	brcs	.-16     	; 0xf4 <atoi+0x22>
     104:	1e f4       	brtc	.+6      	; 0x10c <atoi+0x3a>
     106:	90 95       	com	r25
     108:	81 95       	neg	r24
     10a:	9f 4f       	sbci	r25, 0xFF	; 255
     10c:	08 95       	ret

0000010e <strtok>:
     10e:	4e e9       	ldi	r20, 0x9E	; 158
     110:	54 e0       	ldi	r21, 0x04	; 4
     112:	0e 94 a0 00 	call	0x140	; 0x140 <strtok_r>
     116:	08 95       	ret

00000118 <strchr>:
     118:	fc 01       	movw	r30, r24
     11a:	81 91       	ld	r24, Z+
     11c:	86 17       	cp	r24, r22
     11e:	21 f0       	breq	.+8      	; 0x128 <strchr+0x10>
     120:	88 23       	and	r24, r24
     122:	d9 f7       	brne	.-10     	; 0x11a <strchr+0x2>
     124:	99 27       	eor	r25, r25
     126:	08 95       	ret
     128:	31 97       	sbiw	r30, 0x01	; 1
     12a:	cf 01       	movw	r24, r30
     12c:	08 95       	ret

0000012e <strlen>:
     12e:	fc 01       	movw	r30, r24
     130:	01 90       	ld	r0, Z+
     132:	00 20       	and	r0, r0
     134:	e9 f7       	brne	.-6      	; 0x130 <strlen+0x2>
     136:	80 95       	com	r24
     138:	90 95       	com	r25
     13a:	8e 0f       	add	r24, r30
     13c:	9f 1f       	adc	r25, r31
     13e:	08 95       	ret

00000140 <strtok_r>:
     140:	00 97       	sbiw	r24, 0x00	; 0
     142:	31 f4       	brne	.+12     	; 0x150 <strtok_r+0x10>
     144:	da 01       	movw	r26, r20
     146:	8d 91       	ld	r24, X+
     148:	9c 91       	ld	r25, X
     14a:	00 97       	sbiw	r24, 0x00	; 0
     14c:	09 f4       	brne	.+2      	; 0x150 <strtok_r+0x10>
     14e:	0e c0       	rjmp	.+28     	; 0x16c <strtok_r+0x2c>
     150:	dc 01       	movw	r26, r24
     152:	fb 01       	movw	r30, r22
     154:	3d 91       	ld	r19, X+
     156:	21 91       	ld	r18, Z+
     158:	22 23       	and	r18, r18
     15a:	19 f0       	breq	.+6      	; 0x162 <strtok_r+0x22>
     15c:	32 17       	cp	r19, r18
     15e:	c9 f3       	breq	.-14     	; 0x152 <strtok_r+0x12>
     160:	fa cf       	rjmp	.-12     	; 0x156 <strtok_r+0x16>
     162:	33 23       	and	r19, r19
     164:	31 f4       	brne	.+12     	; 0x172 <strtok_r+0x32>
     166:	da 01       	movw	r26, r20
     168:	1d 92       	st	X+, r1
     16a:	1c 92       	st	X, r1
     16c:	88 27       	eor	r24, r24
     16e:	99 27       	eor	r25, r25
     170:	08 95       	ret
     172:	11 97       	sbiw	r26, 0x01	; 1
     174:	af 93       	push	r26
     176:	bf 93       	push	r27
     178:	fb 01       	movw	r30, r22
     17a:	3d 91       	ld	r19, X+
     17c:	21 91       	ld	r18, Z+
     17e:	32 17       	cp	r19, r18
     180:	71 f4       	brne	.+28     	; 0x19e <strtok_r+0x5e>
     182:	33 23       	and	r19, r19
     184:	21 f4       	brne	.+8      	; 0x18e <strtok_r+0x4e>
     186:	88 27       	eor	r24, r24
     188:	99 27       	eor	r25, r25
     18a:	11 97       	sbiw	r26, 0x01	; 1
     18c:	02 c0       	rjmp	.+4      	; 0x192 <strtok_r+0x52>
     18e:	1e 92       	st	-X, r1
     190:	11 96       	adiw	r26, 0x01	; 1
     192:	fa 01       	movw	r30, r20
     194:	a1 93       	st	Z+, r26
     196:	b0 83       	st	Z, r27
     198:	9f 91       	pop	r25
     19a:	8f 91       	pop	r24
     19c:	08 95       	ret
     19e:	22 23       	and	r18, r18
     1a0:	69 f7       	brne	.-38     	; 0x17c <strtok_r+0x3c>
     1a2:	ea cf       	rjmp	.-44     	; 0x178 <strtok_r+0x38>

000001a4 <__mulhi_const_10>:
     1a4:	7a e0       	ldi	r23, 0x0A	; 10
     1a6:	97 9f       	mul	r25, r23
     1a8:	90 2d       	mov	r25, r0
     1aa:	87 9f       	mul	r24, r23
     1ac:	80 2d       	mov	r24, r0
     1ae:	91 0d       	add	r25, r1
     1b0:	11 24       	eor	r1, r1
     1b2:	08 95       	ret

000001b4 <sprintf>:
     1b4:	ae e0       	ldi	r26, 0x0E	; 14
     1b6:	b0 e0       	ldi	r27, 0x00	; 0
     1b8:	e0 ee       	ldi	r30, 0xE0	; 224
     1ba:	f0 e0       	ldi	r31, 0x00	; 0
     1bc:	0c 94 b0 11 	jmp	0x2360	; 0x2360 <__prologue_saves__+0x1c>
     1c0:	0d 89       	ldd	r16, Y+21	; 0x15
     1c2:	1e 89       	ldd	r17, Y+22	; 0x16
     1c4:	86 e0       	ldi	r24, 0x06	; 6
     1c6:	8c 83       	std	Y+4, r24	; 0x04
     1c8:	1a 83       	std	Y+2, r17	; 0x02
     1ca:	09 83       	std	Y+1, r16	; 0x01
     1cc:	8f ef       	ldi	r24, 0xFF	; 255
     1ce:	9f e7       	ldi	r25, 0x7F	; 127
     1d0:	9e 83       	std	Y+6, r25	; 0x06
     1d2:	8d 83       	std	Y+5, r24	; 0x05
     1d4:	9e 01       	movw	r18, r28
     1d6:	27 5e       	subi	r18, 0xE7	; 231
     1d8:	3f 4f       	sbci	r19, 0xFF	; 255
     1da:	ce 01       	movw	r24, r28
     1dc:	01 96       	adiw	r24, 0x01	; 1
     1de:	6f 89       	ldd	r22, Y+23	; 0x17
     1e0:	78 8d       	ldd	r23, Y+24	; 0x18
     1e2:	a9 01       	movw	r20, r18
     1e4:	0e 94 fe 00 	call	0x1fc	; 0x1fc <vfprintf>
     1e8:	2f 81       	ldd	r18, Y+7	; 0x07
     1ea:	38 85       	ldd	r19, Y+8	; 0x08
     1ec:	02 0f       	add	r16, r18
     1ee:	13 1f       	adc	r17, r19
     1f0:	f8 01       	movw	r30, r16
     1f2:	10 82       	st	Z, r1
     1f4:	2e 96       	adiw	r28, 0x0e	; 14
     1f6:	e4 e0       	ldi	r30, 0x04	; 4
     1f8:	0c 94 cc 11 	jmp	0x2398	; 0x2398 <__epilogue_restores__+0x1c>

000001fc <vfprintf>:
     1fc:	ab e0       	ldi	r26, 0x0B	; 11
     1fe:	b0 e0       	ldi	r27, 0x00	; 0
     200:	e4 e0       	ldi	r30, 0x04	; 4
     202:	f1 e0       	ldi	r31, 0x01	; 1
     204:	0c 94 a2 11 	jmp	0x2344	; 0x2344 <__prologue_saves__>
     208:	3c 01       	movw	r6, r24
     20a:	2b 01       	movw	r4, r22
     20c:	5a 01       	movw	r10, r20
     20e:	fc 01       	movw	r30, r24
     210:	17 82       	std	Z+7, r1	; 0x07
     212:	16 82       	std	Z+6, r1	; 0x06
     214:	83 81       	ldd	r24, Z+3	; 0x03
     216:	81 fd       	sbrc	r24, 1
     218:	03 c0       	rjmp	.+6      	; 0x220 <vfprintf+0x24>
     21a:	6f ef       	ldi	r22, 0xFF	; 255
     21c:	7f ef       	ldi	r23, 0xFF	; 255
     21e:	c6 c1       	rjmp	.+908    	; 0x5ac <vfprintf+0x3b0>
     220:	9a e0       	ldi	r25, 0x0A	; 10
     222:	89 2e       	mov	r8, r25
     224:	1e 01       	movw	r2, r28
     226:	08 94       	sec
     228:	21 1c       	adc	r2, r1
     22a:	31 1c       	adc	r3, r1
     22c:	f3 01       	movw	r30, r6
     22e:	23 81       	ldd	r18, Z+3	; 0x03
     230:	f2 01       	movw	r30, r4
     232:	23 fd       	sbrc	r18, 3
     234:	85 91       	lpm	r24, Z+
     236:	23 ff       	sbrs	r18, 3
     238:	81 91       	ld	r24, Z+
     23a:	2f 01       	movw	r4, r30
     23c:	88 23       	and	r24, r24
     23e:	09 f4       	brne	.+2      	; 0x242 <vfprintf+0x46>
     240:	b2 c1       	rjmp	.+868    	; 0x5a6 <vfprintf+0x3aa>
     242:	85 32       	cpi	r24, 0x25	; 37
     244:	39 f4       	brne	.+14     	; 0x254 <vfprintf+0x58>
     246:	23 fd       	sbrc	r18, 3
     248:	85 91       	lpm	r24, Z+
     24a:	23 ff       	sbrs	r18, 3
     24c:	81 91       	ld	r24, Z+
     24e:	2f 01       	movw	r4, r30
     250:	85 32       	cpi	r24, 0x25	; 37
     252:	29 f4       	brne	.+10     	; 0x25e <vfprintf+0x62>
     254:	90 e0       	ldi	r25, 0x00	; 0
     256:	b3 01       	movw	r22, r6
     258:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <fputc>
     25c:	e7 cf       	rjmp	.-50     	; 0x22c <vfprintf+0x30>
     25e:	98 2f       	mov	r25, r24
     260:	ff 24       	eor	r15, r15
     262:	ee 24       	eor	r14, r14
     264:	99 24       	eor	r9, r9
     266:	ff e1       	ldi	r31, 0x1F	; 31
     268:	ff 15       	cp	r31, r15
     26a:	d0 f0       	brcs	.+52     	; 0x2a0 <vfprintf+0xa4>
     26c:	9b 32       	cpi	r25, 0x2B	; 43
     26e:	69 f0       	breq	.+26     	; 0x28a <vfprintf+0x8e>
     270:	9c 32       	cpi	r25, 0x2C	; 44
     272:	28 f4       	brcc	.+10     	; 0x27e <vfprintf+0x82>
     274:	90 32       	cpi	r25, 0x20	; 32
     276:	59 f0       	breq	.+22     	; 0x28e <vfprintf+0x92>
     278:	93 32       	cpi	r25, 0x23	; 35
     27a:	91 f4       	brne	.+36     	; 0x2a0 <vfprintf+0xa4>
     27c:	0e c0       	rjmp	.+28     	; 0x29a <vfprintf+0x9e>
     27e:	9d 32       	cpi	r25, 0x2D	; 45
     280:	49 f0       	breq	.+18     	; 0x294 <vfprintf+0x98>
     282:	90 33       	cpi	r25, 0x30	; 48
     284:	69 f4       	brne	.+26     	; 0x2a0 <vfprintf+0xa4>
     286:	41 e0       	ldi	r20, 0x01	; 1
     288:	24 c0       	rjmp	.+72     	; 0x2d2 <vfprintf+0xd6>
     28a:	52 e0       	ldi	r21, 0x02	; 2
     28c:	f5 2a       	or	r15, r21
     28e:	84 e0       	ldi	r24, 0x04	; 4
     290:	f8 2a       	or	r15, r24
     292:	28 c0       	rjmp	.+80     	; 0x2e4 <vfprintf+0xe8>
     294:	98 e0       	ldi	r25, 0x08	; 8
     296:	f9 2a       	or	r15, r25
     298:	25 c0       	rjmp	.+74     	; 0x2e4 <vfprintf+0xe8>
     29a:	e0 e1       	ldi	r30, 0x10	; 16
     29c:	fe 2a       	or	r15, r30
     29e:	22 c0       	rjmp	.+68     	; 0x2e4 <vfprintf+0xe8>
     2a0:	f7 fc       	sbrc	r15, 7
     2a2:	29 c0       	rjmp	.+82     	; 0x2f6 <vfprintf+0xfa>
     2a4:	89 2f       	mov	r24, r25
     2a6:	80 53       	subi	r24, 0x30	; 48
     2a8:	8a 30       	cpi	r24, 0x0A	; 10
     2aa:	70 f4       	brcc	.+28     	; 0x2c8 <vfprintf+0xcc>
     2ac:	f6 fe       	sbrs	r15, 6
     2ae:	05 c0       	rjmp	.+10     	; 0x2ba <vfprintf+0xbe>
     2b0:	98 9c       	mul	r9, r8
     2b2:	90 2c       	mov	r9, r0
     2b4:	11 24       	eor	r1, r1
     2b6:	98 0e       	add	r9, r24
     2b8:	15 c0       	rjmp	.+42     	; 0x2e4 <vfprintf+0xe8>
     2ba:	e8 9c       	mul	r14, r8
     2bc:	e0 2c       	mov	r14, r0
     2be:	11 24       	eor	r1, r1
     2c0:	e8 0e       	add	r14, r24
     2c2:	f0 e2       	ldi	r31, 0x20	; 32
     2c4:	ff 2a       	or	r15, r31
     2c6:	0e c0       	rjmp	.+28     	; 0x2e4 <vfprintf+0xe8>
     2c8:	9e 32       	cpi	r25, 0x2E	; 46
     2ca:	29 f4       	brne	.+10     	; 0x2d6 <vfprintf+0xda>
     2cc:	f6 fc       	sbrc	r15, 6
     2ce:	6b c1       	rjmp	.+726    	; 0x5a6 <vfprintf+0x3aa>
     2d0:	40 e4       	ldi	r20, 0x40	; 64
     2d2:	f4 2a       	or	r15, r20
     2d4:	07 c0       	rjmp	.+14     	; 0x2e4 <vfprintf+0xe8>
     2d6:	9c 36       	cpi	r25, 0x6C	; 108
     2d8:	19 f4       	brne	.+6      	; 0x2e0 <vfprintf+0xe4>
     2da:	50 e8       	ldi	r21, 0x80	; 128
     2dc:	f5 2a       	or	r15, r21
     2de:	02 c0       	rjmp	.+4      	; 0x2e4 <vfprintf+0xe8>
     2e0:	98 36       	cpi	r25, 0x68	; 104
     2e2:	49 f4       	brne	.+18     	; 0x2f6 <vfprintf+0xfa>
     2e4:	f2 01       	movw	r30, r4
     2e6:	23 fd       	sbrc	r18, 3
     2e8:	95 91       	lpm	r25, Z+
     2ea:	23 ff       	sbrs	r18, 3
     2ec:	91 91       	ld	r25, Z+
     2ee:	2f 01       	movw	r4, r30
     2f0:	99 23       	and	r25, r25
     2f2:	09 f0       	breq	.+2      	; 0x2f6 <vfprintf+0xfa>
     2f4:	b8 cf       	rjmp	.-144    	; 0x266 <vfprintf+0x6a>
     2f6:	89 2f       	mov	r24, r25
     2f8:	85 54       	subi	r24, 0x45	; 69
     2fa:	83 30       	cpi	r24, 0x03	; 3
     2fc:	18 f0       	brcs	.+6      	; 0x304 <vfprintf+0x108>
     2fe:	80 52       	subi	r24, 0x20	; 32
     300:	83 30       	cpi	r24, 0x03	; 3
     302:	38 f4       	brcc	.+14     	; 0x312 <vfprintf+0x116>
     304:	44 e0       	ldi	r20, 0x04	; 4
     306:	50 e0       	ldi	r21, 0x00	; 0
     308:	a4 0e       	add	r10, r20
     30a:	b5 1e       	adc	r11, r21
     30c:	5f e3       	ldi	r21, 0x3F	; 63
     30e:	59 83       	std	Y+1, r21	; 0x01
     310:	0f c0       	rjmp	.+30     	; 0x330 <vfprintf+0x134>
     312:	93 36       	cpi	r25, 0x63	; 99
     314:	31 f0       	breq	.+12     	; 0x322 <vfprintf+0x126>
     316:	93 37       	cpi	r25, 0x73	; 115
     318:	79 f0       	breq	.+30     	; 0x338 <vfprintf+0x13c>
     31a:	93 35       	cpi	r25, 0x53	; 83
     31c:	09 f0       	breq	.+2      	; 0x320 <vfprintf+0x124>
     31e:	56 c0       	rjmp	.+172    	; 0x3cc <vfprintf+0x1d0>
     320:	20 c0       	rjmp	.+64     	; 0x362 <vfprintf+0x166>
     322:	f5 01       	movw	r30, r10
     324:	80 81       	ld	r24, Z
     326:	89 83       	std	Y+1, r24	; 0x01
     328:	42 e0       	ldi	r20, 0x02	; 2
     32a:	50 e0       	ldi	r21, 0x00	; 0
     32c:	a4 0e       	add	r10, r20
     32e:	b5 1e       	adc	r11, r21
     330:	61 01       	movw	r12, r2
     332:	01 e0       	ldi	r16, 0x01	; 1
     334:	10 e0       	ldi	r17, 0x00	; 0
     336:	12 c0       	rjmp	.+36     	; 0x35c <vfprintf+0x160>
     338:	f5 01       	movw	r30, r10
     33a:	c0 80       	ld	r12, Z
     33c:	d1 80       	ldd	r13, Z+1	; 0x01
     33e:	f6 fc       	sbrc	r15, 6
     340:	03 c0       	rjmp	.+6      	; 0x348 <vfprintf+0x14c>
     342:	6f ef       	ldi	r22, 0xFF	; 255
     344:	7f ef       	ldi	r23, 0xFF	; 255
     346:	02 c0       	rjmp	.+4      	; 0x34c <vfprintf+0x150>
     348:	69 2d       	mov	r22, r9
     34a:	70 e0       	ldi	r23, 0x00	; 0
     34c:	42 e0       	ldi	r20, 0x02	; 2
     34e:	50 e0       	ldi	r21, 0x00	; 0
     350:	a4 0e       	add	r10, r20
     352:	b5 1e       	adc	r11, r21
     354:	c6 01       	movw	r24, r12
     356:	0e 94 e6 02 	call	0x5cc	; 0x5cc <strnlen>
     35a:	8c 01       	movw	r16, r24
     35c:	5f e7       	ldi	r21, 0x7F	; 127
     35e:	f5 22       	and	r15, r21
     360:	14 c0       	rjmp	.+40     	; 0x38a <vfprintf+0x18e>
     362:	f5 01       	movw	r30, r10
     364:	c0 80       	ld	r12, Z
     366:	d1 80       	ldd	r13, Z+1	; 0x01
     368:	f6 fc       	sbrc	r15, 6
     36a:	03 c0       	rjmp	.+6      	; 0x372 <vfprintf+0x176>
     36c:	6f ef       	ldi	r22, 0xFF	; 255
     36e:	7f ef       	ldi	r23, 0xFF	; 255
     370:	02 c0       	rjmp	.+4      	; 0x376 <vfprintf+0x17a>
     372:	69 2d       	mov	r22, r9
     374:	70 e0       	ldi	r23, 0x00	; 0
     376:	42 e0       	ldi	r20, 0x02	; 2
     378:	50 e0       	ldi	r21, 0x00	; 0
     37a:	a4 0e       	add	r10, r20
     37c:	b5 1e       	adc	r11, r21
     37e:	c6 01       	movw	r24, r12
     380:	0e 94 db 02 	call	0x5b6	; 0x5b6 <strnlen_P>
     384:	8c 01       	movw	r16, r24
     386:	50 e8       	ldi	r21, 0x80	; 128
     388:	f5 2a       	or	r15, r21
     38a:	f3 fe       	sbrs	r15, 3
     38c:	07 c0       	rjmp	.+14     	; 0x39c <vfprintf+0x1a0>
     38e:	1a c0       	rjmp	.+52     	; 0x3c4 <vfprintf+0x1c8>
     390:	80 e2       	ldi	r24, 0x20	; 32
     392:	90 e0       	ldi	r25, 0x00	; 0
     394:	b3 01       	movw	r22, r6
     396:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <fputc>
     39a:	ea 94       	dec	r14
     39c:	8e 2d       	mov	r24, r14
     39e:	90 e0       	ldi	r25, 0x00	; 0
     3a0:	08 17       	cp	r16, r24
     3a2:	19 07       	cpc	r17, r25
     3a4:	a8 f3       	brcs	.-22     	; 0x390 <vfprintf+0x194>
     3a6:	0e c0       	rjmp	.+28     	; 0x3c4 <vfprintf+0x1c8>
     3a8:	f6 01       	movw	r30, r12
     3aa:	f7 fc       	sbrc	r15, 7
     3ac:	85 91       	lpm	r24, Z+
     3ae:	f7 fe       	sbrs	r15, 7
     3b0:	81 91       	ld	r24, Z+
     3b2:	6f 01       	movw	r12, r30
     3b4:	90 e0       	ldi	r25, 0x00	; 0
     3b6:	b3 01       	movw	r22, r6
     3b8:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <fputc>
     3bc:	e1 10       	cpse	r14, r1
     3be:	ea 94       	dec	r14
     3c0:	01 50       	subi	r16, 0x01	; 1
     3c2:	10 40       	sbci	r17, 0x00	; 0
     3c4:	01 15       	cp	r16, r1
     3c6:	11 05       	cpc	r17, r1
     3c8:	79 f7       	brne	.-34     	; 0x3a8 <vfprintf+0x1ac>
     3ca:	ea c0       	rjmp	.+468    	; 0x5a0 <vfprintf+0x3a4>
     3cc:	94 36       	cpi	r25, 0x64	; 100
     3ce:	11 f0       	breq	.+4      	; 0x3d4 <vfprintf+0x1d8>
     3d0:	99 36       	cpi	r25, 0x69	; 105
     3d2:	69 f5       	brne	.+90     	; 0x42e <vfprintf+0x232>
     3d4:	f7 fe       	sbrs	r15, 7
     3d6:	08 c0       	rjmp	.+16     	; 0x3e8 <vfprintf+0x1ec>
     3d8:	f5 01       	movw	r30, r10
     3da:	20 81       	ld	r18, Z
     3dc:	31 81       	ldd	r19, Z+1	; 0x01
     3de:	42 81       	ldd	r20, Z+2	; 0x02
     3e0:	53 81       	ldd	r21, Z+3	; 0x03
     3e2:	84 e0       	ldi	r24, 0x04	; 4
     3e4:	90 e0       	ldi	r25, 0x00	; 0
     3e6:	0a c0       	rjmp	.+20     	; 0x3fc <vfprintf+0x200>
     3e8:	f5 01       	movw	r30, r10
     3ea:	80 81       	ld	r24, Z
     3ec:	91 81       	ldd	r25, Z+1	; 0x01
     3ee:	9c 01       	movw	r18, r24
     3f0:	44 27       	eor	r20, r20
     3f2:	37 fd       	sbrc	r19, 7
     3f4:	40 95       	com	r20
     3f6:	54 2f       	mov	r21, r20
     3f8:	82 e0       	ldi	r24, 0x02	; 2
     3fa:	90 e0       	ldi	r25, 0x00	; 0
     3fc:	a8 0e       	add	r10, r24
     3fe:	b9 1e       	adc	r11, r25
     400:	9f e6       	ldi	r25, 0x6F	; 111
     402:	f9 22       	and	r15, r25
     404:	57 ff       	sbrs	r21, 7
     406:	09 c0       	rjmp	.+18     	; 0x41a <vfprintf+0x21e>
     408:	50 95       	com	r21
     40a:	40 95       	com	r20
     40c:	30 95       	com	r19
     40e:	21 95       	neg	r18
     410:	3f 4f       	sbci	r19, 0xFF	; 255
     412:	4f 4f       	sbci	r20, 0xFF	; 255
     414:	5f 4f       	sbci	r21, 0xFF	; 255
     416:	e0 e8       	ldi	r30, 0x80	; 128
     418:	fe 2a       	or	r15, r30
     41a:	ca 01       	movw	r24, r20
     41c:	b9 01       	movw	r22, r18
     41e:	a1 01       	movw	r20, r2
     420:	2a e0       	ldi	r18, 0x0A	; 10
     422:	30 e0       	ldi	r19, 0x00	; 0
     424:	0e 94 1d 03 	call	0x63a	; 0x63a <__ultoa_invert>
     428:	d8 2e       	mov	r13, r24
     42a:	d2 18       	sub	r13, r2
     42c:	40 c0       	rjmp	.+128    	; 0x4ae <vfprintf+0x2b2>
     42e:	95 37       	cpi	r25, 0x75	; 117
     430:	29 f4       	brne	.+10     	; 0x43c <vfprintf+0x240>
     432:	1f 2d       	mov	r17, r15
     434:	1f 7e       	andi	r17, 0xEF	; 239
     436:	2a e0       	ldi	r18, 0x0A	; 10
     438:	30 e0       	ldi	r19, 0x00	; 0
     43a:	1d c0       	rjmp	.+58     	; 0x476 <vfprintf+0x27a>
     43c:	1f 2d       	mov	r17, r15
     43e:	19 7f       	andi	r17, 0xF9	; 249
     440:	9f 36       	cpi	r25, 0x6F	; 111
     442:	61 f0       	breq	.+24     	; 0x45c <vfprintf+0x260>
     444:	90 37       	cpi	r25, 0x70	; 112
     446:	20 f4       	brcc	.+8      	; 0x450 <vfprintf+0x254>
     448:	98 35       	cpi	r25, 0x58	; 88
     44a:	09 f0       	breq	.+2      	; 0x44e <vfprintf+0x252>
     44c:	ac c0       	rjmp	.+344    	; 0x5a6 <vfprintf+0x3aa>
     44e:	0f c0       	rjmp	.+30     	; 0x46e <vfprintf+0x272>
     450:	90 37       	cpi	r25, 0x70	; 112
     452:	39 f0       	breq	.+14     	; 0x462 <vfprintf+0x266>
     454:	98 37       	cpi	r25, 0x78	; 120
     456:	09 f0       	breq	.+2      	; 0x45a <vfprintf+0x25e>
     458:	a6 c0       	rjmp	.+332    	; 0x5a6 <vfprintf+0x3aa>
     45a:	04 c0       	rjmp	.+8      	; 0x464 <vfprintf+0x268>
     45c:	28 e0       	ldi	r18, 0x08	; 8
     45e:	30 e0       	ldi	r19, 0x00	; 0
     460:	0a c0       	rjmp	.+20     	; 0x476 <vfprintf+0x27a>
     462:	10 61       	ori	r17, 0x10	; 16
     464:	14 fd       	sbrc	r17, 4
     466:	14 60       	ori	r17, 0x04	; 4
     468:	20 e1       	ldi	r18, 0x10	; 16
     46a:	30 e0       	ldi	r19, 0x00	; 0
     46c:	04 c0       	rjmp	.+8      	; 0x476 <vfprintf+0x27a>
     46e:	14 fd       	sbrc	r17, 4
     470:	16 60       	ori	r17, 0x06	; 6
     472:	20 e1       	ldi	r18, 0x10	; 16
     474:	32 e0       	ldi	r19, 0x02	; 2
     476:	17 ff       	sbrs	r17, 7
     478:	08 c0       	rjmp	.+16     	; 0x48a <vfprintf+0x28e>
     47a:	f5 01       	movw	r30, r10
     47c:	60 81       	ld	r22, Z
     47e:	71 81       	ldd	r23, Z+1	; 0x01
     480:	82 81       	ldd	r24, Z+2	; 0x02
     482:	93 81       	ldd	r25, Z+3	; 0x03
     484:	44 e0       	ldi	r20, 0x04	; 4
     486:	50 e0       	ldi	r21, 0x00	; 0
     488:	08 c0       	rjmp	.+16     	; 0x49a <vfprintf+0x29e>
     48a:	f5 01       	movw	r30, r10
     48c:	80 81       	ld	r24, Z
     48e:	91 81       	ldd	r25, Z+1	; 0x01
     490:	bc 01       	movw	r22, r24
     492:	80 e0       	ldi	r24, 0x00	; 0
     494:	90 e0       	ldi	r25, 0x00	; 0
     496:	42 e0       	ldi	r20, 0x02	; 2
     498:	50 e0       	ldi	r21, 0x00	; 0
     49a:	a4 0e       	add	r10, r20
     49c:	b5 1e       	adc	r11, r21
     49e:	a1 01       	movw	r20, r2
     4a0:	0e 94 1d 03 	call	0x63a	; 0x63a <__ultoa_invert>
     4a4:	d8 2e       	mov	r13, r24
     4a6:	d2 18       	sub	r13, r2
     4a8:	8f e7       	ldi	r24, 0x7F	; 127
     4aa:	f8 2e       	mov	r15, r24
     4ac:	f1 22       	and	r15, r17
     4ae:	f6 fe       	sbrs	r15, 6
     4b0:	0b c0       	rjmp	.+22     	; 0x4c8 <vfprintf+0x2cc>
     4b2:	5e ef       	ldi	r21, 0xFE	; 254
     4b4:	f5 22       	and	r15, r21
     4b6:	d9 14       	cp	r13, r9
     4b8:	38 f4       	brcc	.+14     	; 0x4c8 <vfprintf+0x2cc>
     4ba:	f4 fe       	sbrs	r15, 4
     4bc:	07 c0       	rjmp	.+14     	; 0x4cc <vfprintf+0x2d0>
     4be:	f2 fc       	sbrc	r15, 2
     4c0:	05 c0       	rjmp	.+10     	; 0x4cc <vfprintf+0x2d0>
     4c2:	8f ee       	ldi	r24, 0xEF	; 239
     4c4:	f8 22       	and	r15, r24
     4c6:	02 c0       	rjmp	.+4      	; 0x4cc <vfprintf+0x2d0>
     4c8:	1d 2d       	mov	r17, r13
     4ca:	01 c0       	rjmp	.+2      	; 0x4ce <vfprintf+0x2d2>
     4cc:	19 2d       	mov	r17, r9
     4ce:	f4 fe       	sbrs	r15, 4
     4d0:	0d c0       	rjmp	.+26     	; 0x4ec <vfprintf+0x2f0>
     4d2:	fe 01       	movw	r30, r28
     4d4:	ed 0d       	add	r30, r13
     4d6:	f1 1d       	adc	r31, r1
     4d8:	80 81       	ld	r24, Z
     4da:	80 33       	cpi	r24, 0x30	; 48
     4dc:	19 f4       	brne	.+6      	; 0x4e4 <vfprintf+0x2e8>
     4de:	99 ee       	ldi	r25, 0xE9	; 233
     4e0:	f9 22       	and	r15, r25
     4e2:	08 c0       	rjmp	.+16     	; 0x4f4 <vfprintf+0x2f8>
     4e4:	1f 5f       	subi	r17, 0xFF	; 255
     4e6:	f2 fe       	sbrs	r15, 2
     4e8:	05 c0       	rjmp	.+10     	; 0x4f4 <vfprintf+0x2f8>
     4ea:	03 c0       	rjmp	.+6      	; 0x4f2 <vfprintf+0x2f6>
     4ec:	8f 2d       	mov	r24, r15
     4ee:	86 78       	andi	r24, 0x86	; 134
     4f0:	09 f0       	breq	.+2      	; 0x4f4 <vfprintf+0x2f8>
     4f2:	1f 5f       	subi	r17, 0xFF	; 255
     4f4:	0f 2d       	mov	r16, r15
     4f6:	f3 fc       	sbrc	r15, 3
     4f8:	14 c0       	rjmp	.+40     	; 0x522 <vfprintf+0x326>
     4fa:	f0 fe       	sbrs	r15, 0
     4fc:	0f c0       	rjmp	.+30     	; 0x51c <vfprintf+0x320>
     4fe:	1e 15       	cp	r17, r14
     500:	10 f0       	brcs	.+4      	; 0x506 <vfprintf+0x30a>
     502:	9d 2c       	mov	r9, r13
     504:	0b c0       	rjmp	.+22     	; 0x51c <vfprintf+0x320>
     506:	9d 2c       	mov	r9, r13
     508:	9e 0c       	add	r9, r14
     50a:	91 1a       	sub	r9, r17
     50c:	1e 2d       	mov	r17, r14
     50e:	06 c0       	rjmp	.+12     	; 0x51c <vfprintf+0x320>
     510:	80 e2       	ldi	r24, 0x20	; 32
     512:	90 e0       	ldi	r25, 0x00	; 0
     514:	b3 01       	movw	r22, r6
     516:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <fputc>
     51a:	1f 5f       	subi	r17, 0xFF	; 255
     51c:	1e 15       	cp	r17, r14
     51e:	c0 f3       	brcs	.-16     	; 0x510 <vfprintf+0x314>
     520:	04 c0       	rjmp	.+8      	; 0x52a <vfprintf+0x32e>
     522:	1e 15       	cp	r17, r14
     524:	10 f4       	brcc	.+4      	; 0x52a <vfprintf+0x32e>
     526:	e1 1a       	sub	r14, r17
     528:	01 c0       	rjmp	.+2      	; 0x52c <vfprintf+0x330>
     52a:	ee 24       	eor	r14, r14
     52c:	04 ff       	sbrs	r16, 4
     52e:	0f c0       	rjmp	.+30     	; 0x54e <vfprintf+0x352>
     530:	80 e3       	ldi	r24, 0x30	; 48
     532:	90 e0       	ldi	r25, 0x00	; 0
     534:	b3 01       	movw	r22, r6
     536:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <fputc>
     53a:	02 ff       	sbrs	r16, 2
     53c:	1d c0       	rjmp	.+58     	; 0x578 <vfprintf+0x37c>
     53e:	01 fd       	sbrc	r16, 1
     540:	03 c0       	rjmp	.+6      	; 0x548 <vfprintf+0x34c>
     542:	88 e7       	ldi	r24, 0x78	; 120
     544:	90 e0       	ldi	r25, 0x00	; 0
     546:	0e c0       	rjmp	.+28     	; 0x564 <vfprintf+0x368>
     548:	88 e5       	ldi	r24, 0x58	; 88
     54a:	90 e0       	ldi	r25, 0x00	; 0
     54c:	0b c0       	rjmp	.+22     	; 0x564 <vfprintf+0x368>
     54e:	80 2f       	mov	r24, r16
     550:	86 78       	andi	r24, 0x86	; 134
     552:	91 f0       	breq	.+36     	; 0x578 <vfprintf+0x37c>
     554:	01 ff       	sbrs	r16, 1
     556:	02 c0       	rjmp	.+4      	; 0x55c <vfprintf+0x360>
     558:	8b e2       	ldi	r24, 0x2B	; 43
     55a:	01 c0       	rjmp	.+2      	; 0x55e <vfprintf+0x362>
     55c:	80 e2       	ldi	r24, 0x20	; 32
     55e:	f7 fc       	sbrc	r15, 7
     560:	8d e2       	ldi	r24, 0x2D	; 45
     562:	90 e0       	ldi	r25, 0x00	; 0
     564:	b3 01       	movw	r22, r6
     566:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <fputc>
     56a:	06 c0       	rjmp	.+12     	; 0x578 <vfprintf+0x37c>
     56c:	80 e3       	ldi	r24, 0x30	; 48
     56e:	90 e0       	ldi	r25, 0x00	; 0
     570:	b3 01       	movw	r22, r6
     572:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <fputc>
     576:	9a 94       	dec	r9
     578:	d9 14       	cp	r13, r9
     57a:	c0 f3       	brcs	.-16     	; 0x56c <vfprintf+0x370>
     57c:	da 94       	dec	r13
     57e:	f1 01       	movw	r30, r2
     580:	ed 0d       	add	r30, r13
     582:	f1 1d       	adc	r31, r1
     584:	80 81       	ld	r24, Z
     586:	90 e0       	ldi	r25, 0x00	; 0
     588:	b3 01       	movw	r22, r6
     58a:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <fputc>
     58e:	dd 20       	and	r13, r13
     590:	a9 f7       	brne	.-22     	; 0x57c <vfprintf+0x380>
     592:	06 c0       	rjmp	.+12     	; 0x5a0 <vfprintf+0x3a4>
     594:	80 e2       	ldi	r24, 0x20	; 32
     596:	90 e0       	ldi	r25, 0x00	; 0
     598:	b3 01       	movw	r22, r6
     59a:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <fputc>
     59e:	ea 94       	dec	r14
     5a0:	ee 20       	and	r14, r14
     5a2:	c1 f7       	brne	.-16     	; 0x594 <vfprintf+0x398>
     5a4:	43 ce       	rjmp	.-890    	; 0x22c <vfprintf+0x30>
     5a6:	f3 01       	movw	r30, r6
     5a8:	66 81       	ldd	r22, Z+6	; 0x06
     5aa:	77 81       	ldd	r23, Z+7	; 0x07
     5ac:	cb 01       	movw	r24, r22
     5ae:	2b 96       	adiw	r28, 0x0b	; 11
     5b0:	e2 e1       	ldi	r30, 0x12	; 18
     5b2:	0c 94 be 11 	jmp	0x237c	; 0x237c <__epilogue_restores__>

000005b6 <strnlen_P>:
     5b6:	fc 01       	movw	r30, r24
     5b8:	05 90       	lpm	r0, Z+
     5ba:	61 50       	subi	r22, 0x01	; 1
     5bc:	70 40       	sbci	r23, 0x00	; 0
     5be:	01 10       	cpse	r0, r1
     5c0:	d8 f7       	brcc	.-10     	; 0x5b8 <strnlen_P+0x2>
     5c2:	80 95       	com	r24
     5c4:	90 95       	com	r25
     5c6:	8e 0f       	add	r24, r30
     5c8:	9f 1f       	adc	r25, r31
     5ca:	08 95       	ret

000005cc <strnlen>:
     5cc:	fc 01       	movw	r30, r24
     5ce:	61 50       	subi	r22, 0x01	; 1
     5d0:	70 40       	sbci	r23, 0x00	; 0
     5d2:	01 90       	ld	r0, Z+
     5d4:	01 10       	cpse	r0, r1
     5d6:	d8 f7       	brcc	.-10     	; 0x5ce <strnlen+0x2>
     5d8:	80 95       	com	r24
     5da:	90 95       	com	r25
     5dc:	8e 0f       	add	r24, r30
     5de:	9f 1f       	adc	r25, r31
     5e0:	08 95       	ret

000005e2 <fputc>:
     5e2:	0f 93       	push	r16
     5e4:	1f 93       	push	r17
     5e6:	cf 93       	push	r28
     5e8:	df 93       	push	r29
     5ea:	8c 01       	movw	r16, r24
     5ec:	eb 01       	movw	r28, r22
     5ee:	8b 81       	ldd	r24, Y+3	; 0x03
     5f0:	81 ff       	sbrs	r24, 1
     5f2:	1b c0       	rjmp	.+54     	; 0x62a <fputc+0x48>
     5f4:	82 ff       	sbrs	r24, 2
     5f6:	0d c0       	rjmp	.+26     	; 0x612 <fputc+0x30>
     5f8:	2e 81       	ldd	r18, Y+6	; 0x06
     5fa:	3f 81       	ldd	r19, Y+7	; 0x07
     5fc:	8c 81       	ldd	r24, Y+4	; 0x04
     5fe:	9d 81       	ldd	r25, Y+5	; 0x05
     600:	28 17       	cp	r18, r24
     602:	39 07       	cpc	r19, r25
     604:	64 f4       	brge	.+24     	; 0x61e <fputc+0x3c>
     606:	e8 81       	ld	r30, Y
     608:	f9 81       	ldd	r31, Y+1	; 0x01
     60a:	01 93       	st	Z+, r16
     60c:	f9 83       	std	Y+1, r31	; 0x01
     60e:	e8 83       	st	Y, r30
     610:	06 c0       	rjmp	.+12     	; 0x61e <fputc+0x3c>
     612:	e8 85       	ldd	r30, Y+8	; 0x08
     614:	f9 85       	ldd	r31, Y+9	; 0x09
     616:	80 2f       	mov	r24, r16
     618:	09 95       	icall
     61a:	89 2b       	or	r24, r25
     61c:	31 f4       	brne	.+12     	; 0x62a <fputc+0x48>
     61e:	8e 81       	ldd	r24, Y+6	; 0x06
     620:	9f 81       	ldd	r25, Y+7	; 0x07
     622:	01 96       	adiw	r24, 0x01	; 1
     624:	9f 83       	std	Y+7, r25	; 0x07
     626:	8e 83       	std	Y+6, r24	; 0x06
     628:	02 c0       	rjmp	.+4      	; 0x62e <fputc+0x4c>
     62a:	0f ef       	ldi	r16, 0xFF	; 255
     62c:	1f ef       	ldi	r17, 0xFF	; 255
     62e:	c8 01       	movw	r24, r16
     630:	df 91       	pop	r29
     632:	cf 91       	pop	r28
     634:	1f 91       	pop	r17
     636:	0f 91       	pop	r16
     638:	08 95       	ret

0000063a <__ultoa_invert>:
     63a:	fa 01       	movw	r30, r20
     63c:	aa 27       	eor	r26, r26
     63e:	28 30       	cpi	r18, 0x08	; 8
     640:	51 f1       	breq	.+84     	; 0x696 <__ultoa_invert+0x5c>
     642:	20 31       	cpi	r18, 0x10	; 16
     644:	81 f1       	breq	.+96     	; 0x6a6 <__ultoa_invert+0x6c>
     646:	e8 94       	clt
     648:	6f 93       	push	r22
     64a:	6e 7f       	andi	r22, 0xFE	; 254
     64c:	6e 5f       	subi	r22, 0xFE	; 254
     64e:	7f 4f       	sbci	r23, 0xFF	; 255
     650:	8f 4f       	sbci	r24, 0xFF	; 255
     652:	9f 4f       	sbci	r25, 0xFF	; 255
     654:	af 4f       	sbci	r26, 0xFF	; 255
     656:	b1 e0       	ldi	r27, 0x01	; 1
     658:	3e d0       	rcall	.+124    	; 0x6d6 <__ultoa_invert+0x9c>
     65a:	b4 e0       	ldi	r27, 0x04	; 4
     65c:	3c d0       	rcall	.+120    	; 0x6d6 <__ultoa_invert+0x9c>
     65e:	67 0f       	add	r22, r23
     660:	78 1f       	adc	r23, r24
     662:	89 1f       	adc	r24, r25
     664:	9a 1f       	adc	r25, r26
     666:	a1 1d       	adc	r26, r1
     668:	68 0f       	add	r22, r24
     66a:	79 1f       	adc	r23, r25
     66c:	8a 1f       	adc	r24, r26
     66e:	91 1d       	adc	r25, r1
     670:	a1 1d       	adc	r26, r1
     672:	6a 0f       	add	r22, r26
     674:	71 1d       	adc	r23, r1
     676:	81 1d       	adc	r24, r1
     678:	91 1d       	adc	r25, r1
     67a:	a1 1d       	adc	r26, r1
     67c:	20 d0       	rcall	.+64     	; 0x6be <__ultoa_invert+0x84>
     67e:	09 f4       	brne	.+2      	; 0x682 <__ultoa_invert+0x48>
     680:	68 94       	set
     682:	3f 91       	pop	r19
     684:	2a e0       	ldi	r18, 0x0A	; 10
     686:	26 9f       	mul	r18, r22
     688:	11 24       	eor	r1, r1
     68a:	30 19       	sub	r19, r0
     68c:	30 5d       	subi	r19, 0xD0	; 208
     68e:	31 93       	st	Z+, r19
     690:	de f6       	brtc	.-74     	; 0x648 <__ultoa_invert+0xe>
     692:	cf 01       	movw	r24, r30
     694:	08 95       	ret
     696:	46 2f       	mov	r20, r22
     698:	47 70       	andi	r20, 0x07	; 7
     69a:	40 5d       	subi	r20, 0xD0	; 208
     69c:	41 93       	st	Z+, r20
     69e:	b3 e0       	ldi	r27, 0x03	; 3
     6a0:	0f d0       	rcall	.+30     	; 0x6c0 <__ultoa_invert+0x86>
     6a2:	c9 f7       	brne	.-14     	; 0x696 <__ultoa_invert+0x5c>
     6a4:	f6 cf       	rjmp	.-20     	; 0x692 <__ultoa_invert+0x58>
     6a6:	46 2f       	mov	r20, r22
     6a8:	4f 70       	andi	r20, 0x0F	; 15
     6aa:	40 5d       	subi	r20, 0xD0	; 208
     6ac:	4a 33       	cpi	r20, 0x3A	; 58
     6ae:	18 f0       	brcs	.+6      	; 0x6b6 <__ultoa_invert+0x7c>
     6b0:	49 5d       	subi	r20, 0xD9	; 217
     6b2:	31 fd       	sbrc	r19, 1
     6b4:	40 52       	subi	r20, 0x20	; 32
     6b6:	41 93       	st	Z+, r20
     6b8:	02 d0       	rcall	.+4      	; 0x6be <__ultoa_invert+0x84>
     6ba:	a9 f7       	brne	.-22     	; 0x6a6 <__ultoa_invert+0x6c>
     6bc:	ea cf       	rjmp	.-44     	; 0x692 <__ultoa_invert+0x58>
     6be:	b4 e0       	ldi	r27, 0x04	; 4
     6c0:	a6 95       	lsr	r26
     6c2:	97 95       	ror	r25
     6c4:	87 95       	ror	r24
     6c6:	77 95       	ror	r23
     6c8:	67 95       	ror	r22
     6ca:	ba 95       	dec	r27
     6cc:	c9 f7       	brne	.-14     	; 0x6c0 <__ultoa_invert+0x86>
     6ce:	00 97       	sbiw	r24, 0x00	; 0
     6d0:	61 05       	cpc	r22, r1
     6d2:	71 05       	cpc	r23, r1
     6d4:	08 95       	ret
     6d6:	9b 01       	movw	r18, r22
     6d8:	ac 01       	movw	r20, r24
     6da:	0a 2e       	mov	r0, r26
     6dc:	06 94       	lsr	r0
     6de:	57 95       	ror	r21
     6e0:	47 95       	ror	r20
     6e2:	37 95       	ror	r19
     6e4:	27 95       	ror	r18
     6e6:	ba 95       	dec	r27
     6e8:	c9 f7       	brne	.-14     	; 0x6dc <__ultoa_invert+0xa2>
     6ea:	62 0f       	add	r22, r18
     6ec:	73 1f       	adc	r23, r19
     6ee:	84 1f       	adc	r24, r20
     6f0:	95 1f       	adc	r25, r21
     6f2:	a0 1d       	adc	r26, r0
     6f4:	08 95       	ret

000006f6 <delay_ms>:
uchar cmd_buf[100];

/**
 * Some basic delay function
 */
void delay_ms(unsigned short ms) {
     6f6:	df 93       	push	r29
     6f8:	cf 93       	push	r28
     6fa:	00 d0       	rcall	.+0      	; 0x6fc <delay_ms+0x6>
     6fc:	00 d0       	rcall	.+0      	; 0x6fe <delay_ms+0x8>
     6fe:	00 d0       	rcall	.+0      	; 0x700 <delay_ms+0xa>
     700:	cd b7       	in	r28, 0x3d	; 61
     702:	de b7       	in	r29, 0x3e	; 62
     704:	9e 83       	std	Y+6, r25	; 0x06
     706:	8d 83       	std	Y+5, r24	; 0x05
	unsigned short outer1, outer2;
	outer1 = 200 * 12;
     708:	80 e6       	ldi	r24, 0x60	; 96
     70a:	99 e0       	ldi	r25, 0x09	; 9
     70c:	9c 83       	std	Y+4, r25	; 0x04
     70e:	8b 83       	std	Y+3, r24	; 0x03
     710:	1c c0       	rjmp	.+56     	; 0x74a <delay_ms+0x54>

	while (outer1) {
		outer2 = 100;
     712:	84 e6       	ldi	r24, 0x64	; 100
     714:	90 e0       	ldi	r25, 0x00	; 0
     716:	9a 83       	std	Y+2, r25	; 0x02
     718:	89 83       	std	Y+1, r24	; 0x01
     71a:	0e c0       	rjmp	.+28     	; 0x738 <delay_ms+0x42>
		while (outer2) {
			while (ms)
				ms--;
     71c:	8d 81       	ldd	r24, Y+5	; 0x05
     71e:	9e 81       	ldd	r25, Y+6	; 0x06
     720:	01 97       	sbiw	r24, 0x01	; 1
     722:	9e 83       	std	Y+6, r25	; 0x06
     724:	8d 83       	std	Y+5, r24	; 0x05
	outer1 = 200 * 12;

	while (outer1) {
		outer2 = 100;
		while (outer2) {
			while (ms)
     726:	8d 81       	ldd	r24, Y+5	; 0x05
     728:	9e 81       	ldd	r25, Y+6	; 0x06
     72a:	00 97       	sbiw	r24, 0x00	; 0
     72c:	b9 f7       	brne	.-18     	; 0x71c <delay_ms+0x26>
				ms--;
			outer2--;
     72e:	89 81       	ldd	r24, Y+1	; 0x01
     730:	9a 81       	ldd	r25, Y+2	; 0x02
     732:	01 97       	sbiw	r24, 0x01	; 1
     734:	9a 83       	std	Y+2, r25	; 0x02
     736:	89 83       	std	Y+1, r24	; 0x01
	unsigned short outer1, outer2;
	outer1 = 200 * 12;

	while (outer1) {
		outer2 = 100;
		while (outer2) {
     738:	89 81       	ldd	r24, Y+1	; 0x01
     73a:	9a 81       	ldd	r25, Y+2	; 0x02
     73c:	00 97       	sbiw	r24, 0x00	; 0
     73e:	99 f7       	brne	.-26     	; 0x726 <delay_ms+0x30>
			while (ms)
				ms--;
			outer2--;
		}
		outer1--;
     740:	8b 81       	ldd	r24, Y+3	; 0x03
     742:	9c 81       	ldd	r25, Y+4	; 0x04
     744:	01 97       	sbiw	r24, 0x01	; 1
     746:	9c 83       	std	Y+4, r25	; 0x04
     748:	8b 83       	std	Y+3, r24	; 0x03
 */
void delay_ms(unsigned short ms) {
	unsigned short outer1, outer2;
	outer1 = 200 * 12;

	while (outer1) {
     74a:	8b 81       	ldd	r24, Y+3	; 0x03
     74c:	9c 81       	ldd	r25, Y+4	; 0x04
     74e:	00 97       	sbiw	r24, 0x00	; 0
     750:	01 f7       	brne	.-64     	; 0x712 <delay_ms+0x1c>
				ms--;
			outer2--;
		}
		outer1--;
	}
}
     752:	26 96       	adiw	r28, 0x06	; 6
     754:	0f b6       	in	r0, 0x3f	; 63
     756:	f8 94       	cli
     758:	de bf       	out	0x3e, r29	; 62
     75a:	0f be       	out	0x3f, r0	; 63
     75c:	cd bf       	out	0x3d, r28	; 61
     75e:	cf 91       	pop	r28
     760:	df 91       	pop	r29
     762:	08 95       	ret

00000764 <gpib_init>:
 * Init GPIB pins and variables.
 * \brief All signal lines not related to the controller part
 * 		are initialized with useful values.
 *		(The controller part initialization is done on gpib_controller_assert())
 */
void gpib_init(void) {
     764:	df 93       	push	r29
     766:	cf 93       	push	r28
     768:	cd b7       	in	r28, 0x3d	; 61
     76a:	de b7       	in	r29, 0x3e	; 62
	// data lines - complete port A as input
	DDRA = 0x00;
     76c:	ea e3       	ldi	r30, 0x3A	; 58
     76e:	f0 e0       	ldi	r31, 0x00	; 0
     770:	10 82       	st	Z, r1

	// handshake lines - on port D , everything as input
	DDRD &= ~_BV(G_DAV); // DAV 
     772:	a1 e3       	ldi	r26, 0x31	; 49
     774:	b0 e0       	ldi	r27, 0x00	; 0
     776:	e1 e3       	ldi	r30, 0x31	; 49
     778:	f0 e0       	ldi	r31, 0x00	; 0
     77a:	80 81       	ld	r24, Z
     77c:	8b 7f       	andi	r24, 0xFB	; 251
     77e:	8c 93       	st	X, r24
	DDRD &= ~_BV(G_EOI); // EOI 
     780:	a1 e3       	ldi	r26, 0x31	; 49
     782:	b0 e0       	ldi	r27, 0x00	; 0
     784:	e1 e3       	ldi	r30, 0x31	; 49
     786:	f0 e0       	ldi	r31, 0x00	; 0
     788:	80 81       	ld	r24, Z
     78a:	8f 7e       	andi	r24, 0xEF	; 239
     78c:	8c 93       	st	X, r24
	DDRD &= ~_BV(G_SRQ); // SRQ 
     78e:	a1 e3       	ldi	r26, 0x31	; 49
     790:	b0 e0       	ldi	r27, 0x00	; 0
     792:	e1 e3       	ldi	r30, 0x31	; 49
     794:	f0 e0       	ldi	r31, 0x00	; 0
     796:	80 81       	ld	r24, Z
     798:	8f 7b       	andi	r24, 0xBF	; 191
     79a:	8c 93       	st	X, r24
	DDRD &= ~_BV(G_ATN); // ATN  
     79c:	a1 e3       	ldi	r26, 0x31	; 49
     79e:	b0 e0       	ldi	r27, 0x00	; 0
     7a0:	e1 e3       	ldi	r30, 0x31	; 49
     7a2:	f0 e0       	ldi	r31, 0x00	; 0
     7a4:	80 81       	ld	r24, Z
     7a6:	8f 77       	andi	r24, 0x7F	; 127
     7a8:	8c 93       	st	X, r24
	DDRB &= ~_BV(G_REN); // REN  
     7aa:	a7 e3       	ldi	r26, 0x37	; 55
     7ac:	b0 e0       	ldi	r27, 0x00	; 0
     7ae:	e7 e3       	ldi	r30, 0x37	; 55
     7b0:	f0 e0       	ldi	r31, 0x00	; 0
     7b2:	80 81       	ld	r24, Z
     7b4:	8d 7f       	andi	r24, 0xFD	; 253
     7b6:	8c 93       	st	X, r24
	DDRB &= ~_BV(G_IFC); // IFC  
     7b8:	a7 e3       	ldi	r26, 0x37	; 55
     7ba:	b0 e0       	ldi	r27, 0x00	; 0
     7bc:	e7 e3       	ldi	r30, 0x37	; 55
     7be:	f0 e0       	ldi	r31, 0x00	; 0
     7c0:	80 81       	ld	r24, Z
     7c2:	8e 7f       	andi	r24, 0xFE	; 254
     7c4:	8c 93       	st	X, r24

	// init handshake lines
	assign_bit(DDRD, PORTD, G_NRFD);
     7c6:	a2 e3       	ldi	r26, 0x32	; 50
     7c8:	b0 e0       	ldi	r27, 0x00	; 0
     7ca:	e2 e3       	ldi	r30, 0x32	; 50
     7cc:	f0 e0       	ldi	r31, 0x00	; 0
     7ce:	80 81       	ld	r24, Z
     7d0:	87 7f       	andi	r24, 0xF7	; 247
     7d2:	8c 93       	st	X, r24
     7d4:	a1 e3       	ldi	r26, 0x31	; 49
     7d6:	b0 e0       	ldi	r27, 0x00	; 0
     7d8:	e1 e3       	ldi	r30, 0x31	; 49
     7da:	f0 e0       	ldi	r31, 0x00	; 0
     7dc:	80 81       	ld	r24, Z
     7de:	88 60       	ori	r24, 0x08	; 8
     7e0:	8c 93       	st	X, r24
     7e2:	a2 e3       	ldi	r26, 0x32	; 50
     7e4:	b0 e0       	ldi	r27, 0x00	; 0
     7e6:	e2 e3       	ldi	r30, 0x32	; 50
     7e8:	f0 e0       	ldi	r31, 0x00	; 0
     7ea:	80 81       	ld	r24, Z
     7ec:	87 7f       	andi	r24, 0xF7	; 247
     7ee:	8c 93       	st	X, r24
	// not ready for data now
	release_bit(DDRD, PORTD, G_NDAC);
     7f0:	a1 e3       	ldi	r26, 0x31	; 49
     7f2:	b0 e0       	ldi	r27, 0x00	; 0
     7f4:	e1 e3       	ldi	r30, 0x31	; 49
     7f6:	f0 e0       	ldi	r31, 0x00	; 0
     7f8:	80 81       	ld	r24, Z
     7fa:	8f 7d       	andi	r24, 0xDF	; 223
     7fc:	8c 93       	st	X, r24
     7fe:	a2 e3       	ldi	r26, 0x32	; 50
     800:	b0 e0       	ldi	r27, 0x00	; 0
     802:	e2 e3       	ldi	r30, 0x32	; 50
     804:	f0 e0       	ldi	r31, 0x00	; 0
     806:	80 81       	ld	r24, Z
     808:	80 62       	ori	r24, 0x20	; 32
     80a:	8c 93       	st	X, r24
	// initially: ok so far
}
     80c:	cf 91       	pop	r28
     80e:	df 91       	pop	r29
     810:	08 95       	ret

00000812 <gpib_receive>:
 *  \returns		On any error, 0xff is returned. in this case, the value of parameter *_byte is undefined.
 * 		Otherwise the value of the EOI signal line during read is returned. If EOI was assigned, a 0x01 is
 * 		returned. If EOI was not assigned, a 0x00 is returned. Assignment of EOI means that the talker
 * 		is sending the last character for this transmission.
 */
uchar gpib_receive(uchar* _byte) {
     812:	df 93       	push	r29
     814:	cf 93       	push	r28
     816:	cd b7       	in	r28, 0x3d	; 61
     818:	de b7       	in	r29, 0x3e	; 62
     81a:	27 97       	sbiw	r28, 0x07	; 7
     81c:	0f b6       	in	r0, 0x3f	; 63
     81e:	f8 94       	cli
     820:	de bf       	out	0x3e, r29	; 62
     822:	0f be       	out	0x3f, r0	; 63
     824:	cd bf       	out	0x3d, r28	; 61
     826:	9e 83       	std	Y+6, r25	; 0x06
     828:	8d 83       	std	Y+5, r24	; 0x05
	int timeout;
	uchar byte, eoi;

	//uart_puts("\n\rgpib_receive()\n\r");

	if (controller.talks == 1) {
     82a:	80 91 a3 04 	lds	r24, 0x04A3
     82e:	81 30       	cpi	r24, 0x01	; 1
     830:	39 f4       	brne	.+14     	; 0x840 <gpib_receive+0x2e>
		*_byte = 0xff;
     832:	ed 81       	ldd	r30, Y+5	; 0x05
     834:	fe 81       	ldd	r31, Y+6	; 0x06
     836:	8f ef       	ldi	r24, 0xFF	; 255
     838:	80 83       	st	Z, r24
		return 0xff;
     83a:	8f ef       	ldi	r24, 0xFF	; 255
     83c:	8f 83       	std	Y+7, r24	; 0x07
     83e:	c6 c0       	rjmp	.+396    	; 0x9cc <__stack+0x16d>
	}

	// handshake: set nrfd, means i am ready to receive some data
	release_bit(DDRD, PORTD, G_NRFD);
     840:	a1 e3       	ldi	r26, 0x31	; 49
     842:	b0 e0       	ldi	r27, 0x00	; 0
     844:	e1 e3       	ldi	r30, 0x31	; 49
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	80 81       	ld	r24, Z
     84a:	87 7f       	andi	r24, 0xF7	; 247
     84c:	8c 93       	st	X, r24
     84e:	a2 e3       	ldi	r26, 0x32	; 50
     850:	b0 e0       	ldi	r27, 0x00	; 0
     852:	e2 e3       	ldi	r30, 0x32	; 50
     854:	f0 e0       	ldi	r31, 0x00	; 0
     856:	80 81       	ld	r24, Z
     858:	88 60       	ori	r24, 0x08	; 8
     85a:	8c 93       	st	X, r24
	assign_bit(DDRD, PORTD, G_NDAC);
     85c:	a2 e3       	ldi	r26, 0x32	; 50
     85e:	b0 e0       	ldi	r27, 0x00	; 0
     860:	e2 e3       	ldi	r30, 0x32	; 50
     862:	f0 e0       	ldi	r31, 0x00	; 0
     864:	80 81       	ld	r24, Z
     866:	8f 7d       	andi	r24, 0xDF	; 223
     868:	8c 93       	st	X, r24
     86a:	a1 e3       	ldi	r26, 0x31	; 49
     86c:	b0 e0       	ldi	r27, 0x00	; 0
     86e:	e1 e3       	ldi	r30, 0x31	; 49
     870:	f0 e0       	ldi	r31, 0x00	; 0
     872:	80 81       	ld	r24, Z
     874:	80 62       	ori	r24, 0x20	; 32
     876:	8c 93       	st	X, r24
     878:	a2 e3       	ldi	r26, 0x32	; 50
     87a:	b0 e0       	ldi	r27, 0x00	; 0
     87c:	e2 e3       	ldi	r30, 0x32	; 50
     87e:	f0 e0       	ldi	r31, 0x00	; 0
     880:	80 81       	ld	r24, Z
     882:	8f 7d       	andi	r24, 0xDF	; 223
     884:	8c 93       	st	X, r24

	//gpib_info();

#ifdef WITH_TIMEOUT
	timeout = s + 5;
     886:	80 91 ab 05 	lds	r24, 0x05AB
     88a:	88 2f       	mov	r24, r24
     88c:	90 e0       	ldi	r25, 0x00	; 0
     88e:	05 96       	adiw	r24, 0x05	; 5
     890:	9c 83       	std	Y+4, r25	; 0x04
     892:	8b 83       	std	Y+3, r24	; 0x03
     894:	10 c0       	rjmp	.+32     	; 0x8b6 <__stack+0x57>
	//gpib_info();
	while ((PIND & _BV(G_DAV)) && (s <= timeout)) {
		if (s == timeout) {
     896:	80 91 ab 05 	lds	r24, 0x05AB
     89a:	28 2f       	mov	r18, r24
     89c:	30 e0       	ldi	r19, 0x00	; 0
     89e:	8b 81       	ldd	r24, Y+3	; 0x03
     8a0:	9c 81       	ldd	r25, Y+4	; 0x04
     8a2:	28 17       	cp	r18, r24
     8a4:	39 07       	cpc	r19, r25
     8a6:	39 f4       	brne	.+14     	; 0x8b6 <__stack+0x57>
			uart_puts("\n\rError: DAV timeout (1)\n\r");
     8a8:	80 e6       	ldi	r24, 0x60	; 96
     8aa:	90 e0       	ldi	r25, 0x00	; 0
     8ac:	0e 94 5d 11 	call	0x22ba	; 0x22ba <uart_puts>
			return 0xff;
     8b0:	8f ef       	ldi	r24, 0xFF	; 255
     8b2:	8f 83       	std	Y+7, r24	; 0x07
     8b4:	8b c0       	rjmp	.+278    	; 0x9cc <__stack+0x16d>
	//gpib_info();

#ifdef WITH_TIMEOUT
	timeout = s + 5;
	//gpib_info();
	while ((PIND & _BV(G_DAV)) && (s <= timeout)) {
     8b6:	e0 e3       	ldi	r30, 0x30	; 48
     8b8:	f0 e0       	ldi	r31, 0x00	; 0
     8ba:	80 81       	ld	r24, Z
     8bc:	88 2f       	mov	r24, r24
     8be:	90 e0       	ldi	r25, 0x00	; 0
     8c0:	84 70       	andi	r24, 0x04	; 4
     8c2:	90 70       	andi	r25, 0x00	; 0
     8c4:	00 97       	sbiw	r24, 0x00	; 0
     8c6:	49 f0       	breq	.+18     	; 0x8da <__stack+0x7b>
     8c8:	80 91 ab 05 	lds	r24, 0x05AB
     8cc:	28 2f       	mov	r18, r24
     8ce:	30 e0       	ldi	r19, 0x00	; 0
     8d0:	8b 81       	ldd	r24, Y+3	; 0x03
     8d2:	9c 81       	ldd	r25, Y+4	; 0x04
     8d4:	82 17       	cp	r24, r18
     8d6:	93 07       	cpc	r25, r19
     8d8:	f4 f6       	brge	.-68     	; 0x896 <__stack+0x37>
#else
	loop_until_bit_is_clear(PIND,G_DAV);
#endif

	// handshake: clear NRFD, means i am busy now to read data
	assign_bit(DDRD, PORTD, G_NRFD);
     8da:	a2 e3       	ldi	r26, 0x32	; 50
     8dc:	b0 e0       	ldi	r27, 0x00	; 0
     8de:	e2 e3       	ldi	r30, 0x32	; 50
     8e0:	f0 e0       	ldi	r31, 0x00	; 0
     8e2:	80 81       	ld	r24, Z
     8e4:	87 7f       	andi	r24, 0xF7	; 247
     8e6:	8c 93       	st	X, r24
     8e8:	a1 e3       	ldi	r26, 0x31	; 49
     8ea:	b0 e0       	ldi	r27, 0x00	; 0
     8ec:	e1 e3       	ldi	r30, 0x31	; 49
     8ee:	f0 e0       	ldi	r31, 0x00	; 0
     8f0:	80 81       	ld	r24, Z
     8f2:	88 60       	ori	r24, 0x08	; 8
     8f4:	8c 93       	st	X, r24
     8f6:	a2 e3       	ldi	r26, 0x32	; 50
     8f8:	b0 e0       	ldi	r27, 0x00	; 0
     8fa:	e2 e3       	ldi	r30, 0x32	; 50
     8fc:	f0 e0       	ldi	r31, 0x00	; 0
     8fe:	80 81       	ld	r24, Z
     900:	87 7f       	andi	r24, 0xF7	; 247
     902:	8c 93       	st	X, r24
	// read data
	byte = PINA ^ 0xff;
     904:	e9 e3       	ldi	r30, 0x39	; 57
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	80 81       	ld	r24, Z
     90a:	80 95       	com	r24
     90c:	8a 83       	std	Y+2, r24	; 0x02

	// handshake: set ndac, means i have completed/accepted the read
	release_bit(DDRD, PORTD, G_NDAC);
     90e:	a1 e3       	ldi	r26, 0x31	; 49
     910:	b0 e0       	ldi	r27, 0x00	; 0
     912:	e1 e3       	ldi	r30, 0x31	; 49
     914:	f0 e0       	ldi	r31, 0x00	; 0
     916:	80 81       	ld	r24, Z
     918:	8f 7d       	andi	r24, 0xDF	; 223
     91a:	8c 93       	st	X, r24
     91c:	a2 e3       	ldi	r26, 0x32	; 50
     91e:	b0 e0       	ldi	r27, 0x00	; 0
     920:	e2 e3       	ldi	r30, 0x32	; 50
     922:	f0 e0       	ldi	r31, 0x00	; 0
     924:	80 81       	ld	r24, Z
     926:	80 62       	ori	r24, 0x20	; 32
     928:	8c 93       	st	X, r24

#ifdef WITH_TIMEOUT
	timeout = s + 5;
     92a:	80 91 ab 05 	lds	r24, 0x05AB
     92e:	88 2f       	mov	r24, r24
     930:	90 e0       	ldi	r25, 0x00	; 0
     932:	05 96       	adiw	r24, 0x05	; 5
     934:	9c 83       	std	Y+4, r25	; 0x04
     936:	8b 83       	std	Y+3, r24	; 0x03
     938:	10 c0       	rjmp	.+32     	; 0x95a <__stack+0xfb>
	//gpib_info();
	while (!(PIND & _BV(G_DAV)) && (s <= timeout)) {
		if (s == timeout) {
     93a:	80 91 ab 05 	lds	r24, 0x05AB
     93e:	28 2f       	mov	r18, r24
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	8b 81       	ldd	r24, Y+3	; 0x03
     944:	9c 81       	ldd	r25, Y+4	; 0x04
     946:	28 17       	cp	r18, r24
     948:	39 07       	cpc	r19, r25
     94a:	39 f4       	brne	.+14     	; 0x95a <__stack+0xfb>
			uart_puts("\n\rError: DAV timeout (2)\n\r");
     94c:	8b e7       	ldi	r24, 0x7B	; 123
     94e:	90 e0       	ldi	r25, 0x00	; 0
     950:	0e 94 5d 11 	call	0x22ba	; 0x22ba <uart_puts>
			return 0xff;
     954:	8f ef       	ldi	r24, 0xFF	; 255
     956:	8f 83       	std	Y+7, r24	; 0x07
     958:	39 c0       	rjmp	.+114    	; 0x9cc <__stack+0x16d>
	release_bit(DDRD, PORTD, G_NDAC);

#ifdef WITH_TIMEOUT
	timeout = s + 5;
	//gpib_info();
	while (!(PIND & _BV(G_DAV)) && (s <= timeout)) {
     95a:	e0 e3       	ldi	r30, 0x30	; 48
     95c:	f0 e0       	ldi	r31, 0x00	; 0
     95e:	80 81       	ld	r24, Z
     960:	88 2f       	mov	r24, r24
     962:	90 e0       	ldi	r25, 0x00	; 0
     964:	84 70       	andi	r24, 0x04	; 4
     966:	90 70       	andi	r25, 0x00	; 0
     968:	00 97       	sbiw	r24, 0x00	; 0
     96a:	49 f4       	brne	.+18     	; 0x97e <__stack+0x11f>
     96c:	80 91 ab 05 	lds	r24, 0x05AB
     970:	28 2f       	mov	r18, r24
     972:	30 e0       	ldi	r19, 0x00	; 0
     974:	8b 81       	ldd	r24, Y+3	; 0x03
     976:	9c 81       	ldd	r25, Y+4	; 0x04
     978:	82 17       	cp	r24, r18
     97a:	93 07       	cpc	r25, r19
     97c:	f4 f6       	brge	.-68     	; 0x93a <__stack+0xdb>
	}
#else
	loop_until_bit_is_set(PIND,G_DAV);
#endif
	// handshake: clear ndac (this is a prerequisite for receive next byte)
	assign_bit(DDRD, PORTD, G_NDAC);
     97e:	a2 e3       	ldi	r26, 0x32	; 50
     980:	b0 e0       	ldi	r27, 0x00	; 0
     982:	e2 e3       	ldi	r30, 0x32	; 50
     984:	f0 e0       	ldi	r31, 0x00	; 0
     986:	80 81       	ld	r24, Z
     988:	8f 7d       	andi	r24, 0xDF	; 223
     98a:	8c 93       	st	X, r24
     98c:	a1 e3       	ldi	r26, 0x31	; 49
     98e:	b0 e0       	ldi	r27, 0x00	; 0
     990:	e1 e3       	ldi	r30, 0x31	; 49
     992:	f0 e0       	ldi	r31, 0x00	; 0
     994:	80 81       	ld	r24, Z
     996:	80 62       	ori	r24, 0x20	; 32
     998:	8c 93       	st	X, r24
     99a:	a2 e3       	ldi	r26, 0x32	; 50
     99c:	b0 e0       	ldi	r27, 0x00	; 0
     99e:	e2 e3       	ldi	r30, 0x32	; 50
     9a0:	f0 e0       	ldi	r31, 0x00	; 0
     9a2:	80 81       	ld	r24, Z
     9a4:	8f 7d       	andi	r24, 0xDF	; 223
     9a6:	8c 93       	st	X, r24

	// check if last byte of transmission
	eoi = bit_is_clear(PIND, G_EOI);
     9a8:	e0 e3       	ldi	r30, 0x30	; 48
     9aa:	f0 e0       	ldi	r31, 0x00	; 0
     9ac:	80 81       	ld	r24, Z
     9ae:	88 2f       	mov	r24, r24
     9b0:	90 e0       	ldi	r25, 0x00	; 0
     9b2:	80 71       	andi	r24, 0x10	; 16
     9b4:	90 70       	andi	r25, 0x00	; 0
     9b6:	19 82       	std	Y+1, r1	; 0x01
     9b8:	00 97       	sbiw	r24, 0x00	; 0
     9ba:	11 f4       	brne	.+4      	; 0x9c0 <__stack+0x161>
     9bc:	81 e0       	ldi	r24, 0x01	; 1
     9be:	89 83       	std	Y+1, r24	; 0x01

	*_byte = byte;
     9c0:	ed 81       	ldd	r30, Y+5	; 0x05
     9c2:	fe 81       	ldd	r31, Y+6	; 0x06
     9c4:	8a 81       	ldd	r24, Y+2	; 0x02
     9c6:	80 83       	st	Z, r24

	return eoi;
     9c8:	89 81       	ldd	r24, Y+1	; 0x01
     9ca:	8f 83       	std	Y+7, r24	; 0x07
     9cc:	8f 81       	ldd	r24, Y+7	; 0x07
}
     9ce:	27 96       	adiw	r28, 0x07	; 7
     9d0:	0f b6       	in	r0, 0x3f	; 63
     9d2:	f8 94       	cli
     9d4:	de bf       	out	0x3e, r29	; 62
     9d6:	0f be       	out	0x3f, r0	; 63
     9d8:	cd bf       	out	0x3d, r28	; 61
     9da:	cf 91       	pop	r28
     9dc:	df 91       	pop	r29
     9de:	08 95       	ret

000009e0 <gpib_controller_assign>:
 * You have to change the initialization of the partner array according to your environment.
 * The partners-array is used by gpib_serial_poll() for looping over all existing devices.
 * 
 * \param address the address to be used by the controller. Usually 0x00.
 */
void gpib_controller_assign(uchar address) {
     9e0:	df 93       	push	r29
     9e2:	cf 93       	push	r28
     9e4:	0f 92       	push	r0
     9e6:	cd b7       	in	r28, 0x3d	; 61
     9e8:	de b7       	in	r29, 0x3e	; 62
     9ea:	89 83       	std	Y+1, r24	; 0x01
	controller.myaddress = address;
     9ec:	89 81       	ldd	r24, Y+1	; 0x01
     9ee:	80 93 a0 04 	sts	0x04A0, r24
	controller.talks = 0;
     9f2:	10 92 a3 04 	sts	0x04A3, r1
	controller.partner.primary = ADDRESS_NOT_SET; // init default active partner
     9f6:	8f ef       	ldi	r24, 0xFF	; 255
     9f8:	80 93 a1 04 	sts	0x04A1, r24
	controller.partner.secondary = ADDRESS_NOT_SET;
     9fc:	8f ef       	ldi	r24, 0xFF	; 255
     9fe:	80 93 a2 04 	sts	0x04A2, r24
	controller.flavour = FLAVOUR_NONE;
     a02:	10 92 a4 04 	sts	0x04A4, r1
	/** clear list of partners */
	gpib_clear_partners();
     a06:	0e 94 16 0b 	call	0x162c	; 0x162c <gpib_clear_partners>
	// set up initial state of bus
	assign_bit(DDRB, PORTB, G_IFC);
     a0a:	a8 e3       	ldi	r26, 0x38	; 56
     a0c:	b0 e0       	ldi	r27, 0x00	; 0
     a0e:	e8 e3       	ldi	r30, 0x38	; 56
     a10:	f0 e0       	ldi	r31, 0x00	; 0
     a12:	80 81       	ld	r24, Z
     a14:	8e 7f       	andi	r24, 0xFE	; 254
     a16:	8c 93       	st	X, r24
     a18:	a7 e3       	ldi	r26, 0x37	; 55
     a1a:	b0 e0       	ldi	r27, 0x00	; 0
     a1c:	e7 e3       	ldi	r30, 0x37	; 55
     a1e:	f0 e0       	ldi	r31, 0x00	; 0
     a20:	80 81       	ld	r24, Z
     a22:	81 60       	ori	r24, 0x01	; 1
     a24:	8c 93       	st	X, r24
     a26:	a8 e3       	ldi	r26, 0x38	; 56
     a28:	b0 e0       	ldi	r27, 0x00	; 0
     a2a:	e8 e3       	ldi	r30, 0x38	; 56
     a2c:	f0 e0       	ldi	r31, 0x00	; 0
     a2e:	80 81       	ld	r24, Z
     a30:	8e 7f       	andi	r24, 0xFE	; 254
     a32:	8c 93       	st	X, r24
	delay_ms(200);
     a34:	88 ec       	ldi	r24, 0xC8	; 200
     a36:	90 e0       	ldi	r25, 0x00	; 0
     a38:	0e 94 7b 03 	call	0x6f6	; 0x6f6 <delay_ms>
	release_bit(DDRB, PORTB, G_IFC);
     a3c:	a7 e3       	ldi	r26, 0x37	; 55
     a3e:	b0 e0       	ldi	r27, 0x00	; 0
     a40:	e7 e3       	ldi	r30, 0x37	; 55
     a42:	f0 e0       	ldi	r31, 0x00	; 0
     a44:	80 81       	ld	r24, Z
     a46:	8e 7f       	andi	r24, 0xFE	; 254
     a48:	8c 93       	st	X, r24
     a4a:	a8 e3       	ldi	r26, 0x38	; 56
     a4c:	b0 e0       	ldi	r27, 0x00	; 0
     a4e:	e8 e3       	ldi	r30, 0x38	; 56
     a50:	f0 e0       	ldi	r31, 0x00	; 0
     a52:	80 81       	ld	r24, Z
     a54:	81 60       	ori	r24, 0x01	; 1
     a56:	8c 93       	st	X, r24
	// set up all devices for remote control
	assign_bit(DDRB, PORTB, G_REN);
     a58:	a8 e3       	ldi	r26, 0x38	; 56
     a5a:	b0 e0       	ldi	r27, 0x00	; 0
     a5c:	e8 e3       	ldi	r30, 0x38	; 56
     a5e:	f0 e0       	ldi	r31, 0x00	; 0
     a60:	80 81       	ld	r24, Z
     a62:	8d 7f       	andi	r24, 0xFD	; 253
     a64:	8c 93       	st	X, r24
     a66:	a7 e3       	ldi	r26, 0x37	; 55
     a68:	b0 e0       	ldi	r27, 0x00	; 0
     a6a:	e7 e3       	ldi	r30, 0x37	; 55
     a6c:	f0 e0       	ldi	r31, 0x00	; 0
     a6e:	80 81       	ld	r24, Z
     a70:	82 60       	ori	r24, 0x02	; 2
     a72:	8c 93       	st	X, r24
     a74:	a8 e3       	ldi	r26, 0x38	; 56
     a76:	b0 e0       	ldi	r27, 0x00	; 0
     a78:	e8 e3       	ldi	r30, 0x38	; 56
     a7a:	f0 e0       	ldi	r31, 0x00	; 0
     a7c:	80 81       	ld	r24, Z
     a7e:	8d 7f       	andi	r24, 0xFD	; 253
     a80:	8c 93       	st	X, r24

	// DCL - device clear for all devices on bus
	cmd_buf[0] = G_CMD_DCL;
     a82:	84 e1       	ldi	r24, 0x14	; 20
     a84:	80 93 f6 04 	sts	0x04F6, r24
	gpib_cmd(cmd_buf, 1);
     a88:	86 ef       	ldi	r24, 0xF6	; 246
     a8a:	94 e0       	ldi	r25, 0x04	; 4
     a8c:	61 e0       	ldi	r22, 0x01	; 1
     a8e:	70 e0       	ldi	r23, 0x00	; 0
     a90:	0e 94 a3 05 	call	0xb46	; 0xb46 <gpib_cmd>
}
     a94:	0f 90       	pop	r0
     a96:	cf 91       	pop	r28
     a98:	df 91       	pop	r29
     a9a:	08 95       	ret

00000a9c <gpib_controller_release>:

/**
 * Release bus 
 */
void gpib_controller_release(void) {
     a9c:	df 93       	push	r29
     a9e:	cf 93       	push	r28
     aa0:	cd b7       	in	r28, 0x3d	; 61
     aa2:	de b7       	in	r29, 0x3e	; 62
	// set up initial state of bus
	assign_bit(DDRB, PORTB, G_IFC);
     aa4:	a8 e3       	ldi	r26, 0x38	; 56
     aa6:	b0 e0       	ldi	r27, 0x00	; 0
     aa8:	e8 e3       	ldi	r30, 0x38	; 56
     aaa:	f0 e0       	ldi	r31, 0x00	; 0
     aac:	80 81       	ld	r24, Z
     aae:	8e 7f       	andi	r24, 0xFE	; 254
     ab0:	8c 93       	st	X, r24
     ab2:	a7 e3       	ldi	r26, 0x37	; 55
     ab4:	b0 e0       	ldi	r27, 0x00	; 0
     ab6:	e7 e3       	ldi	r30, 0x37	; 55
     ab8:	f0 e0       	ldi	r31, 0x00	; 0
     aba:	80 81       	ld	r24, Z
     abc:	81 60       	ori	r24, 0x01	; 1
     abe:	8c 93       	st	X, r24
     ac0:	a8 e3       	ldi	r26, 0x38	; 56
     ac2:	b0 e0       	ldi	r27, 0x00	; 0
     ac4:	e8 e3       	ldi	r30, 0x38	; 56
     ac6:	f0 e0       	ldi	r31, 0x00	; 0
     ac8:	80 81       	ld	r24, Z
     aca:	8e 7f       	andi	r24, 0xFE	; 254
     acc:	8c 93       	st	X, r24
	delay_ms(200);
     ace:	88 ec       	ldi	r24, 0xC8	; 200
     ad0:	90 e0       	ldi	r25, 0x00	; 0
     ad2:	0e 94 7b 03 	call	0x6f6	; 0x6f6 <delay_ms>
	release_bit(DDRB, PORTB, G_IFC);
     ad6:	a7 e3       	ldi	r26, 0x37	; 55
     ad8:	b0 e0       	ldi	r27, 0x00	; 0
     ada:	e7 e3       	ldi	r30, 0x37	; 55
     adc:	f0 e0       	ldi	r31, 0x00	; 0
     ade:	80 81       	ld	r24, Z
     ae0:	8e 7f       	andi	r24, 0xFE	; 254
     ae2:	8c 93       	st	X, r24
     ae4:	a8 e3       	ldi	r26, 0x38	; 56
     ae6:	b0 e0       	ldi	r27, 0x00	; 0
     ae8:	e8 e3       	ldi	r30, 0x38	; 56
     aea:	f0 e0       	ldi	r31, 0x00	; 0
     aec:	80 81       	ld	r24, Z
     aee:	81 60       	ori	r24, 0x01	; 1
     af0:	8c 93       	st	X, r24
	// set up all devices for local control
	release_bit(DDRB, PORTB, G_REN);
     af2:	a7 e3       	ldi	r26, 0x37	; 55
     af4:	b0 e0       	ldi	r27, 0x00	; 0
     af6:	e7 e3       	ldi	r30, 0x37	; 55
     af8:	f0 e0       	ldi	r31, 0x00	; 0
     afa:	80 81       	ld	r24, Z
     afc:	8d 7f       	andi	r24, 0xFD	; 253
     afe:	8c 93       	st	X, r24
     b00:	a8 e3       	ldi	r26, 0x38	; 56
     b02:	b0 e0       	ldi	r27, 0x00	; 0
     b04:	e8 e3       	ldi	r30, 0x38	; 56
     b06:	f0 e0       	ldi	r31, 0x00	; 0
     b08:	80 81       	ld	r24, Z
     b0a:	82 60       	ori	r24, 0x02	; 2
     b0c:	8c 93       	st	X, r24
}
     b0e:	cf 91       	pop	r28
     b10:	df 91       	pop	r29
     b12:	08 95       	ret

00000b14 <gpib_write>:

/**
 * Write GPIB string to bus
 * \brief See _gpib_write() for further information.
 */
uchar gpib_write(uchar *bytes, int length) {
     b14:	df 93       	push	r29
     b16:	cf 93       	push	r28
     b18:	00 d0       	rcall	.+0      	; 0xb1a <gpib_write+0x6>
     b1a:	00 d0       	rcall	.+0      	; 0xb1c <gpib_write+0x8>
     b1c:	cd b7       	in	r28, 0x3d	; 61
     b1e:	de b7       	in	r29, 0x3e	; 62
     b20:	9a 83       	std	Y+2, r25	; 0x02
     b22:	89 83       	std	Y+1, r24	; 0x01
     b24:	7c 83       	std	Y+4, r23	; 0x04
     b26:	6b 83       	std	Y+3, r22	; 0x03
	// set attention arg false for ordinary strings
	return _gpib_write(bytes, length, (uchar) 0);
     b28:	89 81       	ldd	r24, Y+1	; 0x01
     b2a:	9a 81       	ldd	r25, Y+2	; 0x02
     b2c:	2b 81       	ldd	r18, Y+3	; 0x03
     b2e:	3c 81       	ldd	r19, Y+4	; 0x04
     b30:	b9 01       	movw	r22, r18
     b32:	40 e0       	ldi	r20, 0x00	; 0
     b34:	0e 94 bc 05 	call	0xb78	; 0xb78 <_gpib_write>
}
     b38:	0f 90       	pop	r0
     b3a:	0f 90       	pop	r0
     b3c:	0f 90       	pop	r0
     b3e:	0f 90       	pop	r0
     b40:	cf 91       	pop	r28
     b42:	df 91       	pop	r29
     b44:	08 95       	ret

00000b46 <gpib_cmd>:

/**
 * Write GPIB command to bus
 * \brief See _gpib_write() for further information.
 */
uchar gpib_cmd(uchar *bytes, int length) {
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	00 d0       	rcall	.+0      	; 0xb4c <gpib_cmd+0x6>
     b4c:	00 d0       	rcall	.+0      	; 0xb4e <gpib_cmd+0x8>
     b4e:	cd b7       	in	r28, 0x3d	; 61
     b50:	de b7       	in	r29, 0x3e	; 62
     b52:	9a 83       	std	Y+2, r25	; 0x02
     b54:	89 83       	std	Y+1, r24	; 0x01
     b56:	7c 83       	std	Y+4, r23	; 0x04
     b58:	6b 83       	std	Y+3, r22	; 0x03
	// set attention arg true for commands
	return _gpib_write(bytes, length, (uchar) 1);
     b5a:	89 81       	ldd	r24, Y+1	; 0x01
     b5c:	9a 81       	ldd	r25, Y+2	; 0x02
     b5e:	2b 81       	ldd	r18, Y+3	; 0x03
     b60:	3c 81       	ldd	r19, Y+4	; 0x04
     b62:	b9 01       	movw	r22, r18
     b64:	41 e0       	ldi	r20, 0x01	; 1
     b66:	0e 94 bc 05 	call	0xb78	; 0xb78 <_gpib_write>
}
     b6a:	0f 90       	pop	r0
     b6c:	0f 90       	pop	r0
     b6e:	0f 90       	pop	r0
     b70:	0f 90       	pop	r0
     b72:	cf 91       	pop	r28
     b74:	df 91       	pop	r29
     b76:	08 95       	ret

00000b78 <_gpib_write>:
 * \param length length of valid bytes in byte array or zero.
 * for binary data, lenght must be defined. For strings, length can be set to zero. Then the length of
 * the string is calculated internally.
 * \param attention attention tur means assign ATN signal line during write.
 */
uchar _gpib_write(uchar *bytes, int length, uchar attention) {
     b78:	df 93       	push	r29
     b7a:	cf 93       	push	r28
     b7c:	cd b7       	in	r28, 0x3d	; 61
     b7e:	de b7       	in	r29, 0x3e	; 62
     b80:	2b 97       	sbiw	r28, 0x0b	; 11
     b82:	0f b6       	in	r0, 0x3f	; 63
     b84:	f8 94       	cli
     b86:	de bf       	out	0x3e, r29	; 62
     b88:	0f be       	out	0x3f, r0	; 63
     b8a:	cd bf       	out	0x3d, r28	; 61
     b8c:	9f 83       	std	Y+7, r25	; 0x07
     b8e:	8e 83       	std	Y+6, r24	; 0x06
     b90:	79 87       	std	Y+9, r23	; 0x09
     b92:	68 87       	std	Y+8, r22	; 0x08
     b94:	4a 87       	std	Y+10, r20	; 0x0a
	int timeout;
	//uchar buf[64];

	// set talks state. This is used by ISR to recognize own talk
	// (controller must not talk to itself and must not take part in listener handshake when talking)
	controller.talks = 1;
     b96:	81 e0       	ldi	r24, 0x01	; 1
     b98:	80 93 a3 04 	sts	0x04A3, r24

	if (attention) {
     b9c:	8a 85       	ldd	r24, Y+10	; 0x0a
     b9e:	88 23       	and	r24, r24
     ba0:	a9 f0       	breq	.+42     	; 0xbcc <_gpib_write+0x54>
		//uart_puts("\n\rgpib_controller_write()\n\r");
		// assign ATN for commands
		assign_bit(DDRD, PORTD, G_ATN);
     ba2:	a2 e3       	ldi	r26, 0x32	; 50
     ba4:	b0 e0       	ldi	r27, 0x00	; 0
     ba6:	e2 e3       	ldi	r30, 0x32	; 50
     ba8:	f0 e0       	ldi	r31, 0x00	; 0
     baa:	80 81       	ld	r24, Z
     bac:	8f 77       	andi	r24, 0x7F	; 127
     bae:	8c 93       	st	X, r24
     bb0:	a1 e3       	ldi	r26, 0x31	; 49
     bb2:	b0 e0       	ldi	r27, 0x00	; 0
     bb4:	e1 e3       	ldi	r30, 0x31	; 49
     bb6:	f0 e0       	ldi	r31, 0x00	; 0
     bb8:	80 81       	ld	r24, Z
     bba:	80 68       	ori	r24, 0x80	; 128
     bbc:	8c 93       	st	X, r24
     bbe:	a2 e3       	ldi	r26, 0x32	; 50
     bc0:	b0 e0       	ldi	r27, 0x00	; 0
     bc2:	e2 e3       	ldi	r30, 0x32	; 50
     bc4:	f0 e0       	ldi	r31, 0x00	; 0
     bc6:	80 81       	ld	r24, Z
     bc8:	8f 77       	andi	r24, 0x7F	; 127
     bca:	8c 93       	st	X, r24
	}

	if (length == 0) {
     bcc:	88 85       	ldd	r24, Y+8	; 0x08
     bce:	99 85       	ldd	r25, Y+9	; 0x09
     bd0:	00 97       	sbiw	r24, 0x00	; 0
     bd2:	31 f4       	brne	.+12     	; 0xbe0 <_gpib_write+0x68>
		// length==0 means this is a common C string, null-terminated.
		// then, length can be easily calculated
		length = strlen((char*) bytes);
     bd4:	8e 81       	ldd	r24, Y+6	; 0x06
     bd6:	9f 81       	ldd	r25, Y+7	; 0x07
     bd8:	0e 94 97 00 	call	0x12e	; 0x12e <strlen>
     bdc:	99 87       	std	Y+9, r25	; 0x09
     bde:	88 87       	std	Y+8, r24	; 0x08
	//	else 
	//		sprintf( buf, "gpib_write: 0x%02x\n\r", bytes[0] );
	//	uart_puts((char*)buf);

	// release EOI during transmission
	release_bit(DDRD, PORTD, G_EOI);
     be0:	a1 e3       	ldi	r26, 0x31	; 49
     be2:	b0 e0       	ldi	r27, 0x00	; 0
     be4:	e1 e3       	ldi	r30, 0x31	; 49
     be6:	f0 e0       	ldi	r31, 0x00	; 0
     be8:	80 81       	ld	r24, Z
     bea:	8f 7e       	andi	r24, 0xEF	; 239
     bec:	8c 93       	st	X, r24
     bee:	a2 e3       	ldi	r26, 0x32	; 50
     bf0:	b0 e0       	ldi	r27, 0x00	; 0
     bf2:	e2 e3       	ldi	r30, 0x32	; 50
     bf4:	f0 e0       	ldi	r31, 0x00	; 0
     bf6:	80 81       	ld	r24, Z
     bf8:	80 61       	ori	r24, 0x10	; 16
     bfa:	8c 93       	st	X, r24
	// release DAV, data not valid anymore
	release_bit(DDRD, PORTD, G_DAV);
     bfc:	a1 e3       	ldi	r26, 0x31	; 49
     bfe:	b0 e0       	ldi	r27, 0x00	; 0
     c00:	e1 e3       	ldi	r30, 0x31	; 49
     c02:	f0 e0       	ldi	r31, 0x00	; 0
     c04:	80 81       	ld	r24, Z
     c06:	8b 7f       	andi	r24, 0xFB	; 251
     c08:	8c 93       	st	X, r24
     c0a:	a2 e3       	ldi	r26, 0x32	; 50
     c0c:	b0 e0       	ldi	r27, 0x00	; 0
     c0e:	e2 e3       	ldi	r30, 0x32	; 50
     c10:	f0 e0       	ldi	r31, 0x00	; 0
     c12:	80 81       	ld	r24, Z
     c14:	84 60       	ori	r24, 0x04	; 4
     c16:	8c 93       	st	X, r24
	// release NRFD (just to be sure)
	release_bit(DDRD, PORTD, G_NRFD);
     c18:	a1 e3       	ldi	r26, 0x31	; 49
     c1a:	b0 e0       	ldi	r27, 0x00	; 0
     c1c:	e1 e3       	ldi	r30, 0x31	; 49
     c1e:	f0 e0       	ldi	r31, 0x00	; 0
     c20:	80 81       	ld	r24, Z
     c22:	87 7f       	andi	r24, 0xF7	; 247
     c24:	8c 93       	st	X, r24
     c26:	a2 e3       	ldi	r26, 0x32	; 50
     c28:	b0 e0       	ldi	r27, 0x00	; 0
     c2a:	e2 e3       	ldi	r30, 0x32	; 50
     c2c:	f0 e0       	ldi	r31, 0x00	; 0
     c2e:	80 81       	ld	r24, Z
     c30:	88 60       	ori	r24, 0x08	; 8
     c32:	8c 93       	st	X, r24

	// bytes[0] = 'a'
	// bytes[1] = 'b'
	// length = 2
	for (i = 0; i < length; i++) {
     c34:	1c 82       	std	Y+4, r1	; 0x04
     c36:	1b 82       	std	Y+3, r1	; 0x03
     c38:	34 c2       	rjmp	.+1128   	; 0x10a2 <_gpib_write+0x52a>

		// put data on bus
		c = bytes[i];
     c3a:	2b 81       	ldd	r18, Y+3	; 0x03
     c3c:	3c 81       	ldd	r19, Y+4	; 0x04
     c3e:	8e 81       	ldd	r24, Y+6	; 0x06
     c40:	9f 81       	ldd	r25, Y+7	; 0x07
     c42:	fc 01       	movw	r30, r24
     c44:	e2 0f       	add	r30, r18
     c46:	f3 1f       	adc	r31, r19
     c48:	80 81       	ld	r24, Z
     c4a:	8d 83       	std	Y+5, r24	; 0x05
		//sprintf( buf, "char: %c\n\r", c );
		//uart_puts(buf);		

		release_bit(DDRD, PORTD, G_NDAC);
     c4c:	a1 e3       	ldi	r26, 0x31	; 49
     c4e:	b0 e0       	ldi	r27, 0x00	; 0
     c50:	e1 e3       	ldi	r30, 0x31	; 49
     c52:	f0 e0       	ldi	r31, 0x00	; 0
     c54:	80 81       	ld	r24, Z
     c56:	8f 7d       	andi	r24, 0xDF	; 223
     c58:	8c 93       	st	X, r24
     c5a:	a2 e3       	ldi	r26, 0x32	; 50
     c5c:	b0 e0       	ldi	r27, 0x00	; 0
     c5e:	e2 e3       	ldi	r30, 0x32	; 50
     c60:	f0 e0       	ldi	r31, 0x00	; 0
     c62:	80 81       	ld	r24, Z
     c64:	80 62       	ori	r24, 0x20	; 32
     c66:	8c 93       	st	X, r24
		//uart_puts("0");
		// wait for NDAC assign from all listeners
#ifdef WITH_TIMEOUT
		timeout = s + 5;
     c68:	80 91 ab 05 	lds	r24, 0x05AB
     c6c:	88 2f       	mov	r24, r24
     c6e:	90 e0       	ldi	r25, 0x00	; 0
     c70:	05 96       	adiw	r24, 0x05	; 5
     c72:	9a 83       	std	Y+2, r25	; 0x02
     c74:	89 83       	std	Y+1, r24	; 0x01
     c76:	10 c0       	rjmp	.+32     	; 0xc98 <_gpib_write+0x120>
		//gpib_info();
		while ((PIND & _BV(G_NDAC)) && (s <= timeout)) {
			if (s == timeout) {
     c78:	80 91 ab 05 	lds	r24, 0x05AB
     c7c:	28 2f       	mov	r18, r24
     c7e:	30 e0       	ldi	r19, 0x00	; 0
     c80:	89 81       	ldd	r24, Y+1	; 0x01
     c82:	9a 81       	ldd	r25, Y+2	; 0x02
     c84:	28 17       	cp	r18, r24
     c86:	39 07       	cpc	r19, r25
     c88:	39 f4       	brne	.+14     	; 0xc98 <_gpib_write+0x120>
				uart_puts("\n\rError: NDAC timeout\n\r");
     c8a:	86 e9       	ldi	r24, 0x96	; 150
     c8c:	90 e0       	ldi	r25, 0x00	; 0
     c8e:	0e 94 5d 11 	call	0x22ba	; 0x22ba <uart_puts>
				return 0xff;
     c92:	8f ef       	ldi	r24, 0xFF	; 255
     c94:	8b 87       	std	Y+11, r24	; 0x0b
     c96:	21 c2       	rjmp	.+1090   	; 0x10da <_gpib_write+0x562>
		//uart_puts("0");
		// wait for NDAC assign from all listeners
#ifdef WITH_TIMEOUT
		timeout = s + 5;
		//gpib_info();
		while ((PIND & _BV(G_NDAC)) && (s <= timeout)) {
     c98:	e0 e3       	ldi	r30, 0x30	; 48
     c9a:	f0 e0       	ldi	r31, 0x00	; 0
     c9c:	80 81       	ld	r24, Z
     c9e:	88 2f       	mov	r24, r24
     ca0:	90 e0       	ldi	r25, 0x00	; 0
     ca2:	80 72       	andi	r24, 0x20	; 32
     ca4:	90 70       	andi	r25, 0x00	; 0
     ca6:	00 97       	sbiw	r24, 0x00	; 0
     ca8:	49 f0       	breq	.+18     	; 0xcbc <_gpib_write+0x144>
     caa:	80 91 ab 05 	lds	r24, 0x05AB
     cae:	28 2f       	mov	r18, r24
     cb0:	30 e0       	ldi	r19, 0x00	; 0
     cb2:	89 81       	ldd	r24, Y+1	; 0x01
     cb4:	9a 81       	ldd	r25, Y+2	; 0x02
     cb6:	82 17       	cp	r24, r18
     cb8:	93 07       	cpc	r25, r19
     cba:	f4 f6       	brge	.-68     	; 0xc78 <_gpib_write+0x100>
		}
#else
		loop_until_bit_is_clear(PIND,G_NDAC);
#endif

		DDRA = 0x00;
     cbc:	ea e3       	ldi	r30, 0x3A	; 58
     cbe:	f0 e0       	ldi	r31, 0x00	; 0
     cc0:	10 82       	st	Z, r1
		if (c & 0x01) {
     cc2:	8d 81       	ldd	r24, Y+5	; 0x05
     cc4:	88 2f       	mov	r24, r24
     cc6:	90 e0       	ldi	r25, 0x00	; 0
     cc8:	81 70       	andi	r24, 0x01	; 1
     cca:	90 70       	andi	r25, 0x00	; 0
     ccc:	88 23       	and	r24, r24
     cce:	b1 f0       	breq	.+44     	; 0xcfc <_gpib_write+0x184>
			assign_bit(DDRA, PORTA, PA0);
     cd0:	ab e3       	ldi	r26, 0x3B	; 59
     cd2:	b0 e0       	ldi	r27, 0x00	; 0
     cd4:	eb e3       	ldi	r30, 0x3B	; 59
     cd6:	f0 e0       	ldi	r31, 0x00	; 0
     cd8:	80 81       	ld	r24, Z
     cda:	8e 7f       	andi	r24, 0xFE	; 254
     cdc:	8c 93       	st	X, r24
     cde:	aa e3       	ldi	r26, 0x3A	; 58
     ce0:	b0 e0       	ldi	r27, 0x00	; 0
     ce2:	ea e3       	ldi	r30, 0x3A	; 58
     ce4:	f0 e0       	ldi	r31, 0x00	; 0
     ce6:	80 81       	ld	r24, Z
     ce8:	81 60       	ori	r24, 0x01	; 1
     cea:	8c 93       	st	X, r24
     cec:	ab e3       	ldi	r26, 0x3B	; 59
     cee:	b0 e0       	ldi	r27, 0x00	; 0
     cf0:	eb e3       	ldi	r30, 0x3B	; 59
     cf2:	f0 e0       	ldi	r31, 0x00	; 0
     cf4:	80 81       	ld	r24, Z
     cf6:	8e 7f       	andi	r24, 0xFE	; 254
     cf8:	8c 93       	st	X, r24
     cfa:	0e c0       	rjmp	.+28     	; 0xd18 <_gpib_write+0x1a0>
		} else {
			release_bit(DDRA, PORTA, PA0)
     cfc:	aa e3       	ldi	r26, 0x3A	; 58
     cfe:	b0 e0       	ldi	r27, 0x00	; 0
     d00:	ea e3       	ldi	r30, 0x3A	; 58
     d02:	f0 e0       	ldi	r31, 0x00	; 0
     d04:	80 81       	ld	r24, Z
     d06:	8e 7f       	andi	r24, 0xFE	; 254
     d08:	8c 93       	st	X, r24
     d0a:	ab e3       	ldi	r26, 0x3B	; 59
     d0c:	b0 e0       	ldi	r27, 0x00	; 0
     d0e:	eb e3       	ldi	r30, 0x3B	; 59
     d10:	f0 e0       	ldi	r31, 0x00	; 0
     d12:	80 81       	ld	r24, Z
     d14:	81 60       	ori	r24, 0x01	; 1
     d16:	8c 93       	st	X, r24
		}

		if (c & 0x02) {
     d18:	8d 81       	ldd	r24, Y+5	; 0x05
     d1a:	88 2f       	mov	r24, r24
     d1c:	90 e0       	ldi	r25, 0x00	; 0
     d1e:	82 70       	andi	r24, 0x02	; 2
     d20:	90 70       	andi	r25, 0x00	; 0
     d22:	00 97       	sbiw	r24, 0x00	; 0
     d24:	b1 f0       	breq	.+44     	; 0xd52 <_gpib_write+0x1da>
			assign_bit(DDRA, PORTA, PA1)
     d26:	ab e3       	ldi	r26, 0x3B	; 59
     d28:	b0 e0       	ldi	r27, 0x00	; 0
     d2a:	eb e3       	ldi	r30, 0x3B	; 59
     d2c:	f0 e0       	ldi	r31, 0x00	; 0
     d2e:	80 81       	ld	r24, Z
     d30:	8d 7f       	andi	r24, 0xFD	; 253
     d32:	8c 93       	st	X, r24
     d34:	aa e3       	ldi	r26, 0x3A	; 58
     d36:	b0 e0       	ldi	r27, 0x00	; 0
     d38:	ea e3       	ldi	r30, 0x3A	; 58
     d3a:	f0 e0       	ldi	r31, 0x00	; 0
     d3c:	80 81       	ld	r24, Z
     d3e:	82 60       	ori	r24, 0x02	; 2
     d40:	8c 93       	st	X, r24
     d42:	ab e3       	ldi	r26, 0x3B	; 59
     d44:	b0 e0       	ldi	r27, 0x00	; 0
     d46:	eb e3       	ldi	r30, 0x3B	; 59
     d48:	f0 e0       	ldi	r31, 0x00	; 0
     d4a:	80 81       	ld	r24, Z
     d4c:	8d 7f       	andi	r24, 0xFD	; 253
     d4e:	8c 93       	st	X, r24
     d50:	0e c0       	rjmp	.+28     	; 0xd6e <_gpib_write+0x1f6>
		} else {
			release_bit(DDRA, PORTA, PA1);
     d52:	aa e3       	ldi	r26, 0x3A	; 58
     d54:	b0 e0       	ldi	r27, 0x00	; 0
     d56:	ea e3       	ldi	r30, 0x3A	; 58
     d58:	f0 e0       	ldi	r31, 0x00	; 0
     d5a:	80 81       	ld	r24, Z
     d5c:	8d 7f       	andi	r24, 0xFD	; 253
     d5e:	8c 93       	st	X, r24
     d60:	ab e3       	ldi	r26, 0x3B	; 59
     d62:	b0 e0       	ldi	r27, 0x00	; 0
     d64:	eb e3       	ldi	r30, 0x3B	; 59
     d66:	f0 e0       	ldi	r31, 0x00	; 0
     d68:	80 81       	ld	r24, Z
     d6a:	82 60       	ori	r24, 0x02	; 2
     d6c:	8c 93       	st	X, r24
		}

		if (c & 0x04) {
     d6e:	8d 81       	ldd	r24, Y+5	; 0x05
     d70:	88 2f       	mov	r24, r24
     d72:	90 e0       	ldi	r25, 0x00	; 0
     d74:	84 70       	andi	r24, 0x04	; 4
     d76:	90 70       	andi	r25, 0x00	; 0
     d78:	00 97       	sbiw	r24, 0x00	; 0
     d7a:	b1 f0       	breq	.+44     	; 0xda8 <_gpib_write+0x230>
			assign_bit(DDRA, PORTA, PA2);
     d7c:	ab e3       	ldi	r26, 0x3B	; 59
     d7e:	b0 e0       	ldi	r27, 0x00	; 0
     d80:	eb e3       	ldi	r30, 0x3B	; 59
     d82:	f0 e0       	ldi	r31, 0x00	; 0
     d84:	80 81       	ld	r24, Z
     d86:	8b 7f       	andi	r24, 0xFB	; 251
     d88:	8c 93       	st	X, r24
     d8a:	aa e3       	ldi	r26, 0x3A	; 58
     d8c:	b0 e0       	ldi	r27, 0x00	; 0
     d8e:	ea e3       	ldi	r30, 0x3A	; 58
     d90:	f0 e0       	ldi	r31, 0x00	; 0
     d92:	80 81       	ld	r24, Z
     d94:	84 60       	ori	r24, 0x04	; 4
     d96:	8c 93       	st	X, r24
     d98:	ab e3       	ldi	r26, 0x3B	; 59
     d9a:	b0 e0       	ldi	r27, 0x00	; 0
     d9c:	eb e3       	ldi	r30, 0x3B	; 59
     d9e:	f0 e0       	ldi	r31, 0x00	; 0
     da0:	80 81       	ld	r24, Z
     da2:	8b 7f       	andi	r24, 0xFB	; 251
     da4:	8c 93       	st	X, r24
     da6:	0e c0       	rjmp	.+28     	; 0xdc4 <_gpib_write+0x24c>
		} else {
			release_bit(DDRA, PORTA, PA2);
     da8:	aa e3       	ldi	r26, 0x3A	; 58
     daa:	b0 e0       	ldi	r27, 0x00	; 0
     dac:	ea e3       	ldi	r30, 0x3A	; 58
     dae:	f0 e0       	ldi	r31, 0x00	; 0
     db0:	80 81       	ld	r24, Z
     db2:	8b 7f       	andi	r24, 0xFB	; 251
     db4:	8c 93       	st	X, r24
     db6:	ab e3       	ldi	r26, 0x3B	; 59
     db8:	b0 e0       	ldi	r27, 0x00	; 0
     dba:	eb e3       	ldi	r30, 0x3B	; 59
     dbc:	f0 e0       	ldi	r31, 0x00	; 0
     dbe:	80 81       	ld	r24, Z
     dc0:	84 60       	ori	r24, 0x04	; 4
     dc2:	8c 93       	st	X, r24
		}

		if (c & 0x08) {
     dc4:	8d 81       	ldd	r24, Y+5	; 0x05
     dc6:	88 2f       	mov	r24, r24
     dc8:	90 e0       	ldi	r25, 0x00	; 0
     dca:	88 70       	andi	r24, 0x08	; 8
     dcc:	90 70       	andi	r25, 0x00	; 0
     dce:	00 97       	sbiw	r24, 0x00	; 0
     dd0:	b1 f0       	breq	.+44     	; 0xdfe <_gpib_write+0x286>
			assign_bit(DDRA, PORTA, PA3);
     dd2:	ab e3       	ldi	r26, 0x3B	; 59
     dd4:	b0 e0       	ldi	r27, 0x00	; 0
     dd6:	eb e3       	ldi	r30, 0x3B	; 59
     dd8:	f0 e0       	ldi	r31, 0x00	; 0
     dda:	80 81       	ld	r24, Z
     ddc:	87 7f       	andi	r24, 0xF7	; 247
     dde:	8c 93       	st	X, r24
     de0:	aa e3       	ldi	r26, 0x3A	; 58
     de2:	b0 e0       	ldi	r27, 0x00	; 0
     de4:	ea e3       	ldi	r30, 0x3A	; 58
     de6:	f0 e0       	ldi	r31, 0x00	; 0
     de8:	80 81       	ld	r24, Z
     dea:	88 60       	ori	r24, 0x08	; 8
     dec:	8c 93       	st	X, r24
     dee:	ab e3       	ldi	r26, 0x3B	; 59
     df0:	b0 e0       	ldi	r27, 0x00	; 0
     df2:	eb e3       	ldi	r30, 0x3B	; 59
     df4:	f0 e0       	ldi	r31, 0x00	; 0
     df6:	80 81       	ld	r24, Z
     df8:	87 7f       	andi	r24, 0xF7	; 247
     dfa:	8c 93       	st	X, r24
     dfc:	0e c0       	rjmp	.+28     	; 0xe1a <_gpib_write+0x2a2>
		} else {
			release_bit(DDRA, PORTA, PA3);
     dfe:	aa e3       	ldi	r26, 0x3A	; 58
     e00:	b0 e0       	ldi	r27, 0x00	; 0
     e02:	ea e3       	ldi	r30, 0x3A	; 58
     e04:	f0 e0       	ldi	r31, 0x00	; 0
     e06:	80 81       	ld	r24, Z
     e08:	87 7f       	andi	r24, 0xF7	; 247
     e0a:	8c 93       	st	X, r24
     e0c:	ab e3       	ldi	r26, 0x3B	; 59
     e0e:	b0 e0       	ldi	r27, 0x00	; 0
     e10:	eb e3       	ldi	r30, 0x3B	; 59
     e12:	f0 e0       	ldi	r31, 0x00	; 0
     e14:	80 81       	ld	r24, Z
     e16:	88 60       	ori	r24, 0x08	; 8
     e18:	8c 93       	st	X, r24
		}

		if (c & 0x10) {
     e1a:	8d 81       	ldd	r24, Y+5	; 0x05
     e1c:	88 2f       	mov	r24, r24
     e1e:	90 e0       	ldi	r25, 0x00	; 0
     e20:	80 71       	andi	r24, 0x10	; 16
     e22:	90 70       	andi	r25, 0x00	; 0
     e24:	00 97       	sbiw	r24, 0x00	; 0
     e26:	b1 f0       	breq	.+44     	; 0xe54 <_gpib_write+0x2dc>
			assign_bit(DDRA, PORTA, PA4);
     e28:	ab e3       	ldi	r26, 0x3B	; 59
     e2a:	b0 e0       	ldi	r27, 0x00	; 0
     e2c:	eb e3       	ldi	r30, 0x3B	; 59
     e2e:	f0 e0       	ldi	r31, 0x00	; 0
     e30:	80 81       	ld	r24, Z
     e32:	8f 7e       	andi	r24, 0xEF	; 239
     e34:	8c 93       	st	X, r24
     e36:	aa e3       	ldi	r26, 0x3A	; 58
     e38:	b0 e0       	ldi	r27, 0x00	; 0
     e3a:	ea e3       	ldi	r30, 0x3A	; 58
     e3c:	f0 e0       	ldi	r31, 0x00	; 0
     e3e:	80 81       	ld	r24, Z
     e40:	80 61       	ori	r24, 0x10	; 16
     e42:	8c 93       	st	X, r24
     e44:	ab e3       	ldi	r26, 0x3B	; 59
     e46:	b0 e0       	ldi	r27, 0x00	; 0
     e48:	eb e3       	ldi	r30, 0x3B	; 59
     e4a:	f0 e0       	ldi	r31, 0x00	; 0
     e4c:	80 81       	ld	r24, Z
     e4e:	8f 7e       	andi	r24, 0xEF	; 239
     e50:	8c 93       	st	X, r24
     e52:	0e c0       	rjmp	.+28     	; 0xe70 <_gpib_write+0x2f8>
		} else {
			release_bit(DDRA, PORTA, PA4);
     e54:	aa e3       	ldi	r26, 0x3A	; 58
     e56:	b0 e0       	ldi	r27, 0x00	; 0
     e58:	ea e3       	ldi	r30, 0x3A	; 58
     e5a:	f0 e0       	ldi	r31, 0x00	; 0
     e5c:	80 81       	ld	r24, Z
     e5e:	8f 7e       	andi	r24, 0xEF	; 239
     e60:	8c 93       	st	X, r24
     e62:	ab e3       	ldi	r26, 0x3B	; 59
     e64:	b0 e0       	ldi	r27, 0x00	; 0
     e66:	eb e3       	ldi	r30, 0x3B	; 59
     e68:	f0 e0       	ldi	r31, 0x00	; 0
     e6a:	80 81       	ld	r24, Z
     e6c:	80 61       	ori	r24, 0x10	; 16
     e6e:	8c 93       	st	X, r24
		}

		if (c & 0x20) {
     e70:	8d 81       	ldd	r24, Y+5	; 0x05
     e72:	88 2f       	mov	r24, r24
     e74:	90 e0       	ldi	r25, 0x00	; 0
     e76:	80 72       	andi	r24, 0x20	; 32
     e78:	90 70       	andi	r25, 0x00	; 0
     e7a:	00 97       	sbiw	r24, 0x00	; 0
     e7c:	b1 f0       	breq	.+44     	; 0xeaa <_gpib_write+0x332>
			assign_bit(DDRA, PORTA, PA5);
     e7e:	ab e3       	ldi	r26, 0x3B	; 59
     e80:	b0 e0       	ldi	r27, 0x00	; 0
     e82:	eb e3       	ldi	r30, 0x3B	; 59
     e84:	f0 e0       	ldi	r31, 0x00	; 0
     e86:	80 81       	ld	r24, Z
     e88:	8f 7d       	andi	r24, 0xDF	; 223
     e8a:	8c 93       	st	X, r24
     e8c:	aa e3       	ldi	r26, 0x3A	; 58
     e8e:	b0 e0       	ldi	r27, 0x00	; 0
     e90:	ea e3       	ldi	r30, 0x3A	; 58
     e92:	f0 e0       	ldi	r31, 0x00	; 0
     e94:	80 81       	ld	r24, Z
     e96:	80 62       	ori	r24, 0x20	; 32
     e98:	8c 93       	st	X, r24
     e9a:	ab e3       	ldi	r26, 0x3B	; 59
     e9c:	b0 e0       	ldi	r27, 0x00	; 0
     e9e:	eb e3       	ldi	r30, 0x3B	; 59
     ea0:	f0 e0       	ldi	r31, 0x00	; 0
     ea2:	80 81       	ld	r24, Z
     ea4:	8f 7d       	andi	r24, 0xDF	; 223
     ea6:	8c 93       	st	X, r24
     ea8:	0e c0       	rjmp	.+28     	; 0xec6 <_gpib_write+0x34e>
		} else {
			release_bit(DDRA, PORTA, PA5);
     eaa:	aa e3       	ldi	r26, 0x3A	; 58
     eac:	b0 e0       	ldi	r27, 0x00	; 0
     eae:	ea e3       	ldi	r30, 0x3A	; 58
     eb0:	f0 e0       	ldi	r31, 0x00	; 0
     eb2:	80 81       	ld	r24, Z
     eb4:	8f 7d       	andi	r24, 0xDF	; 223
     eb6:	8c 93       	st	X, r24
     eb8:	ab e3       	ldi	r26, 0x3B	; 59
     eba:	b0 e0       	ldi	r27, 0x00	; 0
     ebc:	eb e3       	ldi	r30, 0x3B	; 59
     ebe:	f0 e0       	ldi	r31, 0x00	; 0
     ec0:	80 81       	ld	r24, Z
     ec2:	80 62       	ori	r24, 0x20	; 32
     ec4:	8c 93       	st	X, r24
		}

		if (c & 0x40) {
     ec6:	8d 81       	ldd	r24, Y+5	; 0x05
     ec8:	88 2f       	mov	r24, r24
     eca:	90 e0       	ldi	r25, 0x00	; 0
     ecc:	80 74       	andi	r24, 0x40	; 64
     ece:	90 70       	andi	r25, 0x00	; 0
     ed0:	00 97       	sbiw	r24, 0x00	; 0
     ed2:	b1 f0       	breq	.+44     	; 0xf00 <_gpib_write+0x388>
			assign_bit(DDRA, PORTA, PA6);
     ed4:	ab e3       	ldi	r26, 0x3B	; 59
     ed6:	b0 e0       	ldi	r27, 0x00	; 0
     ed8:	eb e3       	ldi	r30, 0x3B	; 59
     eda:	f0 e0       	ldi	r31, 0x00	; 0
     edc:	80 81       	ld	r24, Z
     ede:	8f 7b       	andi	r24, 0xBF	; 191
     ee0:	8c 93       	st	X, r24
     ee2:	aa e3       	ldi	r26, 0x3A	; 58
     ee4:	b0 e0       	ldi	r27, 0x00	; 0
     ee6:	ea e3       	ldi	r30, 0x3A	; 58
     ee8:	f0 e0       	ldi	r31, 0x00	; 0
     eea:	80 81       	ld	r24, Z
     eec:	80 64       	ori	r24, 0x40	; 64
     eee:	8c 93       	st	X, r24
     ef0:	ab e3       	ldi	r26, 0x3B	; 59
     ef2:	b0 e0       	ldi	r27, 0x00	; 0
     ef4:	eb e3       	ldi	r30, 0x3B	; 59
     ef6:	f0 e0       	ldi	r31, 0x00	; 0
     ef8:	80 81       	ld	r24, Z
     efa:	8f 7b       	andi	r24, 0xBF	; 191
     efc:	8c 93       	st	X, r24
     efe:	0e c0       	rjmp	.+28     	; 0xf1c <_gpib_write+0x3a4>
		} else {
			release_bit(DDRA, PORTA, PA6);
     f00:	aa e3       	ldi	r26, 0x3A	; 58
     f02:	b0 e0       	ldi	r27, 0x00	; 0
     f04:	ea e3       	ldi	r30, 0x3A	; 58
     f06:	f0 e0       	ldi	r31, 0x00	; 0
     f08:	80 81       	ld	r24, Z
     f0a:	8f 7b       	andi	r24, 0xBF	; 191
     f0c:	8c 93       	st	X, r24
     f0e:	ab e3       	ldi	r26, 0x3B	; 59
     f10:	b0 e0       	ldi	r27, 0x00	; 0
     f12:	eb e3       	ldi	r30, 0x3B	; 59
     f14:	f0 e0       	ldi	r31, 0x00	; 0
     f16:	80 81       	ld	r24, Z
     f18:	80 64       	ori	r24, 0x40	; 64
     f1a:	8c 93       	st	X, r24
		}

		if (c & 0x80) {
     f1c:	8d 81       	ldd	r24, Y+5	; 0x05
     f1e:	88 23       	and	r24, r24
     f20:	b4 f4       	brge	.+44     	; 0xf4e <_gpib_write+0x3d6>
			assign_bit(DDRA, PORTA, PA7);
     f22:	ab e3       	ldi	r26, 0x3B	; 59
     f24:	b0 e0       	ldi	r27, 0x00	; 0
     f26:	eb e3       	ldi	r30, 0x3B	; 59
     f28:	f0 e0       	ldi	r31, 0x00	; 0
     f2a:	80 81       	ld	r24, Z
     f2c:	8f 77       	andi	r24, 0x7F	; 127
     f2e:	8c 93       	st	X, r24
     f30:	aa e3       	ldi	r26, 0x3A	; 58
     f32:	b0 e0       	ldi	r27, 0x00	; 0
     f34:	ea e3       	ldi	r30, 0x3A	; 58
     f36:	f0 e0       	ldi	r31, 0x00	; 0
     f38:	80 81       	ld	r24, Z
     f3a:	80 68       	ori	r24, 0x80	; 128
     f3c:	8c 93       	st	X, r24
     f3e:	ab e3       	ldi	r26, 0x3B	; 59
     f40:	b0 e0       	ldi	r27, 0x00	; 0
     f42:	eb e3       	ldi	r30, 0x3B	; 59
     f44:	f0 e0       	ldi	r31, 0x00	; 0
     f46:	80 81       	ld	r24, Z
     f48:	8f 77       	andi	r24, 0x7F	; 127
     f4a:	8c 93       	st	X, r24
     f4c:	0e c0       	rjmp	.+28     	; 0xf6a <_gpib_write+0x3f2>
		} else {
			release_bit(DDRA, PORTA, PA7);
     f4e:	aa e3       	ldi	r26, 0x3A	; 58
     f50:	b0 e0       	ldi	r27, 0x00	; 0
     f52:	ea e3       	ldi	r30, 0x3A	; 58
     f54:	f0 e0       	ldi	r31, 0x00	; 0
     f56:	80 81       	ld	r24, Z
     f58:	8f 77       	andi	r24, 0x7F	; 127
     f5a:	8c 93       	st	X, r24
     f5c:	ab e3       	ldi	r26, 0x3B	; 59
     f5e:	b0 e0       	ldi	r27, 0x00	; 0
     f60:	eb e3       	ldi	r30, 0x3B	; 59
     f62:	f0 e0       	ldi	r31, 0x00	; 0
     f64:	80 81       	ld	r24, Z
     f66:	80 68       	ori	r24, 0x80	; 128
     f68:	8c 93       	st	X, r24
		}

		// wait until listeners release NRFD
		//uart_puts("1");
		release_bit(DDRD, PORTD, G_NRFD);
     f6a:	a1 e3       	ldi	r26, 0x31	; 49
     f6c:	b0 e0       	ldi	r27, 0x00	; 0
     f6e:	e1 e3       	ldi	r30, 0x31	; 49
     f70:	f0 e0       	ldi	r31, 0x00	; 0
     f72:	80 81       	ld	r24, Z
     f74:	87 7f       	andi	r24, 0xF7	; 247
     f76:	8c 93       	st	X, r24
     f78:	a2 e3       	ldi	r26, 0x32	; 50
     f7a:	b0 e0       	ldi	r27, 0x00	; 0
     f7c:	e2 e3       	ldi	r30, 0x32	; 50
     f7e:	f0 e0       	ldi	r31, 0x00	; 0
     f80:	80 81       	ld	r24, Z
     f82:	88 60       	ori	r24, 0x08	; 8
     f84:	8c 93       	st	X, r24
#ifdef WITH_TIMEOUT
		//gpib_info();
		timeout = s + 5;
     f86:	80 91 ab 05 	lds	r24, 0x05AB
     f8a:	88 2f       	mov	r24, r24
     f8c:	90 e0       	ldi	r25, 0x00	; 0
     f8e:	05 96       	adiw	r24, 0x05	; 5
     f90:	9a 83       	std	Y+2, r25	; 0x02
     f92:	89 83       	std	Y+1, r24	; 0x01
     f94:	10 c0       	rjmp	.+32     	; 0xfb6 <_gpib_write+0x43e>
		while (!(PIND & _BV(G_NRFD)) && (s <= timeout)) {
			if (s == timeout) {
     f96:	80 91 ab 05 	lds	r24, 0x05AB
     f9a:	28 2f       	mov	r18, r24
     f9c:	30 e0       	ldi	r19, 0x00	; 0
     f9e:	89 81       	ldd	r24, Y+1	; 0x01
     fa0:	9a 81       	ldd	r25, Y+2	; 0x02
     fa2:	28 17       	cp	r18, r24
     fa4:	39 07       	cpc	r19, r25
     fa6:	39 f4       	brne	.+14     	; 0xfb6 <_gpib_write+0x43e>
				uart_puts("\n\rError: NRFD timeout\n\r");
     fa8:	8e ea       	ldi	r24, 0xAE	; 174
     faa:	90 e0       	ldi	r25, 0x00	; 0
     fac:	0e 94 5d 11 	call	0x22ba	; 0x22ba <uart_puts>
				return 0xff;
     fb0:	8f ef       	ldi	r24, 0xFF	; 255
     fb2:	8b 87       	std	Y+11, r24	; 0x0b
     fb4:	92 c0       	rjmp	.+292    	; 0x10da <_gpib_write+0x562>
		//uart_puts("1");
		release_bit(DDRD, PORTD, G_NRFD);
#ifdef WITH_TIMEOUT
		//gpib_info();
		timeout = s + 5;
		while (!(PIND & _BV(G_NRFD)) && (s <= timeout)) {
     fb6:	e0 e3       	ldi	r30, 0x30	; 48
     fb8:	f0 e0       	ldi	r31, 0x00	; 0
     fba:	80 81       	ld	r24, Z
     fbc:	88 2f       	mov	r24, r24
     fbe:	90 e0       	ldi	r25, 0x00	; 0
     fc0:	88 70       	andi	r24, 0x08	; 8
     fc2:	90 70       	andi	r25, 0x00	; 0
     fc4:	00 97       	sbiw	r24, 0x00	; 0
     fc6:	49 f4       	brne	.+18     	; 0xfda <_gpib_write+0x462>
     fc8:	80 91 ab 05 	lds	r24, 0x05AB
     fcc:	28 2f       	mov	r18, r24
     fce:	30 e0       	ldi	r19, 0x00	; 0
     fd0:	89 81       	ldd	r24, Y+1	; 0x01
     fd2:	9a 81       	ldd	r25, Y+2	; 0x02
     fd4:	82 17       	cp	r24, r18
     fd6:	93 07       	cpc	r25, r19
     fd8:	f4 f6       	brge	.-68     	; 0xf96 <_gpib_write+0x41e>
#else
		loop_until_bit_is_set(PIND,G_NRFD);
#endif

		// assign EOI during transmission of only last byte
		if ((i == length - 1) && !attention) {
     fda:	88 85       	ldd	r24, Y+8	; 0x08
     fdc:	99 85       	ldd	r25, Y+9	; 0x09
     fde:	9c 01       	movw	r18, r24
     fe0:	21 50       	subi	r18, 0x01	; 1
     fe2:	30 40       	sbci	r19, 0x00	; 0
     fe4:	8b 81       	ldd	r24, Y+3	; 0x03
     fe6:	9c 81       	ldd	r25, Y+4	; 0x04
     fe8:	28 17       	cp	r18, r24
     fea:	39 07       	cpc	r19, r25
     fec:	c1 f4       	brne	.+48     	; 0x101e <_gpib_write+0x4a6>
     fee:	8a 85       	ldd	r24, Y+10	; 0x0a
     ff0:	88 23       	and	r24, r24
     ff2:	a9 f4       	brne	.+42     	; 0x101e <_gpib_write+0x4a6>
			//uart_puts("\n\rE\n\r");
			assign_bit(DDRD, PORTD, G_EOI);
     ff4:	a2 e3       	ldi	r26, 0x32	; 50
     ff6:	b0 e0       	ldi	r27, 0x00	; 0
     ff8:	e2 e3       	ldi	r30, 0x32	; 50
     ffa:	f0 e0       	ldi	r31, 0x00	; 0
     ffc:	80 81       	ld	r24, Z
     ffe:	8f 7e       	andi	r24, 0xEF	; 239
    1000:	8c 93       	st	X, r24
    1002:	a1 e3       	ldi	r26, 0x31	; 49
    1004:	b0 e0       	ldi	r27, 0x00	; 0
    1006:	e1 e3       	ldi	r30, 0x31	; 49
    1008:	f0 e0       	ldi	r31, 0x00	; 0
    100a:	80 81       	ld	r24, Z
    100c:	80 61       	ori	r24, 0x10	; 16
    100e:	8c 93       	st	X, r24
    1010:	a2 e3       	ldi	r26, 0x32	; 50
    1012:	b0 e0       	ldi	r27, 0x00	; 0
    1014:	e2 e3       	ldi	r30, 0x32	; 50
    1016:	f0 e0       	ldi	r31, 0x00	; 0
    1018:	80 81       	ld	r24, Z
    101a:	8f 7e       	andi	r24, 0xEF	; 239
    101c:	8c 93       	st	X, r24
		}

		// assign DAV, data valid for listeners
		assign_bit(DDRD, PORTD, G_DAV);
    101e:	a2 e3       	ldi	r26, 0x32	; 50
    1020:	b0 e0       	ldi	r27, 0x00	; 0
    1022:	e2 e3       	ldi	r30, 0x32	; 50
    1024:	f0 e0       	ldi	r31, 0x00	; 0
    1026:	80 81       	ld	r24, Z
    1028:	8b 7f       	andi	r24, 0xFB	; 251
    102a:	8c 93       	st	X, r24
    102c:	a1 e3       	ldi	r26, 0x31	; 49
    102e:	b0 e0       	ldi	r27, 0x00	; 0
    1030:	e1 e3       	ldi	r30, 0x31	; 49
    1032:	f0 e0       	ldi	r31, 0x00	; 0
    1034:	80 81       	ld	r24, Z
    1036:	84 60       	ori	r24, 0x04	; 4
    1038:	8c 93       	st	X, r24
    103a:	a2 e3       	ldi	r26, 0x32	; 50
    103c:	b0 e0       	ldi	r27, 0x00	; 0
    103e:	e2 e3       	ldi	r30, 0x32	; 50
    1040:	f0 e0       	ldi	r31, 0x00	; 0
    1042:	80 81       	ld	r24, Z
    1044:	8b 7f       	andi	r24, 0xFB	; 251
    1046:	8c 93       	st	X, r24

		// wait for NDAC release
		//uart_puts("2");
		release_bit(DDRD, PORTD, G_NDAC);
    1048:	a1 e3       	ldi	r26, 0x31	; 49
    104a:	b0 e0       	ldi	r27, 0x00	; 0
    104c:	e1 e3       	ldi	r30, 0x31	; 49
    104e:	f0 e0       	ldi	r31, 0x00	; 0
    1050:	80 81       	ld	r24, Z
    1052:	8f 7d       	andi	r24, 0xDF	; 223
    1054:	8c 93       	st	X, r24
    1056:	a2 e3       	ldi	r26, 0x32	; 50
    1058:	b0 e0       	ldi	r27, 0x00	; 0
    105a:	e2 e3       	ldi	r30, 0x32	; 50
    105c:	f0 e0       	ldi	r31, 0x00	; 0
    105e:	80 81       	ld	r24, Z
    1060:	80 62       	ori	r24, 0x20	; 32
    1062:	8c 93       	st	X, r24
		loop_until_bit_is_set(PIND, G_NDAC);
    1064:	e0 e3       	ldi	r30, 0x30	; 48
    1066:	f0 e0       	ldi	r31, 0x00	; 0
    1068:	80 81       	ld	r24, Z
    106a:	88 2f       	mov	r24, r24
    106c:	90 e0       	ldi	r25, 0x00	; 0
    106e:	80 72       	andi	r24, 0x20	; 32
    1070:	90 70       	andi	r25, 0x00	; 0
    1072:	00 97       	sbiw	r24, 0x00	; 0
    1074:	b9 f3       	breq	.-18     	; 0x1064 <_gpib_write+0x4ec>

		// release DAV, data not valid anymore
		release_bit(DDRD, PORTD, G_DAV);
    1076:	a1 e3       	ldi	r26, 0x31	; 49
    1078:	b0 e0       	ldi	r27, 0x00	; 0
    107a:	e1 e3       	ldi	r30, 0x31	; 49
    107c:	f0 e0       	ldi	r31, 0x00	; 0
    107e:	80 81       	ld	r24, Z
    1080:	8b 7f       	andi	r24, 0xFB	; 251
    1082:	8c 93       	st	X, r24
    1084:	a2 e3       	ldi	r26, 0x32	; 50
    1086:	b0 e0       	ldi	r27, 0x00	; 0
    1088:	e2 e3       	ldi	r30, 0x32	; 50
    108a:	f0 e0       	ldi	r31, 0x00	; 0
    108c:	80 81       	ld	r24, Z
    108e:	84 60       	ori	r24, 0x04	; 4
    1090:	8c 93       	st	X, r24

		// reset Port to all input
		DDRA = 0x00;
    1092:	ea e3       	ldi	r30, 0x3A	; 58
    1094:	f0 e0       	ldi	r31, 0x00	; 0
    1096:	10 82       	st	Z, r1
	release_bit(DDRD, PORTD, G_NRFD);

	// bytes[0] = 'a'
	// bytes[1] = 'b'
	// length = 2
	for (i = 0; i < length; i++) {
    1098:	8b 81       	ldd	r24, Y+3	; 0x03
    109a:	9c 81       	ldd	r25, Y+4	; 0x04
    109c:	01 96       	adiw	r24, 0x01	; 1
    109e:	9c 83       	std	Y+4, r25	; 0x04
    10a0:	8b 83       	std	Y+3, r24	; 0x03
    10a2:	2b 81       	ldd	r18, Y+3	; 0x03
    10a4:	3c 81       	ldd	r19, Y+4	; 0x04
    10a6:	88 85       	ldd	r24, Y+8	; 0x08
    10a8:	99 85       	ldd	r25, Y+9	; 0x09
    10aa:	28 17       	cp	r18, r24
    10ac:	39 07       	cpc	r19, r25
    10ae:	0c f4       	brge	.+2      	; 0x10b2 <_gpib_write+0x53a>
    10b0:	c4 cd       	rjmp	.-1144   	; 0xc3a <_gpib_write+0xc2>
		DDRA = 0x00;

		//uart_puts("3\r\n");
	}

	if (attention) {
    10b2:	8a 85       	ldd	r24, Y+10	; 0x0a
    10b4:	88 23       	and	r24, r24
    10b6:	71 f0       	breq	.+28     	; 0x10d4 <_gpib_write+0x55c>
		// assign ATN for commands
		release_bit(DDRD, PORTD, G_ATN);
    10b8:	a1 e3       	ldi	r26, 0x31	; 49
    10ba:	b0 e0       	ldi	r27, 0x00	; 0
    10bc:	e1 e3       	ldi	r30, 0x31	; 49
    10be:	f0 e0       	ldi	r31, 0x00	; 0
    10c0:	80 81       	ld	r24, Z
    10c2:	8f 77       	andi	r24, 0x7F	; 127
    10c4:	8c 93       	st	X, r24
    10c6:	a2 e3       	ldi	r26, 0x32	; 50
    10c8:	b0 e0       	ldi	r27, 0x00	; 0
    10ca:	e2 e3       	ldi	r30, 0x32	; 50
    10cc:	f0 e0       	ldi	r31, 0x00	; 0
    10ce:	80 81       	ld	r24, Z
    10d0:	80 68       	ori	r24, 0x80	; 128
    10d2:	8c 93       	st	X, r24
	}

	// clear talk state.Controller does not talk anymore.
	controller.talks = 0;
    10d4:	10 92 a3 04 	sts	0x04A3, r1

	return 0x00;
    10d8:	1b 86       	std	Y+11, r1	; 0x0b
    10da:	8b 85       	ldd	r24, Y+11	; 0x0b
}
    10dc:	2b 96       	adiw	r28, 0x0b	; 11
    10de:	0f b6       	in	r0, 0x3f	; 63
    10e0:	f8 94       	cli
    10e2:	de bf       	out	0x3e, r29	; 62
    10e4:	0f be       	out	0x3f, r0	; 63
    10e6:	cd bf       	out	0x3d, r28	; 61
    10e8:	cf 91       	pop	r28
    10ea:	df 91       	pop	r29
    10ec:	08 95       	ret

000010ee <gpib_info>:

/**
 * print some useful info about bus state (for example value of handshake pins)
 */
void gpib_info(void) {
    10ee:	af 92       	push	r10
    10f0:	bf 92       	push	r11
    10f2:	cf 92       	push	r12
    10f4:	df 92       	push	r13
    10f6:	ef 92       	push	r14
    10f8:	ff 92       	push	r15
    10fa:	0f 93       	push	r16
    10fc:	1f 93       	push	r17
    10fe:	df 93       	push	r29
    1100:	cf 93       	push	r28
    1102:	cd b7       	in	r28, 0x3d	; 61
    1104:	de b7       	in	r29, 0x3e	; 62
    1106:	2a 97       	sbiw	r28, 0x0a	; 10
    1108:	0f b6       	in	r0, 0x3f	; 63
    110a:	f8 94       	cli
    110c:	de bf       	out	0x3e, r29	; 62
    110e:	0f be       	out	0x3f, r0	; 63
    1110:	cd bf       	out	0x3d, r28	; 61
	uchar dav, nrfd, ndac, eoi, atn, srq, ifc, ren;
	extern uchar buf[80];

	sprintf(buf, "Partner address: primary: %u, secondary: %u\n\r",
    1112:	0e 94 e5 0a 	call	0x15ca	; 0x15ca <gpib_get_partner_pad>
    1116:	08 2f       	mov	r16, r24
    1118:	10 e0       	ldi	r17, 0x00	; 0
    111a:	0e 94 ee 0a 	call	0x15dc	; 0x15dc <gpib_get_partner_sad>
    111e:	28 2f       	mov	r18, r24
    1120:	30 e0       	ldi	r19, 0x00	; 0
    1122:	8d b7       	in	r24, 0x3d	; 61
    1124:	9e b7       	in	r25, 0x3e	; 62
    1126:	08 97       	sbiw	r24, 0x08	; 8
    1128:	0f b6       	in	r0, 0x3f	; 63
    112a:	f8 94       	cli
    112c:	9e bf       	out	0x3e, r25	; 62
    112e:	0f be       	out	0x3f, r0	; 63
    1130:	8d bf       	out	0x3d, r24	; 61
    1132:	ed b7       	in	r30, 0x3d	; 61
    1134:	fe b7       	in	r31, 0x3e	; 62
    1136:	31 96       	adiw	r30, 0x01	; 1
    1138:	8a e5       	ldi	r24, 0x5A	; 90
    113a:	95 e0       	ldi	r25, 0x05	; 5
    113c:	91 83       	std	Z+1, r25	; 0x01
    113e:	80 83       	st	Z, r24
    1140:	86 ec       	ldi	r24, 0xC6	; 198
    1142:	90 e0       	ldi	r25, 0x00	; 0
    1144:	93 83       	std	Z+3, r25	; 0x03
    1146:	82 83       	std	Z+2, r24	; 0x02
    1148:	15 83       	std	Z+5, r17	; 0x05
    114a:	04 83       	std	Z+4, r16	; 0x04
    114c:	37 83       	std	Z+7, r19	; 0x07
    114e:	26 83       	std	Z+6, r18	; 0x06
    1150:	0e 94 da 00 	call	0x1b4	; 0x1b4 <sprintf>
    1154:	8d b7       	in	r24, 0x3d	; 61
    1156:	9e b7       	in	r25, 0x3e	; 62
    1158:	08 96       	adiw	r24, 0x08	; 8
    115a:	0f b6       	in	r0, 0x3f	; 63
    115c:	f8 94       	cli
    115e:	9e bf       	out	0x3e, r25	; 62
    1160:	0f be       	out	0x3f, r0	; 63
    1162:	8d bf       	out	0x3d, r24	; 61
			gpib_get_partner_pad(), gpib_get_partner_sad());
	uart_puts(buf);
    1164:	8a e5       	ldi	r24, 0x5A	; 90
    1166:	95 e0       	ldi	r25, 0x05	; 5
    1168:	0e 94 5d 11 	call	0x22ba	; 0x22ba <uart_puts>

	uart_puts("Partner list\n\r");
    116c:	84 ef       	ldi	r24, 0xF4	; 244
    116e:	90 e0       	ldi	r25, 0x00	; 0
    1170:	0e 94 5d 11 	call	0x22ba	; 0x22ba <uart_puts>
	for (int i = 0; i < MAX_PARTNER; i++) {
    1174:	1a 82       	std	Y+2, r1	; 0x02
    1176:	19 82       	std	Y+1, r1	; 0x01
    1178:	49 c0       	rjmp	.+146    	; 0x120c <gpib_info+0x11e>
		if (controller.partners[i].primary != ADDRESS_NOT_SET) {
    117a:	89 81       	ldd	r24, Y+1	; 0x01
    117c:	9a 81       	ldd	r25, Y+2	; 0x02
    117e:	88 0f       	add	r24, r24
    1180:	99 1f       	adc	r25, r25
    1182:	fc 01       	movw	r30, r24
    1184:	eb 55       	subi	r30, 0x5B	; 91
    1186:	fb 4f       	sbci	r31, 0xFB	; 251
    1188:	80 81       	ld	r24, Z
    118a:	8f 3f       	cpi	r24, 0xFF	; 255
    118c:	d1 f1       	breq	.+116    	; 0x1202 <gpib_info+0x114>
			sprintf(buf, "Partner address: primary: %u, secondary: %u\n\r",
    118e:	89 81       	ldd	r24, Y+1	; 0x01
    1190:	9a 81       	ldd	r25, Y+2	; 0x02
    1192:	88 0f       	add	r24, r24
    1194:	99 1f       	adc	r25, r25
    1196:	fc 01       	movw	r30, r24
    1198:	eb 55       	subi	r30, 0x5B	; 91
    119a:	fb 4f       	sbci	r31, 0xFB	; 251
    119c:	80 81       	ld	r24, Z
    119e:	48 2f       	mov	r20, r24
    11a0:	50 e0       	ldi	r21, 0x00	; 0
    11a2:	89 81       	ldd	r24, Y+1	; 0x01
    11a4:	9a 81       	ldd	r25, Y+2	; 0x02
    11a6:	03 96       	adiw	r24, 0x03	; 3
    11a8:	88 0f       	add	r24, r24
    11aa:	99 1f       	adc	r25, r25
    11ac:	fc 01       	movw	r30, r24
    11ae:	e0 56       	subi	r30, 0x60	; 96
    11b0:	fb 4f       	sbci	r31, 0xFB	; 251
    11b2:	80 81       	ld	r24, Z
    11b4:	28 2f       	mov	r18, r24
    11b6:	30 e0       	ldi	r19, 0x00	; 0
    11b8:	8d b7       	in	r24, 0x3d	; 61
    11ba:	9e b7       	in	r25, 0x3e	; 62
    11bc:	08 97       	sbiw	r24, 0x08	; 8
    11be:	0f b6       	in	r0, 0x3f	; 63
    11c0:	f8 94       	cli
    11c2:	9e bf       	out	0x3e, r25	; 62
    11c4:	0f be       	out	0x3f, r0	; 63
    11c6:	8d bf       	out	0x3d, r24	; 61
    11c8:	ed b7       	in	r30, 0x3d	; 61
    11ca:	fe b7       	in	r31, 0x3e	; 62
    11cc:	31 96       	adiw	r30, 0x01	; 1
    11ce:	8a e5       	ldi	r24, 0x5A	; 90
    11d0:	95 e0       	ldi	r25, 0x05	; 5
    11d2:	91 83       	std	Z+1, r25	; 0x01
    11d4:	80 83       	st	Z, r24
    11d6:	86 ec       	ldi	r24, 0xC6	; 198
    11d8:	90 e0       	ldi	r25, 0x00	; 0
    11da:	93 83       	std	Z+3, r25	; 0x03
    11dc:	82 83       	std	Z+2, r24	; 0x02
    11de:	55 83       	std	Z+5, r21	; 0x05
    11e0:	44 83       	std	Z+4, r20	; 0x04
    11e2:	37 83       	std	Z+7, r19	; 0x07
    11e4:	26 83       	std	Z+6, r18	; 0x06
    11e6:	0e 94 da 00 	call	0x1b4	; 0x1b4 <sprintf>
    11ea:	8d b7       	in	r24, 0x3d	; 61
    11ec:	9e b7       	in	r25, 0x3e	; 62
    11ee:	08 96       	adiw	r24, 0x08	; 8
    11f0:	0f b6       	in	r0, 0x3f	; 63
    11f2:	f8 94       	cli
    11f4:	9e bf       	out	0x3e, r25	; 62
    11f6:	0f be       	out	0x3f, r0	; 63
    11f8:	8d bf       	out	0x3d, r24	; 61
					controller.partners[i].primary,
					controller.partners[i].secondary);
			uart_puts(buf);
    11fa:	8a e5       	ldi	r24, 0x5A	; 90
    11fc:	95 e0       	ldi	r25, 0x05	; 5
    11fe:	0e 94 5d 11 	call	0x22ba	; 0x22ba <uart_puts>
	sprintf(buf, "Partner address: primary: %u, secondary: %u\n\r",
			gpib_get_partner_pad(), gpib_get_partner_sad());
	uart_puts(buf);

	uart_puts("Partner list\n\r");
	for (int i = 0; i < MAX_PARTNER; i++) {
    1202:	89 81       	ldd	r24, Y+1	; 0x01
    1204:	9a 81       	ldd	r25, Y+2	; 0x02
    1206:	01 96       	adiw	r24, 0x01	; 1
    1208:	9a 83       	std	Y+2, r25	; 0x02
    120a:	89 83       	std	Y+1, r24	; 0x01
    120c:	89 81       	ldd	r24, Y+1	; 0x01
    120e:	9a 81       	ldd	r25, Y+2	; 0x02
    1210:	85 30       	cpi	r24, 0x05	; 5
    1212:	91 05       	cpc	r25, r1
    1214:	0c f4       	brge	.+2      	; 0x1218 <gpib_info+0x12a>
    1216:	b1 cf       	rjmp	.-158    	; 0x117a <gpib_info+0x8c>
					controller.partners[i].secondary);
			uart_puts(buf);
		}
	}

	dav = bit_is_set(PIND, G_DAV);
    1218:	e0 e3       	ldi	r30, 0x30	; 48
    121a:	f0 e0       	ldi	r31, 0x00	; 0
    121c:	80 81       	ld	r24, Z
    121e:	84 70       	andi	r24, 0x04	; 4
    1220:	8a 87       	std	Y+10, r24	; 0x0a
	nrfd = bit_is_set(PIND, G_NRFD);
    1222:	e0 e3       	ldi	r30, 0x30	; 48
    1224:	f0 e0       	ldi	r31, 0x00	; 0
    1226:	80 81       	ld	r24, Z
    1228:	88 70       	andi	r24, 0x08	; 8
    122a:	89 87       	std	Y+9, r24	; 0x09
	ndac = bit_is_set(PIND, G_NDAC);
    122c:	e0 e3       	ldi	r30, 0x30	; 48
    122e:	f0 e0       	ldi	r31, 0x00	; 0
    1230:	80 81       	ld	r24, Z
    1232:	80 72       	andi	r24, 0x20	; 32
    1234:	88 87       	std	Y+8, r24	; 0x08
	eoi = bit_is_set(PIND, G_EOI);
    1236:	e0 e3       	ldi	r30, 0x30	; 48
    1238:	f0 e0       	ldi	r31, 0x00	; 0
    123a:	80 81       	ld	r24, Z
    123c:	80 71       	andi	r24, 0x10	; 16
    123e:	8f 83       	std	Y+7, r24	; 0x07
	atn = bit_is_set(PIND, G_ATN);
    1240:	e0 e3       	ldi	r30, 0x30	; 48
    1242:	f0 e0       	ldi	r31, 0x00	; 0
    1244:	80 81       	ld	r24, Z
    1246:	80 78       	andi	r24, 0x80	; 128
    1248:	8e 83       	std	Y+6, r24	; 0x06
	srq = bit_is_set(PIND, G_SRQ);
    124a:	e0 e3       	ldi	r30, 0x30	; 48
    124c:	f0 e0       	ldi	r31, 0x00	; 0
    124e:	80 81       	ld	r24, Z
    1250:	80 74       	andi	r24, 0x40	; 64
    1252:	8d 83       	std	Y+5, r24	; 0x05
	ifc = bit_is_set(PINB, G_IFC);
    1254:	e6 e3       	ldi	r30, 0x36	; 54
    1256:	f0 e0       	ldi	r31, 0x00	; 0
    1258:	80 81       	ld	r24, Z
    125a:	81 70       	andi	r24, 0x01	; 1
    125c:	8c 83       	std	Y+4, r24	; 0x04
	ren = bit_is_set(PINB, G_REN);
    125e:	e6 e3       	ldi	r30, 0x36	; 54
    1260:	f0 e0       	ldi	r31, 0x00	; 0
    1262:	80 81       	ld	r24, Z
    1264:	82 70       	andi	r24, 0x02	; 2
    1266:	8b 83       	std	Y+3, r24	; 0x03
	//d = PINA;
	//di = d ^ 0xff;
	if (dav == 0x00)
    1268:	8a 85       	ldd	r24, Y+10	; 0x0a
    126a:	88 23       	and	r24, r24
    126c:	19 f4       	brne	.+6      	; 0x1274 <gpib_info+0x186>
		dav = '0';
    126e:	80 e3       	ldi	r24, 0x30	; 48
    1270:	8a 87       	std	Y+10, r24	; 0x0a
    1272:	02 c0       	rjmp	.+4      	; 0x1278 <gpib_info+0x18a>
	else
		dav = '1';
    1274:	81 e3       	ldi	r24, 0x31	; 49
    1276:	8a 87       	std	Y+10, r24	; 0x0a
	if (nrfd == 0x00)
    1278:	89 85       	ldd	r24, Y+9	; 0x09
    127a:	88 23       	and	r24, r24
    127c:	19 f4       	brne	.+6      	; 0x1284 <gpib_info+0x196>
		nrfd = '0';
    127e:	80 e3       	ldi	r24, 0x30	; 48
    1280:	89 87       	std	Y+9, r24	; 0x09
    1282:	02 c0       	rjmp	.+4      	; 0x1288 <gpib_info+0x19a>
	else
		nrfd = '1';
    1284:	81 e3       	ldi	r24, 0x31	; 49
    1286:	89 87       	std	Y+9, r24	; 0x09
	if (ndac == 0x00)
    1288:	88 85       	ldd	r24, Y+8	; 0x08
    128a:	88 23       	and	r24, r24
    128c:	19 f4       	brne	.+6      	; 0x1294 <gpib_info+0x1a6>
		ndac = '0';
    128e:	80 e3       	ldi	r24, 0x30	; 48
    1290:	88 87       	std	Y+8, r24	; 0x08
    1292:	02 c0       	rjmp	.+4      	; 0x1298 <gpib_info+0x1aa>
	else
		ndac = '1';
    1294:	81 e3       	ldi	r24, 0x31	; 49
    1296:	88 87       	std	Y+8, r24	; 0x08
	if (eoi == 0x00)
    1298:	8f 81       	ldd	r24, Y+7	; 0x07
    129a:	88 23       	and	r24, r24
    129c:	19 f4       	brne	.+6      	; 0x12a4 <gpib_info+0x1b6>
		eoi = '0';
    129e:	80 e3       	ldi	r24, 0x30	; 48
    12a0:	8f 83       	std	Y+7, r24	; 0x07
    12a2:	02 c0       	rjmp	.+4      	; 0x12a8 <gpib_info+0x1ba>
	else
		eoi = '1';
    12a4:	81 e3       	ldi	r24, 0x31	; 49
    12a6:	8f 83       	std	Y+7, r24	; 0x07
	if (atn == 0x00)
    12a8:	8e 81       	ldd	r24, Y+6	; 0x06
    12aa:	88 23       	and	r24, r24
    12ac:	19 f4       	brne	.+6      	; 0x12b4 <gpib_info+0x1c6>
		atn = '0';
    12ae:	80 e3       	ldi	r24, 0x30	; 48
    12b0:	8e 83       	std	Y+6, r24	; 0x06
    12b2:	02 c0       	rjmp	.+4      	; 0x12b8 <gpib_info+0x1ca>
	else
		atn = '1';
    12b4:	81 e3       	ldi	r24, 0x31	; 49
    12b6:	8e 83       	std	Y+6, r24	; 0x06
	if (srq == 0x00)
    12b8:	8d 81       	ldd	r24, Y+5	; 0x05
    12ba:	88 23       	and	r24, r24
    12bc:	19 f4       	brne	.+6      	; 0x12c4 <gpib_info+0x1d6>
		srq = '0';
    12be:	80 e3       	ldi	r24, 0x30	; 48
    12c0:	8d 83       	std	Y+5, r24	; 0x05
    12c2:	02 c0       	rjmp	.+4      	; 0x12c8 <gpib_info+0x1da>
	else
		srq = '1';
    12c4:	81 e3       	ldi	r24, 0x31	; 49
    12c6:	8d 83       	std	Y+5, r24	; 0x05
	if (ifc == 0x00)
    12c8:	8c 81       	ldd	r24, Y+4	; 0x04
    12ca:	88 23       	and	r24, r24
    12cc:	19 f4       	brne	.+6      	; 0x12d4 <gpib_info+0x1e6>
		ifc = '0';
    12ce:	80 e3       	ldi	r24, 0x30	; 48
    12d0:	8c 83       	std	Y+4, r24	; 0x04
    12d2:	02 c0       	rjmp	.+4      	; 0x12d8 <gpib_info+0x1ea>
	else
		ifc = '1';
    12d4:	81 e3       	ldi	r24, 0x31	; 49
    12d6:	8c 83       	std	Y+4, r24	; 0x04
	if (ren == 0x00)
    12d8:	8b 81       	ldd	r24, Y+3	; 0x03
    12da:	88 23       	and	r24, r24
    12dc:	19 f4       	brne	.+6      	; 0x12e4 <gpib_info+0x1f6>
		ren = '0';
    12de:	80 e3       	ldi	r24, 0x30	; 48
    12e0:	8b 83       	std	Y+3, r24	; 0x03
    12e2:	02 c0       	rjmp	.+4      	; 0x12e8 <gpib_info+0x1fa>
	else
		ren = '1';
    12e4:	81 e3       	ldi	r24, 0x31	; 49
    12e6:	8b 83       	std	Y+3, r24	; 0x03

	sprintf(buf,
    12e8:	8a 85       	ldd	r24, Y+10	; 0x0a
    12ea:	a8 2e       	mov	r10, r24
    12ec:	bb 24       	eor	r11, r11
    12ee:	89 85       	ldd	r24, Y+9	; 0x09
    12f0:	28 2f       	mov	r18, r24
    12f2:	30 e0       	ldi	r19, 0x00	; 0
    12f4:	88 85       	ldd	r24, Y+8	; 0x08
    12f6:	48 2f       	mov	r20, r24
    12f8:	50 e0       	ldi	r21, 0x00	; 0
    12fa:	8f 81       	ldd	r24, Y+7	; 0x07
    12fc:	68 2f       	mov	r22, r24
    12fe:	70 e0       	ldi	r23, 0x00	; 0
    1300:	8c 81       	ldd	r24, Y+4	; 0x04
    1302:	a8 2f       	mov	r26, r24
    1304:	b0 e0       	ldi	r27, 0x00	; 0
    1306:	8b 81       	ldd	r24, Y+3	; 0x03
    1308:	08 2f       	mov	r16, r24
    130a:	10 e0       	ldi	r17, 0x00	; 0
    130c:	8e 81       	ldd	r24, Y+6	; 0x06
    130e:	e8 2e       	mov	r14, r24
    1310:	ff 24       	eor	r15, r15
    1312:	8d 81       	ldd	r24, Y+5	; 0x05
    1314:	c8 2e       	mov	r12, r24
    1316:	dd 24       	eor	r13, r13
    1318:	8d b7       	in	r24, 0x3d	; 61
    131a:	9e b7       	in	r25, 0x3e	; 62
    131c:	44 97       	sbiw	r24, 0x14	; 20
    131e:	0f b6       	in	r0, 0x3f	; 63
    1320:	f8 94       	cli
    1322:	9e bf       	out	0x3e, r25	; 62
    1324:	0f be       	out	0x3f, r0	; 63
    1326:	8d bf       	out	0x3d, r24	; 61
    1328:	ed b7       	in	r30, 0x3d	; 61
    132a:	fe b7       	in	r31, 0x3e	; 62
    132c:	31 96       	adiw	r30, 0x01	; 1
    132e:	8a e5       	ldi	r24, 0x5A	; 90
    1330:	95 e0       	ldi	r25, 0x05	; 5
    1332:	91 83       	std	Z+1, r25	; 0x01
    1334:	80 83       	st	Z, r24
    1336:	83 e0       	ldi	r24, 0x03	; 3
    1338:	91 e0       	ldi	r25, 0x01	; 1
    133a:	93 83       	std	Z+3, r25	; 0x03
    133c:	82 83       	std	Z+2, r24	; 0x02
    133e:	b5 82       	std	Z+5, r11	; 0x05
    1340:	a4 82       	std	Z+4, r10	; 0x04
    1342:	37 83       	std	Z+7, r19	; 0x07
    1344:	26 83       	std	Z+6, r18	; 0x06
    1346:	51 87       	std	Z+9, r21	; 0x09
    1348:	40 87       	std	Z+8, r20	; 0x08
    134a:	73 87       	std	Z+11, r23	; 0x0b
    134c:	62 87       	std	Z+10, r22	; 0x0a
    134e:	b5 87       	std	Z+13, r27	; 0x0d
    1350:	a4 87       	std	Z+12, r26	; 0x0c
    1352:	17 87       	std	Z+15, r17	; 0x0f
    1354:	06 87       	std	Z+14, r16	; 0x0e
    1356:	f1 8a       	std	Z+17, r15	; 0x11
    1358:	e0 8a       	std	Z+16, r14	; 0x10
    135a:	d3 8a       	std	Z+19, r13	; 0x13
    135c:	c2 8a       	std	Z+18, r12	; 0x12
    135e:	0e 94 da 00 	call	0x1b4	; 0x1b4 <sprintf>
    1362:	8d b7       	in	r24, 0x3d	; 61
    1364:	9e b7       	in	r25, 0x3e	; 62
    1366:	44 96       	adiw	r24, 0x14	; 20
    1368:	0f b6       	in	r0, 0x3f	; 63
    136a:	f8 94       	cli
    136c:	9e bf       	out	0x3e, r25	; 62
    136e:	0f be       	out	0x3f, r0	; 63
    1370:	8d bf       	out	0x3d, r24	; 61
			"dav=%c,nrfd=%c,ndac=%c, eoi=%c, ifc=%c,ren=%c,atn=%c,srq=%c\n\r",
			dav, nrfd, ndac, eoi, ifc, ren, atn, srq);
	uart_puts(buf);
    1372:	8a e5       	ldi	r24, 0x5A	; 90
    1374:	95 e0       	ldi	r25, 0x05	; 5
    1376:	0e 94 5d 11 	call	0x22ba	; 0x22ba <uart_puts>
}
    137a:	2a 96       	adiw	r28, 0x0a	; 10
    137c:	0f b6       	in	r0, 0x3f	; 63
    137e:	f8 94       	cli
    1380:	de bf       	out	0x3e, r29	; 62
    1382:	0f be       	out	0x3f, r0	; 63
    1384:	cd bf       	out	0x3d, r28	; 61
    1386:	cf 91       	pop	r28
    1388:	df 91       	pop	r29
    138a:	1f 91       	pop	r17
    138c:	0f 91       	pop	r16
    138e:	ff 90       	pop	r15
    1390:	ef 90       	pop	r14
    1392:	df 90       	pop	r13
    1394:	cf 90       	pop	r12
    1396:	bf 90       	pop	r11
    1398:	af 90       	pop	r10
    139a:	08 95       	ret

0000139c <gpib_serial_poll>:
 * We return the physical address of the device that created the SRQ.
 *
 * Note that this code is not tested since moving to primary/secondary addresses.
 * I haven't looked how a device with two byte address behaves.
 */
uchar gpib_serial_poll(void) {
    139c:	df 93       	push	r29
    139e:	cf 93       	push	r28
    13a0:	cd b7       	in	r28, 0x3d	; 61
    13a2:	de b7       	in	r29, 0x3e	; 62
    13a4:	28 97       	sbiw	r28, 0x08	; 8
    13a6:	0f b6       	in	r0, 0x3f	; 63
    13a8:	f8 94       	cli
    13aa:	de bf       	out	0x3e, r29	; 62
    13ac:	0f be       	out	0x3f, r0	; 63
    13ae:	cd bf       	out	0x3d, r28	; 61
	uchar b, e;
	uchar primary = 0, secondary = 0, found = 0, foundPhysical = 0;
    13b0:	1e 82       	std	Y+6, r1	; 0x06
    13b2:	1d 82       	std	Y+5, r1	; 0x05
    13b4:	1c 82       	std	Y+4, r1	; 0x04
    13b6:	1b 82       	std	Y+3, r1	; 0x03
	int i;

	// send UNT and UNL commands (unlisten and untalk)
	// effect: all talker stop talking and all listeners stop listening
	cmd_buf[0] = G_CMD_UNT;
    13b8:	8f e5       	ldi	r24, 0x5F	; 95
    13ba:	80 93 f6 04 	sts	0x04F6, r24
	gpib_cmd(cmd_buf, 1);
    13be:	86 ef       	ldi	r24, 0xF6	; 246
    13c0:	94 e0       	ldi	r25, 0x04	; 4
    13c2:	61 e0       	ldi	r22, 0x01	; 1
    13c4:	70 e0       	ldi	r23, 0x00	; 0
    13c6:	0e 94 a3 05 	call	0xb46	; 0xb46 <gpib_cmd>
	cmd_buf[0] = G_CMD_UNL;
    13ca:	8f e3       	ldi	r24, 0x3F	; 63
    13cc:	80 93 f6 04 	sts	0x04F6, r24
	gpib_cmd(cmd_buf, 1);
    13d0:	86 ef       	ldi	r24, 0xF6	; 246
    13d2:	94 e0       	ldi	r25, 0x04	; 4
    13d4:	61 e0       	ldi	r22, 0x01	; 1
    13d6:	70 e0       	ldi	r23, 0x00	; 0
    13d8:	0e 94 a3 05 	call	0xb46	; 0xb46 <gpib_cmd>

	// serial poll enable
	// effect: all devices will send status byte instead of normal data when addressed
	// as talker
	//uart_puts("before SPE\r\n");
	cmd_buf[0] = G_CMD_SPE;
    13dc:	88 e1       	ldi	r24, 0x18	; 24
    13de:	80 93 f6 04 	sts	0x04F6, r24
	gpib_cmd(cmd_buf, 1);
    13e2:	86 ef       	ldi	r24, 0xF6	; 246
    13e4:	94 e0       	ldi	r25, 0x04	; 4
    13e6:	61 e0       	ldi	r22, 0x01	; 1
    13e8:	70 e0       	ldi	r23, 0x00	; 0
    13ea:	0e 94 a3 05 	call	0xb46	; 0xb46 <gpib_cmd>
	//uart_puts("after SPE\r\n");

	// searching for SRQ emitter in a loop ...
	for (i = 0; (controller.partners[i].primary != 0x00) && !found; i++) {
    13ee:	1a 82       	std	Y+2, r1	; 0x02
    13f0:	19 82       	std	Y+1, r1	; 0x01
    13f2:	ab c0       	rjmp	.+342    	; 0x154a <gpib_serial_poll+0x1ae>

		// set partner to talker mode
		primary = address2TalkerAddress(controller.partners[i].primary);
    13f4:	89 81       	ldd	r24, Y+1	; 0x01
    13f6:	9a 81       	ldd	r25, Y+2	; 0x02
    13f8:	88 0f       	add	r24, r24
    13fa:	99 1f       	adc	r25, r25
    13fc:	fc 01       	movw	r30, r24
    13fe:	eb 55       	subi	r30, 0x5B	; 91
    1400:	fb 4f       	sbci	r31, 0xFB	; 251
    1402:	80 81       	ld	r24, Z
    1404:	80 5c       	subi	r24, 0xC0	; 192
    1406:	8e 83       	std	Y+6, r24	; 0x06
		secondary = secondaryAdressToAdressByte(
    1408:	89 81       	ldd	r24, Y+1	; 0x01
    140a:	9a 81       	ldd	r25, Y+2	; 0x02
    140c:	03 96       	adiw	r24, 0x03	; 3
    140e:	88 0f       	add	r24, r24
    1410:	99 1f       	adc	r25, r25
    1412:	fc 01       	movw	r30, r24
    1414:	e0 56       	subi	r30, 0x60	; 96
    1416:	fb 4f       	sbci	r31, 0xFB	; 251
    1418:	80 81       	ld	r24, Z
    141a:	80 66       	ori	r24, 0x60	; 96
    141c:	8d 83       	std	Y+5, r24	; 0x05
				controller.partners[i].secondary);

		cmd_buf[0] = primary;
    141e:	8e 81       	ldd	r24, Y+6	; 0x06
    1420:	80 93 f6 04 	sts	0x04F6, r24
		//uart_puts("before talker address write\r\n");
		gpib_cmd(cmd_buf, 1);
    1424:	86 ef       	ldi	r24, 0xF6	; 246
    1426:	94 e0       	ldi	r25, 0x04	; 4
    1428:	61 e0       	ldi	r22, 0x01	; 1
    142a:	70 e0       	ldi	r23, 0x00	; 0
    142c:	0e 94 a3 05 	call	0xb46	; 0xb46 <gpib_cmd>
		//uart_puts("after talker address write\r\n");
		// handle secondary address if required
		if (secondary != ADDRESS_NOT_SET) {
    1430:	8d 81       	ldd	r24, Y+5	; 0x05
    1432:	8f 3f       	cpi	r24, 0xFF	; 255
    1434:	49 f0       	breq	.+18     	; 0x1448 <gpib_serial_poll+0xac>
			cmd_buf[0] = secondary;
    1436:	8d 81       	ldd	r24, Y+5	; 0x05
    1438:	80 93 f6 04 	sts	0x04F6, r24
			//uart_puts("before talker address write\r\n");
			gpib_cmd(cmd_buf, 1);
    143c:	86 ef       	ldi	r24, 0xF6	; 246
    143e:	94 e0       	ldi	r25, 0x04	; 4
    1440:	61 e0       	ldi	r22, 0x01	; 1
    1442:	70 e0       	ldi	r23, 0x00	; 0
    1444:	0e 94 a3 05 	call	0xb46	; 0xb46 <gpib_cmd>
		}

		// now receive data
		//uart_puts("before status byte receive\r\n");
		e = gpib_receive(&b);
    1448:	ce 01       	movw	r24, r28
    144a:	08 96       	adiw	r24, 0x08	; 8
    144c:	0e 94 09 04 	call	0x812	; 0x812 <gpib_receive>
    1450:	8f 83       	std	Y+7, r24	; 0x07
		//uart_puts("after status byte receive\r\n");
		// status byte is now in b
		sprintf((char*) cmd_buf,
    1452:	8e 81       	ldd	r24, Y+6	; 0x06
    1454:	88 2f       	mov	r24, r24
    1456:	90 e0       	ldi	r25, 0x00	; 0
    1458:	9c 01       	movw	r18, r24
    145a:	20 54       	subi	r18, 0x40	; 64
    145c:	30 40       	sbci	r19, 0x00	; 0
    145e:	88 85       	ldd	r24, Y+8	; 0x08
    1460:	48 2f       	mov	r20, r24
    1462:	50 e0       	ldi	r21, 0x00	; 0
    1464:	8d b7       	in	r24, 0x3d	; 61
    1466:	9e b7       	in	r25, 0x3e	; 62
    1468:	08 97       	sbiw	r24, 0x08	; 8
    146a:	0f b6       	in	r0, 0x3f	; 63
    146c:	f8 94       	cli
    146e:	9e bf       	out	0x3e, r25	; 62
    1470:	0f be       	out	0x3f, r0	; 63
    1472:	8d bf       	out	0x3d, r24	; 61
    1474:	ed b7       	in	r30, 0x3d	; 61
    1476:	fe b7       	in	r31, 0x3e	; 62
    1478:	31 96       	adiw	r30, 0x01	; 1
    147a:	86 ef       	ldi	r24, 0xF6	; 246
    147c:	94 e0       	ldi	r25, 0x04	; 4
    147e:	91 83       	std	Z+1, r25	; 0x01
    1480:	80 83       	st	Z, r24
    1482:	81 e4       	ldi	r24, 0x41	; 65
    1484:	91 e0       	ldi	r25, 0x01	; 1
    1486:	93 83       	std	Z+3, r25	; 0x03
    1488:	82 83       	std	Z+2, r24	; 0x02
    148a:	35 83       	std	Z+5, r19	; 0x05
    148c:	24 83       	std	Z+4, r18	; 0x04
    148e:	57 83       	std	Z+7, r21	; 0x07
    1490:	46 83       	std	Z+6, r20	; 0x06
    1492:	0e 94 da 00 	call	0x1b4	; 0x1b4 <sprintf>
    1496:	8d b7       	in	r24, 0x3d	; 61
    1498:	9e b7       	in	r25, 0x3e	; 62
    149a:	08 96       	adiw	r24, 0x08	; 8
    149c:	0f b6       	in	r0, 0x3f	; 63
    149e:	f8 94       	cli
    14a0:	9e bf       	out	0x3e, r25	; 62
    14a2:	0f be       	out	0x3f, r0	; 63
    14a4:	8d bf       	out	0x3d, r24	; 61
				"Status byte from device 0x%02x (physical address) = 0x%02x\n\r",
				TalkerAddress2Address(primary), b);
		uart_puts((char*) cmd_buf);
    14a6:	86 ef       	ldi	r24, 0xF6	; 246
    14a8:	94 e0       	ldi	r25, 0x04	; 4
    14aa:	0e 94 5d 11 	call	0x22ba	; 0x22ba <uart_puts>

		// send UNT and UNL commands (unlisten and untalk)
		// effect: all talker stop talking and all listeners stop listening
		cmd_buf[0] = G_CMD_UNT;
    14ae:	8f e5       	ldi	r24, 0x5F	; 95
    14b0:	80 93 f6 04 	sts	0x04F6, r24
		gpib_cmd(cmd_buf, 1);
    14b4:	86 ef       	ldi	r24, 0xF6	; 246
    14b6:	94 e0       	ldi	r25, 0x04	; 4
    14b8:	61 e0       	ldi	r22, 0x01	; 1
    14ba:	70 e0       	ldi	r23, 0x00	; 0
    14bc:	0e 94 a3 05 	call	0xb46	; 0xb46 <gpib_cmd>
		cmd_buf[0] = G_CMD_UNL;
    14c0:	8f e3       	ldi	r24, 0x3F	; 63
    14c2:	80 93 f6 04 	sts	0x04F6, r24
		gpib_cmd(cmd_buf, 1);
    14c6:	86 ef       	ldi	r24, 0xF6	; 246
    14c8:	94 e0       	ldi	r25, 0x04	; 4
    14ca:	61 e0       	ldi	r22, 0x01	; 1
    14cc:	70 e0       	ldi	r23, 0x00	; 0
    14ce:	0e 94 a3 05 	call	0xb46	; 0xb46 <gpib_cmd>

		if (b & (1 << 6)) {
    14d2:	88 85       	ldd	r24, Y+8	; 0x08
    14d4:	88 2f       	mov	r24, r24
    14d6:	90 e0       	ldi	r25, 0x00	; 0
    14d8:	80 74       	andi	r24, 0x40	; 64
    14da:	90 70       	andi	r25, 0x00	; 0
    14dc:	00 97       	sbiw	r24, 0x00	; 0
    14de:	81 f1       	breq	.+96     	; 0x1540 <gpib_serial_poll+0x1a4>
			found = primary;
    14e0:	8e 81       	ldd	r24, Y+6	; 0x06
    14e2:	8c 83       	std	Y+4, r24	; 0x04
			foundPhysical = TalkerAddress2Address(found);
    14e4:	8c 81       	ldd	r24, Y+4	; 0x04
    14e6:	80 54       	subi	r24, 0x40	; 64
    14e8:	8b 83       	std	Y+3, r24	; 0x03
			// bit 6 of status byte of SRQ emitter is 1
			// when reading status byte from emitter, he releases SRQ line (may also be tested here)
			sprintf((char*) cmd_buf,
    14ea:	8b 81       	ldd	r24, Y+3	; 0x03
    14ec:	28 2f       	mov	r18, r24
    14ee:	30 e0       	ldi	r19, 0x00	; 0
    14f0:	8d 81       	ldd	r24, Y+5	; 0x05
    14f2:	48 2f       	mov	r20, r24
    14f4:	50 e0       	ldi	r21, 0x00	; 0
    14f6:	8d b7       	in	r24, 0x3d	; 61
    14f8:	9e b7       	in	r25, 0x3e	; 62
    14fa:	08 97       	sbiw	r24, 0x08	; 8
    14fc:	0f b6       	in	r0, 0x3f	; 63
    14fe:	f8 94       	cli
    1500:	9e bf       	out	0x3e, r25	; 62
    1502:	0f be       	out	0x3f, r0	; 63
    1504:	8d bf       	out	0x3d, r24	; 61
    1506:	ed b7       	in	r30, 0x3d	; 61
    1508:	fe b7       	in	r31, 0x3e	; 62
    150a:	31 96       	adiw	r30, 0x01	; 1
    150c:	86 ef       	ldi	r24, 0xF6	; 246
    150e:	94 e0       	ldi	r25, 0x04	; 4
    1510:	91 83       	std	Z+1, r25	; 0x01
    1512:	80 83       	st	Z, r24
    1514:	8e e7       	ldi	r24, 0x7E	; 126
    1516:	91 e0       	ldi	r25, 0x01	; 1
    1518:	93 83       	std	Z+3, r25	; 0x03
    151a:	82 83       	std	Z+2, r24	; 0x02
    151c:	35 83       	std	Z+5, r19	; 0x05
    151e:	24 83       	std	Z+4, r18	; 0x04
    1520:	57 83       	std	Z+7, r21	; 0x07
    1522:	46 83       	std	Z+6, r20	; 0x06
    1524:	0e 94 da 00 	call	0x1b4	; 0x1b4 <sprintf>
    1528:	8d b7       	in	r24, 0x3d	; 61
    152a:	9e b7       	in	r25, 0x3e	; 62
    152c:	08 96       	adiw	r24, 0x08	; 8
    152e:	0f b6       	in	r0, 0x3f	; 63
    1530:	f8 94       	cli
    1532:	9e bf       	out	0x3e, r25	; 62
    1534:	0f be       	out	0x3f, r0	; 63
    1536:	8d bf       	out	0x3d, r24	; 61
					"SRQ emitter is device = 0x%02x (physical address), secondary = 0x%02x\n\r",
					foundPhysical, secondary);
			uart_puts((char*) cmd_buf);
    1538:	86 ef       	ldi	r24, 0xF6	; 246
    153a:	94 e0       	ldi	r25, 0x04	; 4
    153c:	0e 94 5d 11 	call	0x22ba	; 0x22ba <uart_puts>
	cmd_buf[0] = G_CMD_SPE;
	gpib_cmd(cmd_buf, 1);
	//uart_puts("after SPE\r\n");

	// searching for SRQ emitter in a loop ...
	for (i = 0; (controller.partners[i].primary != 0x00) && !found; i++) {
    1540:	89 81       	ldd	r24, Y+1	; 0x01
    1542:	9a 81       	ldd	r25, Y+2	; 0x02
    1544:	01 96       	adiw	r24, 0x01	; 1
    1546:	9a 83       	std	Y+2, r25	; 0x02
    1548:	89 83       	std	Y+1, r24	; 0x01
    154a:	89 81       	ldd	r24, Y+1	; 0x01
    154c:	9a 81       	ldd	r25, Y+2	; 0x02
    154e:	88 0f       	add	r24, r24
    1550:	99 1f       	adc	r25, r25
    1552:	fc 01       	movw	r30, r24
    1554:	eb 55       	subi	r30, 0x5B	; 91
    1556:	fb 4f       	sbci	r31, 0xFB	; 251
    1558:	80 81       	ld	r24, Z
    155a:	88 23       	and	r24, r24
    155c:	21 f0       	breq	.+8      	; 0x1566 <gpib_serial_poll+0x1ca>
    155e:	8c 81       	ldd	r24, Y+4	; 0x04
    1560:	88 23       	and	r24, r24
    1562:	09 f4       	brne	.+2      	; 0x1566 <gpib_serial_poll+0x1ca>
    1564:	47 cf       	rjmp	.-370    	; 0x13f4 <gpib_serial_poll+0x58>
		}
	}

	// serial poll disable
	// effect: all devices will return to normal behaviour as talker
	cmd_buf[0] = G_CMD_SPD;
    1566:	89 e1       	ldi	r24, 0x19	; 25
    1568:	80 93 f6 04 	sts	0x04F6, r24
	//uart_puts("before SPD\r\n");
	gpib_cmd(cmd_buf, 1);
    156c:	86 ef       	ldi	r24, 0xF6	; 246
    156e:	94 e0       	ldi	r25, 0x04	; 4
    1570:	61 e0       	ldi	r22, 0x01	; 1
    1572:	70 e0       	ldi	r23, 0x00	; 0
    1574:	0e 94 a3 05 	call	0xb46	; 0xb46 <gpib_cmd>
	//uart_puts("after SPD\r\n");

	// return SRQ emitter address if found
	return foundPhysical;
    1578:	8b 81       	ldd	r24, Y+3	; 0x03
}
    157a:	28 96       	adiw	r28, 0x08	; 8
    157c:	0f b6       	in	r0, 0x3f	; 63
    157e:	f8 94       	cli
    1580:	de bf       	out	0x3e, r29	; 62
    1582:	0f be       	out	0x3f, r0	; 63
    1584:	cd bf       	out	0x3d, r28	; 61
    1586:	cf 91       	pop	r28
    1588:	df 91       	pop	r29
    158a:	08 95       	ret

0000158c <gpib_set_partner_address>:

/**
 * Set device to be controlled.
 * \param address Address of device.
 */
void gpib_set_partner_address(uchar primary, uchar secondary) {
    158c:	df 93       	push	r29
    158e:	cf 93       	push	r28
    1590:	00 d0       	rcall	.+0      	; 0x1592 <gpib_set_partner_address+0x6>
    1592:	cd b7       	in	r28, 0x3d	; 61
    1594:	de b7       	in	r29, 0x3e	; 62
    1596:	89 83       	std	Y+1, r24	; 0x01
    1598:	6a 83       	std	Y+2, r22	; 0x02
	controller.partner.primary = primary;
    159a:	89 81       	ldd	r24, Y+1	; 0x01
    159c:	80 93 a1 04 	sts	0x04A1, r24
	controller.partner.secondary = secondary;
    15a0:	8a 81       	ldd	r24, Y+2	; 0x02
    15a2:	80 93 a2 04 	sts	0x04A2, r24
}
    15a6:	0f 90       	pop	r0
    15a8:	0f 90       	pop	r0
    15aa:	cf 91       	pop	r28
    15ac:	df 91       	pop	r29
    15ae:	08 95       	ret

000015b0 <gpib_set_partner_secondary>:

/**
 * Set device to be controlled.
 * \param address Address of device.
 */
void gpib_set_partner_secondary(uchar secondary) {
    15b0:	df 93       	push	r29
    15b2:	cf 93       	push	r28
    15b4:	0f 92       	push	r0
    15b6:	cd b7       	in	r28, 0x3d	; 61
    15b8:	de b7       	in	r29, 0x3e	; 62
    15ba:	89 83       	std	Y+1, r24	; 0x01
	controller.partner.secondary = secondary;
    15bc:	89 81       	ldd	r24, Y+1	; 0x01
    15be:	80 93 a2 04 	sts	0x04A2, r24
}
    15c2:	0f 90       	pop	r0
    15c4:	cf 91       	pop	r28
    15c6:	df 91       	pop	r29
    15c8:	08 95       	ret

000015ca <gpib_get_partner_pad>:

/**
 * Get primary address of device currently controlled.
 * \returns primary address Address of device.
 */
uchar gpib_get_partner_pad(void) {
    15ca:	df 93       	push	r29
    15cc:	cf 93       	push	r28
    15ce:	cd b7       	in	r28, 0x3d	; 61
    15d0:	de b7       	in	r29, 0x3e	; 62
	return controller.partner.primary;
    15d2:	80 91 a1 04 	lds	r24, 0x04A1
}
    15d6:	cf 91       	pop	r28
    15d8:	df 91       	pop	r29
    15da:	08 95       	ret

000015dc <gpib_get_partner_sad>:

/**
 * Get secondary address of device currently controlled.
 * \returns secondary address Address of device.
 */
uchar gpib_get_partner_sad(void) {
    15dc:	df 93       	push	r29
    15de:	cf 93       	push	r28
    15e0:	cd b7       	in	r28, 0x3d	; 61
    15e2:	de b7       	in	r29, 0x3e	; 62
	return controller.partner.secondary;
    15e4:	80 91 a2 04 	lds	r24, 0x04A2
}
    15e8:	cf 91       	pop	r28
    15ea:	df 91       	pop	r29
    15ec:	08 95       	ret

000015ee <gpib_get_address>:

/**
 * Get controller address.
 * \returns address of controller.
 */
uchar gpib_get_address(void) {
    15ee:	df 93       	push	r29
    15f0:	cf 93       	push	r28
    15f2:	cd b7       	in	r28, 0x3d	; 61
    15f4:	de b7       	in	r29, 0x3e	; 62
	return controller.myaddress;
    15f6:	80 91 a0 04 	lds	r24, 0x04A0
}
    15fa:	cf 91       	pop	r28
    15fc:	df 91       	pop	r29
    15fe:	08 95       	ret

00001600 <gpib_set_flavour>:

void gpib_set_flavour(uchar flavour) {
    1600:	df 93       	push	r29
    1602:	cf 93       	push	r28
    1604:	0f 92       	push	r0
    1606:	cd b7       	in	r28, 0x3d	; 61
    1608:	de b7       	in	r29, 0x3e	; 62
    160a:	89 83       	std	Y+1, r24	; 0x01
	controller.flavour = flavour;
    160c:	89 81       	ldd	r24, Y+1	; 0x01
    160e:	80 93 a4 04 	sts	0x04A4, r24
}
    1612:	0f 90       	pop	r0
    1614:	cf 91       	pop	r28
    1616:	df 91       	pop	r29
    1618:	08 95       	ret

0000161a <gpib_get_flavour>:

uchar gpib_get_flavour(void) {
    161a:	df 93       	push	r29
    161c:	cf 93       	push	r28
    161e:	cd b7       	in	r28, 0x3d	; 61
    1620:	de b7       	in	r29, 0x3e	; 62
	return controller.flavour;
    1622:	80 91 a4 04 	lds	r24, 0x04A4
}
    1626:	cf 91       	pop	r28
    1628:	df 91       	pop	r29
    162a:	08 95       	ret

0000162c <gpib_clear_partners>:

/**
 * Clear partners list
 */
void gpib_clear_partners() {
    162c:	df 93       	push	r29
    162e:	cf 93       	push	r28
    1630:	00 d0       	rcall	.+0      	; 0x1632 <gpib_clear_partners+0x6>
    1632:	cd b7       	in	r28, 0x3d	; 61
    1634:	de b7       	in	r29, 0x3e	; 62
	for (int i = 0; i < MAX_PARTNER; i++) {
    1636:	1a 82       	std	Y+2, r1	; 0x02
    1638:	19 82       	std	Y+1, r1	; 0x01
    163a:	0e c0       	rjmp	.+28     	; 0x1658 <gpib_clear_partners+0x2c>
		controller.partners[i].primary = ADDRESS_NOT_SET;
    163c:	89 81       	ldd	r24, Y+1	; 0x01
    163e:	9a 81       	ldd	r25, Y+2	; 0x02
    1640:	88 0f       	add	r24, r24
    1642:	99 1f       	adc	r25, r25
    1644:	fc 01       	movw	r30, r24
    1646:	eb 55       	subi	r30, 0x5B	; 91
    1648:	fb 4f       	sbci	r31, 0xFB	; 251
    164a:	8f ef       	ldi	r24, 0xFF	; 255
    164c:	80 83       	st	Z, r24

/**
 * Clear partners list
 */
void gpib_clear_partners() {
	for (int i = 0; i < MAX_PARTNER; i++) {
    164e:	89 81       	ldd	r24, Y+1	; 0x01
    1650:	9a 81       	ldd	r25, Y+2	; 0x02
    1652:	01 96       	adiw	r24, 0x01	; 1
    1654:	9a 83       	std	Y+2, r25	; 0x02
    1656:	89 83       	std	Y+1, r24	; 0x01
    1658:	89 81       	ldd	r24, Y+1	; 0x01
    165a:	9a 81       	ldd	r25, Y+2	; 0x02
    165c:	85 30       	cpi	r24, 0x05	; 5
    165e:	91 05       	cpc	r25, r1
    1660:	6c f3       	brlt	.-38     	; 0x163c <gpib_clear_partners+0x10>
		controller.partners[i].primary = ADDRESS_NOT_SET;
	}
}
    1662:	0f 90       	pop	r0
    1664:	0f 90       	pop	r0
    1666:	cf 91       	pop	r28
    1668:	df 91       	pop	r29
    166a:	08 95       	ret

0000166c <gpib_add_partner_address>:

/**
 * Add partner to list of known devices. Only these acre scanned during a serial poll.
 */
uchar gpib_add_partner_address(uchar primary, uchar secondary) {
    166c:	df 93       	push	r29
    166e:	cf 93       	push	r28
    1670:	00 d0       	rcall	.+0      	; 0x1672 <gpib_add_partner_address+0x6>
    1672:	00 d0       	rcall	.+0      	; 0x1674 <gpib_add_partner_address+0x8>
    1674:	0f 92       	push	r0
    1676:	cd b7       	in	r28, 0x3d	; 61
    1678:	de b7       	in	r29, 0x3e	; 62
    167a:	8b 83       	std	Y+3, r24	; 0x03
    167c:	6c 83       	std	Y+4, r22	; 0x04
	int i;
	for (i = 0;
    167e:	1a 82       	std	Y+2, r1	; 0x02
    1680:	19 82       	std	Y+1, r1	; 0x01
    1682:	05 c0       	rjmp	.+10     	; 0x168e <gpib_add_partner_address+0x22>
			i < MAX_PARTNER && controller.partners[i].primary != ADDRESS_NOT_SET;
			i++) {
    1684:	89 81       	ldd	r24, Y+1	; 0x01
    1686:	9a 81       	ldd	r25, Y+2	; 0x02
    1688:	01 96       	adiw	r24, 0x01	; 1
    168a:	9a 83       	std	Y+2, r25	; 0x02
    168c:	89 83       	std	Y+1, r24	; 0x01
 * Add partner to list of known devices. Only these acre scanned during a serial poll.
 */
uchar gpib_add_partner_address(uchar primary, uchar secondary) {
	int i;
	for (i = 0;
			i < MAX_PARTNER && controller.partners[i].primary != ADDRESS_NOT_SET;
    168e:	89 81       	ldd	r24, Y+1	; 0x01
    1690:	9a 81       	ldd	r25, Y+2	; 0x02
    1692:	85 30       	cpi	r24, 0x05	; 5
    1694:	91 05       	cpc	r25, r1
    1696:	54 f4       	brge	.+20     	; 0x16ac <gpib_add_partner_address+0x40>
    1698:	89 81       	ldd	r24, Y+1	; 0x01
    169a:	9a 81       	ldd	r25, Y+2	; 0x02
    169c:	88 0f       	add	r24, r24
    169e:	99 1f       	adc	r25, r25
    16a0:	fc 01       	movw	r30, r24
    16a2:	eb 55       	subi	r30, 0x5B	; 91
    16a4:	fb 4f       	sbci	r31, 0xFB	; 251
    16a6:	80 81       	ld	r24, Z
    16a8:	8f 3f       	cpi	r24, 0xFF	; 255
    16aa:	61 f7       	brne	.-40     	; 0x1684 <gpib_add_partner_address+0x18>
			i++) {
	}
	if (i == MAX_PARTNER) {
    16ac:	89 81       	ldd	r24, Y+1	; 0x01
    16ae:	9a 81       	ldd	r25, Y+2	; 0x02
    16b0:	85 30       	cpi	r24, 0x05	; 5
    16b2:	91 05       	cpc	r25, r1
    16b4:	39 f4       	brne	.+14     	; 0x16c4 <gpib_add_partner_address+0x58>
		uart_puts("Too much partners.\n\r");
    16b6:	86 ec       	ldi	r24, 0xC6	; 198
    16b8:	91 e0       	ldi	r25, 0x01	; 1
    16ba:	0e 94 5d 11 	call	0x22ba	; 0x22ba <uart_puts>
		return 1;
    16be:	81 e0       	ldi	r24, 0x01	; 1
    16c0:	8d 83       	std	Y+5, r24	; 0x05
    16c2:	14 c0       	rjmp	.+40     	; 0x16ec <gpib_add_partner_address+0x80>
	}
	controller.partners[i].primary = primary;
    16c4:	89 81       	ldd	r24, Y+1	; 0x01
    16c6:	9a 81       	ldd	r25, Y+2	; 0x02
    16c8:	88 0f       	add	r24, r24
    16ca:	99 1f       	adc	r25, r25
    16cc:	fc 01       	movw	r30, r24
    16ce:	eb 55       	subi	r30, 0x5B	; 91
    16d0:	fb 4f       	sbci	r31, 0xFB	; 251
    16d2:	8b 81       	ldd	r24, Y+3	; 0x03
    16d4:	80 83       	st	Z, r24
	controller.partners[i].secondary = secondary;
    16d6:	89 81       	ldd	r24, Y+1	; 0x01
    16d8:	9a 81       	ldd	r25, Y+2	; 0x02
    16da:	03 96       	adiw	r24, 0x03	; 3
    16dc:	88 0f       	add	r24, r24
    16de:	99 1f       	adc	r25, r25
    16e0:	fc 01       	movw	r30, r24
    16e2:	e0 56       	subi	r30, 0x60	; 96
    16e4:	fb 4f       	sbci	r31, 0xFB	; 251
    16e6:	8c 81       	ldd	r24, Y+4	; 0x04
    16e8:	80 83       	st	Z, r24
	return 0;
    16ea:	1d 82       	std	Y+5, r1	; 0x05
    16ec:	8d 81       	ldd	r24, Y+5	; 0x05
}
    16ee:	0f 90       	pop	r0
    16f0:	0f 90       	pop	r0
    16f2:	0f 90       	pop	r0
    16f4:	0f 90       	pop	r0
    16f6:	0f 90       	pop	r0
    16f8:	cf 91       	pop	r28
    16fa:	df 91       	pop	r29
    16fc:	08 95       	ret

000016fe <gpib_remove_partner_address>:

/**
 * Remove partner from list of known devices.
 */
uchar gpib_remove_partner_address(uchar primary, uchar secondary) {
    16fe:	df 93       	push	r29
    1700:	cf 93       	push	r28
    1702:	00 d0       	rcall	.+0      	; 0x1704 <gpib_remove_partner_address+0x6>
    1704:	00 d0       	rcall	.+0      	; 0x1706 <gpib_remove_partner_address+0x8>
    1706:	0f 92       	push	r0
    1708:	cd b7       	in	r28, 0x3d	; 61
    170a:	de b7       	in	r29, 0x3e	; 62
    170c:	8b 83       	std	Y+3, r24	; 0x03
    170e:	6c 83       	std	Y+4, r22	; 0x04
	int i;
	for (i = 0;
    1710:	1a 82       	std	Y+2, r1	; 0x02
    1712:	19 82       	std	Y+1, r1	; 0x01
    1714:	05 c0       	rjmp	.+10     	; 0x1720 <gpib_remove_partner_address+0x22>
			i < MAX_PARTNER
					&& (controller.partners[i].primary != primary
							|| controller.partners[i].secondary != secondary);
			i++) {
    1716:	89 81       	ldd	r24, Y+1	; 0x01
    1718:	9a 81       	ldd	r25, Y+2	; 0x02
    171a:	01 96       	adiw	r24, 0x01	; 1
    171c:	9a 83       	std	Y+2, r25	; 0x02
    171e:	89 83       	std	Y+1, r24	; 0x01
 * Remove partner from list of known devices.
 */
uchar gpib_remove_partner_address(uchar primary, uchar secondary) {
	int i;
	for (i = 0;
			i < MAX_PARTNER
    1720:	89 81       	ldd	r24, Y+1	; 0x01
    1722:	9a 81       	ldd	r25, Y+2	; 0x02
    1724:	85 30       	cpi	r24, 0x05	; 5
    1726:	91 05       	cpc	r25, r1
    1728:	bc f4       	brge	.+46     	; 0x1758 <gpib_remove_partner_address+0x5a>
    172a:	89 81       	ldd	r24, Y+1	; 0x01
    172c:	9a 81       	ldd	r25, Y+2	; 0x02
    172e:	88 0f       	add	r24, r24
    1730:	99 1f       	adc	r25, r25
    1732:	fc 01       	movw	r30, r24
    1734:	eb 55       	subi	r30, 0x5B	; 91
    1736:	fb 4f       	sbci	r31, 0xFB	; 251
    1738:	90 81       	ld	r25, Z
    173a:	8b 81       	ldd	r24, Y+3	; 0x03
    173c:	98 17       	cp	r25, r24
    173e:	59 f7       	brne	.-42     	; 0x1716 <gpib_remove_partner_address+0x18>
    1740:	89 81       	ldd	r24, Y+1	; 0x01
    1742:	9a 81       	ldd	r25, Y+2	; 0x02
    1744:	03 96       	adiw	r24, 0x03	; 3
    1746:	88 0f       	add	r24, r24
    1748:	99 1f       	adc	r25, r25
    174a:	fc 01       	movw	r30, r24
    174c:	e0 56       	subi	r30, 0x60	; 96
    174e:	fb 4f       	sbci	r31, 0xFB	; 251
    1750:	90 81       	ld	r25, Z
    1752:	8c 81       	ldd	r24, Y+4	; 0x04
    1754:	98 17       	cp	r25, r24
    1756:	f9 f6       	brne	.-66     	; 0x1716 <gpib_remove_partner_address+0x18>
					&& (controller.partners[i].primary != primary
							|| controller.partners[i].secondary != secondary);
			i++) {
	}
	if (i == MAX_PARTNER) {
    1758:	89 81       	ldd	r24, Y+1	; 0x01
    175a:	9a 81       	ldd	r25, Y+2	; 0x02
    175c:	85 30       	cpi	r24, 0x05	; 5
    175e:	91 05       	cpc	r25, r1
    1760:	39 f4       	brne	.+14     	; 0x1770 <gpib_remove_partner_address+0x72>
		uart_puts("Partner unknown.\n\r");
    1762:	8b ed       	ldi	r24, 0xDB	; 219
    1764:	91 e0       	ldi	r25, 0x01	; 1
    1766:	0e 94 5d 11 	call	0x22ba	; 0x22ba <uart_puts>
		return 1;
    176a:	81 e0       	ldi	r24, 0x01	; 1
    176c:	8d 83       	std	Y+5, r24	; 0x05
    176e:	14 c0       	rjmp	.+40     	; 0x1798 <gpib_remove_partner_address+0x9a>
	}
	controller.partners[i].primary = ADDRESS_NOT_SET;
    1770:	89 81       	ldd	r24, Y+1	; 0x01
    1772:	9a 81       	ldd	r25, Y+2	; 0x02
    1774:	88 0f       	add	r24, r24
    1776:	99 1f       	adc	r25, r25
    1778:	fc 01       	movw	r30, r24
    177a:	eb 55       	subi	r30, 0x5B	; 91
    177c:	fb 4f       	sbci	r31, 0xFB	; 251
    177e:	8f ef       	ldi	r24, 0xFF	; 255
    1780:	80 83       	st	Z, r24
	controller.partners[i].secondary = ADDRESS_NOT_SET;
    1782:	89 81       	ldd	r24, Y+1	; 0x01
    1784:	9a 81       	ldd	r25, Y+2	; 0x02
    1786:	03 96       	adiw	r24, 0x03	; 3
    1788:	88 0f       	add	r24, r24
    178a:	99 1f       	adc	r25, r25
    178c:	fc 01       	movw	r30, r24
    178e:	e0 56       	subi	r30, 0x60	; 96
    1790:	fb 4f       	sbci	r31, 0xFB	; 251
    1792:	8f ef       	ldi	r24, 0xFF	; 255
    1794:	80 83       	st	Z, r24
	return 0;
    1796:	1d 82       	std	Y+5, r1	; 0x05
    1798:	8d 81       	ldd	r24, Y+5	; 0x05
}
    179a:	0f 90       	pop	r0
    179c:	0f 90       	pop	r0
    179e:	0f 90       	pop	r0
    17a0:	0f 90       	pop	r0
    17a2:	0f 90       	pop	r0
    17a4:	cf 91       	pop	r28
    17a6:	df 91       	pop	r29
    17a8:	08 95       	ret

000017aa <stringToTwoUchars>:

/**
 * Read two integers from string like "45 56" or one integer. In latter case
 * the second integer is initialized with a special value.
 */
void stringToTwoUchars(char *string, uchar *a, uchar *b) {
    17aa:	df 93       	push	r29
    17ac:	cf 93       	push	r28
    17ae:	cd b7       	in	r28, 0x3d	; 61
    17b0:	de b7       	in	r29, 0x3e	; 62
    17b2:	28 97       	sbiw	r28, 0x08	; 8
    17b4:	0f b6       	in	r0, 0x3f	; 63
    17b6:	f8 94       	cli
    17b8:	de bf       	out	0x3e, r29	; 62
    17ba:	0f be       	out	0x3f, r0	; 63
    17bc:	cd bf       	out	0x3d, r28	; 61
    17be:	9c 83       	std	Y+4, r25	; 0x04
    17c0:	8b 83       	std	Y+3, r24	; 0x03
    17c2:	7e 83       	std	Y+6, r23	; 0x06
    17c4:	6d 83       	std	Y+5, r22	; 0x05
    17c6:	58 87       	std	Y+8, r21	; 0x08
    17c8:	4f 83       	std	Y+7, r20	; 0x07
	char *token = strtok(string, " ");
    17ca:	8b 81       	ldd	r24, Y+3	; 0x03
    17cc:	9c 81       	ldd	r25, Y+4	; 0x04
    17ce:	2e ee       	ldi	r18, 0xEE	; 238
    17d0:	31 e0       	ldi	r19, 0x01	; 1
    17d2:	b9 01       	movw	r22, r18
    17d4:	0e 94 87 00 	call	0x10e	; 0x10e <strtok>
    17d8:	9a 83       	std	Y+2, r25	; 0x02
    17da:	89 83       	std	Y+1, r24	; 0x01
	*a = atoi((char*) token);
    17dc:	89 81       	ldd	r24, Y+1	; 0x01
    17de:	9a 81       	ldd	r25, Y+2	; 0x02
    17e0:	0e 94 69 00 	call	0xd2	; 0xd2 <atoi>
    17e4:	ed 81       	ldd	r30, Y+5	; 0x05
    17e6:	fe 81       	ldd	r31, Y+6	; 0x06
    17e8:	80 83       	st	Z, r24
	token = strtok(NULL, " ");
    17ea:	2e ee       	ldi	r18, 0xEE	; 238
    17ec:	31 e0       	ldi	r19, 0x01	; 1
    17ee:	80 e0       	ldi	r24, 0x00	; 0
    17f0:	90 e0       	ldi	r25, 0x00	; 0
    17f2:	b9 01       	movw	r22, r18
    17f4:	0e 94 87 00 	call	0x10e	; 0x10e <strtok>
    17f8:	9a 83       	std	Y+2, r25	; 0x02
    17fa:	89 83       	std	Y+1, r24	; 0x01
	if (token != NULL) {
    17fc:	89 81       	ldd	r24, Y+1	; 0x01
    17fe:	9a 81       	ldd	r25, Y+2	; 0x02
    1800:	00 97       	sbiw	r24, 0x00	; 0
    1802:	41 f0       	breq	.+16     	; 0x1814 <stringToTwoUchars+0x6a>
		*b = atoi((char*) token);
    1804:	89 81       	ldd	r24, Y+1	; 0x01
    1806:	9a 81       	ldd	r25, Y+2	; 0x02
    1808:	0e 94 69 00 	call	0xd2	; 0xd2 <atoi>
    180c:	ef 81       	ldd	r30, Y+7	; 0x07
    180e:	f8 85       	ldd	r31, Y+8	; 0x08
    1810:	80 83       	st	Z, r24
    1812:	04 c0       	rjmp	.+8      	; 0x181c <stringToTwoUchars+0x72>
	} else {
		*b = ADDRESS_NOT_SET;
    1814:	ef 81       	ldd	r30, Y+7	; 0x07
    1816:	f8 85       	ldd	r31, Y+8	; 0x08
    1818:	8f ef       	ldi	r24, 0xFF	; 255
    181a:	80 83       	st	Z, r24
	}
}
    181c:	28 96       	adiw	r28, 0x08	; 8
    181e:	0f b6       	in	r0, 0x3f	; 63
    1820:	f8 94       	cli
    1822:	de bf       	out	0x3e, r29	; 62
    1824:	0f be       	out	0x3f, r0	; 63
    1826:	cd bf       	out	0x3d, r28	; 61
    1828:	cf 91       	pop	r28
    182a:	df 91       	pop	r29
    182c:	08 95       	ret

0000182e <handle_internal_commands>:

/**
 * Handles builtin commands.
 */
void handle_internal_commands(uchar *commandString) {
    182e:	df 93       	push	r29
    1830:	cf 93       	push	r28
    1832:	cd b7       	in	r28, 0x3d	; 61
    1834:	de b7       	in	r29, 0x3e	; 62
    1836:	c6 54       	subi	r28, 0x46	; 70
    1838:	d0 40       	sbci	r29, 0x00	; 0
    183a:	0f b6       	in	r0, 0x3f	; 63
    183c:	f8 94       	cli
    183e:	de bf       	out	0x3e, r29	; 62
    1840:	0f be       	out	0x3f, r0	; 63
    1842:	cd bf       	out	0x3d, r28	; 61
    1844:	fe 01       	movw	r30, r28
    1846:	ed 5b       	subi	r30, 0xBD	; 189
    1848:	ff 4f       	sbci	r31, 0xFF	; 255
    184a:	91 83       	std	Z+1, r25	; 0x01
    184c:	80 83       	st	Z, r24
	uchar sbuf[64];
	uchar val, val1;

	switch (buf[1]) {
    184e:	80 91 5b 05 	lds	r24, 0x055B
    1852:	28 2f       	mov	r18, r24
    1854:	30 e0       	ldi	r19, 0x00	; 0
    1856:	27 96       	adiw	r28, 0x07	; 7
    1858:	3f af       	std	Y+63, r19	; 0x3f
    185a:	2e af       	std	Y+62, r18	; 0x3e
    185c:	27 97       	sbiw	r28, 0x07	; 7
    185e:	27 96       	adiw	r28, 0x07	; 7
    1860:	8e ad       	ldd	r24, Y+62	; 0x3e
    1862:	9f ad       	ldd	r25, Y+63	; 0x3f
    1864:	27 97       	sbiw	r28, 0x07	; 7
    1866:	88 36       	cpi	r24, 0x68	; 104
    1868:	91 05       	cpc	r25, r1
    186a:	09 f4       	brne	.+2      	; 0x186e <handle_internal_commands+0x40>
    186c:	3e c1       	rjmp	.+636    	; 0x1aea <handle_internal_commands+0x2bc>
    186e:	27 96       	adiw	r28, 0x07	; 7
    1870:	2e ad       	ldd	r18, Y+62	; 0x3e
    1872:	3f ad       	ldd	r19, Y+63	; 0x3f
    1874:	27 97       	sbiw	r28, 0x07	; 7
    1876:	29 36       	cpi	r18, 0x69	; 105
    1878:	31 05       	cpc	r19, r1
    187a:	c4 f4       	brge	.+48     	; 0x18ac <handle_internal_commands+0x7e>
    187c:	27 96       	adiw	r28, 0x07	; 7
    187e:	8e ad       	ldd	r24, Y+62	; 0x3e
    1880:	9f ad       	ldd	r25, Y+63	; 0x3f
    1882:	27 97       	sbiw	r28, 0x07	; 7
    1884:	8d 32       	cpi	r24, 0x2D	; 45
    1886:	91 05       	cpc	r25, r1
    1888:	09 f4       	brne	.+2      	; 0x188c <handle_internal_commands+0x5e>
    188a:	e6 c0       	rjmp	.+460    	; 0x1a58 <handle_internal_commands+0x22a>
    188c:	27 96       	adiw	r28, 0x07	; 7
    188e:	2e ad       	ldd	r18, Y+62	; 0x3e
    1890:	3f ad       	ldd	r19, Y+63	; 0x3f
    1892:	27 97       	sbiw	r28, 0x07	; 7
    1894:	21 36       	cpi	r18, 0x61	; 97
    1896:	31 05       	cpc	r19, r1
    1898:	d1 f0       	breq	.+52     	; 0x18ce <handle_internal_commands+0xa0>
    189a:	27 96       	adiw	r28, 0x07	; 7
    189c:	8e ad       	ldd	r24, Y+62	; 0x3e
    189e:	9f ad       	ldd	r25, Y+63	; 0x3f
    18a0:	27 97       	sbiw	r28, 0x07	; 7
    18a2:	8b 32       	cpi	r24, 0x2B	; 43
    18a4:	91 05       	cpc	r25, r1
    18a6:	09 f4       	brne	.+2      	; 0x18aa <handle_internal_commands+0x7c>
    18a8:	8e c0       	rjmp	.+284    	; 0x19c6 <handle_internal_commands+0x198>
    18aa:	25 c1       	rjmp	.+586    	; 0x1af6 <handle_internal_commands+0x2c8>
    18ac:	27 96       	adiw	r28, 0x07	; 7
    18ae:	2e ad       	ldd	r18, Y+62	; 0x3e
    18b0:	3f ad       	ldd	r19, Y+63	; 0x3f
    18b2:	27 97       	sbiw	r28, 0x07	; 7
    18b4:	29 36       	cpi	r18, 0x69	; 105
    18b6:	31 05       	cpc	r19, r1
    18b8:	09 f4       	brne	.+2      	; 0x18bc <handle_internal_commands+0x8e>
    18ba:	1a c1       	rjmp	.+564    	; 0x1af0 <handle_internal_commands+0x2c2>
    18bc:	27 96       	adiw	r28, 0x07	; 7
    18be:	8e ad       	ldd	r24, Y+62	; 0x3e
    18c0:	9f ad       	ldd	r25, Y+63	; 0x3f
    18c2:	27 97       	sbiw	r28, 0x07	; 7
    18c4:	83 37       	cpi	r24, 0x73	; 115
    18c6:	91 05       	cpc	r25, r1
    18c8:	09 f4       	brne	.+2      	; 0x18cc <handle_internal_commands+0x9e>
    18ca:	4a c0       	rjmp	.+148    	; 0x1960 <handle_internal_commands+0x132>
    18cc:	14 c1       	rjmp	.+552    	; 0x1af6 <handle_internal_commands+0x2c8>
	case 'a':
		/* set partner primary+secondary address */
		stringToTwoUchars((char*) (&(buf[2])), &val, &val1);
    18ce:	8c e5       	ldi	r24, 0x5C	; 92
    18d0:	95 e0       	ldi	r25, 0x05	; 5
    18d2:	9e 01       	movw	r18, r28
    18d4:	2f 5b       	subi	r18, 0xBF	; 191
    18d6:	3f 4f       	sbci	r19, 0xFF	; 255
    18d8:	ae 01       	movw	r20, r28
    18da:	4e 5b       	subi	r20, 0xBE	; 190
    18dc:	5f 4f       	sbci	r21, 0xFF	; 255
    18de:	b9 01       	movw	r22, r18
    18e0:	0e 94 d5 0b 	call	0x17aa	; 0x17aa <stringToTwoUchars>
		sprintf(sbuf, "Set partner address, primary: %u , secondary: %u\n\r",
    18e4:	fe 01       	movw	r30, r28
    18e6:	ef 5b       	subi	r30, 0xBF	; 191
    18e8:	ff 4f       	sbci	r31, 0xFF	; 255
    18ea:	80 81       	ld	r24, Z
    18ec:	28 2f       	mov	r18, r24
    18ee:	30 e0       	ldi	r19, 0x00	; 0
    18f0:	fe 01       	movw	r30, r28
    18f2:	ee 5b       	subi	r30, 0xBE	; 190
    18f4:	ff 4f       	sbci	r31, 0xFF	; 255
    18f6:	80 81       	ld	r24, Z
    18f8:	48 2f       	mov	r20, r24
    18fa:	50 e0       	ldi	r21, 0x00	; 0
    18fc:	8d b7       	in	r24, 0x3d	; 61
    18fe:	9e b7       	in	r25, 0x3e	; 62
    1900:	08 97       	sbiw	r24, 0x08	; 8
    1902:	0f b6       	in	r0, 0x3f	; 63
    1904:	f8 94       	cli
    1906:	9e bf       	out	0x3e, r25	; 62
    1908:	0f be       	out	0x3f, r0	; 63
    190a:	8d bf       	out	0x3d, r24	; 61
    190c:	ed b7       	in	r30, 0x3d	; 61
    190e:	fe b7       	in	r31, 0x3e	; 62
    1910:	31 96       	adiw	r30, 0x01	; 1
    1912:	ce 01       	movw	r24, r28
    1914:	01 96       	adiw	r24, 0x01	; 1
    1916:	91 83       	std	Z+1, r25	; 0x01
    1918:	80 83       	st	Z, r24
    191a:	80 ef       	ldi	r24, 0xF0	; 240
    191c:	91 e0       	ldi	r25, 0x01	; 1
    191e:	93 83       	std	Z+3, r25	; 0x03
    1920:	82 83       	std	Z+2, r24	; 0x02
    1922:	35 83       	std	Z+5, r19	; 0x05
    1924:	24 83       	std	Z+4, r18	; 0x04
    1926:	57 83       	std	Z+7, r21	; 0x07
    1928:	46 83       	std	Z+6, r20	; 0x06
    192a:	0e 94 da 00 	call	0x1b4	; 0x1b4 <sprintf>
    192e:	2d b7       	in	r18, 0x3d	; 61
    1930:	3e b7       	in	r19, 0x3e	; 62
    1932:	28 5f       	subi	r18, 0xF8	; 248
    1934:	3f 4f       	sbci	r19, 0xFF	; 255
    1936:	0f b6       	in	r0, 0x3f	; 63
    1938:	f8 94       	cli
    193a:	3e bf       	out	0x3e, r19	; 62
    193c:	0f be       	out	0x3f, r0	; 63
    193e:	2d bf       	out	0x3d, r18	; 61
				val, val1);
		uart_puts(sbuf);
    1940:	ce 01       	movw	r24, r28
    1942:	01 96       	adiw	r24, 0x01	; 1
    1944:	0e 94 5d 11 	call	0x22ba	; 0x22ba <uart_puts>
		gpib_set_partner_address(val, val1);
    1948:	fe 01       	movw	r30, r28
    194a:	ef 5b       	subi	r30, 0xBF	; 191
    194c:	ff 4f       	sbci	r31, 0xFF	; 255
    194e:	80 81       	ld	r24, Z
    1950:	fe 01       	movw	r30, r28
    1952:	ee 5b       	subi	r30, 0xBE	; 190
    1954:	ff 4f       	sbci	r31, 0xFF	; 255
    1956:	90 81       	ld	r25, Z
    1958:	69 2f       	mov	r22, r25
    195a:	0e 94 c6 0a 	call	0x158c	; 0x158c <gpib_set_partner_address>
    195e:	d1 c0       	rjmp	.+418    	; 0x1b02 <handle_internal_commands+0x2d4>
		break;
	case 's':
		/* set partner secondary address */
		val = atoi((char*) (&(buf[2])));
    1960:	8c e5       	ldi	r24, 0x5C	; 92
    1962:	95 e0       	ldi	r25, 0x05	; 5
    1964:	0e 94 69 00 	call	0xd2	; 0xd2 <atoi>
    1968:	fe 01       	movw	r30, r28
    196a:	ef 5b       	subi	r30, 0xBF	; 191
    196c:	ff 4f       	sbci	r31, 0xFF	; 255
    196e:	80 83       	st	Z, r24
		sprintf(sbuf, "Set partner secondary address to %u\n\r", val);
    1970:	fe 01       	movw	r30, r28
    1972:	ef 5b       	subi	r30, 0xBF	; 191
    1974:	ff 4f       	sbci	r31, 0xFF	; 255
    1976:	80 81       	ld	r24, Z
    1978:	28 2f       	mov	r18, r24
    197a:	30 e0       	ldi	r19, 0x00	; 0
    197c:	00 d0       	rcall	.+0      	; 0x197e <handle_internal_commands+0x150>
    197e:	00 d0       	rcall	.+0      	; 0x1980 <handle_internal_commands+0x152>
    1980:	00 d0       	rcall	.+0      	; 0x1982 <handle_internal_commands+0x154>
    1982:	ed b7       	in	r30, 0x3d	; 61
    1984:	fe b7       	in	r31, 0x3e	; 62
    1986:	31 96       	adiw	r30, 0x01	; 1
    1988:	ce 01       	movw	r24, r28
    198a:	01 96       	adiw	r24, 0x01	; 1
    198c:	91 83       	std	Z+1, r25	; 0x01
    198e:	80 83       	st	Z, r24
    1990:	83 e2       	ldi	r24, 0x23	; 35
    1992:	92 e0       	ldi	r25, 0x02	; 2
    1994:	93 83       	std	Z+3, r25	; 0x03
    1996:	82 83       	std	Z+2, r24	; 0x02
    1998:	35 83       	std	Z+5, r19	; 0x05
    199a:	24 83       	std	Z+4, r18	; 0x04
    199c:	0e 94 da 00 	call	0x1b4	; 0x1b4 <sprintf>
    19a0:	8d b7       	in	r24, 0x3d	; 61
    19a2:	9e b7       	in	r25, 0x3e	; 62
    19a4:	06 96       	adiw	r24, 0x06	; 6
    19a6:	0f b6       	in	r0, 0x3f	; 63
    19a8:	f8 94       	cli
    19aa:	9e bf       	out	0x3e, r25	; 62
    19ac:	0f be       	out	0x3f, r0	; 63
    19ae:	8d bf       	out	0x3d, r24	; 61
		uart_puts(sbuf);
    19b0:	ce 01       	movw	r24, r28
    19b2:	01 96       	adiw	r24, 0x01	; 1
    19b4:	0e 94 5d 11 	call	0x22ba	; 0x22ba <uart_puts>
		gpib_set_partner_secondary(val);
    19b8:	fe 01       	movw	r30, r28
    19ba:	ef 5b       	subi	r30, 0xBF	; 191
    19bc:	ff 4f       	sbci	r31, 0xFF	; 255
    19be:	80 81       	ld	r24, Z
    19c0:	0e 94 d8 0a 	call	0x15b0	; 0x15b0 <gpib_set_partner_secondary>
    19c4:	9e c0       	rjmp	.+316    	; 0x1b02 <handle_internal_commands+0x2d4>
		break;
	case '+':
		/* add device */
		stringToTwoUchars((char*) (&(buf[2])), &val, &val1);
    19c6:	8c e5       	ldi	r24, 0x5C	; 92
    19c8:	95 e0       	ldi	r25, 0x05	; 5
    19ca:	9e 01       	movw	r18, r28
    19cc:	2f 5b       	subi	r18, 0xBF	; 191
    19ce:	3f 4f       	sbci	r19, 0xFF	; 255
    19d0:	ae 01       	movw	r20, r28
    19d2:	4e 5b       	subi	r20, 0xBE	; 190
    19d4:	5f 4f       	sbci	r21, 0xFF	; 255
    19d6:	b9 01       	movw	r22, r18
    19d8:	0e 94 d5 0b 	call	0x17aa	; 0x17aa <stringToTwoUchars>
		sprintf(sbuf, "Add device, primary: %u , secondary: %u\n\r", val,
    19dc:	fe 01       	movw	r30, r28
    19de:	ef 5b       	subi	r30, 0xBF	; 191
    19e0:	ff 4f       	sbci	r31, 0xFF	; 255
    19e2:	80 81       	ld	r24, Z
    19e4:	28 2f       	mov	r18, r24
    19e6:	30 e0       	ldi	r19, 0x00	; 0
    19e8:	fe 01       	movw	r30, r28
    19ea:	ee 5b       	subi	r30, 0xBE	; 190
    19ec:	ff 4f       	sbci	r31, 0xFF	; 255
    19ee:	80 81       	ld	r24, Z
    19f0:	48 2f       	mov	r20, r24
    19f2:	50 e0       	ldi	r21, 0x00	; 0
    19f4:	8d b7       	in	r24, 0x3d	; 61
    19f6:	9e b7       	in	r25, 0x3e	; 62
    19f8:	08 97       	sbiw	r24, 0x08	; 8
    19fa:	0f b6       	in	r0, 0x3f	; 63
    19fc:	f8 94       	cli
    19fe:	9e bf       	out	0x3e, r25	; 62
    1a00:	0f be       	out	0x3f, r0	; 63
    1a02:	8d bf       	out	0x3d, r24	; 61
    1a04:	ed b7       	in	r30, 0x3d	; 61
    1a06:	fe b7       	in	r31, 0x3e	; 62
    1a08:	31 96       	adiw	r30, 0x01	; 1
    1a0a:	ce 01       	movw	r24, r28
    1a0c:	01 96       	adiw	r24, 0x01	; 1
    1a0e:	91 83       	std	Z+1, r25	; 0x01
    1a10:	80 83       	st	Z, r24
    1a12:	89 e4       	ldi	r24, 0x49	; 73
    1a14:	92 e0       	ldi	r25, 0x02	; 2
    1a16:	93 83       	std	Z+3, r25	; 0x03
    1a18:	82 83       	std	Z+2, r24	; 0x02
    1a1a:	35 83       	std	Z+5, r19	; 0x05
    1a1c:	24 83       	std	Z+4, r18	; 0x04
    1a1e:	57 83       	std	Z+7, r21	; 0x07
    1a20:	46 83       	std	Z+6, r20	; 0x06
    1a22:	0e 94 da 00 	call	0x1b4	; 0x1b4 <sprintf>
    1a26:	2d b7       	in	r18, 0x3d	; 61
    1a28:	3e b7       	in	r19, 0x3e	; 62
    1a2a:	28 5f       	subi	r18, 0xF8	; 248
    1a2c:	3f 4f       	sbci	r19, 0xFF	; 255
    1a2e:	0f b6       	in	r0, 0x3f	; 63
    1a30:	f8 94       	cli
    1a32:	3e bf       	out	0x3e, r19	; 62
    1a34:	0f be       	out	0x3f, r0	; 63
    1a36:	2d bf       	out	0x3d, r18	; 61
				val1);
		uart_puts(sbuf);
    1a38:	ce 01       	movw	r24, r28
    1a3a:	01 96       	adiw	r24, 0x01	; 1
    1a3c:	0e 94 5d 11 	call	0x22ba	; 0x22ba <uart_puts>
		gpib_add_partner_address(val, val1);
    1a40:	fe 01       	movw	r30, r28
    1a42:	ef 5b       	subi	r30, 0xBF	; 191
    1a44:	ff 4f       	sbci	r31, 0xFF	; 255
    1a46:	80 81       	ld	r24, Z
    1a48:	fe 01       	movw	r30, r28
    1a4a:	ee 5b       	subi	r30, 0xBE	; 190
    1a4c:	ff 4f       	sbci	r31, 0xFF	; 255
    1a4e:	90 81       	ld	r25, Z
    1a50:	69 2f       	mov	r22, r25
    1a52:	0e 94 36 0b 	call	0x166c	; 0x166c <gpib_add_partner_address>
    1a56:	55 c0       	rjmp	.+170    	; 0x1b02 <handle_internal_commands+0x2d4>
		break;
	case '-':
		/* add device */
		stringToTwoUchars((char*) (&(buf[2])), &val, &val1);
    1a58:	8c e5       	ldi	r24, 0x5C	; 92
    1a5a:	95 e0       	ldi	r25, 0x05	; 5
    1a5c:	9e 01       	movw	r18, r28
    1a5e:	2f 5b       	subi	r18, 0xBF	; 191
    1a60:	3f 4f       	sbci	r19, 0xFF	; 255
    1a62:	ae 01       	movw	r20, r28
    1a64:	4e 5b       	subi	r20, 0xBE	; 190
    1a66:	5f 4f       	sbci	r21, 0xFF	; 255
    1a68:	b9 01       	movw	r22, r18
    1a6a:	0e 94 d5 0b 	call	0x17aa	; 0x17aa <stringToTwoUchars>
		sprintf(sbuf, "Remove device, primary: %u , secondary: %u\n\r", val,
    1a6e:	fe 01       	movw	r30, r28
    1a70:	ef 5b       	subi	r30, 0xBF	; 191
    1a72:	ff 4f       	sbci	r31, 0xFF	; 255
    1a74:	80 81       	ld	r24, Z
    1a76:	28 2f       	mov	r18, r24
    1a78:	30 e0       	ldi	r19, 0x00	; 0
    1a7a:	fe 01       	movw	r30, r28
    1a7c:	ee 5b       	subi	r30, 0xBE	; 190
    1a7e:	ff 4f       	sbci	r31, 0xFF	; 255
    1a80:	80 81       	ld	r24, Z
    1a82:	48 2f       	mov	r20, r24
    1a84:	50 e0       	ldi	r21, 0x00	; 0
    1a86:	8d b7       	in	r24, 0x3d	; 61
    1a88:	9e b7       	in	r25, 0x3e	; 62
    1a8a:	08 97       	sbiw	r24, 0x08	; 8
    1a8c:	0f b6       	in	r0, 0x3f	; 63
    1a8e:	f8 94       	cli
    1a90:	9e bf       	out	0x3e, r25	; 62
    1a92:	0f be       	out	0x3f, r0	; 63
    1a94:	8d bf       	out	0x3d, r24	; 61
    1a96:	ed b7       	in	r30, 0x3d	; 61
    1a98:	fe b7       	in	r31, 0x3e	; 62
    1a9a:	31 96       	adiw	r30, 0x01	; 1
    1a9c:	ce 01       	movw	r24, r28
    1a9e:	01 96       	adiw	r24, 0x01	; 1
    1aa0:	91 83       	std	Z+1, r25	; 0x01
    1aa2:	80 83       	st	Z, r24
    1aa4:	83 e7       	ldi	r24, 0x73	; 115
    1aa6:	92 e0       	ldi	r25, 0x02	; 2
    1aa8:	93 83       	std	Z+3, r25	; 0x03
    1aaa:	82 83       	std	Z+2, r24	; 0x02
    1aac:	35 83       	std	Z+5, r19	; 0x05
    1aae:	24 83       	std	Z+4, r18	; 0x04
    1ab0:	57 83       	std	Z+7, r21	; 0x07
    1ab2:	46 83       	std	Z+6, r20	; 0x06
    1ab4:	0e 94 da 00 	call	0x1b4	; 0x1b4 <sprintf>
    1ab8:	2d b7       	in	r18, 0x3d	; 61
    1aba:	3e b7       	in	r19, 0x3e	; 62
    1abc:	28 5f       	subi	r18, 0xF8	; 248
    1abe:	3f 4f       	sbci	r19, 0xFF	; 255
    1ac0:	0f b6       	in	r0, 0x3f	; 63
    1ac2:	f8 94       	cli
    1ac4:	3e bf       	out	0x3e, r19	; 62
    1ac6:	0f be       	out	0x3f, r0	; 63
    1ac8:	2d bf       	out	0x3d, r18	; 61
				val1);
		uart_puts(sbuf);
    1aca:	ce 01       	movw	r24, r28
    1acc:	01 96       	adiw	r24, 0x01	; 1
    1ace:	0e 94 5d 11 	call	0x22ba	; 0x22ba <uart_puts>
		gpib_remove_partner_address(val, val1);
    1ad2:	fe 01       	movw	r30, r28
    1ad4:	ef 5b       	subi	r30, 0xBF	; 191
    1ad6:	ff 4f       	sbci	r31, 0xFF	; 255
    1ad8:	80 81       	ld	r24, Z
    1ada:	fe 01       	movw	r30, r28
    1adc:	ee 5b       	subi	r30, 0xBE	; 190
    1ade:	ff 4f       	sbci	r31, 0xFF	; 255
    1ae0:	90 81       	ld	r25, Z
    1ae2:	69 2f       	mov	r22, r25
    1ae4:	0e 94 7f 0b 	call	0x16fe	; 0x16fe <gpib_remove_partner_address>
    1ae8:	0c c0       	rjmp	.+24     	; 0x1b02 <handle_internal_commands+0x2d4>
		break;
	case 'h':
		/* print some usage infos */
		printHelp();
    1aea:	0e 94 c4 0f 	call	0x1f88	; 0x1f88 <printHelp>
    1aee:	09 c0       	rjmp	.+18     	; 0x1b02 <handle_internal_commands+0x2d4>
		break;
	case 'i':
		gpib_info();
    1af0:	0e 94 77 08 	call	0x10ee	; 0x10ee <gpib_info>
    1af4:	06 c0       	rjmp	.+12     	; 0x1b02 <handle_internal_commands+0x2d4>
		break;
	default:
		uart_puts("unknown command\n\r");
    1af6:	80 ea       	ldi	r24, 0xA0	; 160
    1af8:	92 e0       	ldi	r25, 0x02	; 2
    1afa:	0e 94 5d 11 	call	0x22ba	; 0x22ba <uart_puts>
		printHelp();
    1afe:	0e 94 c4 0f 	call	0x1f88	; 0x1f88 <printHelp>
		break;
	}
}
    1b02:	ca 5b       	subi	r28, 0xBA	; 186
    1b04:	df 4f       	sbci	r29, 0xFF	; 255
    1b06:	0f b6       	in	r0, 0x3f	; 63
    1b08:	f8 94       	cli
    1b0a:	de bf       	out	0x3e, r29	; 62
    1b0c:	0f be       	out	0x3f, r0	; 63
    1b0e:	cd bf       	out	0x3d, r28	; 61
    1b10:	cf 91       	pop	r28
    1b12:	df 91       	pop	r29
    1b14:	08 95       	ret

00001b16 <send_command>:
/**
 * Sends a command.
 *
 * Returns 1 if command is a query, 0 otherwise.
 */
uchar send_command(uchar *commandString) {
    1b16:	df 93       	push	r29
    1b18:	cf 93       	push	r28
    1b1a:	cd b7       	in	r28, 0x3d	; 61
    1b1c:	de b7       	in	r29, 0x3e	; 62
    1b1e:	2b 97       	sbiw	r28, 0x0b	; 11
    1b20:	0f b6       	in	r0, 0x3f	; 63
    1b22:	f8 94       	cli
    1b24:	de bf       	out	0x3e, r29	; 62
    1b26:	0f be       	out	0x3f, r0	; 63
    1b28:	cd bf       	out	0x3d, r28	; 61
    1b2a:	9b 87       	std	Y+11, r25	; 0x0b
    1b2c:	8a 87       	std	Y+10, r24	; 0x0a
	uchar controlString[8];
	uchar is_query;

	// send UNT and UNL commands (unlisten and untalk)
	// effect: all talker stop talking and all listeners stop listening
	controlString[0] = G_CMD_UNT;
    1b2e:	8f e5       	ldi	r24, 0x5F	; 95
    1b30:	8a 83       	std	Y+2, r24	; 0x02
	gpib_cmd(controlString, 1);
    1b32:	ce 01       	movw	r24, r28
    1b34:	02 96       	adiw	r24, 0x02	; 2
    1b36:	61 e0       	ldi	r22, 0x01	; 1
    1b38:	70 e0       	ldi	r23, 0x00	; 0
    1b3a:	0e 94 a3 05 	call	0xb46	; 0xb46 <gpib_cmd>
	controlString[0] = G_CMD_UNL;
    1b3e:	8f e3       	ldi	r24, 0x3F	; 63
    1b40:	8a 83       	std	Y+2, r24	; 0x02
	gpib_cmd(controlString, 1);
    1b42:	ce 01       	movw	r24, r28
    1b44:	02 96       	adiw	r24, 0x02	; 2
    1b46:	61 e0       	ldi	r22, 0x01	; 1
    1b48:	70 e0       	ldi	r23, 0x00	; 0
    1b4a:	0e 94 a3 05 	call	0xb46	; 0xb46 <gpib_cmd>

	// set device to listener mode
	controlString[0] = address2ListenerAddress(gpib_get_partner_pad());
    1b4e:	0e 94 e5 0a 	call	0x15ca	; 0x15ca <gpib_get_partner_pad>
    1b52:	80 5e       	subi	r24, 0xE0	; 224
    1b54:	8a 83       	std	Y+2, r24	; 0x02
	gpib_cmd(controlString, 1);
    1b56:	ce 01       	movw	r24, r28
    1b58:	02 96       	adiw	r24, 0x02	; 2
    1b5a:	61 e0       	ldi	r22, 0x01	; 1
    1b5c:	70 e0       	ldi	r23, 0x00	; 0
    1b5e:	0e 94 a3 05 	call	0xb46	; 0xb46 <gpib_cmd>
	// send secondary address if required
	if (gpib_get_partner_sad() != ADDRESS_NOT_SET) {
    1b62:	0e 94 ee 0a 	call	0x15dc	; 0x15dc <gpib_get_partner_sad>
    1b66:	8f 3f       	cpi	r24, 0xFF	; 255
    1b68:	51 f0       	breq	.+20     	; 0x1b7e <send_command+0x68>
		controlString[0] = secondaryAdressToAdressByte(gpib_get_partner_sad());
    1b6a:	0e 94 ee 0a 	call	0x15dc	; 0x15dc <gpib_get_partner_sad>
    1b6e:	80 66       	ori	r24, 0x60	; 96
    1b70:	8a 83       	std	Y+2, r24	; 0x02
		gpib_cmd(controlString, 1);
    1b72:	ce 01       	movw	r24, r28
    1b74:	02 96       	adiw	r24, 0x02	; 2
    1b76:	61 e0       	ldi	r22, 0x01	; 1
    1b78:	70 e0       	ldi	r23, 0x00	; 0
    1b7a:	0e 94 a3 05 	call	0xb46	; 0xb46 <gpib_cmd>
	}

	// set myself (controller) to talker mode
	controlString[0] = address2TalkerAddress(gpib_get_address());
    1b7e:	0e 94 f7 0a 	call	0x15ee	; 0x15ee <gpib_get_address>
    1b82:	80 5c       	subi	r24, 0xC0	; 192
    1b84:	8a 83       	std	Y+2, r24	; 0x02
	gpib_cmd(controlString, 1);
    1b86:	ce 01       	movw	r24, r28
    1b88:	02 96       	adiw	r24, 0x02	; 2
    1b8a:	61 e0       	ldi	r22, 0x01	; 1
    1b8c:	70 e0       	ldi	r23, 0x00	; 0
    1b8e:	0e 94 a3 05 	call	0xb46	; 0xb46 <gpib_cmd>
	//uart_puts("\n\rcommand: ");
	//uart_puts((char*) commandString);
	//uart_puts("\n\r");
	// gpib bus write
	// put out command to listeners
	gpib_write(commandString, 0);
    1b92:	8a 85       	ldd	r24, Y+10	; 0x0a
    1b94:	9b 85       	ldd	r25, Y+11	; 0x0b
    1b96:	60 e0       	ldi	r22, 0x00	; 0
    1b98:	70 e0       	ldi	r23, 0x00	; 0
    1b9a:	0e 94 8a 05 	call	0xb14	; 0xb14 <gpib_write>

	// check if query or command only
	if (strchr((char*) commandString, '?') != NULL) {
    1b9e:	8a 85       	ldd	r24, Y+10	; 0x0a
    1ba0:	9b 85       	ldd	r25, Y+11	; 0x0b
    1ba2:	6f e3       	ldi	r22, 0x3F	; 63
    1ba4:	70 e0       	ldi	r23, 0x00	; 0
    1ba6:	0e 94 8c 00 	call	0x118	; 0x118 <strchr>
    1baa:	00 97       	sbiw	r24, 0x00	; 0
    1bac:	19 f0       	breq	.+6      	; 0x1bb4 <send_command+0x9e>
		//uart_puts("Query. Will check for answer.\n\r");
		is_query = 1;
    1bae:	81 e0       	ldi	r24, 0x01	; 1
    1bb0:	89 83       	std	Y+1, r24	; 0x01
    1bb2:	01 c0       	rjmp	.+2      	; 0x1bb6 <send_command+0xa0>
	} else {
		//uart_puts("Command only.\n\r");
		is_query = 0;
    1bb4:	19 82       	std	Y+1, r1	; 0x01
	}
	return is_query;
    1bb6:	89 81       	ldd	r24, Y+1	; 0x01
}
    1bb8:	2b 96       	adiw	r28, 0x0b	; 11
    1bba:	0f b6       	in	r0, 0x3f	; 63
    1bbc:	f8 94       	cli
    1bbe:	de bf       	out	0x3e, r29	; 62
    1bc0:	0f be       	out	0x3f, r0	; 63
    1bc2:	cd bf       	out	0x3d, r28	; 61
    1bc4:	cf 91       	pop	r28
    1bc6:	df 91       	pop	r29
    1bc8:	08 95       	ret

00001bca <receiveAnswer>:

/**
 * Receives answer after command was sent.
 */
void receiveAnswer() {
    1bca:	df 93       	push	r29
    1bcc:	cf 93       	push	r28
    1bce:	cd b7       	in	r28, 0x3d	; 61
    1bd0:	de b7       	in	r29, 0x3e	; 62
    1bd2:	2a 97       	sbiw	r28, 0x0a	; 10
    1bd4:	0f b6       	in	r0, 0x3f	; 63
    1bd6:	f8 94       	cli
    1bd8:	de bf       	out	0x3e, r29	; 62
    1bda:	0f be       	out	0x3f, r0	; 63
    1bdc:	cd bf       	out	0x3d, r28	; 61
	uchar controlString[8];
	uchar b, e;

	// UNT and UNL
	controlString[0] = G_CMD_UNT;
    1bde:	8f e5       	ldi	r24, 0x5F	; 95
    1be0:	8a 83       	std	Y+2, r24	; 0x02
	gpib_cmd(controlString, 1);
    1be2:	ce 01       	movw	r24, r28
    1be4:	02 96       	adiw	r24, 0x02	; 2
    1be6:	61 e0       	ldi	r22, 0x01	; 1
    1be8:	70 e0       	ldi	r23, 0x00	; 0
    1bea:	0e 94 a3 05 	call	0xb46	; 0xb46 <gpib_cmd>
	controlString[0] = G_CMD_UNL;
    1bee:	8f e3       	ldi	r24, 0x3F	; 63
    1bf0:	8a 83       	std	Y+2, r24	; 0x02
	gpib_cmd(controlString, 1);
    1bf2:	ce 01       	movw	r24, r28
    1bf4:	02 96       	adiw	r24, 0x02	; 2
    1bf6:	61 e0       	ldi	r22, 0x01	; 1
    1bf8:	70 e0       	ldi	r23, 0x00	; 0
    1bfa:	0e 94 a3 05 	call	0xb46	; 0xb46 <gpib_cmd>

	// set myself (controller) to listener mode
	controlString[0] = address2ListenerAddress(gpib_get_address());
    1bfe:	0e 94 f7 0a 	call	0x15ee	; 0x15ee <gpib_get_address>
    1c02:	80 5e       	subi	r24, 0xE0	; 224
    1c04:	8a 83       	std	Y+2, r24	; 0x02
	gpib_cmd(controlString, 1);
    1c06:	ce 01       	movw	r24, r28
    1c08:	02 96       	adiw	r24, 0x02	; 2
    1c0a:	61 e0       	ldi	r22, 0x01	; 1
    1c0c:	70 e0       	ldi	r23, 0x00	; 0
    1c0e:	0e 94 a3 05 	call	0xb46	; 0xb46 <gpib_cmd>

	// set device to talker mode
	controlString[0] = address2TalkerAddress(gpib_get_partner_pad());
    1c12:	0e 94 e5 0a 	call	0x15ca	; 0x15ca <gpib_get_partner_pad>
    1c16:	80 5c       	subi	r24, 0xC0	; 192
    1c18:	8a 83       	std	Y+2, r24	; 0x02
	gpib_cmd(controlString, 1);
    1c1a:	ce 01       	movw	r24, r28
    1c1c:	02 96       	adiw	r24, 0x02	; 2
    1c1e:	61 e0       	ldi	r22, 0x01	; 1
    1c20:	70 e0       	ldi	r23, 0x00	; 0
    1c22:	0e 94 a3 05 	call	0xb46	; 0xb46 <gpib_cmd>
	// secondary address if required
	if (gpib_get_partner_sad() != ADDRESS_NOT_SET) {
    1c26:	0e 94 ee 0a 	call	0x15dc	; 0x15dc <gpib_get_partner_sad>
    1c2a:	8f 3f       	cpi	r24, 0xFF	; 255
    1c2c:	51 f0       	breq	.+20     	; 0x1c42 <receiveAnswer+0x78>
		controlString[0] = secondaryAdressToAdressByte(gpib_get_partner_sad());
    1c2e:	0e 94 ee 0a 	call	0x15dc	; 0x15dc <gpib_get_partner_sad>
    1c32:	80 66       	ori	r24, 0x60	; 96
    1c34:	8a 83       	std	Y+2, r24	; 0x02
		gpib_cmd(controlString, 1);
    1c36:	ce 01       	movw	r24, r28
    1c38:	02 96       	adiw	r24, 0x02	; 2
    1c3a:	61 e0       	ldi	r22, 0x01	; 1
    1c3c:	70 e0       	ldi	r23, 0x00	; 0
    1c3e:	0e 94 a3 05 	call	0xb46	; 0xb46 <gpib_cmd>
	}

	// read the answer until EOI is detected (then e becomes true)
	do {
		// gpib bus receive
		e = gpib_receive(&b);
    1c42:	ce 01       	movw	r24, r28
    1c44:	0a 96       	adiw	r24, 0x0a	; 10
    1c46:	0e 94 09 04 	call	0x812	; 0x812 <gpib_receive>
    1c4a:	89 83       	std	Y+1, r24	; 0x01
		// write out character
		uart_putc(b);
    1c4c:	8a 85       	ldd	r24, Y+10	; 0x0a
    1c4e:	0e 94 36 11 	call	0x226c	; 0x226c <uart_putc>
		//sprintf((char*)buf,"%02x - %c\n\r", b, b);
		//uart_puts((char*)buf);
	} while (!e);
    1c52:	89 81       	ldd	r24, Y+1	; 0x01
    1c54:	88 23       	and	r24, r24
    1c56:	a9 f3       	breq	.-22     	; 0x1c42 <receiveAnswer+0x78>

	// send UNT and UNL commands (unlisten and untalk)
	// effect: all talker stop talking and all listeners stop listening
	controlString[0] = G_CMD_UNT;
    1c58:	8f e5       	ldi	r24, 0x5F	; 95
    1c5a:	8a 83       	std	Y+2, r24	; 0x02
	gpib_cmd(controlString, 1);
    1c5c:	ce 01       	movw	r24, r28
    1c5e:	02 96       	adiw	r24, 0x02	; 2
    1c60:	61 e0       	ldi	r22, 0x01	; 1
    1c62:	70 e0       	ldi	r23, 0x00	; 0
    1c64:	0e 94 a3 05 	call	0xb46	; 0xb46 <gpib_cmd>
	controlString[0] = G_CMD_UNL;
    1c68:	8f e3       	ldi	r24, 0x3F	; 63
    1c6a:	8a 83       	std	Y+2, r24	; 0x02
	gpib_cmd(controlString, 1);
    1c6c:	ce 01       	movw	r24, r28
    1c6e:	02 96       	adiw	r24, 0x02	; 2
    1c70:	61 e0       	ldi	r22, 0x01	; 1
    1c72:	70 e0       	ldi	r23, 0x00	; 0
    1c74:	0e 94 a3 05 	call	0xb46	; 0xb46 <gpib_cmd>
}
    1c78:	2a 96       	adiw	r28, 0x0a	; 10
    1c7a:	0f b6       	in	r0, 0x3f	; 63
    1c7c:	f8 94       	cli
    1c7e:	de bf       	out	0x3e, r29	; 62
    1c80:	0f be       	out	0x3f, r0	; 63
    1c82:	cd bf       	out	0x3d, r28	; 61
    1c84:	cf 91       	pop	r28
    1c86:	df 91       	pop	r29
    1c88:	08 95       	ret

00001c8a <srq_occured>:

/**
 * Check if a SRQ occured
 */
uchar srq_occured(int* old_time) {
    1c8a:	df 93       	push	r29
    1c8c:	cf 93       	push	r28
    1c8e:	00 d0       	rcall	.+0      	; 0x1c90 <srq_occured+0x6>
    1c90:	0f 92       	push	r0
    1c92:	cd b7       	in	r28, 0x3d	; 61
    1c94:	de b7       	in	r29, 0x3e	; 62
    1c96:	9b 83       	std	Y+3, r25	; 0x03
    1c98:	8a 83       	std	Y+2, r24	; 0x02
	uchar srq = 0;
    1c9a:	19 82       	std	Y+1, r1	; 0x01
	if (*old_time == 0) {
    1c9c:	ea 81       	ldd	r30, Y+2	; 0x02
    1c9e:	fb 81       	ldd	r31, Y+3	; 0x03
    1ca0:	80 81       	ld	r24, Z
    1ca2:	91 81       	ldd	r25, Z+1	; 0x01
    1ca4:	00 97       	sbiw	r24, 0x00	; 0
    1ca6:	49 f4       	brne	.+18     	; 0x1cba <srq_occured+0x30>
		// old_time value initialization on first call with value s
		*old_time = s;
    1ca8:	80 91 ab 05 	lds	r24, 0x05AB
    1cac:	88 2f       	mov	r24, r24
    1cae:	90 e0       	ldi	r25, 0x00	; 0
    1cb0:	ea 81       	ldd	r30, Y+2	; 0x02
    1cb2:	fb 81       	ldd	r31, Y+3	; 0x03
    1cb4:	91 83       	std	Z+1, r25	; 0x01
    1cb6:	80 83       	st	Z, r24
    1cb8:	1e c0       	rjmp	.+60     	; 0x1cf6 <srq_occured+0x6c>
	} else {
		if (s > *old_time) {
    1cba:	80 91 ab 05 	lds	r24, 0x05AB
    1cbe:	28 2f       	mov	r18, r24
    1cc0:	30 e0       	ldi	r19, 0x00	; 0
    1cc2:	ea 81       	ldd	r30, Y+2	; 0x02
    1cc4:	fb 81       	ldd	r31, Y+3	; 0x03
    1cc6:	80 81       	ld	r24, Z
    1cc8:	91 81       	ldd	r25, Z+1	; 0x01
    1cca:	82 17       	cp	r24, r18
    1ccc:	93 07       	cpc	r25, r19
    1cce:	9c f4       	brge	.+38     	; 0x1cf6 <srq_occured+0x6c>
			// some time has passed - check if srq was set
			srq = bit_is_clear(PIND, G_SRQ);
    1cd0:	e0 e3       	ldi	r30, 0x30	; 48
    1cd2:	f0 e0       	ldi	r31, 0x00	; 0
    1cd4:	80 81       	ld	r24, Z
    1cd6:	88 2f       	mov	r24, r24
    1cd8:	90 e0       	ldi	r25, 0x00	; 0
    1cda:	80 74       	andi	r24, 0x40	; 64
    1cdc:	90 70       	andi	r25, 0x00	; 0
    1cde:	19 82       	std	Y+1, r1	; 0x01
    1ce0:	00 97       	sbiw	r24, 0x00	; 0
    1ce2:	11 f4       	brne	.+4      	; 0x1ce8 <srq_occured+0x5e>
    1ce4:	81 e0       	ldi	r24, 0x01	; 1
    1ce6:	89 83       	std	Y+1, r24	; 0x01
			if (srq)
    1ce8:	89 81       	ldd	r24, Y+1	; 0x01
    1cea:	88 23       	and	r24, r24
    1cec:	21 f0       	breq	.+8      	; 0x1cf6 <srq_occured+0x6c>
				uart_puts("\n\rSRQ detected.\n\r");
    1cee:	82 eb       	ldi	r24, 0xB2	; 178
    1cf0:	92 e0       	ldi	r25, 0x02	; 2
    1cf2:	0e 94 5d 11 	call	0x22ba	; 0x22ba <uart_puts>
		}
	}
	return srq;
    1cf6:	89 81       	ldd	r24, Y+1	; 0x01
}
    1cf8:	0f 90       	pop	r0
    1cfa:	0f 90       	pop	r0
    1cfc:	0f 90       	pop	r0
    1cfe:	cf 91       	pop	r28
    1d00:	df 91       	pop	r29
    1d02:	08 95       	ret

00001d04 <handle_srq>:

/**
 * Handles SRQs by doing serial poll
 *
 */
uchar handle_srq(uchar *buf, int *buf_ptr) {
    1d04:	df 93       	push	r29
    1d06:	cf 93       	push	r28
    1d08:	00 d0       	rcall	.+0      	; 0x1d0a <handle_srq+0x6>
    1d0a:	00 d0       	rcall	.+0      	; 0x1d0c <handle_srq+0x8>
    1d0c:	0f 92       	push	r0
    1d0e:	cd b7       	in	r28, 0x3d	; 61
    1d10:	de b7       	in	r29, 0x3e	; 62
    1d12:	9b 83       	std	Y+3, r25	; 0x03
    1d14:	8a 83       	std	Y+2, r24	; 0x02
    1d16:	7d 83       	std	Y+5, r23	; 0x05
    1d18:	6c 83       	std	Y+4, r22	; 0x04
	uchar command_ready = 0;
    1d1a:	19 82       	std	Y+1, r1	; 0x01

	// handle srq with serial poll
	// TODO: we cannot handle SRQs from devices with secondary addresses!
	gpib_set_partner_address(gpib_serial_poll(), ADDRESS_NOT_SET);
    1d1c:	0e 94 ce 09 	call	0x139c	; 0x139c <gpib_serial_poll>
    1d20:	6f ef       	ldi	r22, 0xFF	; 255
    1d22:	0e 94 c6 0a 	call	0x158c	; 0x158c <gpib_set_partner_address>

	if (gpib_get_flavour() == FLAVOUR_TEK) {
    1d26:	0e 94 0d 0b 	call	0x161a	; 0x161a <gpib_get_flavour>
    1d2a:	81 30       	cpi	r24, 0x01	; 1
    1d2c:	79 f5       	brne	.+94     	; 0x1d8c <handle_srq+0x88>
		// Tek: check status for reason
		buf[0] = 'E';
    1d2e:	ea 81       	ldd	r30, Y+2	; 0x02
    1d30:	fb 81       	ldd	r31, Y+3	; 0x03
    1d32:	85 e4       	ldi	r24, 0x45	; 69
    1d34:	80 83       	st	Z, r24
		buf[1] = 'V';
    1d36:	8a 81       	ldd	r24, Y+2	; 0x02
    1d38:	9b 81       	ldd	r25, Y+3	; 0x03
    1d3a:	fc 01       	movw	r30, r24
    1d3c:	31 96       	adiw	r30, 0x01	; 1
    1d3e:	86 e5       	ldi	r24, 0x56	; 86
    1d40:	80 83       	st	Z, r24
		buf[2] = 'E';
    1d42:	8a 81       	ldd	r24, Y+2	; 0x02
    1d44:	9b 81       	ldd	r25, Y+3	; 0x03
    1d46:	fc 01       	movw	r30, r24
    1d48:	32 96       	adiw	r30, 0x02	; 2
    1d4a:	85 e4       	ldi	r24, 0x45	; 69
    1d4c:	80 83       	st	Z, r24
		buf[3] = 'N';
    1d4e:	8a 81       	ldd	r24, Y+2	; 0x02
    1d50:	9b 81       	ldd	r25, Y+3	; 0x03
    1d52:	fc 01       	movw	r30, r24
    1d54:	33 96       	adiw	r30, 0x03	; 3
    1d56:	8e e4       	ldi	r24, 0x4E	; 78
    1d58:	80 83       	st	Z, r24
		buf[4] = 'T';
    1d5a:	8a 81       	ldd	r24, Y+2	; 0x02
    1d5c:	9b 81       	ldd	r25, Y+3	; 0x03
    1d5e:	fc 01       	movw	r30, r24
    1d60:	34 96       	adiw	r30, 0x04	; 4
    1d62:	84 e5       	ldi	r24, 0x54	; 84
    1d64:	80 83       	st	Z, r24
		buf[5] = '?';
    1d66:	8a 81       	ldd	r24, Y+2	; 0x02
    1d68:	9b 81       	ldd	r25, Y+3	; 0x03
    1d6a:	fc 01       	movw	r30, r24
    1d6c:	35 96       	adiw	r30, 0x05	; 5
    1d6e:	8f e3       	ldi	r24, 0x3F	; 63
    1d70:	80 83       	st	Z, r24
		buf[6] = '\0';
    1d72:	8a 81       	ldd	r24, Y+2	; 0x02
    1d74:	9b 81       	ldd	r25, Y+3	; 0x03
    1d76:	fc 01       	movw	r30, r24
    1d78:	36 96       	adiw	r30, 0x06	; 6
    1d7a:	10 82       	st	Z, r1
		*buf_ptr = 6;
    1d7c:	ec 81       	ldd	r30, Y+4	; 0x04
    1d7e:	fd 81       	ldd	r31, Y+5	; 0x05
    1d80:	86 e0       	ldi	r24, 0x06	; 6
    1d82:	90 e0       	ldi	r25, 0x00	; 0
    1d84:	91 83       	std	Z+1, r25	; 0x01
    1d86:	80 83       	st	Z, r24
		command_ready = 1;
    1d88:	81 e0       	ldi	r24, 0x01	; 1
    1d8a:	89 83       	std	Y+1, r24	; 0x01
	}
	return command_ready;
    1d8c:	89 81       	ldd	r24, Y+1	; 0x01
}
    1d8e:	0f 90       	pop	r0
    1d90:	0f 90       	pop	r0
    1d92:	0f 90       	pop	r0
    1d94:	0f 90       	pop	r0
    1d96:	0f 90       	pop	r0
    1d98:	cf 91       	pop	r28
    1d9a:	df 91       	pop	r29
    1d9c:	08 95       	ret

00001d9e <main>:
 * \brief Implementation of GPIB controller. Reads a command from RS232, sends it via bus.
 * If The command contains a '?', an answer from the device is expected and read in. The
 * answer then is printed out. If an SRQ occured, a serial poll is initiated.
 * 
 */
int main(void) {
    1d9e:	df 93       	push	r29
    1da0:	cf 93       	push	r28
    1da2:	00 d0       	rcall	.+0      	; 0x1da4 <main+0x6>
    1da4:	00 d0       	rcall	.+0      	; 0x1da6 <main+0x8>
    1da6:	0f 92       	push	r0
    1da8:	cd b7       	in	r28, 0x3d	; 61
    1daa:	de b7       	in	r29, 0x3e	; 62
	int old_time = 0;
    1dac:	1d 82       	std	Y+5, r1	; 0x05
    1dae:	1c 82       	std	Y+4, r1	; 0x04
	uchar is_query = 0;
    1db0:	1b 82       	std	Y+3, r1	; 0x03
	uchar command_ready = 0;
    1db2:	1a 82       	std	Y+2, r1	; 0x02
	uchar do_prompt = 1;
    1db4:	81 e0       	ldi	r24, 0x01	; 1
    1db6:	89 83       	std	Y+1, r24	; 0x01

	/*
	 *  Initialize UART library, pass baudrate and avr cpu clock 
	 *  with the macro UART_BAUD_SELECT()
	 */DI();
    1db8:	8c e0       	ldi	r24, 0x0C	; 12
    1dba:	90 e0       	ldi	r25, 0x00	; 0
    1dbc:	0e 94 cb 10 	call	0x2196	; 0x2196 <uart_init>

	/*
	 * now enable interrupt, since UART and TIMER library is interrupt controlled
	 */sei();
    1dc0:	78 94       	sei

	/** print some usage infos */
	printHelp();
    1dc2:	0e 94 c4 0f 	call	0x1f88	; 0x1f88 <printHelp>
	/*
	 * WRITE: Controller talks and listens
	 */

	// init timer for timeout detection
	timer16_init();
    1dc6:	0e 94 29 10 	call	0x2052	; 0x2052 <timer16_init>

	// init gpib lines
	gpib_init();
    1dca:	0e 94 b2 03 	call	0x764	; 0x764 <gpib_init>
	// init controller part - assign bus 
	gpib_controller_assign(0x00);
    1dce:	80 e0       	ldi	r24, 0x00	; 0
    1dd0:	0e 94 f0 04 	call	0x9e0	; 0x9e0 <gpib_controller_assign>
	 * 3. if command was a query, read the answer from device (become listener and set device to talker)
	 * 	4. check if SRQ occured and handle that
	 */
	for (;;) {

		if (do_prompt) {
    1dd4:	89 81       	ldd	r24, Y+1	; 0x01
    1dd6:	88 23       	and	r24, r24
    1dd8:	29 f0       	breq	.+10     	; 0x1de4 <main+0x46>
			uart_puts("> ");
    1dda:	84 ec       	ldi	r24, 0xC4	; 196
    1ddc:	92 e0       	ldi	r25, 0x02	; 2
    1dde:	0e 94 5d 11 	call	0x22ba	; 0x22ba <uart_puts>
			do_prompt = 0;
    1de2:	19 82       	std	Y+1, r1	; 0x01
		}
		// input processing via rs232
		// command_ready may already been set by SRQ that occured before
		if (!command_ready)
    1de4:	8a 81       	ldd	r24, Y+2	; 0x02
    1de6:	88 23       	and	r24, r24
    1de8:	19 f4       	brne	.+6      	; 0x1df0 <main+0x52>
			command_ready = input_process();
    1dea:	0e 94 4f 0f 	call	0x1e9e	; 0x1e9e <input_process>
    1dee:	8a 83       	std	Y+2, r24	; 0x02

		if (command_ready) {
    1df0:	8a 81       	ldd	r24, Y+2	; 0x02
    1df2:	88 23       	and	r24, r24
    1df4:	21 f0       	breq	.+8      	; 0x1dfe <main+0x60>
			uart_puts("\n\r");
    1df6:	87 ec       	ldi	r24, 0xC7	; 199
    1df8:	92 e0       	ldi	r25, 0x02	; 2
    1dfa:	0e 94 5d 11 	call	0x22ba	; 0x22ba <uart_puts>
		}

		// check for internal commands
		if (command_ready && buf[0] == '.') {
    1dfe:	8a 81       	ldd	r24, Y+2	; 0x02
    1e00:	88 23       	and	r24, r24
    1e02:	81 f0       	breq	.+32     	; 0x1e24 <main+0x86>
    1e04:	80 91 5a 05 	lds	r24, 0x055A
    1e08:	8e 32       	cpi	r24, 0x2E	; 46
    1e0a:	61 f4       	brne	.+24     	; 0x1e24 <main+0x86>
			// all internal cmds start with a '.'
			//uart_puts("\n\rInternal command: ");
			//uart_puts((char*) buf);
			//uart_puts("\n\r");
			handle_internal_commands(buf);
    1e0c:	8a e5       	ldi	r24, 0x5A	; 90
    1e0e:	95 e0       	ldi	r25, 0x05	; 5
    1e10:	0e 94 17 0c 	call	0x182e	; 0x182e <handle_internal_commands>
			// reset local vars for command string reading
			buf_ptr = 0;
    1e14:	10 92 b0 04 	sts	0x04B0, r1
    1e18:	10 92 af 04 	sts	0x04AF, r1
			command_ready = 0;
    1e1c:	1a 82       	std	Y+2, r1	; 0x02
			do_prompt = 1;
    1e1e:	81 e0       	ldi	r24, 0x01	; 1
    1e20:	89 83       	std	Y+1, r24	; 0x01
			is_query = 0;
    1e22:	1b 82       	std	Y+3, r1	; 0x03
		}

		// GPIB command. Check if a partner was defined.
		if (command_ready && (gpib_get_partner_pad() == ADDRESS_NOT_SET)) {
    1e24:	8a 81       	ldd	r24, Y+2	; 0x02
    1e26:	88 23       	and	r24, r24
    1e28:	79 f0       	breq	.+30     	; 0x1e48 <main+0xaa>
    1e2a:	0e 94 e5 0a 	call	0x15ca	; 0x15ca <gpib_get_partner_pad>
    1e2e:	8f 3f       	cpi	r24, 0xFF	; 255
    1e30:	59 f4       	brne	.+22     	; 0x1e48 <main+0xaa>
			uart_puts("Device address is not set. Will not send commands.\n\r");
    1e32:	8a ec       	ldi	r24, 0xCA	; 202
    1e34:	92 e0       	ldi	r25, 0x02	; 2
    1e36:	0e 94 5d 11 	call	0x22ba	; 0x22ba <uart_puts>
			// reset local vars for command string reading
			command_ready = 0;
    1e3a:	1a 82       	std	Y+2, r1	; 0x02
			buf_ptr = 0;
    1e3c:	10 92 b0 04 	sts	0x04B0, r1
    1e40:	10 92 af 04 	sts	0x04AF, r1
			do_prompt = 1;
    1e44:	81 e0       	ldi	r24, 0x01	; 1
    1e46:	89 83       	std	Y+1, r24	; 0x01
		}

		// GPIB command and valid partner. Send the command.
		if (command_ready) {
    1e48:	8a 81       	ldd	r24, Y+2	; 0x02
    1e4a:	88 23       	and	r24, r24
    1e4c:	61 f0       	breq	.+24     	; 0x1e66 <main+0xc8>
			//uart_puts("\n\rGPIB command: ");
			//uart_puts((char*) buf);
			//uart_puts("\n\r");
			is_query = send_command(buf);
    1e4e:	8a e5       	ldi	r24, 0x5A	; 90
    1e50:	95 e0       	ldi	r25, 0x05	; 5
    1e52:	0e 94 8b 0d 	call	0x1b16	; 0x1b16 <send_command>
    1e56:	8b 83       	std	Y+3, r24	; 0x03
			// reset local vars for command string reading
			command_ready = 0;
    1e58:	1a 82       	std	Y+2, r1	; 0x02
			buf_ptr = 0;
    1e5a:	10 92 b0 04 	sts	0x04B0, r1
    1e5e:	10 92 af 04 	sts	0x04AF, r1
			do_prompt = 1;
    1e62:	81 e0       	ldi	r24, 0x01	; 1
    1e64:	89 83       	std	Y+1, r24	; 0x01
		}

		// if we sent a query, read the answer
		if (is_query) {
    1e66:	8b 81       	ldd	r24, Y+3	; 0x03
    1e68:	88 23       	and	r24, r24
    1e6a:	49 f0       	breq	.+18     	; 0x1e7e <main+0xe0>
			receiveAnswer();
    1e6c:	0e 94 e5 0d 	call	0x1bca	; 0x1bca <receiveAnswer>
			// reset for next command
			is_query = 0;
    1e70:	1b 82       	std	Y+3, r1	; 0x03
			// some devices do not send cr,lf at command end, so create it always itself
			uart_puts("\n\r");
    1e72:	87 ec       	ldi	r24, 0xC7	; 199
    1e74:	92 e0       	ldi	r25, 0x02	; 2
    1e76:	0e 94 5d 11 	call	0x22ba	; 0x22ba <uart_puts>
			do_prompt = 1;
    1e7a:	81 e0       	ldi	r24, 0x01	; 1
    1e7c:	89 83       	std	Y+1, r24	; 0x01
		}

		// SRQ detection - do this every time when time value s has changed
		// s is incremented every second. So we check once a second.
		if (srq_occured(&old_time)) {
    1e7e:	ce 01       	movw	r24, r28
    1e80:	04 96       	adiw	r24, 0x04	; 4
    1e82:	0e 94 45 0e 	call	0x1c8a	; 0x1c8a <srq_occured>
    1e86:	88 23       	and	r24, r24
    1e88:	09 f4       	brne	.+2      	; 0x1e8c <main+0xee>
    1e8a:	a4 cf       	rjmp	.-184    	; 0x1dd4 <main+0x36>
			command_ready = handle_srq(buf, &buf_ptr);
    1e8c:	8a e5       	ldi	r24, 0x5A	; 90
    1e8e:	95 e0       	ldi	r25, 0x05	; 5
    1e90:	2f ea       	ldi	r18, 0xAF	; 175
    1e92:	34 e0       	ldi	r19, 0x04	; 4
    1e94:	b9 01       	movw	r22, r18
    1e96:	0e 94 82 0e 	call	0x1d04	; 0x1d04 <handle_srq>
    1e9a:	8a 83       	std	Y+2, r24	; 0x02
    1e9c:	9b cf       	rjmp	.-202    	; 0x1dd4 <main+0x36>

00001e9e <input_process>:
 * Processing user input
 * \brief Read in user input via rs232 using peter fleurys UART library.
 * \returns The character read in
 */

uchar input_process(void) {
    1e9e:	df 93       	push	r29
    1ea0:	cf 93       	push	r28
    1ea2:	00 d0       	rcall	.+0      	; 0x1ea4 <input_process+0x6>
    1ea4:	00 d0       	rcall	.+0      	; 0x1ea6 <input_process+0x8>
    1ea6:	0f 92       	push	r0
    1ea8:	cd b7       	in	r28, 0x3d	; 61
    1eaa:	de b7       	in	r29, 0x3e	; 62
	unsigned int c;
	uchar ch;
	uchar ret = 0;
    1eac:	19 82       	std	Y+1, r1	; 0x01
	 * uart_getc() returns in the lower byte the received character and 
	 * in the higher byte (bitmask) the last receive error
	 * UART_NO_DATA is returned when no data is available.
	 *
	 */
	c = uart_getc();
    1eae:	0e 94 ff 10 	call	0x21fe	; 0x21fe <uart_getc>
    1eb2:	9c 83       	std	Y+4, r25	; 0x04
    1eb4:	8b 83       	std	Y+3, r24	; 0x03
	if (c & UART_NO_DATA) {
    1eb6:	8b 81       	ldd	r24, Y+3	; 0x03
    1eb8:	9c 81       	ldd	r25, Y+4	; 0x04
    1eba:	80 70       	andi	r24, 0x00	; 0
    1ebc:	91 70       	andi	r25, 0x01	; 1
    1ebe:	00 97       	sbiw	r24, 0x00	; 0
    1ec0:	11 f0       	breq	.+4      	; 0x1ec6 <input_process+0x28>
		// no data available from UART
		return 0;
    1ec2:	1d 82       	std	Y+5, r1	; 0x05
    1ec4:	58 c0       	rjmp	.+176    	; 0x1f76 <input_process+0xd8>

	/*
	 * new data available from UART
	 * check for Frame or Overrun error
	 */
	if (c & UART_FRAME_ERROR) {
    1ec6:	8b 81       	ldd	r24, Y+3	; 0x03
    1ec8:	9c 81       	ldd	r25, Y+4	; 0x04
    1eca:	80 70       	andi	r24, 0x00	; 0
    1ecc:	98 70       	andi	r25, 0x08	; 8
    1ece:	00 97       	sbiw	r24, 0x00	; 0
    1ed0:	21 f0       	breq	.+8      	; 0x1eda <input_process+0x3c>
		/* Framing Error detected, i.e no stop bit detected */
		uart_puts_P("UART Frame Error: ");
    1ed2:	81 e8       	ldi	r24, 0x81	; 129
    1ed4:	90 e0       	ldi	r25, 0x00	; 0
    1ed6:	0e 94 7a 11 	call	0x22f4	; 0x22f4 <uart_puts_p>
	}
	if (c & UART_OVERRUN_ERROR) {
    1eda:	8b 81       	ldd	r24, Y+3	; 0x03
    1edc:	9c 81       	ldd	r25, Y+4	; 0x04
    1ede:	80 70       	andi	r24, 0x00	; 0
    1ee0:	94 70       	andi	r25, 0x04	; 4
    1ee2:	00 97       	sbiw	r24, 0x00	; 0
    1ee4:	21 f0       	breq	.+8      	; 0x1eee <input_process+0x50>
		/* 
		 * Overrun, a character already present in the UART UDR register was 
		 * not read by the interrupt handler before the next character arrived,
		 * one or more received characters have been dropped
		 */
		uart_puts_P("UART Overrun Error: ");
    1ee6:	8c e6       	ldi	r24, 0x6C	; 108
    1ee8:	90 e0       	ldi	r25, 0x00	; 0
    1eea:	0e 94 7a 11 	call	0x22f4	; 0x22f4 <uart_puts_p>
	}
	if (c & UART_BUFFER_OVERFLOW) {
    1eee:	8b 81       	ldd	r24, Y+3	; 0x03
    1ef0:	9c 81       	ldd	r25, Y+4	; 0x04
    1ef2:	80 70       	andi	r24, 0x00	; 0
    1ef4:	92 70       	andi	r25, 0x02	; 2
    1ef6:	00 97       	sbiw	r24, 0x00	; 0
    1ef8:	21 f0       	breq	.+8      	; 0x1f02 <input_process+0x64>
		/* 
		 * We are not reading the receive buffer fast enough,
		 * one or more received character have been dropped 
		 */
		uart_puts_P("Buffer overflow error: ");
    1efa:	84 e5       	ldi	r24, 0x54	; 84
    1efc:	90 e0       	ldi	r25, 0x00	; 0
    1efe:	0e 94 7a 11 	call	0x22f4	; 0x22f4 <uart_puts_p>
	}

	/* 
	 * send received character back depending on global flag
	 */
	if (rs232_remote_echo)
    1f02:	80 91 9c 04 	lds	r24, 0x049C
    1f06:	90 91 9d 04 	lds	r25, 0x049D
    1f0a:	00 97       	sbiw	r24, 0x00	; 0
    1f0c:	19 f0       	breq	.+6      	; 0x1f14 <input_process+0x76>
		uart_putc((unsigned char) c);
    1f0e:	8b 81       	ldd	r24, Y+3	; 0x03
    1f10:	0e 94 36 11 	call	0x226c	; 0x226c <uart_putc>

	// make uchar from character in int value
	ch = (uchar) c;
    1f14:	8b 81       	ldd	r24, Y+3	; 0x03
    1f16:	8a 83       	std	Y+2, r24	; 0x02
	// add to buffer
	buf[buf_ptr++] = ch;
    1f18:	20 91 af 04 	lds	r18, 0x04AF
    1f1c:	30 91 b0 04 	lds	r19, 0x04B0
    1f20:	f9 01       	movw	r30, r18
    1f22:	e6 5a       	subi	r30, 0xA6	; 166
    1f24:	fa 4f       	sbci	r31, 0xFA	; 250
    1f26:	8a 81       	ldd	r24, Y+2	; 0x02
    1f28:	80 83       	st	Z, r24
    1f2a:	c9 01       	movw	r24, r18
    1f2c:	01 96       	adiw	r24, 0x01	; 1
    1f2e:	90 93 b0 04 	sts	0x04B0, r25
    1f32:	80 93 af 04 	sts	0x04AF, r24
	// terminate string
	buf[buf_ptr] = '\0';
    1f36:	80 91 af 04 	lds	r24, 0x04AF
    1f3a:	90 91 b0 04 	lds	r25, 0x04B0
    1f3e:	fc 01       	movw	r30, r24
    1f40:	e6 5a       	subi	r30, 0xA6	; 166
    1f42:	fa 4f       	sbci	r31, 0xFA	; 250
    1f44:	10 82       	st	Z, r1

	// <CR> means command input is complete
	if (ch == ASCII_CODE_CR) {
    1f46:	8a 81       	ldd	r24, Y+2	; 0x02
    1f48:	8d 30       	cpi	r24, 0x0D	; 13
    1f4a:	99 f4       	brne	.+38     	; 0x1f72 <input_process+0xd4>
		// adjust string terminator
		buf[--buf_ptr] = '\0';
    1f4c:	80 91 af 04 	lds	r24, 0x04AF
    1f50:	90 91 b0 04 	lds	r25, 0x04B0
    1f54:	01 97       	sbiw	r24, 0x01	; 1
    1f56:	90 93 b0 04 	sts	0x04B0, r25
    1f5a:	80 93 af 04 	sts	0x04AF, r24
    1f5e:	80 91 af 04 	lds	r24, 0x04AF
    1f62:	90 91 b0 04 	lds	r25, 0x04B0
    1f66:	fc 01       	movw	r30, r24
    1f68:	e6 5a       	subi	r30, 0xA6	; 166
    1f6a:	fa 4f       	sbci	r31, 0xFA	; 250
    1f6c:	10 82       	st	Z, r1
		ret = 1;
    1f6e:	81 e0       	ldi	r24, 0x01	; 1
    1f70:	89 83       	std	Y+1, r24	; 0x01
	}

	return ret;
    1f72:	89 81       	ldd	r24, Y+1	; 0x01
    1f74:	8d 83       	std	Y+5, r24	; 0x05
    1f76:	8d 81       	ldd	r24, Y+5	; 0x05
}
    1f78:	0f 90       	pop	r0
    1f7a:	0f 90       	pop	r0
    1f7c:	0f 90       	pop	r0
    1f7e:	0f 90       	pop	r0
    1f80:	0f 90       	pop	r0
    1f82:	cf 91       	pop	r28
    1f84:	df 91       	pop	r29
    1f86:	08 95       	ret

00001f88 <printHelp>:

#define REVISION "0.7"

void printHelp() {
    1f88:	df 93       	push	r29
    1f8a:	cf 93       	push	r28
    1f8c:	cd b7       	in	r28, 0x3d	; 61
    1f8e:	de b7       	in	r29, 0x3e	; 62
#ifdef WRITE
	sprintf(buf,
    1f90:	00 d0       	rcall	.+0      	; 0x1f92 <printHelp+0xa>
    1f92:	00 d0       	rcall	.+0      	; 0x1f94 <printHelp+0xc>
    1f94:	00 d0       	rcall	.+0      	; 0x1f96 <printHelp+0xe>
    1f96:	ed b7       	in	r30, 0x3d	; 61
    1f98:	fe b7       	in	r31, 0x3e	; 62
    1f9a:	31 96       	adiw	r30, 0x01	; 1
    1f9c:	8a e5       	ldi	r24, 0x5A	; 90
    1f9e:	95 e0       	ldi	r25, 0x05	; 5
    1fa0:	91 83       	std	Z+1, r25	; 0x01
    1fa2:	80 83       	st	Z, r24
    1fa4:	8f ef       	ldi	r24, 0xFF	; 255
    1fa6:	92 e0       	ldi	r25, 0x02	; 2
    1fa8:	93 83       	std	Z+3, r25	; 0x03
    1faa:	82 83       	std	Z+2, r24	; 0x02
    1fac:	8f e3       	ldi	r24, 0x3F	; 63
    1fae:	93 e0       	ldi	r25, 0x03	; 3
    1fb0:	95 83       	std	Z+5, r25	; 0x05
    1fb2:	84 83       	std	Z+4, r24	; 0x04
    1fb4:	0e 94 da 00 	call	0x1b4	; 0x1b4 <sprintf>
    1fb8:	8d b7       	in	r24, 0x3d	; 61
    1fba:	9e b7       	in	r25, 0x3e	; 62
    1fbc:	06 96       	adiw	r24, 0x06	; 6
    1fbe:	0f b6       	in	r0, 0x3f	; 63
    1fc0:	f8 94       	cli
    1fc2:	9e bf       	out	0x3e, r25	; 62
    1fc4:	0f be       	out	0x3f, r0	; 63
    1fc6:	8d bf       	out	0x3d, r24	; 61
			"\n\rGPIB Controller (T/L/C) (Rev.%s) (c) spurtikus.de 2008-2015\n\r",
			REVISION);
	uart_puts(buf);
    1fc8:	8a e5       	ldi	r24, 0x5A	; 90
    1fca:	95 e0       	ldi	r25, 0x05	; 5
    1fcc:	0e 94 5d 11 	call	0x22ba	; 0x22ba <uart_puts>
#else
	uart_puts("\n\rGPIB Listener Only (L) (Rev.%s) (c) spurtikus.de 2008-2015\n\r", REVISION);
	uart_puts(buf);
#endif
	uart_puts("Internal commands:\n\r");
    1fd0:	83 e4       	ldi	r24, 0x43	; 67
    1fd2:	93 e0       	ldi	r25, 0x03	; 3
    1fd4:	0e 94 5d 11 	call	0x22ba	; 0x22ba <uart_puts>
	uart_puts(
    1fd8:	88 e5       	ldi	r24, 0x58	; 88
    1fda:	93 e0       	ldi	r25, 0x03	; 3
    1fdc:	0e 94 5d 11 	call	0x22ba	; 0x22ba <uart_puts>
			".a <primary> [<secondary>] - set primary/secondary address of remote device\n\r");
	uart_puts(".s <secondary> - set secondary address of of remote device\n\r");
    1fe0:	86 ea       	ldi	r24, 0xA6	; 166
    1fe2:	93 e0       	ldi	r25, 0x03	; 3
    1fe4:	0e 94 5d 11 	call	0x22ba	; 0x22ba <uart_puts>
	uart_puts(
    1fe8:	83 ee       	ldi	r24, 0xE3	; 227
    1fea:	93 e0       	ldi	r25, 0x03	; 3
    1fec:	0e 94 5d 11 	call	0x22ba	; 0x22ba <uart_puts>
			".+ <n> - add partner device address to list of known devices.\n\r");
	uart_puts(
    1ff0:	83 e2       	ldi	r24, 0x23	; 35
    1ff2:	94 e0       	ldi	r25, 0x04	; 4
    1ff4:	0e 94 5d 11 	call	0x22ba	; 0x22ba <uart_puts>
			".- <n> - remove partner device address from list of known devices.\n\r");
	uart_puts(".h - print help\n\r");
    1ff8:	88 e6       	ldi	r24, 0x68	; 104
    1ffa:	94 e0       	ldi	r25, 0x04	; 4
    1ffc:	0e 94 5d 11 	call	0x22ba	; 0x22ba <uart_puts>
	uart_puts(".i - dump info about GPIB lines\n\r");
    2000:	8a e7       	ldi	r24, 0x7A	; 122
    2002:	94 e0       	ldi	r25, 0x04	; 4
    2004:	0e 94 5d 11 	call	0x22ba	; 0x22ba <uart_puts>
}
    2008:	cf 91       	pop	r28
    200a:	df 91       	pop	r29
    200c:	08 95       	ret

0000200e <__vector_7>:

/**
 * Interrupt Service Routine - do not call directly
 *  This routine is called when the Timer Value TCNT1 reaches the Output Compare Register Value OCR1A
 */ 
ISR(TIMER1_COMPA_vect) {
    200e:	1f 92       	push	r1
    2010:	0f 92       	push	r0
    2012:	0f b6       	in	r0, 0x3f	; 63
    2014:	0f 92       	push	r0
    2016:	11 24       	eor	r1, r1
    2018:	8f 93       	push	r24
    201a:	df 93       	push	r29
    201c:	cf 93       	push	r28
    201e:	cd b7       	in	r28, 0x3d	; 61
    2020:	de b7       	in	r29, 0x3e	; 62
#if XTAL_CPU % DEBOUNCE
	OCR1A = XTAL_CPU / DEBOUNCE - 1;
#endif
	if (--timer==0) {
    2022:	80 91 aa 05 	lds	r24, 0x05AA
    2026:	81 50       	subi	r24, 0x01	; 1
    2028:	80 93 aa 05 	sts	0x05AA, r24
    202c:	80 91 aa 05 	lds	r24, 0x05AA
    2030:	88 23       	and	r24, r24
    2032:	39 f4       	brne	.+14     	; 0x2042 <__vector_7+0x34>
		timer=(uint8_t) DEBOUNCE;
    2034:	10 92 aa 05 	sts	0x05AA, r1
		s++;
    2038:	80 91 ab 05 	lds	r24, 0x05AB
    203c:	8f 5f       	subi	r24, 0xFF	; 255
    203e:	80 93 ab 05 	sts	0x05AB, r24
#if XTAL_CPU % DEBOUNCE
		OCR1A = XTAL_CPU / DEBOUNCE + XTAL_CPU % DEBOUNCE - 1;
#endif
	}
}
    2042:	cf 91       	pop	r28
    2044:	df 91       	pop	r29
    2046:	8f 91       	pop	r24
    2048:	0f 90       	pop	r0
    204a:	0f be       	out	0x3f, r0	; 63
    204c:	0f 90       	pop	r0
    204e:	1f 90       	pop	r1
    2050:	18 95       	reti

00002052 <timer16_init>:
/**
 * Timer initialisation.
 *  \brief initializes all registers ands sets second value 's' to zero. Timer is immediately
 * started.
 */ 
void timer16_init( void ) {
    2052:	df 93       	push	r29
    2054:	cf 93       	push	r28
    2056:	cd b7       	in	r28, 0x3d	; 61
    2058:	de b7       	in	r29, 0x3e	; 62

	// OCR1A=XTAL/DEBOUNCE-1 -> Bei Erreichen dieses Wertes (31249) wird die ISR besucht
	// die ISR wird also alle 1/256s aufgerufen. Wenn man dort also bis 256 hochzhlt, ist genau
	// 1 Sekunde um! 256 ist der Wert der Variable timer und wird ber das define DEBOUNCE festgelegt

	TCCR1B = (1<<CS10) ^ (1<<WGM12);	// Prescaler of 1 | CTC mode
    205a:	ee e4       	ldi	r30, 0x4E	; 78
    205c:	f0 e0       	ldi	r31, 0x00	; 0
    205e:	89 e0       	ldi	r24, 0x09	; 9
    2060:	80 83       	st	Z, r24
	OCR1A  = F_CPU/DEBOUNCE-1;		// Output compare register value 
    2062:	ea e4       	ldi	r30, 0x4A	; 74
    2064:	f0 e0       	ldi	r31, 0x00	; 0
    2066:	81 e1       	ldi	r24, 0x11	; 17
    2068:	9a e7       	ldi	r25, 0x7A	; 122
    206a:	91 83       	std	Z+1, r25	; 0x01
    206c:	80 83       	st	Z, r24
	TCNT1 = 0; // Start value for timer register
    206e:	ec e4       	ldi	r30, 0x4C	; 76
    2070:	f0 e0       	ldi	r31, 0x00	; 0
    2072:	11 82       	std	Z+1, r1	; 0x01
    2074:	10 82       	st	Z, r1
	s=0; // Initialize second value (s) to zero
    2076:	10 92 ab 05 	sts	0x05AB, r1
	timer = (uint8_t)DEBOUNCE; 
    207a:	10 92 aa 05 	sts	0x05AA, r1
	TIMSK |= (1<<OCIE1A);		// activate timer interrupts which starts timer run
    207e:	a9 e5       	ldi	r26, 0x59	; 89
    2080:	b0 e0       	ldi	r27, 0x00	; 0
    2082:	e9 e5       	ldi	r30, 0x59	; 89
    2084:	f0 e0       	ldi	r31, 0x00	; 0
    2086:	80 81       	ld	r24, Z
    2088:	80 61       	ori	r24, 0x10	; 16
    208a:	8c 93       	st	X, r24
}
    208c:	cf 91       	pop	r28
    208e:	df 91       	pop	r29
    2090:	08 95       	ret

00002092 <__vector_13>:
SIGNAL(UART0_RECEIVE_INTERRUPT)
/*************************************************************************
Function: UART Receive Complete interrupt
Purpose:  called when the UART has received a character
**************************************************************************/
{
    2092:	1f 92       	push	r1
    2094:	0f 92       	push	r0
    2096:	0f b6       	in	r0, 0x3f	; 63
    2098:	0f 92       	push	r0
    209a:	11 24       	eor	r1, r1
    209c:	8f 93       	push	r24
    209e:	9f 93       	push	r25
    20a0:	ef 93       	push	r30
    20a2:	ff 93       	push	r31
    20a4:	df 93       	push	r29
    20a6:	cf 93       	push	r28
    20a8:	00 d0       	rcall	.+0      	; 0x20aa <__vector_13+0x18>
    20aa:	00 d0       	rcall	.+0      	; 0x20ac <__vector_13+0x1a>
    20ac:	cd b7       	in	r28, 0x3d	; 61
    20ae:	de b7       	in	r29, 0x3e	; 62
    unsigned char usr;
    unsigned char lastRxError;
 
 
    /* read UART status register and UART data register */ 
    usr  = UART0_STATUS;
    20b0:	eb e2       	ldi	r30, 0x2B	; 43
    20b2:	f0 e0       	ldi	r31, 0x00	; 0
    20b4:	80 81       	ld	r24, Z
    20b6:	8a 83       	std	Y+2, r24	; 0x02
    data = UART0_DATA;
    20b8:	ec e2       	ldi	r30, 0x2C	; 44
    20ba:	f0 e0       	ldi	r31, 0x00	; 0
    20bc:	80 81       	ld	r24, Z
    20be:	8b 83       	std	Y+3, r24	; 0x03
    
    /* */
#if defined( AT90_UART )
    lastRxError = (usr & (_BV(FE)|_BV(DOR)) );
#elif defined( ATMEGA_USART )
    lastRxError = (usr & (_BV(FE)|_BV(DOR)) );
    20c0:	8a 81       	ldd	r24, Y+2	; 0x02
    20c2:	88 71       	andi	r24, 0x18	; 24
    20c4:	89 83       	std	Y+1, r24	; 0x01
#elif defined ( ATMEGA_UART )
    lastRxError = (usr & (_BV(FE)|_BV(DOR)) );
#endif
        
    /* calculate buffer index */ 
    tmphead = ( UART_RxHead + 1) & UART_RX_BUFFER_MASK;
    20c6:	80 91 f3 04 	lds	r24, 0x04F3
    20ca:	8f 5f       	subi	r24, 0xFF	; 255
    20cc:	8f 71       	andi	r24, 0x1F	; 31
    20ce:	8c 83       	std	Y+4, r24	; 0x04
    
    if ( tmphead == UART_RxTail ) {
    20d0:	90 91 f4 04 	lds	r25, 0x04F4
    20d4:	8c 81       	ldd	r24, Y+4	; 0x04
    20d6:	89 17       	cp	r24, r25
    20d8:	19 f4       	brne	.+6      	; 0x20e0 <__vector_13+0x4e>
        /* error: receive buffer overflow */
        lastRxError = UART_BUFFER_OVERFLOW >> 8;
    20da:	82 e0       	ldi	r24, 0x02	; 2
    20dc:	89 83       	std	Y+1, r24	; 0x01
    20de:	0b c0       	rjmp	.+22     	; 0x20f6 <__vector_13+0x64>
    }else{
        /* store new index */
        UART_RxHead = tmphead;
    20e0:	8c 81       	ldd	r24, Y+4	; 0x04
    20e2:	80 93 f3 04 	sts	0x04F3, r24
        /* store received data in buffer */
        UART_RxBuf[tmphead] = data;
    20e6:	8c 81       	ldd	r24, Y+4	; 0x04
    20e8:	88 2f       	mov	r24, r24
    20ea:	90 e0       	ldi	r25, 0x00	; 0
    20ec:	fc 01       	movw	r30, r24
    20ee:	ef 52       	subi	r30, 0x2F	; 47
    20f0:	fb 4f       	sbci	r31, 0xFB	; 251
    20f2:	8b 81       	ldd	r24, Y+3	; 0x03
    20f4:	80 83       	st	Z, r24
    }
    UART_LastRxError = lastRxError;   
    20f6:	89 81       	ldd	r24, Y+1	; 0x01
    20f8:	80 93 f5 04 	sts	0x04F5, r24
}
    20fc:	0f 90       	pop	r0
    20fe:	0f 90       	pop	r0
    2100:	0f 90       	pop	r0
    2102:	0f 90       	pop	r0
    2104:	cf 91       	pop	r28
    2106:	df 91       	pop	r29
    2108:	ff 91       	pop	r31
    210a:	ef 91       	pop	r30
    210c:	9f 91       	pop	r25
    210e:	8f 91       	pop	r24
    2110:	0f 90       	pop	r0
    2112:	0f be       	out	0x3f, r0	; 63
    2114:	0f 90       	pop	r0
    2116:	1f 90       	pop	r1
    2118:	18 95       	reti

0000211a <__vector_14>:
SIGNAL(UART0_TRANSMIT_INTERRUPT)
/*************************************************************************
Function: UART Data Register Empty interrupt
Purpose:  called when the UART is ready to transmit the next byte
**************************************************************************/
{
    211a:	1f 92       	push	r1
    211c:	0f 92       	push	r0
    211e:	0f b6       	in	r0, 0x3f	; 63
    2120:	0f 92       	push	r0
    2122:	11 24       	eor	r1, r1
    2124:	8f 93       	push	r24
    2126:	9f 93       	push	r25
    2128:	af 93       	push	r26
    212a:	bf 93       	push	r27
    212c:	ef 93       	push	r30
    212e:	ff 93       	push	r31
    2130:	df 93       	push	r29
    2132:	cf 93       	push	r28
    2134:	0f 92       	push	r0
    2136:	cd b7       	in	r28, 0x3d	; 61
    2138:	de b7       	in	r29, 0x3e	; 62
    unsigned char tmptail;

    
    if ( UART_TxHead != UART_TxTail) {
    213a:	90 91 f1 04 	lds	r25, 0x04F1
    213e:	80 91 f2 04 	lds	r24, 0x04F2
    2142:	98 17       	cp	r25, r24
    2144:	99 f0       	breq	.+38     	; 0x216c <__vector_14+0x52>
        /* calculate and store new buffer index */
        tmptail = (UART_TxTail + 1) & UART_TX_BUFFER_MASK;
    2146:	80 91 f2 04 	lds	r24, 0x04F2
    214a:	8f 5f       	subi	r24, 0xFF	; 255
    214c:	8f 71       	andi	r24, 0x1F	; 31
    214e:	89 83       	std	Y+1, r24	; 0x01
        UART_TxTail = tmptail;
    2150:	89 81       	ldd	r24, Y+1	; 0x01
    2152:	80 93 f2 04 	sts	0x04F2, r24
        /* get one byte from buffer and write it to UART */
        UART0_DATA = UART_TxBuf[tmptail];  /* start transmission */
    2156:	ac e2       	ldi	r26, 0x2C	; 44
    2158:	b0 e0       	ldi	r27, 0x00	; 0
    215a:	89 81       	ldd	r24, Y+1	; 0x01
    215c:	88 2f       	mov	r24, r24
    215e:	90 e0       	ldi	r25, 0x00	; 0
    2160:	fc 01       	movw	r30, r24
    2162:	ef 54       	subi	r30, 0x4F	; 79
    2164:	fb 4f       	sbci	r31, 0xFB	; 251
    2166:	80 81       	ld	r24, Z
    2168:	8c 93       	st	X, r24
    216a:	07 c0       	rjmp	.+14     	; 0x217a <__vector_14+0x60>
    }else{
        /* tx buffer empty, disable UDRE interrupt */
        UART0_CONTROL &= ~_BV(UART0_UDRIE);
    216c:	aa e2       	ldi	r26, 0x2A	; 42
    216e:	b0 e0       	ldi	r27, 0x00	; 0
    2170:	ea e2       	ldi	r30, 0x2A	; 42
    2172:	f0 e0       	ldi	r31, 0x00	; 0
    2174:	80 81       	ld	r24, Z
    2176:	8f 7d       	andi	r24, 0xDF	; 223
    2178:	8c 93       	st	X, r24
    }
}
    217a:	0f 90       	pop	r0
    217c:	cf 91       	pop	r28
    217e:	df 91       	pop	r29
    2180:	ff 91       	pop	r31
    2182:	ef 91       	pop	r30
    2184:	bf 91       	pop	r27
    2186:	af 91       	pop	r26
    2188:	9f 91       	pop	r25
    218a:	8f 91       	pop	r24
    218c:	0f 90       	pop	r0
    218e:	0f be       	out	0x3f, r0	; 63
    2190:	0f 90       	pop	r0
    2192:	1f 90       	pop	r1
    2194:	18 95       	reti

00002196 <uart_init>:
Purpose:  initialize UART and set baudrate
Input:    baudrate using macro UART_BAUD_SELECT()
Returns:  none
**************************************************************************/
void uart_init(unsigned int baudrate)
{
    2196:	df 93       	push	r29
    2198:	cf 93       	push	r28
    219a:	00 d0       	rcall	.+0      	; 0x219c <uart_init+0x6>
    219c:	cd b7       	in	r28, 0x3d	; 61
    219e:	de b7       	in	r29, 0x3e	; 62
    21a0:	9a 83       	std	Y+2, r25	; 0x02
    21a2:	89 83       	std	Y+1, r24	; 0x01
    UART_TxHead = 0;
    21a4:	10 92 f1 04 	sts	0x04F1, r1
    UART_TxTail = 0;
    21a8:	10 92 f2 04 	sts	0x04F2, r1
    UART_RxHead = 0;
    21ac:	10 92 f3 04 	sts	0x04F3, r1
    UART_RxTail = 0;
    21b0:	10 92 f4 04 	sts	0x04F4, r1
    /* enable UART receiver and transmmitter and receive complete interrupt */
    UART0_CONTROL = _BV(RXCIE)|_BV(RXEN)|_BV(TXEN);

#elif defined (ATMEGA_USART)
    /* Set baud rate */
    if ( baudrate & 0x8000 )
    21b4:	89 81       	ldd	r24, Y+1	; 0x01
    21b6:	9a 81       	ldd	r25, Y+2	; 0x02
    21b8:	99 23       	and	r25, r25
    21ba:	4c f4       	brge	.+18     	; 0x21ce <uart_init+0x38>
    {
    	 UART0_STATUS = (1<<U2X);  //Enable 2x speed 
    21bc:	eb e2       	ldi	r30, 0x2B	; 43
    21be:	f0 e0       	ldi	r31, 0x00	; 0
    21c0:	82 e0       	ldi	r24, 0x02	; 2
    21c2:	80 83       	st	Z, r24
    	 baudrate &= ~0x8000;
    21c4:	89 81       	ldd	r24, Y+1	; 0x01
    21c6:	9a 81       	ldd	r25, Y+2	; 0x02
    21c8:	9f 77       	andi	r25, 0x7F	; 127
    21ca:	9a 83       	std	Y+2, r25	; 0x02
    21cc:	89 83       	std	Y+1, r24	; 0x01
    }
    UBRRH = (unsigned char)(baudrate>>8);
    21ce:	e0 e4       	ldi	r30, 0x40	; 64
    21d0:	f0 e0       	ldi	r31, 0x00	; 0
    21d2:	89 81       	ldd	r24, Y+1	; 0x01
    21d4:	9a 81       	ldd	r25, Y+2	; 0x02
    21d6:	89 2f       	mov	r24, r25
    21d8:	99 27       	eor	r25, r25
    21da:	80 83       	st	Z, r24
    UBRRL = (unsigned char) baudrate;
    21dc:	e9 e2       	ldi	r30, 0x29	; 41
    21de:	f0 e0       	ldi	r31, 0x00	; 0
    21e0:	89 81       	ldd	r24, Y+1	; 0x01
    21e2:	80 83       	st	Z, r24
   
    /* Enable USART receiver and transmitter and receive complete interrupt */
    UART0_CONTROL = _BV(RXCIE)|(1<<RXEN)|(1<<TXEN);
    21e4:	ea e2       	ldi	r30, 0x2A	; 42
    21e6:	f0 e0       	ldi	r31, 0x00	; 0
    21e8:	88 e9       	ldi	r24, 0x98	; 152
    21ea:	80 83       	st	Z, r24
    
    /* Set frame format: asynchronous, 8data, no parity, 1stop bit */
    #ifdef URSEL
    UCSRC = (1<<URSEL)|(3<<UCSZ0);
    21ec:	e0 e4       	ldi	r30, 0x40	; 64
    21ee:	f0 e0       	ldi	r31, 0x00	; 0
    21f0:	86 e8       	ldi	r24, 0x86	; 134
    21f2:	80 83       	st	Z, r24
    /* Enable UART receiver and transmitter and receive complete interrupt */
    UART0_CONTROL = _BV(RXCIE)|(1<<RXEN)|(1<<TXEN);

#endif

}/* uart_init */
    21f4:	0f 90       	pop	r0
    21f6:	0f 90       	pop	r0
    21f8:	cf 91       	pop	r28
    21fa:	df 91       	pop	r29
    21fc:	08 95       	ret

000021fe <uart_getc>:
Purpose:  return byte from ringbuffer  
Returns:  lower byte:  received byte from ringbuffer
          higher byte: last receive error
**************************************************************************/
unsigned int uart_getc(void)
{    
    21fe:	df 93       	push	r29
    2200:	cf 93       	push	r28
    2202:	00 d0       	rcall	.+0      	; 0x2204 <uart_getc+0x6>
    2204:	00 d0       	rcall	.+0      	; 0x2206 <uart_getc+0x8>
    2206:	cd b7       	in	r28, 0x3d	; 61
    2208:	de b7       	in	r29, 0x3e	; 62
    unsigned char tmptail;
    unsigned char data;


    if ( UART_RxHead == UART_RxTail ) {
    220a:	90 91 f3 04 	lds	r25, 0x04F3
    220e:	80 91 f4 04 	lds	r24, 0x04F4
    2212:	98 17       	cp	r25, r24
    2214:	29 f4       	brne	.+10     	; 0x2220 <uart_getc+0x22>
        return UART_NO_DATA;   /* no data available */
    2216:	80 e0       	ldi	r24, 0x00	; 0
    2218:	91 e0       	ldi	r25, 0x01	; 1
    221a:	9c 83       	std	Y+4, r25	; 0x04
    221c:	8b 83       	std	Y+3, r24	; 0x03
    221e:	1d c0       	rjmp	.+58     	; 0x225a <uart_getc+0x5c>
    }
    
    /* calculate /store buffer index */
    tmptail = (UART_RxTail + 1) & UART_RX_BUFFER_MASK;
    2220:	80 91 f4 04 	lds	r24, 0x04F4
    2224:	8f 5f       	subi	r24, 0xFF	; 255
    2226:	8f 71       	andi	r24, 0x1F	; 31
    2228:	8a 83       	std	Y+2, r24	; 0x02
    UART_RxTail = tmptail; 
    222a:	8a 81       	ldd	r24, Y+2	; 0x02
    222c:	80 93 f4 04 	sts	0x04F4, r24
    
    /* get data from receive buffer */
    data = UART_RxBuf[tmptail];
    2230:	8a 81       	ldd	r24, Y+2	; 0x02
    2232:	88 2f       	mov	r24, r24
    2234:	90 e0       	ldi	r25, 0x00	; 0
    2236:	fc 01       	movw	r30, r24
    2238:	ef 52       	subi	r30, 0x2F	; 47
    223a:	fb 4f       	sbci	r31, 0xFB	; 251
    223c:	80 81       	ld	r24, Z
    223e:	89 83       	std	Y+1, r24	; 0x01
    
    return (UART_LastRxError << 8) + data;
    2240:	80 91 f5 04 	lds	r24, 0x04F5
    2244:	88 2f       	mov	r24, r24
    2246:	90 e0       	ldi	r25, 0x00	; 0
    2248:	38 2f       	mov	r19, r24
    224a:	22 27       	eor	r18, r18
    224c:	89 81       	ldd	r24, Y+1	; 0x01
    224e:	88 2f       	mov	r24, r24
    2250:	90 e0       	ldi	r25, 0x00	; 0
    2252:	82 0f       	add	r24, r18
    2254:	93 1f       	adc	r25, r19
    2256:	9c 83       	std	Y+4, r25	; 0x04
    2258:	8b 83       	std	Y+3, r24	; 0x03
    225a:	8b 81       	ldd	r24, Y+3	; 0x03
    225c:	9c 81       	ldd	r25, Y+4	; 0x04

}/* uart_getc */
    225e:	0f 90       	pop	r0
    2260:	0f 90       	pop	r0
    2262:	0f 90       	pop	r0
    2264:	0f 90       	pop	r0
    2266:	cf 91       	pop	r28
    2268:	df 91       	pop	r29
    226a:	08 95       	ret

0000226c <uart_putc>:
Purpose:  write byte to ringbuffer for transmitting via UART
Input:    byte to be transmitted
Returns:  none          
**************************************************************************/
void uart_putc(unsigned char data)
{
    226c:	df 93       	push	r29
    226e:	cf 93       	push	r28
    2270:	00 d0       	rcall	.+0      	; 0x2272 <uart_putc+0x6>
    2272:	cd b7       	in	r28, 0x3d	; 61
    2274:	de b7       	in	r29, 0x3e	; 62
    2276:	8a 83       	std	Y+2, r24	; 0x02
    unsigned char tmphead;

    
    tmphead  = (UART_TxHead + 1) & UART_TX_BUFFER_MASK;
    2278:	80 91 f1 04 	lds	r24, 0x04F1
    227c:	8f 5f       	subi	r24, 0xFF	; 255
    227e:	8f 71       	andi	r24, 0x1F	; 31
    2280:	89 83       	std	Y+1, r24	; 0x01
    
    while ( tmphead == UART_TxTail ){
    2282:	90 91 f2 04 	lds	r25, 0x04F2
    2286:	89 81       	ldd	r24, Y+1	; 0x01
    2288:	89 17       	cp	r24, r25
    228a:	d9 f3       	breq	.-10     	; 0x2282 <uart_putc+0x16>
        ;/* wait for free space in buffer */
    }
    
    UART_TxBuf[tmphead] = data;
    228c:	89 81       	ldd	r24, Y+1	; 0x01
    228e:	88 2f       	mov	r24, r24
    2290:	90 e0       	ldi	r25, 0x00	; 0
    2292:	fc 01       	movw	r30, r24
    2294:	ef 54       	subi	r30, 0x4F	; 79
    2296:	fb 4f       	sbci	r31, 0xFB	; 251
    2298:	8a 81       	ldd	r24, Y+2	; 0x02
    229a:	80 83       	st	Z, r24
    UART_TxHead = tmphead;
    229c:	89 81       	ldd	r24, Y+1	; 0x01
    229e:	80 93 f1 04 	sts	0x04F1, r24

    /* enable UDRE interrupt */
    UART0_CONTROL    |= _BV(UART0_UDRIE);
    22a2:	aa e2       	ldi	r26, 0x2A	; 42
    22a4:	b0 e0       	ldi	r27, 0x00	; 0
    22a6:	ea e2       	ldi	r30, 0x2A	; 42
    22a8:	f0 e0       	ldi	r31, 0x00	; 0
    22aa:	80 81       	ld	r24, Z
    22ac:	80 62       	ori	r24, 0x20	; 32
    22ae:	8c 93       	st	X, r24

}/* uart_putc */
    22b0:	0f 90       	pop	r0
    22b2:	0f 90       	pop	r0
    22b4:	cf 91       	pop	r28
    22b6:	df 91       	pop	r29
    22b8:	08 95       	ret

000022ba <uart_puts>:
Purpose:  transmit string to UART
Input:    string to be transmitted
Returns:  none          
**************************************************************************/
void uart_puts(const char *s )
{
    22ba:	df 93       	push	r29
    22bc:	cf 93       	push	r28
    22be:	00 d0       	rcall	.+0      	; 0x22c0 <uart_puts+0x6>
    22c0:	cd b7       	in	r28, 0x3d	; 61
    22c2:	de b7       	in	r29, 0x3e	; 62
    22c4:	9a 83       	std	Y+2, r25	; 0x02
    22c6:	89 83       	std	Y+1, r24	; 0x01
    22c8:	0b c0       	rjmp	.+22     	; 0x22e0 <uart_puts+0x26>
    while (*s) 
      uart_putc(*s++);
    22ca:	e9 81       	ldd	r30, Y+1	; 0x01
    22cc:	fa 81       	ldd	r31, Y+2	; 0x02
    22ce:	20 81       	ld	r18, Z
    22d0:	89 81       	ldd	r24, Y+1	; 0x01
    22d2:	9a 81       	ldd	r25, Y+2	; 0x02
    22d4:	01 96       	adiw	r24, 0x01	; 1
    22d6:	9a 83       	std	Y+2, r25	; 0x02
    22d8:	89 83       	std	Y+1, r24	; 0x01
    22da:	82 2f       	mov	r24, r18
    22dc:	0e 94 36 11 	call	0x226c	; 0x226c <uart_putc>
Input:    string to be transmitted
Returns:  none          
**************************************************************************/
void uart_puts(const char *s )
{
    while (*s) 
    22e0:	e9 81       	ldd	r30, Y+1	; 0x01
    22e2:	fa 81       	ldd	r31, Y+2	; 0x02
    22e4:	80 81       	ld	r24, Z
    22e6:	88 23       	and	r24, r24
    22e8:	81 f7       	brne	.-32     	; 0x22ca <uart_puts+0x10>
      uart_putc(*s++);

}/* uart_puts */
    22ea:	0f 90       	pop	r0
    22ec:	0f 90       	pop	r0
    22ee:	cf 91       	pop	r28
    22f0:	df 91       	pop	r29
    22f2:	08 95       	ret

000022f4 <uart_puts_p>:
Purpose:  transmit string from program memory to UART
Input:    program memory string to be transmitted
Returns:  none
**************************************************************************/
void uart_puts_p(const char *progmem_s )
{
    22f4:	df 93       	push	r29
    22f6:	cf 93       	push	r28
    22f8:	00 d0       	rcall	.+0      	; 0x22fa <uart_puts_p+0x6>
    22fa:	00 d0       	rcall	.+0      	; 0x22fc <uart_puts_p+0x8>
    22fc:	00 d0       	rcall	.+0      	; 0x22fe <uart_puts_p+0xa>
    22fe:	cd b7       	in	r28, 0x3d	; 61
    2300:	de b7       	in	r29, 0x3e	; 62
    2302:	9d 83       	std	Y+5, r25	; 0x05
    2304:	8c 83       	std	Y+4, r24	; 0x04
    2306:	03 c0       	rjmp	.+6      	; 0x230e <uart_puts_p+0x1a>
    register char c;
    
    while ( (c = pgm_read_byte(progmem_s++)) ) 
      uart_putc(c);
    2308:	8e 81       	ldd	r24, Y+6	; 0x06
    230a:	0e 94 36 11 	call	0x226c	; 0x226c <uart_putc>
**************************************************************************/
void uart_puts_p(const char *progmem_s )
{
    register char c;
    
    while ( (c = pgm_read_byte(progmem_s++)) ) 
    230e:	8c 81       	ldd	r24, Y+4	; 0x04
    2310:	9d 81       	ldd	r25, Y+5	; 0x05
    2312:	9b 83       	std	Y+3, r25	; 0x03
    2314:	8a 83       	std	Y+2, r24	; 0x02
    2316:	8c 81       	ldd	r24, Y+4	; 0x04
    2318:	9d 81       	ldd	r25, Y+5	; 0x05
    231a:	01 96       	adiw	r24, 0x01	; 1
    231c:	9d 83       	std	Y+5, r25	; 0x05
    231e:	8c 83       	std	Y+4, r24	; 0x04
    2320:	ea 81       	ldd	r30, Y+2	; 0x02
    2322:	fb 81       	ldd	r31, Y+3	; 0x03
    2324:	84 91       	lpm	r24, Z+
    2326:	89 83       	std	Y+1, r24	; 0x01
    2328:	89 81       	ldd	r24, Y+1	; 0x01
    232a:	8e 83       	std	Y+6, r24	; 0x06
    232c:	8e 81       	ldd	r24, Y+6	; 0x06
    232e:	88 23       	and	r24, r24
    2330:	59 f7       	brne	.-42     	; 0x2308 <uart_puts_p+0x14>
      uart_putc(c);

}/* uart_puts_p */
    2332:	26 96       	adiw	r28, 0x06	; 6
    2334:	0f b6       	in	r0, 0x3f	; 63
    2336:	f8 94       	cli
    2338:	de bf       	out	0x3e, r29	; 62
    233a:	0f be       	out	0x3f, r0	; 63
    233c:	cd bf       	out	0x3d, r28	; 61
    233e:	cf 91       	pop	r28
    2340:	df 91       	pop	r29
    2342:	08 95       	ret

00002344 <__prologue_saves__>:
    2344:	2f 92       	push	r2
    2346:	3f 92       	push	r3
    2348:	4f 92       	push	r4
    234a:	5f 92       	push	r5
    234c:	6f 92       	push	r6
    234e:	7f 92       	push	r7
    2350:	8f 92       	push	r8
    2352:	9f 92       	push	r9
    2354:	af 92       	push	r10
    2356:	bf 92       	push	r11
    2358:	cf 92       	push	r12
    235a:	df 92       	push	r13
    235c:	ef 92       	push	r14
    235e:	ff 92       	push	r15
    2360:	0f 93       	push	r16
    2362:	1f 93       	push	r17
    2364:	cf 93       	push	r28
    2366:	df 93       	push	r29
    2368:	cd b7       	in	r28, 0x3d	; 61
    236a:	de b7       	in	r29, 0x3e	; 62
    236c:	ca 1b       	sub	r28, r26
    236e:	db 0b       	sbc	r29, r27
    2370:	0f b6       	in	r0, 0x3f	; 63
    2372:	f8 94       	cli
    2374:	de bf       	out	0x3e, r29	; 62
    2376:	0f be       	out	0x3f, r0	; 63
    2378:	cd bf       	out	0x3d, r28	; 61
    237a:	09 94       	ijmp

0000237c <__epilogue_restores__>:
    237c:	2a 88       	ldd	r2, Y+18	; 0x12
    237e:	39 88       	ldd	r3, Y+17	; 0x11
    2380:	48 88       	ldd	r4, Y+16	; 0x10
    2382:	5f 84       	ldd	r5, Y+15	; 0x0f
    2384:	6e 84       	ldd	r6, Y+14	; 0x0e
    2386:	7d 84       	ldd	r7, Y+13	; 0x0d
    2388:	8c 84       	ldd	r8, Y+12	; 0x0c
    238a:	9b 84       	ldd	r9, Y+11	; 0x0b
    238c:	aa 84       	ldd	r10, Y+10	; 0x0a
    238e:	b9 84       	ldd	r11, Y+9	; 0x09
    2390:	c8 84       	ldd	r12, Y+8	; 0x08
    2392:	df 80       	ldd	r13, Y+7	; 0x07
    2394:	ee 80       	ldd	r14, Y+6	; 0x06
    2396:	fd 80       	ldd	r15, Y+5	; 0x05
    2398:	0c 81       	ldd	r16, Y+4	; 0x04
    239a:	1b 81       	ldd	r17, Y+3	; 0x03
    239c:	aa 81       	ldd	r26, Y+2	; 0x02
    239e:	b9 81       	ldd	r27, Y+1	; 0x01
    23a0:	ce 0f       	add	r28, r30
    23a2:	d1 1d       	adc	r29, r1
    23a4:	0f b6       	in	r0, 0x3f	; 63
    23a6:	f8 94       	cli
    23a8:	de bf       	out	0x3e, r29	; 62
    23aa:	0f be       	out	0x3f, r0	; 63
    23ac:	cd bf       	out	0x3d, r28	; 61
    23ae:	ed 01       	movw	r28, r26
    23b0:	08 95       	ret

000023b2 <_exit>:
    23b2:	f8 94       	cli

000023b4 <__stop_program>:
    23b4:	ff cf       	rjmp	.-2      	; 0x23b4 <__stop_program>
