{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669934284618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669934284623 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  1 14:38:04 2022 " "Processing started: Thu Dec  1 14:38:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669934284623 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669934284623 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab9 -c lab9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab9 -c lab9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669934284623 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669934285550 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669934285550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lab9_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/lab9_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_fsm " "Found entity 1: lab9_fsm" {  } { { "output_files/lab9_fsm.v" "" { Text "Z:/COEN21/lab9/output_files/lab9_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669934291095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669934291095 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab9.v 1 1 " "Using design file lab9.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lab9 " "Found entity 1: lab9" {  } { { "lab9.v" "" { Text "Z:/COEN21/lab9/lab9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669934291242 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669934291242 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab9 " "Elaborating entity \"lab9\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669934291243 ""}
{ "Warning" "WSGN_SEARCH_FILE" "upcounter_6bit.v 1 1 " "Using design file upcounter_6bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 UpCounter_6bit " "Found entity 1: UpCounter_6bit" {  } { { "upcounter_6bit.v" "" { Text "Z:/COEN21/lab9/upcounter_6bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669934291301 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669934291301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UpCounter_6bit UpCounter_6bit:u1 " "Elaborating entity \"UpCounter_6bit\" for hierarchy \"UpCounter_6bit:u1\"" {  } { { "lab9.v" "u1" { Text "Z:/COEN21/lab9/lab9.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669934291302 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 upcounter_6bit.v(15) " "Verilog HDL assignment warning at upcounter_6bit.v(15): truncated value with size 32 to match size of target (6)" {  } { { "upcounter_6bit.v" "" { Text "Z:/COEN21/lab9/upcounter_6bit.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669934291308 "|lab9|UpCounter_6bit:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_fsm lab9_fsm:u_fsm " "Elaborating entity \"lab9_fsm\" for hierarchy \"lab9_fsm:u_fsm\"" {  } { { "lab9.v" "u_fsm" { Text "Z:/COEN21/lab9/lab9.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669934291312 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 lab9_fsm.v(13) " "Verilog HDL assignment warning at lab9_fsm.v(13): truncated value with size 3 to match size of target (2)" {  } { { "output_files/lab9_fsm.v" "" { Text "Z:/COEN21/lab9/output_files/lab9_fsm.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669934291312 "|lab9|lab9_fsm:u_fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S_star lab9_fsm.v(24) " "Verilog HDL Always Construct warning at lab9_fsm.v(24): inferring latch(es) for variable \"S_star\", which holds its previous value in one or more paths through the always construct" {  } { { "output_files/lab9_fsm.v" "" { Text "Z:/COEN21/lab9/output_files/lab9_fsm.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669934291312 "|lab9|lab9_fsm:u_fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lab9_fsm.v(55) " "Verilog HDL Case Statement warning at lab9_fsm.v(55): incomplete case statement has no default case item" {  } { { "output_files/lab9_fsm.v" "" { Text "Z:/COEN21/lab9/output_files/lab9_fsm.v" 55 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1669934291312 "|lab9|lab9_fsm:u_fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CntEn lab9_fsm.v(53) " "Verilog HDL Always Construct warning at lab9_fsm.v(53): inferring latch(es) for variable \"CntEn\", which holds its previous value in one or more paths through the always construct" {  } { { "output_files/lab9_fsm.v" "" { Text "Z:/COEN21/lab9/output_files/lab9_fsm.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669934291312 "|lab9|lab9_fsm:u_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CntEn lab9_fsm.v(53) " "Inferred latch for \"CntEn\" at lab9_fsm.v(53)" {  } { { "output_files/lab9_fsm.v" "" { Text "Z:/COEN21/lab9/output_files/lab9_fsm.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669934291313 "|lab9|lab9_fsm:u_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_star\[0\] lab9_fsm.v(24) " "Inferred latch for \"S_star\[0\]\" at lab9_fsm.v(24)" {  } { { "output_files/lab9_fsm.v" "" { Text "Z:/COEN21/lab9/output_files/lab9_fsm.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669934291313 "|lab9|lab9_fsm:u_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_star\[1\] lab9_fsm.v(24) " "Inferred latch for \"S_star\[1\]\" at lab9_fsm.v(24)" {  } { { "output_files/lab9_fsm.v" "" { Text "Z:/COEN21/lab9/output_files/lab9_fsm.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669934291313 "|lab9|lab9_fsm:u_fsm"}
{ "Warning" "WSGN_SEARCH_FILE" "bcd_encoder_2_digit.v 1 1 " "Using design file bcd_encoder_2_digit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_encoder_2_digit " "Found entity 1: BCD_encoder_2_digit" {  } { { "bcd_encoder_2_digit.v" "" { Text "Z:/COEN21/lab9/bcd_encoder_2_digit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669934291401 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669934291401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_encoder_2_digit BCD_encoder_2_digit:u2 " "Elaborating entity \"BCD_encoder_2_digit\" for hierarchy \"BCD_encoder_2_digit:u2\"" {  } { { "lab9.v" "u2" { Text "Z:/COEN21/lab9/lab9.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669934291402 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bin_7seg.v 1 1 " "Using design file bin_7seg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bin_7seg " "Found entity 1: bin_7seg" {  } { { "bin_7seg.v" "" { Text "Z:/COEN21/lab9/bin_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669934291457 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669934291457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_7seg bin_7seg:u3 " "Elaborating entity \"bin_7seg\" for hierarchy \"bin_7seg:u3\"" {  } { { "lab9.v" "u3" { Text "Z:/COEN21/lab9/lab9.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669934291457 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_encoder_2_digit:u2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_encoder_2_digit:u2\|Mod0\"" {  } { { "bcd_encoder_2_digit.v" "Mod0" { Text "Z:/COEN21/lab9/bcd_encoder_2_digit.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669934291792 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_encoder_2_digit:u5\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_encoder_2_digit:u5\|Mod0\"" {  } { { "bcd_encoder_2_digit.v" "Mod0" { Text "Z:/COEN21/lab9/bcd_encoder_2_digit.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669934291792 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1669934291792 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD_encoder_2_digit:u2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"BCD_encoder_2_digit:u2\|lpm_divide:Mod0\"" {  } { { "bcd_encoder_2_digit.v" "" { Text "Z:/COEN21/lab9/bcd_encoder_2_digit.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669934291889 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD_encoder_2_digit:u2\|lpm_divide:Mod0 " "Instantiated megafunction \"BCD_encoder_2_digit:u2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669934291889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669934291889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669934291889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669934291889 ""}  } { { "bcd_encoder_2_digit.v" "" { Text "Z:/COEN21/lab9/bcd_encoder_2_digit.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669934291889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k9m " "Found entity 1: lpm_divide_k9m" {  } { { "db/lpm_divide_k9m.tdf" "" { Text "Z:/COEN21/lab9/db/lpm_divide_k9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669934291961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669934291961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "Z:/COEN21/lab9/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669934292019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669934292019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "Z:/COEN21/lab9/db/alt_u_div_64f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669934292078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669934292078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "Z:/COEN21/lab9/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669934292162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669934292162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "Z:/COEN21/lab9/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669934292243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669934292243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lab9_fsm:u_fsm\|S_star\[0\] " "Latch lab9_fsm:u_fsm\|S_star\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "lab9.v" "" { Text "Z:/COEN21/lab9/lab9.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669934292412 ""}  } { { "output_files/lab9_fsm.v" "" { Text "Z:/COEN21/lab9/output_files/lab9_fsm.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669934292412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lab9_fsm:u_fsm\|S_star\[1\] " "Latch lab9_fsm:u_fsm\|S_star\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lab9_fsm:u_fsm\|S\[0\] " "Ports D and ENA on the latch are fed by the same signal lab9_fsm:u_fsm\|S\[0\]" {  } { { "output_files/lab9_fsm.v" "" { Text "Z:/COEN21/lab9/output_files/lab9_fsm.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669934292412 ""}  } { { "output_files/lab9_fsm.v" "" { Text "Z:/COEN21/lab9/output_files/lab9_fsm.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669934292412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lab9_fsm:u_fsm\|CntEn " "Latch lab9_fsm:u_fsm\|CntEn has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lab9_fsm:u_fsm\|S\[0\] " "Ports D and ENA on the latch are fed by the same signal lab9_fsm:u_fsm\|S\[0\]" {  } { { "output_files/lab9_fsm.v" "" { Text "Z:/COEN21/lab9/output_files/lab9_fsm.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669934292412 ""}  } { { "output_files/lab9_fsm.v" "" { Text "Z:/COEN21/lab9/output_files/lab9_fsm.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669934292412 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669934292515 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669934293249 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669934293249 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "260 " "Implemented 260 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669934293540 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669934293540 ""} { "Info" "ICUT_CUT_TM_LCELLS" "220 " "Implemented 220 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669934293540 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669934293540 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669934293632 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  1 14:38:13 2022 " "Processing ended: Thu Dec  1 14:38:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669934293632 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669934293632 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669934293632 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669934293632 ""}
