INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ryanh/fpga/labs/lab2/lab2.srcs/sources_1/new/mmult_shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmult_shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ryanh/fpga/labs/lab2/lab2.srcs/sim_1/new/mmult_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmult_tb
