{
    "PDK": "gf180mcuD",
	"STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
    "DESIGN_NAME": "wishbone_register",
    "VERILOG_FILES": [
        "dir::src/wishbone_register.v"
    ],
    "CLOCK_PORT": "wb_clk_i",
    "CLOCK_PERIOD": "24.0",

    "DESIGN_IS_CORE": false,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 100 100",

    "RT_MAX_LAYER": "Metal4",
    "VDD_NETS": [
        "vdd"
    ],
    "GND_NETS": [
        "vss"
    ]
}