# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do RegistradorMultiplicador_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/User/Desktop/Multiplicador_Editado_quase/Componentes/FlipFlop/FlipFlop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:16:34 on Nov 24,2021
# vcom -reportprogress 300 -93 -work work C:/Users/User/Desktop/Multiplicador_Editado_quase/Componentes/FlipFlop/FlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FlipFlop
# -- Compiling architecture Behavior of FlipFlop
# End time: 08:16:34 on Nov 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/User/Desktop/Multiplicador_Editado_quase/Componentes/RegistradorMultiplicador/RegistradorMultiplicador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:16:34 on Nov 24,2021
# vcom -reportprogress 300 -93 -work work C:/Users/User/Desktop/Multiplicador_Editado_quase/Componentes/RegistradorMultiplicador/RegistradorMultiplicador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RegistradorMultiplicador
# -- Compiling architecture Structure of RegistradorMultiplicador
# End time: 08:16:34 on Nov 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.registradormultiplicador
# vsim work.registradormultiplicador 
# Start time: 08:16:40 on Nov 24,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.registradormultiplicador(structure)
# Loading work.flipflop(behavior)
# .main_pane.wave.interior.cs.body.pw.wf
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# 1
# 1
run
add wave -position insertpoint  \
sim:/registradormultiplicador/Q
restart
run
# End time: 08:18:41 on Nov 24,2021, Elapsed time: 0:02:01
# Errors: 0, Warnings: 0
