Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,40871
design__instance__area,210873
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,3
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,786
design__max_cap_violation__count__corner:nom_tt_025C_1v80,17
power__internal__total,0.013875982724130154
power__switching__total,0.023367267102003098
power__leakage__total,2.3119888226119656E-7
power__total,0.03724348172545433
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0
timing__hold__ws__corner:nom_tt_025C_1v80,4.534858
timing__setup__ws__corner:nom_tt_025C_1v80,8.611741
timing__hold__tns__corner:nom_tt_025C_1v80,0
timing__setup__tns__corner:nom_tt_025C_1v80,0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,inf
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,inf
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count,1624
design__max_fanout_violation__count,786
design__max_cap_violation__count,24
clock__skew__worst_hold,0
clock__skew__worst_setup,0
timing__hold__ws,4.39609
timing__setup__ws,-2.630273
timing__hold__tns,0
timing__setup__tns,-13.873347
timing__hold__wns,0
timing__setup__wns,-2.630273
timing__hold_vio__count,0
timing__hold_r2r__ws,inf
timing__hold_r2r_vio__count,0
timing__setup_vio__count,22
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 800.0 800.0
design__core__bbox,5.52 10.88 794.42 788.8
design__io,263
design__die__area,640000
design__core__area,613701
design__instance__count__stdcell,40871
design__instance__area__stdcell,210873
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.343609
design__instance__utilization__stdcell,0.343609
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,904471
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,7
antenna__violating__pins,7
route__antenna_violation__count,7
route__net,22084
route__net__special,2
route__drc_errors__iter:1,14113
route__wirelength__iter:1,967290
route__drc_errors__iter:2,8299
route__wirelength__iter:2,963565
route__drc_errors__iter:3,7634
route__wirelength__iter:3,962027
route__drc_errors__iter:4,946
route__wirelength__iter:4,961854
route__drc_errors__iter:5,91
route__wirelength__iter:5,961813
route__drc_errors__iter:6,7
route__wirelength__iter:6,961787
route__drc_errors__iter:7,0
route__wirelength__iter:7,961777
route__drc_errors,0
route__wirelength,961777
route__vias,168894
route__vias__singlecut,168894
route__vias__multicut,0
design__disconnected_pin__count,6
design__critical_disconnected_pin__count,0
route__wirelength__max,1118.27
timing__unannotated_net__count__corner:nom_tt_025C_1v80,6
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,1128
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,786
design__max_cap_violation__count__corner:nom_ss_100C_1v60,17
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0
timing__hold__ws__corner:nom_ss_100C_1v60,4.430241
timing__setup__ws__corner:nom_ss_100C_1v60,-2.027655
timing__hold__tns__corner:nom_ss_100C_1v60,0
timing__setup__tns__corner:nom_ss_100C_1v60,-9.605595
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-2.027655
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,inf
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,8
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,inf
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,6
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,786
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,17
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0
timing__hold__ws__corner:nom_ff_n40C_1v95,4.573267
timing__setup__ws__corner:nom_ff_n40C_1v95,12.788163
timing__hold__tns__corner:nom_ff_n40C_1v95,0
timing__setup__tns__corner:nom_ff_n40C_1v95,0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,inf
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,inf
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,6
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,786
design__max_cap_violation__count__corner:min_tt_025C_1v80,7
clock__skew__worst_hold__corner:min_tt_025C_1v80,0
clock__skew__worst_setup__corner:min_tt_025C_1v80,0
timing__hold__ws__corner:min_tt_025C_1v80,4.56814
timing__setup__ws__corner:min_tt_025C_1v80,8.894819
timing__hold__tns__corner:min_tt_025C_1v80,0
timing__setup__tns__corner:min_tt_025C_1v80,0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,inf
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,inf
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,6
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,750
design__max_fanout_violation__count__corner:min_ss_100C_1v60,786
design__max_cap_violation__count__corner:min_ss_100C_1v60,8
clock__skew__worst_hold__corner:min_ss_100C_1v60,0
clock__skew__worst_setup__corner:min_ss_100C_1v60,0
timing__hold__ws__corner:min_ss_100C_1v60,4.486154
timing__setup__ws__corner:min_ss_100C_1v60,-1.543421
timing__hold__tns__corner:min_ss_100C_1v60,0
timing__setup__tns__corner:min_ss_100C_1v60,-6.062235
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-1.543421
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,inf
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,6
timing__setup_r2r__ws__corner:min_ss_100C_1v60,inf
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,6
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,786
design__max_cap_violation__count__corner:min_ff_n40C_1v95,5
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0
timing__hold__ws__corner:min_ff_n40C_1v95,4.596107
timing__setup__ws__corner:min_ff_n40C_1v95,12.994048
timing__hold__tns__corner:min_ff_n40C_1v95,0
timing__setup__tns__corner:min_ff_n40C_1v95,0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,inf
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,inf
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,6
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,11
design__max_fanout_violation__count__corner:max_tt_025C_1v80,786
design__max_cap_violation__count__corner:max_tt_025C_1v80,23
clock__skew__worst_hold__corner:max_tt_025C_1v80,0
clock__skew__worst_setup__corner:max_tt_025C_1v80,0
timing__hold__ws__corner:max_tt_025C_1v80,4.515735
timing__setup__ws__corner:max_tt_025C_1v80,8.244145
timing__hold__tns__corner:max_tt_025C_1v80,0
timing__setup__tns__corner:max_tt_025C_1v80,0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,inf
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,inf
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,6
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,1624
design__max_fanout_violation__count__corner:max_ss_100C_1v60,786
design__max_cap_violation__count__corner:max_ss_100C_1v60,24
clock__skew__worst_hold__corner:max_ss_100C_1v60,0
clock__skew__worst_setup__corner:max_ss_100C_1v60,0
timing__hold__ws__corner:max_ss_100C_1v60,4.39609
timing__setup__ws__corner:max_ss_100C_1v60,-2.630273
timing__hold__tns__corner:max_ss_100C_1v60,0
timing__setup__tns__corner:max_ss_100C_1v60,-13.873347
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-2.630273
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,inf
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,8
timing__setup_r2r__ws__corner:max_ss_100C_1v60,inf
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,6
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,786
design__max_cap_violation__count__corner:max_ff_n40C_1v95,23
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0
timing__hold__ws__corner:max_ff_n40C_1v95,4.555467
timing__setup__ws__corner:max_ff_n40C_1v95,12.543873
timing__hold__tns__corner:max_ff_n40C_1v95,0
timing__setup__tns__corner:max_ff_n40C_1v95,0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,inf
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,inf
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,6
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,6
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79714
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,0.000182218
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.00285567
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.00263333
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.000181414
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.00263333
ir__voltage__worst,1.8
ir__drop__avg,0.000182
ir__drop__worst,0.00286
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
