// Seed: 516183676
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output logic [7:0] id_1;
  wire id_6;
  assign id_1[1] = id_4;
endmodule
module module_1 #(
    parameter id_0 = 32'd67,
    parameter id_8 = 32'd35
) (
    input supply1 _id_0,
    output tri1 id_1,
    output supply1 id_2,
    input wire id_3
    , id_6,
    output wire id_4
);
  logic id_7;
  logic [(  id_0  ) : -1] _id_8;
  ;
  logic id_9 = id_7[-1 :-1];
  module_0 modCall_1 (
      id_7,
      id_6,
      id_9,
      id_6,
      id_9
  );
  assign id_2 = id_7[(-1) : id_8];
endmodule
