{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638752952844 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638752952850 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 05 19:09:12 2021 " "Processing started: Sun Dec 05 19:09:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638752952850 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752952850 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tetris -c tetris " "Command: quartus_map --read_settings_files=on --write_settings_files=off tetris -c tetris" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752952850 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638752955128 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638752955128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/tetris_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/tetris_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc " "Found entity 1: tetris_soc" {  } { { "tetris_soc/synthesis/tetris_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/tetris_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "tetris_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "tetris_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_irq_mapper " "Found entity 1: tetris_soc_irq_mapper" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0 " "Found entity 1: tetris_soc_mm_interconnect_0" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: tetris_soc_mm_interconnect_0_avalon_st_adapter_005" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: tetris_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: tetris_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "tetris_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "tetris_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "tetris_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "tetris_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: tetris_soc_mm_interconnect_0_rsp_mux_001" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968215 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_rsp_mux " "Found entity 1: tetris_soc_mm_interconnect_0_rsp_mux" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_demux_011.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_demux_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_rsp_demux_011 " "Found entity 1: tetris_soc_mm_interconnect_0_rsp_demux_011" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_demux_011.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_demux_011.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_rsp_demux " "Found entity 1: tetris_soc_mm_interconnect_0_rsp_demux" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_mux_011.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_mux_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_cmd_mux_011 " "Found entity 1: tetris_soc_mm_interconnect_0_cmd_mux_011" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_mux_011.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_mux_011.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_cmd_mux " "Found entity 1: tetris_soc_mm_interconnect_0_cmd_mux" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: tetris_soc_mm_interconnect_0_cmd_demux_001" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_cmd_demux " "Found entity 1: tetris_soc_mm_interconnect_0_cmd_demux" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968334 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968334 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968334 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968334 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968334 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638752968352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "tetris_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968366 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "tetris_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638752968377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "tetris_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "tetris_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "tetris_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968401 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel tetris_soc_mm_interconnect_0_router_013.sv(48) " "Verilog HDL Declaration information at tetris_soc_mm_interconnect_0_router_013.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_013.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_013.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638752968411 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel tetris_soc_mm_interconnect_0_router_013.sv(49) " "Verilog HDL Declaration information at tetris_soc_mm_interconnect_0_router_013.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_013.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_013.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638752968411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_013.sv 2 2 " "Found 2 design units, including 2 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_router_013_default_decode " "Found entity 1: tetris_soc_mm_interconnect_0_router_013_default_decode" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_013.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_013.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968413 ""} { "Info" "ISGN_ENTITY_NAME" "2 tetris_soc_mm_interconnect_0_router_013 " "Found entity 2: tetris_soc_mm_interconnect_0_router_013" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_013.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_013.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968413 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel tetris_soc_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at tetris_soc_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638752968423 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel tetris_soc_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at tetris_soc_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638752968423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_router_007_default_decode " "Found entity 1: tetris_soc_mm_interconnect_0_router_007_default_decode" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968425 ""} { "Info" "ISGN_ENTITY_NAME" "2 tetris_soc_mm_interconnect_0_router_007 " "Found entity 2: tetris_soc_mm_interconnect_0_router_007" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968425 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel tetris_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at tetris_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638752968437 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel tetris_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at tetris_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638752968437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: tetris_soc_mm_interconnect_0_router_002_default_decode" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968440 ""} { "Info" "ISGN_ENTITY_NAME" "2 tetris_soc_mm_interconnect_0_router_002 " "Found entity 2: tetris_soc_mm_interconnect_0_router_002" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968440 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel tetris_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at tetris_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638752968448 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel tetris_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at tetris_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638752968449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: tetris_soc_mm_interconnect_0_router_001_default_decode" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968451 ""} { "Info" "ISGN_ENTITY_NAME" "2 tetris_soc_mm_interconnect_0_router_001 " "Found entity 2: tetris_soc_mm_interconnect_0_router_001" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968451 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel tetris_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at tetris_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638752968461 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel tetris_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at tetris_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638752968461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_mm_interconnect_0_router_default_decode " "Found entity 1: tetris_soc_mm_interconnect_0_router_default_decode" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968464 ""} { "Info" "ISGN_ENTITY_NAME" "2 tetris_soc_mm_interconnect_0_router " "Found entity 2: tetris_soc_mm_interconnect_0_router" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "tetris_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_usb_rst " "Found entity 1: tetris_soc_usb_rst" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_usb_rst.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_usb_gpx " "Found entity 1: tetris_soc_usb_gpx" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_usb_gpx.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_timer_0 " "Found entity 1: tetris_soc_timer_0" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_timer_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_sysid_qsys_0 " "Found entity 1: tetris_soc_sysid_qsys_0" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_sysid_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_spi_0 " "Found entity 1: tetris_soc_spi_0" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_sdram_pll_dffpipe_l2c " "Found entity 1: tetris_soc_sdram_pll_dffpipe_l2c" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968608 ""} { "Info" "ISGN_ENTITY_NAME" "2 tetris_soc_sdram_pll_stdsync_sv6 " "Found entity 2: tetris_soc_sdram_pll_stdsync_sv6" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968608 ""} { "Info" "ISGN_ENTITY_NAME" "3 tetris_soc_sdram_pll_altpll_vg92 " "Found entity 3: tetris_soc_sdram_pll_altpll_vg92" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968608 ""} { "Info" "ISGN_ENTITY_NAME" "4 tetris_soc_sdram_pll " "Found entity 4: tetris_soc_sdram_pll" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_sdram_input_efifo_module " "Found entity 1: tetris_soc_sdram_input_efifo_module" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968623 ""} { "Info" "ISGN_ENTITY_NAME" "2 tetris_soc_sdram " "Found entity 2: tetris_soc_sdram" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_onchip_memory2_0 " "Found entity 1: tetris_soc_onchip_memory2_0" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_nios2_gen2_0 " "Found entity 1: tetris_soc_nios2_gen2_0" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: tetris_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968696 ""} { "Info" "ISGN_ENTITY_NAME" "2 tetris_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: tetris_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968696 ""} { "Info" "ISGN_ENTITY_NAME" "3 tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968696 ""} { "Info" "ISGN_ENTITY_NAME" "4 tetris_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: tetris_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968696 ""} { "Info" "ISGN_ENTITY_NAME" "5 tetris_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: tetris_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968696 ""} { "Info" "ISGN_ENTITY_NAME" "6 tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968696 ""} { "Info" "ISGN_ENTITY_NAME" "7 tetris_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: tetris_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968696 ""} { "Info" "ISGN_ENTITY_NAME" "8 tetris_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: tetris_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968696 ""} { "Info" "ISGN_ENTITY_NAME" "9 tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968696 ""} { "Info" "ISGN_ENTITY_NAME" "10 tetris_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: tetris_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968696 ""} { "Info" "ISGN_ENTITY_NAME" "11 tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968696 ""} { "Info" "ISGN_ENTITY_NAME" "12 tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968696 ""} { "Info" "ISGN_ENTITY_NAME" "13 tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968696 ""} { "Info" "ISGN_ENTITY_NAME" "14 tetris_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: tetris_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968696 ""} { "Info" "ISGN_ENTITY_NAME" "15 tetris_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: tetris_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968696 ""} { "Info" "ISGN_ENTITY_NAME" "16 tetris_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: tetris_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968696 ""} { "Info" "ISGN_ENTITY_NAME" "17 tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968696 ""} { "Info" "ISGN_ENTITY_NAME" "18 tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968696 ""} { "Info" "ISGN_ENTITY_NAME" "19 tetris_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: tetris_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968696 ""} { "Info" "ISGN_ENTITY_NAME" "20 tetris_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: tetris_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968696 ""} { "Info" "ISGN_ENTITY_NAME" "21 tetris_soc_nios2_gen2_0_cpu " "Found entity 21: tetris_soc_nios2_gen2_0_cpu" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: tetris_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: tetris_soc_nios2_gen2_0_cpu_test_bench" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_leds_pio " "Found entity 1: tetris_soc_leds_pio" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_leds_pio.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_keycode " "Found entity 1: tetris_soc_keycode" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_keycode.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_key " "Found entity 1: tetris_soc_key" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_key.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: tetris_soc_jtag_uart_0_sim_scfifo_w" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968810 ""} { "Info" "ISGN_ENTITY_NAME" "2 tetris_soc_jtag_uart_0_scfifo_w " "Found entity 2: tetris_soc_jtag_uart_0_scfifo_w" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968810 ""} { "Info" "ISGN_ENTITY_NAME" "3 tetris_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: tetris_soc_jtag_uart_0_sim_scfifo_r" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968810 ""} { "Info" "ISGN_ENTITY_NAME" "4 tetris_soc_jtag_uart_0_scfifo_r " "Found entity 4: tetris_soc_jtag_uart_0_scfifo_r" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968810 ""} { "Info" "ISGN_ENTITY_NAME" "5 tetris_soc_jtag_uart_0 " "Found entity 5: tetris_soc_jtag_uart_0" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_soc/synthesis/submodules/tetris_soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_soc_hex_digits_pio " "Found entity 1: tetris_soc_hex_digits_pio" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_hex_digits_pio.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968839 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638752968847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968851 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "tetris.sv(140) " "Verilog HDL Module Instantiation warning at tetris.sv(140): ignored dangling comma in List of Port Connections" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 140 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1638752968860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris " "Found entity 1: tetris" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/game_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/game_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_logic " "Found entity 1: game_logic" {  } { { "output_files/game_logic.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/output_files/game_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/pixel_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/pixel_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_driver " "Found entity 1: pixel_driver" {  } { { "output_files/pixel_driver.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/output_files/pixel_driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/shape_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/shape_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shape_rom " "Found entity 1: shape_rom" {  } { { "output_files/shape_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/output_files/shape_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_delay.sv 1 1 " "Found 1 design units, including 1 entities, in source file input_delay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 input_delay " "Found entity 1: input_delay" {  } { { "input_delay.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/input_delay.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968910 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "board_memory.sv(14) " "Verilog HDL information at board_memory.sv(14): always construct contains both blocking and non-blocking assignments" {  } { { "board_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/board_memory.sv" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1638752968919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file board_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 board_memory " "Found entity 1: board_memory" {  } { { "board_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/board_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsfr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsfr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LSFR " "Found entity 1: LSFR" {  } { { "LSFR.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/LSFR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "falling_piece.sv 1 1 " "Found 1 design units, including 1 entities, in source file falling_piece.sv" { { "Info" "ISGN_ENTITY_NAME" "1 falling_piece " "Found entity 1: falling_piece" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752968938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752968938 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Reset_h tetris.sv(98) " "Verilog HDL Implicit Net warning at tetris.sv(98): created implicit net for \"Reset_h\"" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752968939 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fedback LSFR.sv(6) " "Verilog HDL Implicit Net warning at LSFR.sv(6): created implicit net for \"fedback\"" {  } { { "LSFR.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/LSFR.sv" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752968939 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "tetris_soc_sdram.v(318) " "Verilog HDL or VHDL warning at tetris_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1638752968954 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "tetris_soc_sdram.v(328) " "Verilog HDL or VHDL warning at tetris_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1638752968954 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "tetris_soc_sdram.v(338) " "Verilog HDL or VHDL warning at tetris_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1638752968954 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "tetris_soc_sdram.v(682) " "Verilog HDL or VHDL warning at tetris_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1638752968955 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "tetris_soc_spi_0.v(402) " "Verilog HDL or VHDL warning at tetris_soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1638752968956 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tetris " "Elaborating entity \"tetris\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638752969219 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "board tetris.sv(60) " "Verilog HDL warning at tetris.sv(60): object board used but never assigned" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 60 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1638752969220 "|tetris"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "board 0 tetris.sv(60) " "Net \"board\" at tetris.sv(60) has no driver or initial value, using a default initial value '0'" {  } { { "tetris.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 60 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638752969223 "|tetris"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "tetris.sv" "hex_driver4" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752969248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc tetris_soc:u0 " "Elaborating entity \"tetris_soc\" for hierarchy \"tetris_soc:u0\"" {  } { { "tetris.sv" "u0" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752969280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_hex_digits_pio tetris_soc:u0\|tetris_soc_hex_digits_pio:hex_digits_pio " "Elaborating entity \"tetris_soc_hex_digits_pio\" for hierarchy \"tetris_soc:u0\|tetris_soc_hex_digits_pio:hex_digits_pio\"" {  } { { "tetris_soc/synthesis/tetris_soc.v" "hex_digits_pio" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/tetris_soc.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752969320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_jtag_uart_0 tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"tetris_soc_jtag_uart_0\" for hierarchy \"tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "tetris_soc/synthesis/tetris_soc.v" "jtag_uart_0" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/tetris_soc.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752969334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_jtag_uart_0_scfifo_w tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"tetris_soc_jtag_uart_0_scfifo_w\" for hierarchy \"tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" "the_tetris_soc_jtag_uart_0_scfifo_w" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752969351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" "wfifo" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752969704 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752969712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752969712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752969712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752969712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752969712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752969712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752969712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752969712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752969712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752969712 ""}  } { { "tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638752969712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752969788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752969788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752969792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752969826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752969826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752969832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752969862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752969862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752969871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752969941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752969941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752969952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752970025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752970025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752970034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752970102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752970102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752970112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_jtag_uart_0_scfifo_r tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"tetris_soc_jtag_uart_0_scfifo_r\" for hierarchy \"tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" "the_tetris_soc_jtag_uart_0_scfifo_r" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752970150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" "tetris_soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752970533 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752970557 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752970557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752970557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752970557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752970557 ""}  } { { "tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638752970557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752971469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"tetris_soc:u0\|tetris_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752971667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_key tetris_soc:u0\|tetris_soc_key:key " "Elaborating entity \"tetris_soc_key\" for hierarchy \"tetris_soc:u0\|tetris_soc_key:key\"" {  } { { "tetris_soc/synthesis/tetris_soc.v" "key" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/tetris_soc.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752971738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_keycode tetris_soc:u0\|tetris_soc_keycode:keycode " "Elaborating entity \"tetris_soc_keycode\" for hierarchy \"tetris_soc:u0\|tetris_soc_keycode:keycode\"" {  } { { "tetris_soc/synthesis/tetris_soc.v" "keycode" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/tetris_soc.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752971752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_leds_pio tetris_soc:u0\|tetris_soc_leds_pio:leds_pio " "Elaborating entity \"tetris_soc_leds_pio\" for hierarchy \"tetris_soc:u0\|tetris_soc_leds_pio:leds_pio\"" {  } { { "tetris_soc/synthesis/tetris_soc.v" "leds_pio" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/tetris_soc.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752971765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0 tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"tetris_soc_nios2_gen2_0\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "tetris_soc/synthesis/tetris_soc.v" "nios2_gen2_0" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/tetris_soc.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752971779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0.v" "cpu" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752971795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu_test_bench tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_test_bench:the_tetris_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_test_bench:the_tetris_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "the_tetris_soc_nios2_gen2_0_cpu_test_bench" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752971907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu_register_bank_a_module tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "tetris_soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752971931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752972098 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752972112 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752972112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752972112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752972112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752972112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752972112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752972112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752972112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752972112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752972112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752972112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752972112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752972112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752972112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752972112 ""}  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638752972112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752972193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752972193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752972198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu_register_bank_b_module tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_register_bank_b_module:tetris_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_register_bank_b_module:tetris_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "tetris_soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752972243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu_nios2_oci tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "the_tetris_soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752972311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752972343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752972413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752972419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752972419 ""}  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638752972419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu_nios2_oci_break tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_break:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_break:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752972435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu_nios2_oci_xbrk tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752972487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752972505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu_nios2_oci_itrace tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752972521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752972535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu_nios2_oci_td_mode tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:tetris_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:tetris_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "tetris_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752972594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752972607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752972646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752972659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752972670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu_nios2_oci_pib tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752972686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu_nios2_oci_im tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_im:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_oci_im:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752972698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752972717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu_nios2_ocimem tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752972733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem\|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem\|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752972784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem\|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem\|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752972808 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem\|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem\|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752972821 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem\|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem\|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752972821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752972821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752972821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752972821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752972821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752972821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752972821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752972821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752972821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752972821 ""}  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638752972821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752972899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752972899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem\|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem\|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752972904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" "the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752972949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu_debug_slave_tck tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752972964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752973044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "tetris_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752973166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752973172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752973172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752973172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752973172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752973172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752973172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752973172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752973172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752973172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752973172 ""}  } { { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638752973172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752973183 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752973193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752973205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"tetris_soc:u0\|tetris_soc_nios2_gen2_0:nios2_gen2_0\|tetris_soc_nios2_gen2_0_cpu:cpu\|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci\|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752973227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_onchip_memory2_0 tetris_soc:u0\|tetris_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"tetris_soc_onchip_memory2_0\" for hierarchy \"tetris_soc:u0\|tetris_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "tetris_soc/synthesis/tetris_soc.v" "onchip_memory2_0" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/tetris_soc.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752973259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tetris_soc:u0\|tetris_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"tetris_soc:u0\|tetris_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_onchip_memory2_0.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752973289 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tetris_soc:u0\|tetris_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"tetris_soc:u0\|tetris_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752973301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tetris_soc:u0\|tetris_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"tetris_soc:u0\|tetris_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752973301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tetris_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"tetris_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752973301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752973301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752973301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752973301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752973301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752973301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752973301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752973301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752973301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752973301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752973301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638752973301 ""}  } { { "tetris_soc/synthesis/submodules/tetris_soc_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638752973301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6fg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6fg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6fg1 " "Found entity 1: altsyncram_6fg1" {  } { { "db/altsyncram_6fg1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/db/altsyncram_6fg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638752973388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752973388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6fg1 tetris_soc:u0\|tetris_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_6fg1:auto_generated " "Elaborating entity \"altsyncram_6fg1\" for hierarchy \"tetris_soc:u0\|tetris_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_6fg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752973394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_sdram tetris_soc:u0\|tetris_soc_sdram:sdram " "Elaborating entity \"tetris_soc_sdram\" for hierarchy \"tetris_soc:u0\|tetris_soc_sdram:sdram\"" {  } { { "tetris_soc/synthesis/tetris_soc.v" "sdram" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/tetris_soc.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752973735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_sdram_input_efifo_module tetris_soc:u0\|tetris_soc_sdram:sdram\|tetris_soc_sdram_input_efifo_module:the_tetris_soc_sdram_input_efifo_module " "Elaborating entity \"tetris_soc_sdram_input_efifo_module\" for hierarchy \"tetris_soc:u0\|tetris_soc_sdram:sdram\|tetris_soc_sdram_input_efifo_module:the_tetris_soc_sdram_input_efifo_module\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_sdram.v" "the_tetris_soc_sdram_input_efifo_module" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752973812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_sdram_pll tetris_soc:u0\|tetris_soc_sdram_pll:sdram_pll " "Elaborating entity \"tetris_soc_sdram_pll\" for hierarchy \"tetris_soc:u0\|tetris_soc_sdram_pll:sdram_pll\"" {  } { { "tetris_soc/synthesis/tetris_soc.v" "sdram_pll" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/tetris_soc.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752973832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_sdram_pll_stdsync_sv6 tetris_soc:u0\|tetris_soc_sdram_pll:sdram_pll\|tetris_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"tetris_soc_sdram_pll_stdsync_sv6\" for hierarchy \"tetris_soc:u0\|tetris_soc_sdram_pll:sdram_pll\|tetris_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v" "stdsync2" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752973845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_sdram_pll_dffpipe_l2c tetris_soc:u0\|tetris_soc_sdram_pll:sdram_pll\|tetris_soc_sdram_pll_stdsync_sv6:stdsync2\|tetris_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"tetris_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"tetris_soc:u0\|tetris_soc_sdram_pll:sdram_pll\|tetris_soc_sdram_pll_stdsync_sv6:stdsync2\|tetris_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v" "dffpipe3" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752973856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_sdram_pll_altpll_vg92 tetris_soc:u0\|tetris_soc_sdram_pll:sdram_pll\|tetris_soc_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"tetris_soc_sdram_pll_altpll_vg92\" for hierarchy \"tetris_soc:u0\|tetris_soc_sdram_pll:sdram_pll\|tetris_soc_sdram_pll_altpll_vg92:sd1\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v" "sd1" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752973868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_spi_0 tetris_soc:u0\|tetris_soc_spi_0:spi_0 " "Elaborating entity \"tetris_soc_spi_0\" for hierarchy \"tetris_soc:u0\|tetris_soc_spi_0:spi_0\"" {  } { { "tetris_soc/synthesis/tetris_soc.v" "spi_0" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/tetris_soc.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752973881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_sysid_qsys_0 tetris_soc:u0\|tetris_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"tetris_soc_sysid_qsys_0\" for hierarchy \"tetris_soc:u0\|tetris_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "tetris_soc/synthesis/tetris_soc.v" "sysid_qsys_0" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/tetris_soc.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752973904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_timer_0 tetris_soc:u0\|tetris_soc_timer_0:timer_0 " "Elaborating entity \"tetris_soc_timer_0\" for hierarchy \"tetris_soc:u0\|tetris_soc_timer_0:timer_0\"" {  } { { "tetris_soc/synthesis/tetris_soc.v" "timer_0" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/tetris_soc.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752973917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_usb_gpx tetris_soc:u0\|tetris_soc_usb_gpx:usb_gpx " "Elaborating entity \"tetris_soc_usb_gpx\" for hierarchy \"tetris_soc:u0\|tetris_soc_usb_gpx:usb_gpx\"" {  } { { "tetris_soc/synthesis/tetris_soc.v" "usb_gpx" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/tetris_soc.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752973952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_usb_rst tetris_soc:u0\|tetris_soc_usb_rst:usb_rst " "Elaborating entity \"tetris_soc_usb_rst\" for hierarchy \"tetris_soc:u0\|tetris_soc_usb_rst:usb_rst\"" {  } { { "tetris_soc/synthesis/tetris_soc.v" "usb_rst" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/tetris_soc.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752973971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_mm_interconnect_0 tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"tetris_soc_mm_interconnect_0\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "tetris_soc/synthesis/tetris_soc.v" "mm_interconnect_0" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/tetris_soc.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752973983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 1263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752974501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 1323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752974521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 1387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752974543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752974564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 1515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752974584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 1579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752974603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 1643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752974628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 1707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752974649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "keycode_s1_translator" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 1771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752974667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 2219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752974731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 2283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752974752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 2364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752974771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 2445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752974792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 2529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752974810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752974838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 2570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752974860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 3154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752974971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752974994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 3195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752975014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 3236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752975099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_mm_interconnect_0_router tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_router:router " "Elaborating entity \"tetris_soc_mm_interconnect_0_router\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_router:router\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "router" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 4377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752975274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_mm_interconnect_0_router_default_decode tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_router:router\|tetris_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"tetris_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_router:router\|tetris_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752975311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_mm_interconnect_0_router_001 tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"tetris_soc_mm_interconnect_0_router_001\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_router_001:router_001\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "router_001" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 4393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752975328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_mm_interconnect_0_router_001_default_decode tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_router_001:router_001\|tetris_soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"tetris_soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_router_001:router_001\|tetris_soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_001.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752975363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_mm_interconnect_0_router_002 tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"tetris_soc_mm_interconnect_0_router_002\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "router_002" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 4409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752975374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_mm_interconnect_0_router_002_default_decode tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_router_002:router_002\|tetris_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"tetris_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_router_002:router_002\|tetris_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752975388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_mm_interconnect_0_router_007 tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"tetris_soc_mm_interconnect_0_router_007\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_router_007:router_007\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "router_007" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 4489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752975450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_mm_interconnect_0_router_007_default_decode tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_router_007:router_007\|tetris_soc_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"tetris_soc_mm_interconnect_0_router_007_default_decode\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_router_007:router_007\|tetris_soc_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752975468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_mm_interconnect_0_router_013 tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_router_013:router_013 " "Elaborating entity \"tetris_soc_mm_interconnect_0_router_013\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_router_013:router_013\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "router_013" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 4585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752975542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_mm_interconnect_0_router_013_default_decode tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_router_013:router_013\|tetris_soc_mm_interconnect_0_router_013_default_decode:the_default_decode " "Elaborating entity \"tetris_soc_mm_interconnect_0_router_013_default_decode\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_router_013:router_013\|tetris_soc_mm_interconnect_0_router_013_default_decode:the_default_decode\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_013.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_013.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752975558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 4683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752975608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752975632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_mm_interconnect_0_cmd_demux tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"tetris_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 4784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752975646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_mm_interconnect_0_cmd_demux_001 tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"tetris_soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 4867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752975682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_mm_interconnect_0_cmd_mux tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"tetris_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 4890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752975708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752975730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752975740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_mm_interconnect_0_cmd_mux_011 tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_cmd_mux_011:cmd_mux_011 " "Elaborating entity \"tetris_soc_mm_interconnect_0_cmd_mux_011\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_cmd_mux_011:cmd_mux_011\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "cmd_mux_011" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 5137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752975919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_mm_interconnect_0_rsp_demux tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"tetris_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 5217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752975958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_mm_interconnect_0_rsp_demux_011 tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_rsp_demux_011:rsp_demux_011 " "Elaborating entity \"tetris_soc_mm_interconnect_0_rsp_demux_011\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_rsp_demux_011:rsp_demux_011\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "rsp_demux_011" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 5464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752976021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_mm_interconnect_0_rsp_mux tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"tetris_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 5622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752976048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752976122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752976133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_mm_interconnect_0_rsp_mux_001 tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"tetris_soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 5705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752976145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux_001.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752976215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752976227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 5771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752976239 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638752976248 "|tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638752976249 "|tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "tetris_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638752976249 "|tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 5837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752976292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "crosser" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 5871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752976330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "tetris_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752976349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "tetris_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752976417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_mm_interconnect_0_avalon_st_adapter tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"tetris_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 6002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752976491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752976504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_mm_interconnect_0_avalon_st_adapter_005 tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"tetris_soc_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v" 6147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752976557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|tetris_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"tetris_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"tetris_soc:u0\|tetris_soc_mm_interconnect_0:mm_interconnect_0\|tetris_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|tetris_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752976569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_soc_irq_mapper tetris_soc:u0\|tetris_soc_irq_mapper:irq_mapper " "Elaborating entity \"tetris_soc_irq_mapper\" for hierarchy \"tetris_soc:u0\|tetris_soc_irq_mapper:irq_mapper\"" {  } { { "tetris_soc/synthesis/tetris_soc.v" "irq_mapper" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/tetris_soc.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752976662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller tetris_soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"tetris_soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "tetris_soc/synthesis/tetris_soc.v" "rst_controller" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/tetris_soc.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752976671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer tetris_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"tetris_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "tetris_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752976683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer tetris_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"tetris_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "tetris_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752976693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller tetris_soc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"tetris_soc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "tetris_soc/synthesis/tetris_soc.v" "rst_controller_001" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/tetris_soc.v" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752976703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller tetris_soc:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"tetris_soc:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "tetris_soc/synthesis/tetris_soc.v" "rst_controller_002" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris_soc/synthesis/tetris_soc.v" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752976723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga0 " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga0\"" {  } { { "tetris.sv" "vga0" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752976741 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638752976741 "|tetris|vga_controller:vga0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638752976741 "|tetris|vga_controller:vga0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_driver pixel_driver:p0 " "Elaborating entity \"pixel_driver\" for hierarchy \"pixel_driver:p0\"" {  } { { "tetris.sv" "p0" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752976759 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pixel_driver.sv(15) " "Verilog HDL assignment warning at pixel_driver.sv(15): truncated value with size 32 to match size of target (10)" {  } { { "output_files/pixel_driver.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/output_files/pixel_driver.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638752976760 "|tetris|pixel_driver:p0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pixel_driver.sv(16) " "Verilog HDL assignment warning at pixel_driver.sv(16): truncated value with size 32 to match size of target (10)" {  } { { "output_files/pixel_driver.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/output_files/pixel_driver.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638752976760 "|tetris|pixel_driver:p0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pixel_driver.sv(17) " "Verilog HDL assignment warning at pixel_driver.sv(17): truncated value with size 32 to match size of target (10)" {  } { { "output_files/pixel_driver.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/output_files/pixel_driver.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638752976760 "|tetris|pixel_driver:p0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pixel_driver.sv(18) " "Verilog HDL assignment warning at pixel_driver.sv(18): truncated value with size 32 to match size of target (10)" {  } { { "output_files/pixel_driver.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/output_files/pixel_driver.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638752976760 "|tetris|pixel_driver:p0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pixel_driver.sv(19) " "Verilog HDL assignment warning at pixel_driver.sv(19): truncated value with size 32 to match size of target (10)" {  } { { "output_files/pixel_driver.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/output_files/pixel_driver.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638752976760 "|tetris|pixel_driver:p0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pixel_driver.sv(20) " "Verilog HDL assignment warning at pixel_driver.sv(20): truncated value with size 32 to match size of target (10)" {  } { { "output_files/pixel_driver.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/output_files/pixel_driver.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638752976760 "|tetris|pixel_driver:p0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pixel_driver.sv(21) " "Verilog HDL assignment warning at pixel_driver.sv(21): truncated value with size 32 to match size of target (10)" {  } { { "output_files/pixel_driver.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/output_files/pixel_driver.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638752976760 "|tetris|pixel_driver:p0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pixel_driver.sv(22) " "Verilog HDL assignment warning at pixel_driver.sv(22): truncated value with size 32 to match size of target (10)" {  } { { "output_files/pixel_driver.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/output_files/pixel_driver.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638752976761 "|tetris|pixel_driver:p0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pixel_driver.sv(24) " "Verilog HDL assignment warning at pixel_driver.sv(24): truncated value with size 32 to match size of target (10)" {  } { { "output_files/pixel_driver.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/output_files/pixel_driver.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638752976761 "|tetris|pixel_driver:p0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pixel_driver.sv(25) " "Verilog HDL assignment warning at pixel_driver.sv(25): truncated value with size 32 to match size of target (10)" {  } { { "output_files/pixel_driver.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/output_files/pixel_driver.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638752976761 "|tetris|pixel_driver:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_logic game_logic:g0 " "Elaborating entity \"game_logic\" for hierarchy \"game_logic:g0\"" {  } { { "tetris.sv" "g0" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752976782 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shape game_logic.sv(9) " "Verilog HDL or VHDL warning at game_logic.sv(9): object \"shape\" assigned a value but never read" {  } { { "output_files/game_logic.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/output_files/game_logic.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638752976782 "|tetris|game_logic:g0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "game_logic.sv(93) " "Verilog HDL Case Statement information at game_logic.sv(93): all case item expressions in this case statement are onehot" {  } { { "output_files/game_logic.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/output_files/game_logic.sv" 93 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1638752976784 "|tetris|game_logic:g0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lineFill game_logic.sv(7) " "Output port \"lineFill\" at game_logic.sv(7) has no driver" {  } { { "output_files/game_logic.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/output_files/game_logic.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638752976785 "|tetris|game_logic:g0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_delay game_logic:g0\|input_delay:i0 " "Elaborating entity \"input_delay\" for hierarchy \"game_logic:g0\|input_delay:i0\"" {  } { { "output_files/game_logic.sv" "i0" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/output_files/game_logic.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752976800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "falling_piece falling_piece:fp0 " "Elaborating entity \"falling_piece\" for hierarchy \"falling_piece:fp0\"" {  } { { "tetris.sv" "fp0" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752976816 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "falling_piece.sv(29) " "SystemVerilog warning at falling_piece.sv(29): unique or priority keyword makes case statement complete" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 29 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1638752976818 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 falling_piece.sv(118) " "Verilog HDL assignment warning at falling_piece.sv(118): truncated value with size 32 to match size of target (6)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638752976819 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 falling_piece.sv(119) " "Verilog HDL assignment warning at falling_piece.sv(119): truncated value with size 32 to match size of target (6)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638752976819 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 falling_piece.sv(120) " "Verilog HDL assignment warning at falling_piece.sv(120): truncated value with size 32 to match size of target (6)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638752976819 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 falling_piece.sv(121) " "Verilog HDL assignment warning at falling_piece.sv(121): truncated value with size 32 to match size of target (6)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638752976819 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 falling_piece.sv(127) " "Verilog HDL assignment warning at falling_piece.sv(127): truncated value with size 32 to match size of target (5)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638752976823 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 falling_piece.sv(128) " "Verilog HDL assignment warning at falling_piece.sv(128): truncated value with size 32 to match size of target (5)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638752976823 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 falling_piece.sv(129) " "Verilog HDL assignment warning at falling_piece.sv(129): truncated value with size 32 to match size of target (5)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638752976823 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 falling_piece.sv(130) " "Verilog HDL assignment warning at falling_piece.sv(130): truncated value with size 32 to match size of target (5)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638752976823 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 falling_piece.sv(131) " "Verilog HDL assignment warning at falling_piece.sv(131): truncated value with size 32 to match size of target (6)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638752976823 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 falling_piece.sv(132) " "Verilog HDL assignment warning at falling_piece.sv(132): truncated value with size 32 to match size of target (6)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638752976823 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 falling_piece.sv(133) " "Verilog HDL assignment warning at falling_piece.sv(133): truncated value with size 32 to match size of target (6)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638752976823 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 falling_piece.sv(134) " "Verilog HDL assignment warning at falling_piece.sv(134): truncated value with size 32 to match size of target (6)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638752976823 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 falling_piece.sv(148) " "Verilog HDL assignment warning at falling_piece.sv(148): truncated value with size 32 to match size of target (5)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638752976826 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 falling_piece.sv(149) " "Verilog HDL assignment warning at falling_piece.sv(149): truncated value with size 32 to match size of target (5)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638752976826 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 falling_piece.sv(150) " "Verilog HDL assignment warning at falling_piece.sv(150): truncated value with size 32 to match size of target (5)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638752976827 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 falling_piece.sv(151) " "Verilog HDL assignment warning at falling_piece.sv(151): truncated value with size 32 to match size of target (5)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638752976827 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 falling_piece.sv(152) " "Verilog HDL assignment warning at falling_piece.sv(152): truncated value with size 32 to match size of target (6)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638752976827 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 falling_piece.sv(153) " "Verilog HDL assignment warning at falling_piece.sv(153): truncated value with size 32 to match size of target (6)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638752976827 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 falling_piece.sv(154) " "Verilog HDL assignment warning at falling_piece.sv(154): truncated value with size 32 to match size of target (6)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638752976827 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 falling_piece.sv(155) " "Verilog HDL assignment warning at falling_piece.sv(155): truncated value with size 32 to match size of target (6)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638752976827 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 falling_piece.sv(165) " "Verilog HDL assignment warning at falling_piece.sv(165): truncated value with size 32 to match size of target (5)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638752976827 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 falling_piece.sv(166) " "Verilog HDL assignment warning at falling_piece.sv(166): truncated value with size 32 to match size of target (5)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638752976827 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 falling_piece.sv(167) " "Verilog HDL assignment warning at falling_piece.sv(167): truncated value with size 32 to match size of target (5)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638752976827 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 falling_piece.sv(168) " "Verilog HDL assignment warning at falling_piece.sv(168): truncated value with size 32 to match size of target (5)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638752976827 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 falling_piece.sv(169) " "Verilog HDL assignment warning at falling_piece.sv(169): truncated value with size 32 to match size of target (6)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638752976827 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 falling_piece.sv(170) " "Verilog HDL assignment warning at falling_piece.sv(170): truncated value with size 32 to match size of target (6)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638752976828 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 falling_piece.sv(171) " "Verilog HDL assignment warning at falling_piece.sv(171): truncated value with size 32 to match size of target (6)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638752976828 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 falling_piece.sv(172) " "Verilog HDL assignment warning at falling_piece.sv(172): truncated value with size 32 to match size of target (6)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638752976828 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shapeReg falling_piece.sv(23) " "Verilog HDL Always Construct warning at falling_piece.sv(23): inferring latch(es) for variable \"shapeReg\", which holds its previous value in one or more paths through the always construct" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638752976829 "|tetris|falling_piece:fp0"}
{ "Error" "EVRFX_VERI_UNSIZED_OPERANDS_NOT_ALLOWED" "falling_piece.sv(189) " "Verilog HDL error at falling_piece.sv(189): unsized constants are not allowed in concatenations" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 189 0 0 } }  } 0 10257 "Verilog HDL error at %1!s!: unsized constants are not allowed in concatenations" 0 0 "Analysis & Synthesis" 0 -1 1638752976830 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 4 falling_piece.sv(189) " "Verilog HDL assignment warning at falling_piece.sv(189): truncated value with size 34 to match size of target (4)" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638752976830 "|tetris|falling_piece:fp0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shape falling_piece.sv(189) " "Verilog HDL Always Construct warning at falling_piece.sv(189): inferring latch(es) for variable \"shape\", which holds its previous value in one or more paths through the always construct" {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 189 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638752976830 "|tetris|falling_piece:fp0"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "falling_piece.sv(189) " "SystemVerilog RTL Coding error at falling_piece.sv(189): always_comb construct does not infer purely combinational logic." {  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 189 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1638752976830 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "falling_piece:fp0 " "Can't elaborate user hierarchy \"falling_piece:fp0\"" {  } { { "tetris.sv" "fp0" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/tetris.sv" 147 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638752976834 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/ece385/tetris/output_files/tetris.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/ece385/tetris/output_files/tetris.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752977876 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 60 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4910 " "Peak virtual memory: 4910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638752980105 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 05 19:09:40 2021 " "Processing ended: Sun Dec 05 19:09:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638752980105 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638752980105 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638752980105 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752980105 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 60 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 60 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638752980751 ""}
