Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date             : Thu Mar  9 13:27:44 2017
| Host             : linux-Inspiron-5565 running 64-bit Ubuntu 14.04.5 LTS
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.771  |
| Dynamic (W)              | 1.610  |
| Device Static (W)        | 0.161  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 64.6   |
| Junction Temperature (C) | 45.4   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.013 |        6 |       --- |             --- |
| Slice Logic              |     0.015 |     7470 |       --- |             --- |
|   LUT as Logic           |     0.013 |     3165 |     53200 |            5.95 |
|   Register               |    <0.001 |     3065 |    106400 |            2.88 |
|   CARRY4                 |    <0.001 |      152 |     13300 |            1.14 |
|   LUT as Distributed RAM |    <0.001 |       32 |     17400 |            0.18 |
|   F7/F8 Muxes            |    <0.001 |       33 |     53200 |            0.06 |
|   LUT as Shift Register  |    <0.001 |       68 |     17400 |            0.39 |
|   Others                 |     0.000 |      297 |       --- |             --- |
| Signals                  |     0.020 |     6014 |       --- |             --- |
| Block RAM                |     0.034 |       15 |       140 |           10.71 |
| PS7                      |     1.529 |        1 |       --- |             --- |
| Static Power             |     0.161 |          |           |                 |
| Total                    |     1.771 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.095 |       0.079 |      0.016 |
| Vccaux    |       1.800 |     0.021 |       0.000 |      0.021 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.002 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.749 |       0.718 |      0.031 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+------------------------------------------------------------+-----------------+
| Clock      | Domain                                                     | Constraint (ns) |
+------------+------------------------------------------------------------+-----------------+
| clk_fpga_0 | xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------+-----------+
| Name                                                   | Power (W) |
+--------------------------------------------------------+-----------+
| top                                                    |     1.610 |
|   xc7z020_i                                            |     1.610 |
|     bigint_math_0                                      |     0.074 |
|       inst                                             |     0.072 |
|         bigint_math_PERIPH_BUS_s_axi_U                 |     0.019 |
|           int_a                                        |     0.004 |
|           int_b                                        |     0.003 |
|           int_c                                        |     0.005 |
|           int_d                                        |     0.006 |
|         grp_bigint_math_bigint_add_1_fu_138            |     0.002 |
|           grp_bigint_math_bigint_zero_fu_153           |    <0.001 |
|           tempA9_U                                     |    <0.001 |
|             bigint_math_bigint_add_1_tempA9_rom_U      |    <0.001 |
|           tempB_U                                      |    <0.001 |
|             bigint_math_bigint_add_1_tempB_ram_U       |    <0.001 |
|         grp_bigint_math_bigint_compare_fu_145          |     0.001 |
|           state_U                                      |    <0.001 |
|             bigint_math_bigint_compare_state_ram_U     |    <0.001 |
|               ram_reg_0_255_0_0                        |    <0.001 |
|               ram_reg_0_255_1_1                        |    <0.001 |
|         grp_bigint_math_bigint_div_fu_119              |     0.037 |
|           carry_U                                      |     0.002 |
|             bigint_math_bigint_add_1_tempB_ram_U       |     0.002 |
|           grp_bigint_math_bigint_add_fu_186            |     0.003 |
|             grp_bigint_math_bigint_zero_fu_176         |    <0.001 |
|             grp_bigint_math_bigint_zero_fu_182         |    <0.001 |
|             tempA_U                                    |     0.001 |
|               bigint_math_bigint_add_1_tempB_ram_U     |     0.001 |
|             tempB_U                                    |    <0.001 |
|               bigint_math_bigint_add_1_tempB_ram_U     |    <0.001 |
|           grp_bigint_math_bigint_compare_fu_194        |    <0.001 |
|             state_U                                    |    <0.001 |
|               bigint_math_bigint_compare_state_ram_U   |    <0.001 |
|                 ram_reg_0_255_0_0                      |    <0.001 |
|                 ram_reg_0_255_1_1                      |    <0.001 |
|           grp_bigint_math_bigint_mul_fu_178            |     0.008 |
|             grp_bigint_math_bigint_add_fu_210          |     0.004 |
|               grp_bigint_math_bigint_zero_fu_176       |    <0.001 |
|               grp_bigint_math_bigint_zero_fu_182       |    <0.001 |
|               tempA_U                                  |     0.002 |
|                 bigint_math_bigint_add_1_tempB_ram_U   |     0.002 |
|               tempB_U                                  |    <0.001 |
|                 bigint_math_bigint_add_1_tempB_ram_U   |    <0.001 |
|             grp_bigint_math_bigint_zero_fu_217         |    <0.001 |
|             grp_bigint_math_bigint_zero_fu_223         |    <0.001 |
|             sum_U                                      |     0.001 |
|               bigint_math_bigint_add_1_tempB_ram_U     |     0.001 |
|             tempA_U                                    |     0.001 |
|               bigint_math_bigint_add_1_tempB_ram_U     |     0.001 |
|             tempB_U                                    |    <0.001 |
|               bigint_math_bigint_add_1_tempB_ram_U     |    <0.001 |
|           grp_bigint_math_bigint_sub_1_fu_162          |     0.009 |
|             grp_bigint_math_bigint_compare_fu_238      |     0.001 |
|               state_U                                  |    <0.001 |
|                 bigint_math_bigint_compare_state_ram_U |    <0.001 |
|                   ram_reg_0_255_0_0                    |    <0.001 |
|                   ram_reg_0_255_1_1                    |    <0.001 |
|             grp_bigint_math_bigint_zero_fu_244         |    <0.001 |
|             grp_bigint_math_bigint_zero_fu_250         |    <0.001 |
|             grp_bigint_math_bigint_zero_fu_256         |    <0.001 |
|             tempA_U                                    |     0.002 |
|               bigint_math_bigint_add_1_tempB_ram_U     |     0.002 |
|             tempB_U                                    |     0.002 |
|               bigint_math_bigint_add_1_tempB_ram_U     |     0.002 |
|           grp_bigint_math_bigint_sub_fu_170            |     0.009 |
|             grp_bigint_math_bigint_compare_fu_244      |     0.001 |
|               state_U                                  |    <0.001 |
|                 bigint_math_bigint_compare_state_ram_U |    <0.001 |
|                   ram_reg_0_255_0_0                    |    <0.001 |
|                   ram_reg_0_255_1_1                    |    <0.001 |
|             grp_bigint_math_bigint_zero_fu_250         |    <0.001 |
|             grp_bigint_math_bigint_zero_fu_256         |    <0.001 |
|             grp_bigint_math_bigint_zero_fu_262         |    <0.001 |
|             tempA_U                                    |     0.003 |
|               bigint_math_bigint_add_1_tempB_ram_U     |     0.003 |
|             tempB_U                                    |     0.002 |
|               bigint_math_bigint_add_1_tempB_ram_U     |     0.002 |
|           grp_bigint_math_bigint_zero_fu_201           |    <0.001 |
|           grp_bigint_math_bigint_zero_fu_207           |    <0.001 |
|           grp_bigint_math_bigint_zero_fu_213           |    <0.001 |
|           one_U                                        |    <0.001 |
|             bigint_math_bigint_div_one_rom_U           |    <0.001 |
|           tempA_U                                      |     0.002 |
|             bigint_math_bigint_add_1_tempB_ram_U       |     0.002 |
|           tempB_U                                      |     0.002 |
|             bigint_math_bigint_add_1_tempB_ram_U       |     0.002 |
|         grp_bigint_math_bigint_mul_1_fu_131            |     0.009 |
|           grp_bigint_math_bigint_add_fu_210            |     0.003 |
|             grp_bigint_math_bigint_zero_fu_176         |    <0.001 |
|             grp_bigint_math_bigint_zero_fu_182         |    <0.001 |
|             tempA_U                                    |     0.001 |
|               bigint_math_bigint_add_1_tempB_ram_U     |     0.001 |
|             tempB_U                                    |    <0.001 |
|               bigint_math_bigint_add_1_tempB_ram_U     |    <0.001 |
|           grp_bigint_math_bigint_zero_fu_217           |    <0.001 |
|           grp_bigint_math_bigint_zero_fu_223           |    <0.001 |
|           sum_U                                        |     0.002 |
|             bigint_math_bigint_add_1_tempB_ram_U       |     0.002 |
|           tempA_U                                      |     0.001 |
|             bigint_math_bigint_add_1_tempB_ram_U       |     0.001 |
|           tempB_U                                      |    <0.001 |
|             bigint_math_bigint_add_1_tempB_ram_U       |    <0.001 |
|         grp_bigint_math_bigint_zero_fu_152             |    <0.001 |
|         loopCount_U                                    |     0.002 |
|           bigint_math_bigint_add_1_tempB_ram_U         |     0.002 |
|         temp_U                                         |    <0.001 |
|           bigint_math_bigint_add_1_tempB_ram_U         |    <0.001 |
|     processing_system7_0                               |     1.529 |
|       inst                                             |     1.529 |
|     processing_system7_0_axi_periph                    |     0.006 |
|       s00_couplers                                     |     0.006 |
|         auto_pc                                        |     0.006 |
|           inst                                         |     0.006 |
|             gen_axilite.gen_b2s_conv.axilite_b2s       |     0.006 |
|               RD.ar_channel_0                          |     0.001 |
|                 ar_cmd_fsm_0                           |    <0.001 |
|                 cmd_translator_0                       |    <0.001 |
|                   incr_cmd_0                           |    <0.001 |
|                   wrap_cmd_0                           |    <0.001 |
|               RD.r_channel_0                           |     0.001 |
|                 rd_data_fifo_0                         |    <0.001 |
|                 transaction_fifo_0                     |    <0.001 |
|               SI_REG                                   |     0.002 |
|                 ar_pipe                                |    <0.001 |
|                 aw_pipe                                |    <0.001 |
|                 b_pipe                                 |    <0.001 |
|                 r_pipe                                 |    <0.001 |
|               WR.aw_channel_0                          |     0.001 |
|                 aw_cmd_fsm_0                           |    <0.001 |
|                 cmd_translator_0                       |    <0.001 |
|                   incr_cmd_0                           |    <0.001 |
|                   wrap_cmd_0                           |    <0.001 |
|               WR.b_channel_0                           |    <0.001 |
|                 bid_fifo_0                             |    <0.001 |
|                 bresp_fifo_0                           |    <0.001 |
|     rst_processing_system7_0_100M                      |    <0.001 |
|       U0                                               |    <0.001 |
|         EXT_LPF                                        |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                    |    <0.001 |
|         SEQ                                            |    <0.001 |
|           SEQ_COUNTER                                  |    <0.001 |
+--------------------------------------------------------+-----------+


