Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "G:/My Drive/Classes/CSD_Lab/Labs/Lab3/T0_isim_beh.exe" -prj "G:/My Drive/Classes/CSD_Lab/Labs/Lab3/T0_beh.prj" "work.T0" "work.glbl" 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "G:/My Drive/Classes/CSD_Lab/Labs/Lab3/counter.v" into library work
Analyzing Verilog file "G:/My Drive/Classes/CSD_Lab/Labs/Lab3/prog_counter.v" into library work
Analyzing Verilog file "G:/My Drive/Classes/CSD_Lab/Labs/Lab3/binary_bcd.v" into library work
Analyzing Verilog file "G:/My Drive/Classes/CSD_Lab/Labs/Lab3/final_bcd_counter.v" into library work
Analyzing Verilog file "G:/My Drive/Classes/CSD_Lab/Labs/Lab3/bcd_count_7_testbench.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 121776 KB
Fuse CPU Usage: 250 ms
Compiling module count_7
Compiling module prog_count_7
Compiling module binary_bcd_2
Compiling module bcd_count_7
Compiling module T0
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 6 Verilog Units
Built simulation executable G:/My Drive/Classes/CSD_Lab/Labs/Lab3/T0_isim_beh.exe
Fuse Memory Usage: 128220 KB
Fuse CPU Usage: 327 ms
