
*** Running vivado
    with args -log FIR.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FIR.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source FIR.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/james/ETS/Hiver_2024/ELE739/ELE739-Projet_2/Projet_2/Projet_2.srcs/utils_1/imports/synth_1/FIR.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/james/ETS/Hiver_2024/ELE739/ELE739-Projet_2/Projet_2/Projet_2.srcs/utils_1/imports/synth_1/FIR.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top FIR -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19204
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 900.754 ; gain = 410.109
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FIR' [C:/Users/james/ETS/Hiver_2024/ELE739/ELE739-Projet_2/Projet_2/Projet_2.srcs/sources_1/new/FIR.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'FIR' (0#1) [C:/Users/james/ETS/Hiver_2024/ELE739/ELE739-Projet_2/Projet_2/Projet_2.srcs/sources_1/new/FIR.vhd:39]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 992.727 ; gain = 502.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 992.727 ; gain = 502.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 992.727 ; gain = 502.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 992.727 ; gain = 502.082
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP m_out_int_reg[0], operation Mode is: (A2*(B:0xa))'.
DSP Report: register x_int_reg[0] is absorbed into DSP m_out_int_reg[0].
DSP Report: register m_out_int_reg[0] is absorbed into DSP m_out_int_reg[0].
DSP Report: operator ARG is absorbed into DSP m_out_int_reg[0].
DSP Report: Generating DSP m_out_int_reg[2], operation Mode is: (ACIN''*(B:0xa))'.
DSP Report: register x_int_reg[1] is absorbed into DSP m_out_int_reg[2].
DSP Report: register x_int_reg[2] is absorbed into DSP m_out_int_reg[2].
DSP Report: register m_out_int_reg[2] is absorbed into DSP m_out_int_reg[2].
DSP Report: operator ARG is absorbed into DSP m_out_int_reg[2].
DSP Report: Generating DSP a_out_int_2_reg, operation Mode is: (PCIN+(A''*(B:0xa))')'.
DSP Report: register x_int_reg[2] is absorbed into DSP a_out_int_2_reg.
DSP Report: register x_int_reg[3] is absorbed into DSP a_out_int_2_reg.
DSP Report: register a_out_int_2_reg is absorbed into DSP a_out_int_2_reg.
DSP Report: register m_out_int_reg[3] is absorbed into DSP a_out_int_2_reg.
DSP Report: operator a_out_int_20 is absorbed into DSP a_out_int_2_reg.
DSP Report: operator ARG is absorbed into DSP a_out_int_2_reg.
DSP Report: Generating DSP m_out_int_reg[4], operation Mode is: (ACIN''*(B:0xa))'.
DSP Report: register x_int_reg[3] is absorbed into DSP m_out_int_reg[4].
DSP Report: register x_int_reg[4] is absorbed into DSP m_out_int_reg[4].
DSP Report: register m_out_int_reg[4] is absorbed into DSP m_out_int_reg[4].
DSP Report: operator ARG is absorbed into DSP m_out_int_reg[4].
DSP Report: Generating DSP a_out_int_3_reg, operation Mode is: (PCIN+(ACIN2*(B:0xa))')'.
DSP Report: register x_int_reg[5] is absorbed into DSP a_out_int_3_reg.
DSP Report: register a_out_int_3_reg is absorbed into DSP a_out_int_3_reg.
DSP Report: register m_out_int_reg[5] is absorbed into DSP a_out_int_3_reg.
DSP Report: operator a_out_int_30 is absorbed into DSP a_out_int_3_reg.
DSP Report: operator ARG is absorbed into DSP a_out_int_3_reg.
DSP Report: Generating DSP m_out_int_reg[6], operation Mode is: (ACIN2*(B:0xa))'.
DSP Report: register x_int_reg[6] is absorbed into DSP m_out_int_reg[6].
DSP Report: register m_out_int_reg[6] is absorbed into DSP m_out_int_reg[6].
DSP Report: operator ARG is absorbed into DSP m_out_int_reg[6].
DSP Report: Generating DSP a_out_int_4_reg, operation Mode is: (PCIN+(ACIN2*(B:0xa))')'.
DSP Report: register x_int_reg[7] is absorbed into DSP a_out_int_4_reg.
DSP Report: register a_out_int_4_reg is absorbed into DSP a_out_int_4_reg.
DSP Report: register m_out_int_reg[7] is absorbed into DSP a_out_int_4_reg.
DSP Report: operator a_out_int_40 is absorbed into DSP a_out_int_4_reg.
DSP Report: operator ARG is absorbed into DSP a_out_int_4_reg.
DSP Report: Generating DSP a_out_fin_2_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register a_out_fin_2_reg is absorbed into DSP a_out_fin_2_reg.
DSP Report: operator a_out_fin_20 is absorbed into DSP a_out_fin_2_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1174.422 ; gain = 683.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping              | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FIR         | (A2*(B:0xa))'            | 8      | 5      | -      | -      | 13     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|FIR         | (ACIN''*(B:0xa))'        | 8      | 5      | -      | -      | 13     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|FIR         | (PCIN+(A''*(B:0xa))')'   | 8      | 5      | -      | -      | 15     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|FIR         | (ACIN''*(B:0xa))'        | 8      | 5      | -      | -      | 13     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|FIR         | (PCIN+(ACIN2*(B:0xa))')' | 8      | 5      | -      | -      | 15     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|FIR         | (ACIN2*(B:0xa))'         | 8      | 5      | -      | -      | 13     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|FIR         | (PCIN+(ACIN2*(B:0xa))')' | 8      | 5      | -      | -      | 15     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|FIR         | (PCIN+A:B)'              | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1175.309 ; gain = 684.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1175.309 ; gain = 684.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1175.340 ; gain = 684.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1175.340 ; gain = 684.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1175.340 ; gain = 684.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1175.340 ; gain = 684.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1175.340 ; gain = 684.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1175.340 ; gain = 684.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FIR         | (A'*B)'          | 30     | 4      | -      | -      | 13     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|FIR         | (A''*B)'         | 0      | 4      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|FIR         | (PCIN+(A''*B)')' | 30     | 0      | -      | -      | 15     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|FIR         | (A''*B)'         | 0      | 4      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|FIR         | (PCIN+(A'*B)')'  | 0      | 0      | -      | -      | 15     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|FIR         | (A'*B)'          | 0      | 4      | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 1    | 
|FIR         | (PCIN+(A'*B)')'  | 0      | 0      | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 1    | 
|FIR         | (PCIN+A:B)'      | 30     | 18     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    16|
|3     |DSP48E1 |     8|
|4     |LUT1    |     4|
|5     |LUT2    |    53|
|6     |LUT3    |     2|
|7     |FDRE    |    75|
|8     |IBUF    |    12|
|9     |OBUF    |    17|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   188|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1175.340 ; gain = 684.695
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1175.340 ; gain = 684.695
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1175.340 ; gain = 684.695
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1187.410 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1282.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: b8023761
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1282.457 ; gain = 799.344
INFO: [Common 17-1381] The checkpoint 'C:/Users/james/ETS/Hiver_2024/ELE739/ELE739-Projet_2/Projet_2/Projet_2.runs/synth_1/FIR.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FIR_utilization_synth.rpt -pb FIR_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb 24 20:36:56 2024...
