{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 22 16:50:34 2014 " "Info: Processing started: Wed Oct 22 16:50:34 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off AudioLab -c DE2_Audio_Example --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AudioLab -c DE2_Audio_Example --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "avconf:inst1\|LUT_DATA\[2\] " "Warning: Node \"avconf:inst1\|LUT_DATA\[2\]\" is a latch" {  } { { "avconf/avconf.v" "" { Text "F:/lab2/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "avconf:inst1\|LUT_DATA\[12\] " "Warning: Node \"avconf:inst1\|LUT_DATA\[12\]\" is a latch" {  } { { "avconf/avconf.v" "" { Text "F:/lab2/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "avconf:inst1\|LUT_DATA\[8\] " "Warning: Node \"avconf:inst1\|LUT_DATA\[8\]\" is a latch" {  } { { "avconf/avconf.v" "" { Text "F:/lab2/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "avconf:inst1\|LUT_DATA\[1\] " "Warning: Node \"avconf:inst1\|LUT_DATA\[1\]\" is a latch" {  } { { "avconf/avconf.v" "" { Text "F:/lab2/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "avconf:inst1\|LUT_DATA\[7\] " "Warning: Node \"avconf:inst1\|LUT_DATA\[7\]\" is a latch" {  } { { "avconf/avconf.v" "" { Text "F:/lab2/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "avconf:inst1\|LUT_DATA\[0\] " "Warning: Node \"avconf:inst1\|LUT_DATA\[0\]\" is a latch" {  } { { "avconf/avconf.v" "" { Text "F:/lab2/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "avconf:inst1\|LUT_DATA\[10\] " "Warning: Node \"avconf:inst1\|LUT_DATA\[10\]\" is a latch" {  } { { "avconf/avconf.v" "" { Text "F:/lab2/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "avconf:inst1\|LUT_DATA\[5\] " "Warning: Node \"avconf:inst1\|LUT_DATA\[5\]\" is a latch" {  } { { "avconf/avconf.v" "" { Text "F:/lab2/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "avconf:inst1\|LUT_DATA\[6\] " "Warning: Node \"avconf:inst1\|LUT_DATA\[6\]\" is a latch" {  } { { "avconf/avconf.v" "" { Text "F:/lab2/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "avconf:inst1\|LUT_DATA\[14\] " "Warning: Node \"avconf:inst1\|LUT_DATA\[14\]\" is a latch" {  } { { "avconf/avconf.v" "" { Text "F:/lab2/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "avconf:inst1\|LUT_DATA\[13\] " "Warning: Node \"avconf:inst1\|LUT_DATA\[13\]\" is a latch" {  } { { "avconf/avconf.v" "" { Text "F:/lab2/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "avconf:inst1\|LUT_DATA\[9\] " "Warning: Node \"avconf:inst1\|LUT_DATA\[9\]\" is a latch" {  } { { "avconf/avconf.v" "" { Text "F:/lab2/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "avconf:inst1\|LUT_DATA\[4\] " "Warning: Node \"avconf:inst1\|LUT_DATA\[4\]\" is a latch" {  } { { "avconf/avconf.v" "" { Text "F:/lab2/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "avconf:inst1\|LUT_DATA\[3\] " "Warning: Node \"avconf:inst1\|LUT_DATA\[3\]\" is a latch" {  } { { "avconf/avconf.v" "" { Text "F:/lab2/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "avconf:inst1\|LUT_DATA\[15\] " "Warning: Node \"avconf:inst1\|LUT_DATA\[15\]\" is a latch" {  } { { "avconf/avconf.v" "" { Text "F:/lab2/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "avconf:inst1\|LUT_DATA\[11\] " "Warning: Node \"avconf:inst1\|LUT_DATA\[11\]\" is a latch" {  } { { "avconf/avconf.v" "" { Text "F:/lab2/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "avconf:inst1\|Mux2~0 " "Info: Detected gated clock \"avconf:inst1\|Mux2~0\" as buffer" {  } { { "avconf/avconf.v" "" { Text "F:/lab2/avconf/avconf.v" 130 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "avconf:inst1\|Mux2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "avconf:inst1\|Mux2~1 " "Info: Detected gated clock \"avconf:inst1\|Mux2~1\" as buffer" {  } { { "avconf/avconf.v" "" { Text "F:/lab2/avconf/avconf.v" 130 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "avconf:inst1\|Mux2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "avconf:inst1\|LUT_INDEX\[3\] " "Info: Detected ripple clock \"avconf:inst1\|LUT_INDEX\[3\]\" as buffer" {  } { { "avconf/avconf.v" "" { Text "F:/lab2/avconf/avconf.v" 97 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "avconf:inst1\|LUT_INDEX\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "avconf:inst1\|LUT_INDEX\[2\] " "Info: Detected ripple clock \"avconf:inst1\|LUT_INDEX\[2\]\" as buffer" {  } { { "avconf/avconf.v" "" { Text "F:/lab2/avconf/avconf.v" 97 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "avconf:inst1\|LUT_INDEX\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "avconf:inst1\|LUT_INDEX\[1\] " "Info: Detected ripple clock \"avconf:inst1\|LUT_INDEX\[1\]\" as buffer" {  } { { "avconf/avconf.v" "" { Text "F:/lab2/avconf/avconf.v" 97 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "avconf:inst1\|LUT_INDEX\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "avconf:inst1\|LUT_INDEX\[4\] " "Info: Detected ripple clock \"avconf:inst1\|LUT_INDEX\[4\]\" as buffer" {  } { { "avconf/avconf.v" "" { Text "F:/lab2/avconf/avconf.v" 97 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "avconf:inst1\|LUT_INDEX\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "avconf:inst1\|LUT_INDEX\[5\] " "Info: Detected ripple clock \"avconf:inst1\|LUT_INDEX\[5\]\" as buffer" {  } { { "avconf/avconf.v" "" { Text "F:/lab2/avconf/avconf.v" 97 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "avconf:inst1\|LUT_INDEX\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "avconf:inst1\|mI2C_CTRL_CLK " "Info: Detected ripple clock \"avconf:inst1\|mI2C_CTRL_CLK\" as buffer" {  } { { "avconf/avconf.v" "" { Text "F:/lab2/avconf/avconf.v" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "avconf:inst1\|mI2C_CTRL_CLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Audio_Controller:inst\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 " "Info: No valid register-to-register data paths exist for clock \"Audio_Controller:inst\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register avconf:inst1\|LUT_DATA\[0\] register avconf:inst1\|mI2C_DATA\[0\] 6.468 ns " "Info: Slack time is 6.468 ns for clock \"CLOCK_50\" between source register \"avconf:inst1\|LUT_DATA\[0\]\" and destination register \"avconf:inst1\|mI2C_DATA\[0\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "141.56 MHz 7.064 ns " "Info: Fmax is 141.56 MHz (period= 7.064 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.552 ns + Largest register register " "Info: + Largest register to register requirement is 6.552 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 10.000 ns " "Info: - Launch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 10.000 ns inverted 50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.484 ns + Largest " "Info: + Largest clock skew is -3.484 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.336 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 6.336 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "toplevel.bdf" "" { Schematic "F:/lab2/toplevel.bdf" { { 72 -48 120 88 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.906 ns) + CELL(0.787 ns) 3.692 ns avconf:inst1\|mI2C_CTRL_CLK 2 REG LCFF_X30_Y29_N21 8 " "Info: 2: + IC(1.906 ns) + CELL(0.787 ns) = 3.692 ns; Loc. = LCFF_X30_Y29_N21; Fanout = 8; REG Node = 'avconf:inst1\|mI2C_CTRL_CLK'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.693 ns" { CLOCK_50 avconf:inst1|mI2C_CTRL_CLK } "NODE_NAME" } } { "avconf/avconf.v" "" { Text "F:/lab2/avconf/avconf.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.103 ns) + CELL(0.000 ns) 4.795 ns avconf:inst1\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G11 51 " "Info: 3: + IC(1.103 ns) + CELL(0.000 ns) = 4.795 ns; Loc. = CLKCTRL_G11; Fanout = 51; COMB Node = 'avconf:inst1\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.103 ns" { avconf:inst1|mI2C_CTRL_CLK avconf:inst1|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "avconf/avconf.v" "" { Text "F:/lab2/avconf/avconf.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 6.336 ns avconf:inst1\|mI2C_DATA\[0\] 4 REG LCFF_X32_Y26_N31 1 " "Info: 4: + IC(1.004 ns) + CELL(0.537 ns) = 6.336 ns; Loc. = LCFF_X32_Y26_N31; Fanout = 1; REG Node = 'avconf:inst1\|mI2C_DATA\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.541 ns" { avconf:inst1|mI2C_CTRL_CLK~clkctrl avconf:inst1|mI2C_DATA[0] } "NODE_NAME" } } { "avconf/avconf.v" "" { Text "F:/lab2/avconf/avconf.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.66 % ) " "Info: Total cell delay = 2.323 ns ( 36.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.013 ns ( 63.34 % ) " "Info: Total interconnect delay = 4.013 ns ( 63.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.336 ns" { CLOCK_50 avconf:inst1|mI2C_CTRL_CLK avconf:inst1|mI2C_CTRL_CLK~clkctrl avconf:inst1|mI2C_DATA[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.336 ns" { CLOCK_50 {} CLOCK_50~combout {} avconf:inst1|mI2C_CTRL_CLK {} avconf:inst1|mI2C_CTRL_CLK~clkctrl {} avconf:inst1|mI2C_DATA[0] {} } { 0.000ns 0.000ns 1.906ns 1.103ns 1.004ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 9.820 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 9.820 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "toplevel.bdf" "" { Schematic "F:/lab2/toplevel.bdf" { { 72 -48 120 88 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.906 ns) + CELL(0.787 ns) 3.692 ns avconf:inst1\|mI2C_CTRL_CLK 2 REG LCFF_X30_Y29_N21 8 " "Info: 2: + IC(1.906 ns) + CELL(0.787 ns) = 3.692 ns; Loc. = LCFF_X30_Y29_N21; Fanout = 8; REG Node = 'avconf:inst1\|mI2C_CTRL_CLK'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.693 ns" { CLOCK_50 avconf:inst1|mI2C_CTRL_CLK } "NODE_NAME" } } { "avconf/avconf.v" "" { Text "F:/lab2/avconf/avconf.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.807 ns) + CELL(0.787 ns) 5.286 ns avconf:inst1\|LUT_INDEX\[1\] 3 REG LCFF_X31_Y26_N19 47 " "Info: 3: + IC(0.807 ns) + CELL(0.787 ns) = 5.286 ns; Loc. = LCFF_X31_Y26_N19; Fanout = 47; REG Node = 'avconf:inst1\|LUT_INDEX\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.594 ns" { avconf:inst1|mI2C_CTRL_CLK avconf:inst1|LUT_INDEX[1] } "NODE_NAME" } } { "avconf/avconf.v" "" { Text "F:/lab2/avconf/avconf.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.413 ns) 6.472 ns avconf:inst1\|Mux2~0 4 COMB LCCOMB_X30_Y26_N6 1 " "Info: 4: + IC(0.773 ns) + CELL(0.413 ns) = 6.472 ns; Loc. = LCCOMB_X30_Y26_N6; Fanout = 1; COMB Node = 'avconf:inst1\|Mux2~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.186 ns" { avconf:inst1|LUT_INDEX[1] avconf:inst1|Mux2~0 } "NODE_NAME" } } { "avconf/avconf.v" "" { Text "F:/lab2/avconf/avconf.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 6.864 ns avconf:inst1\|Mux2~1 5 COMB LCCOMB_X30_Y26_N10 1 " "Info: 5: + IC(0.242 ns) + CELL(0.150 ns) = 6.864 ns; Loc. = LCCOMB_X30_Y26_N10; Fanout = 1; COMB Node = 'avconf:inst1\|Mux2~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.392 ns" { avconf:inst1|Mux2~0 avconf:inst1|Mux2~1 } "NODE_NAME" } } { "avconf/avconf.v" "" { Text "F:/lab2/avconf/avconf.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.332 ns) + CELL(0.000 ns) 8.196 ns avconf:inst1\|Mux2~1clkctrl 6 COMB CLKCTRL_G10 16 " "Info: 6: + IC(1.332 ns) + CELL(0.000 ns) = 8.196 ns; Loc. = CLKCTRL_G10; Fanout = 16; COMB Node = 'avconf:inst1\|Mux2~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.332 ns" { avconf:inst1|Mux2~1 avconf:inst1|Mux2~1clkctrl } "NODE_NAME" } } { "avconf/avconf.v" "" { Text "F:/lab2/avconf/avconf.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.349 ns) + CELL(0.275 ns) 9.820 ns avconf:inst1\|LUT_DATA\[0\] 7 REG LCCOMB_X32_Y26_N30 1 " "Info: 7: + IC(1.349 ns) + CELL(0.275 ns) = 9.820 ns; Loc. = LCCOMB_X32_Y26_N30; Fanout = 1; REG Node = 'avconf:inst1\|LUT_DATA\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.624 ns" { avconf:inst1|Mux2~1clkctrl avconf:inst1|LUT_DATA[0] } "NODE_NAME" } } { "avconf/avconf.v" "" { Text "F:/lab2/avconf/avconf.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.411 ns ( 34.74 % ) " "Info: Total cell delay = 3.411 ns ( 34.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.409 ns ( 65.26 % ) " "Info: Total interconnect delay = 6.409 ns ( 65.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "9.820 ns" { CLOCK_50 avconf:inst1|mI2C_CTRL_CLK avconf:inst1|LUT_INDEX[1] avconf:inst1|Mux2~0 avconf:inst1|Mux2~1 avconf:inst1|Mux2~1clkctrl avconf:inst1|LUT_DATA[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "9.820 ns" { CLOCK_50 {} CLOCK_50~combout {} avconf:inst1|mI2C_CTRL_CLK {} avconf:inst1|LUT_INDEX[1] {} avconf:inst1|Mux2~0 {} avconf:inst1|Mux2~1 {} avconf:inst1|Mux2~1clkctrl {} avconf:inst1|LUT_DATA[0] {} } { 0.000ns 0.000ns 1.906ns 0.807ns 0.773ns 0.242ns 1.332ns 1.349ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.413ns 0.150ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.336 ns" { CLOCK_50 avconf:inst1|mI2C_CTRL_CLK avconf:inst1|mI2C_CTRL_CLK~clkctrl avconf:inst1|mI2C_DATA[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.336 ns" { CLOCK_50 {} CLOCK_50~combout {} avconf:inst1|mI2C_CTRL_CLK {} avconf:inst1|mI2C_CTRL_CLK~clkctrl {} avconf:inst1|mI2C_DATA[0] {} } { 0.000ns 0.000ns 1.906ns 1.103ns 1.004ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "9.820 ns" { CLOCK_50 avconf:inst1|mI2C_CTRL_CLK avconf:inst1|LUT_INDEX[1] avconf:inst1|Mux2~0 avconf:inst1|Mux2~1 avconf:inst1|Mux2~1clkctrl avconf:inst1|LUT_DATA[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "9.820 ns" { CLOCK_50 {} CLOCK_50~combout {} avconf:inst1|mI2C_CTRL_CLK {} avconf:inst1|LUT_INDEX[1] {} avconf:inst1|Mux2~0 {} avconf:inst1|Mux2~1 {} avconf:inst1|Mux2~1clkctrl {} avconf:inst1|LUT_DATA[0] {} } { 0.000ns 0.000ns 1.906ns 0.807ns 0.773ns 0.242ns 1.332ns 1.349ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.413ns 0.150ns 0.000ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "avconf/avconf.v" "" { Text "F:/lab2/avconf/avconf.v" 130 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "avconf/avconf.v" "" { Text "F:/lab2/avconf/avconf.v" 97 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.336 ns" { CLOCK_50 avconf:inst1|mI2C_CTRL_CLK avconf:inst1|mI2C_CTRL_CLK~clkctrl avconf:inst1|mI2C_DATA[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.336 ns" { CLOCK_50 {} CLOCK_50~combout {} avconf:inst1|mI2C_CTRL_CLK {} avconf:inst1|mI2C_CTRL_CLK~clkctrl {} avconf:inst1|mI2C_DATA[0] {} } { 0.000ns 0.000ns 1.906ns 1.103ns 1.004ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "9.820 ns" { CLOCK_50 avconf:inst1|mI2C_CTRL_CLK avconf:inst1|LUT_INDEX[1] avconf:inst1|Mux2~0 avconf:inst1|Mux2~1 avconf:inst1|Mux2~1clkctrl avconf:inst1|LUT_DATA[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "9.820 ns" { CLOCK_50 {} CLOCK_50~combout {} avconf:inst1|mI2C_CTRL_CLK {} avconf:inst1|LUT_INDEX[1] {} avconf:inst1|Mux2~0 {} avconf:inst1|Mux2~1 {} avconf:inst1|Mux2~1clkctrl {} avconf:inst1|LUT_DATA[0] {} } { 0.000ns 0.000ns 1.906ns 0.807ns 0.773ns 0.242ns 1.332ns 1.349ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.413ns 0.150ns 0.000ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.084 ns - Longest register register " "Info: - Longest register to register delay is 0.084 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns avconf:inst1\|LUT_DATA\[0\] 1 REG LCCOMB_X32_Y26_N30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X32_Y26_N30; Fanout = 1; REG Node = 'avconf:inst1\|LUT_DATA\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { avconf:inst1|LUT_DATA[0] } "NODE_NAME" } } { "avconf/avconf.v" "" { Text "F:/lab2/avconf/avconf.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.084 ns avconf:inst1\|mI2C_DATA\[0\] 2 REG LCFF_X32_Y26_N31 1 " "Info: 2: + IC(0.000 ns) + CELL(0.084 ns) = 0.084 ns; Loc. = LCFF_X32_Y26_N31; Fanout = 1; REG Node = 'avconf:inst1\|mI2C_DATA\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { avconf:inst1|LUT_DATA[0] avconf:inst1|mI2C_DATA[0] } "NODE_NAME" } } { "avconf/avconf.v" "" { Text "F:/lab2/avconf/avconf.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.084 ns ( 100.00 % ) " "Info: Total cell delay = 0.084 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { avconf:inst1|LUT_DATA[0] avconf:inst1|mI2C_DATA[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.084 ns" { avconf:inst1|LUT_DATA[0] {} avconf:inst1|mI2C_DATA[0] {} } { 0.000ns 0.000ns } { 0.000ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.336 ns" { CLOCK_50 avconf:inst1|mI2C_CTRL_CLK avconf:inst1|mI2C_CTRL_CLK~clkctrl avconf:inst1|mI2C_DATA[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.336 ns" { CLOCK_50 {} CLOCK_50~combout {} avconf:inst1|mI2C_CTRL_CLK {} avconf:inst1|mI2C_CTRL_CLK~clkctrl {} avconf:inst1|mI2C_DATA[0] {} } { 0.000ns 0.000ns 1.906ns 1.103ns 1.004ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "9.820 ns" { CLOCK_50 avconf:inst1|mI2C_CTRL_CLK avconf:inst1|LUT_INDEX[1] avconf:inst1|Mux2~0 avconf:inst1|Mux2~1 avconf:inst1|Mux2~1clkctrl avconf:inst1|LUT_DATA[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "9.820 ns" { CLOCK_50 {} CLOCK_50~combout {} avconf:inst1|mI2C_CTRL_CLK {} avconf:inst1|LUT_INDEX[1] {} avconf:inst1|Mux2~0 {} avconf:inst1|Mux2~1 {} avconf:inst1|Mux2~1clkctrl {} avconf:inst1|LUT_DATA[0] {} } { 0.000ns 0.000ns 1.906ns 0.807ns 0.773ns 0.242ns 1.332ns 1.349ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.413ns 0.150ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { avconf:inst1|LUT_DATA[0] avconf:inst1|mI2C_DATA[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.084 ns" { avconf:inst1|LUT_DATA[0] {} avconf:inst1|mI2C_DATA[0] {} } { 0.000ns 0.000ns } { 0.000ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register avconf:inst1\|I2C_Controller:u0\|SCLK register avconf:inst1\|I2C_Controller:u0\|SCLK 391 ps " "Info: Minimum slack time is 391 ps for clock \"CLOCK_50\" between source register \"avconf:inst1\|I2C_Controller:u0\|SCLK\" and destination register \"avconf:inst1\|I2C_Controller:u0\|SCLK\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns avconf:inst1\|I2C_Controller:u0\|SCLK 1 REG LCFF_X30_Y29_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y29_N29; Fanout = 2; REG Node = 'avconf:inst1\|I2C_Controller:u0\|SCLK'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { avconf:inst1|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "avconf/I2C_Controller.v" "" { Text "F:/lab2/avconf/I2C_Controller.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns avconf:inst1\|I2C_Controller:u0\|SCLK~3 2 COMB LCCOMB_X30_Y29_N28 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X30_Y29_N28; Fanout = 1; COMB Node = 'avconf:inst1\|I2C_Controller:u0\|SCLK~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.323 ns" { avconf:inst1|I2C_Controller:u0|SCLK avconf:inst1|I2C_Controller:u0|SCLK~3 } "NODE_NAME" } } { "avconf/I2C_Controller.v" "" { Text "F:/lab2/avconf/I2C_Controller.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns avconf:inst1\|I2C_Controller:u0\|SCLK 3 REG LCFF_X30_Y29_N29 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X30_Y29_N29; Fanout = 2; REG Node = 'avconf:inst1\|I2C_Controller:u0\|SCLK'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { avconf:inst1|I2C_Controller:u0|SCLK~3 avconf:inst1|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "avconf/I2C_Controller.v" "" { Text "F:/lab2/avconf/I2C_Controller.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.407 ns" { avconf:inst1|I2C_Controller:u0|SCLK avconf:inst1|I2C_Controller:u0|SCLK~3 avconf:inst1|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.407 ns" { avconf:inst1|I2C_Controller:u0|SCLK {} avconf:inst1|I2C_Controller:u0|SCLK~3 {} avconf:inst1|I2C_Controller:u0|SCLK {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.345 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 6.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "toplevel.bdf" "" { Schematic "F:/lab2/toplevel.bdf" { { 72 -48 120 88 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.906 ns) + CELL(0.787 ns) 3.692 ns avconf:inst1\|mI2C_CTRL_CLK 2 REG LCFF_X30_Y29_N21 8 " "Info: 2: + IC(1.906 ns) + CELL(0.787 ns) = 3.692 ns; Loc. = LCFF_X30_Y29_N21; Fanout = 8; REG Node = 'avconf:inst1\|mI2C_CTRL_CLK'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.693 ns" { CLOCK_50 avconf:inst1|mI2C_CTRL_CLK } "NODE_NAME" } } { "avconf/avconf.v" "" { Text "F:/lab2/avconf/avconf.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.103 ns) + CELL(0.000 ns) 4.795 ns avconf:inst1\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G11 51 " "Info: 3: + IC(1.103 ns) + CELL(0.000 ns) = 4.795 ns; Loc. = CLKCTRL_G11; Fanout = 51; COMB Node = 'avconf:inst1\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.103 ns" { avconf:inst1|mI2C_CTRL_CLK avconf:inst1|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "avconf/avconf.v" "" { Text "F:/lab2/avconf/avconf.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 6.345 ns avconf:inst1\|I2C_Controller:u0\|SCLK 4 REG LCFF_X30_Y29_N29 2 " "Info: 4: + IC(1.013 ns) + CELL(0.537 ns) = 6.345 ns; Loc. = LCFF_X30_Y29_N29; Fanout = 2; REG Node = 'avconf:inst1\|I2C_Controller:u0\|SCLK'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.550 ns" { avconf:inst1|mI2C_CTRL_CLK~clkctrl avconf:inst1|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "avconf/I2C_Controller.v" "" { Text "F:/lab2/avconf/I2C_Controller.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.61 % ) " "Info: Total cell delay = 2.323 ns ( 36.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.022 ns ( 63.39 % ) " "Info: Total interconnect delay = 4.022 ns ( 63.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.345 ns" { CLOCK_50 avconf:inst1|mI2C_CTRL_CLK avconf:inst1|mI2C_CTRL_CLK~clkctrl avconf:inst1|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.345 ns" { CLOCK_50 {} CLOCK_50~combout {} avconf:inst1|mI2C_CTRL_CLK {} avconf:inst1|mI2C_CTRL_CLK~clkctrl {} avconf:inst1|I2C_Controller:u0|SCLK {} } { 0.000ns 0.000ns 1.906ns 1.103ns 1.013ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.345 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 6.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "toplevel.bdf" "" { Schematic "F:/lab2/toplevel.bdf" { { 72 -48 120 88 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.906 ns) + CELL(0.787 ns) 3.692 ns avconf:inst1\|mI2C_CTRL_CLK 2 REG LCFF_X30_Y29_N21 8 " "Info: 2: + IC(1.906 ns) + CELL(0.787 ns) = 3.692 ns; Loc. = LCFF_X30_Y29_N21; Fanout = 8; REG Node = 'avconf:inst1\|mI2C_CTRL_CLK'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.693 ns" { CLOCK_50 avconf:inst1|mI2C_CTRL_CLK } "NODE_NAME" } } { "avconf/avconf.v" "" { Text "F:/lab2/avconf/avconf.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.103 ns) + CELL(0.000 ns) 4.795 ns avconf:inst1\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G11 51 " "Info: 3: + IC(1.103 ns) + CELL(0.000 ns) = 4.795 ns; Loc. = CLKCTRL_G11; Fanout = 51; COMB Node = 'avconf:inst1\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.103 ns" { avconf:inst1|mI2C_CTRL_CLK avconf:inst1|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "avconf/avconf.v" "" { Text "F:/lab2/avconf/avconf.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 6.345 ns avconf:inst1\|I2C_Controller:u0\|SCLK 4 REG LCFF_X30_Y29_N29 2 " "Info: 4: + IC(1.013 ns) + CELL(0.537 ns) = 6.345 ns; Loc. = LCFF_X30_Y29_N29; Fanout = 2; REG Node = 'avconf:inst1\|I2C_Controller:u0\|SCLK'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.550 ns" { avconf:inst1|mI2C_CTRL_CLK~clkctrl avconf:inst1|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "avconf/I2C_Controller.v" "" { Text "F:/lab2/avconf/I2C_Controller.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.61 % ) " "Info: Total cell delay = 2.323 ns ( 36.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.022 ns ( 63.39 % ) " "Info: Total interconnect delay = 4.022 ns ( 63.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.345 ns" { CLOCK_50 avconf:inst1|mI2C_CTRL_CLK avconf:inst1|mI2C_CTRL_CLK~clkctrl avconf:inst1|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.345 ns" { CLOCK_50 {} CLOCK_50~combout {} avconf:inst1|mI2C_CTRL_CLK {} avconf:inst1|mI2C_CTRL_CLK~clkctrl {} avconf:inst1|I2C_Controller:u0|SCLK {} } { 0.000ns 0.000ns 1.906ns 1.103ns 1.013ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.345 ns" { CLOCK_50 avconf:inst1|mI2C_CTRL_CLK avconf:inst1|mI2C_CTRL_CLK~clkctrl avconf:inst1|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.345 ns" { CLOCK_50 {} CLOCK_50~combout {} avconf:inst1|mI2C_CTRL_CLK {} avconf:inst1|mI2C_CTRL_CLK~clkctrl {} avconf:inst1|I2C_Controller:u0|SCLK {} } { 0.000ns 0.000ns 1.906ns 1.103ns 1.013ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.345 ns" { CLOCK_50 {} CLOCK_50~combout {} avconf:inst1|mI2C_CTRL_CLK {} avconf:inst1|mI2C_CTRL_CLK~clkctrl {} avconf:inst1|I2C_Controller:u0|SCLK {} } { 0.000ns 0.000ns 1.906ns 1.103ns 1.013ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "avconf/I2C_Controller.v" "" { Text "F:/lab2/avconf/I2C_Controller.v" 72 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "avconf/I2C_Controller.v" "" { Text "F:/lab2/avconf/I2C_Controller.v" 72 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.345 ns" { CLOCK_50 avconf:inst1|mI2C_CTRL_CLK avconf:inst1|mI2C_CTRL_CLK~clkctrl avconf:inst1|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.345 ns" { CLOCK_50 {} CLOCK_50~combout {} avconf:inst1|mI2C_CTRL_CLK {} avconf:inst1|mI2C_CTRL_CLK~clkctrl {} avconf:inst1|I2C_Controller:u0|SCLK {} } { 0.000ns 0.000ns 1.906ns 1.103ns 1.013ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.345 ns" { CLOCK_50 {} CLOCK_50~combout {} avconf:inst1|mI2C_CTRL_CLK {} avconf:inst1|mI2C_CTRL_CLK~clkctrl {} avconf:inst1|I2C_Controller:u0|SCLK {} } { 0.000ns 0.000ns 1.906ns 1.103ns 1.013ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.407 ns" { avconf:inst1|I2C_Controller:u0|SCLK avconf:inst1|I2C_Controller:u0|SCLK~3 avconf:inst1|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.407 ns" { avconf:inst1|I2C_Controller:u0|SCLK {} avconf:inst1|I2C_Controller:u0|SCLK~3 {} avconf:inst1|I2C_Controller:u0|SCLK {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.345 ns" { CLOCK_50 avconf:inst1|mI2C_CTRL_CLK avconf:inst1|mI2C_CTRL_CLK~clkctrl avconf:inst1|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.345 ns" { CLOCK_50 {} CLOCK_50~combout {} avconf:inst1|mI2C_CTRL_CLK {} avconf:inst1|mI2C_CTRL_CLK~clkctrl {} avconf:inst1|I2C_Controller:u0|SCLK {} } { 0.000ns 0.000ns 1.906ns 1.103ns 1.013ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.345 ns" { CLOCK_50 {} CLOCK_50~combout {} avconf:inst1|mI2C_CTRL_CLK {} avconf:inst1|mI2C_CTRL_CLK~clkctrl {} avconf:inst1|I2C_Controller:u0|SCLK {} } { 0.000ns 0.000ns 1.906ns 1.103ns 1.013ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|empty_dff KEY\[0\] CLOCK_50 7.243 ns register " "Info: tsu for register \"Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|empty_dff\" (data pin = \"KEY\[0\]\", clock pin = \"CLOCK_50\") is 7.243 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.961 ns + Longest pin register " "Info: + Longest pin to register delay is 9.961 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 154 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 154; PIN Node = 'KEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "toplevel.bdf" "" { Schematic "F:/lab2/toplevel.bdf" { { 104 -48 120 120 "KEY\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.960 ns) + CELL(0.438 ns) 8.260 ns Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|empty_dff~0 2 COMB LCCOMB_X43_Y17_N22 1 " "Info: 2: + IC(6.960 ns) + CELL(0.438 ns) = 8.260 ns; Loc. = LCCOMB_X43_Y17_N22; Fanout = 1; COMB Node = 'Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|empty_dff~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.398 ns" { KEY[0] Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff~0 } "NODE_NAME" } } { "db/a_dpfifo_on31.tdf" "" { Text "F:/lab2/db/a_dpfifo_on31.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 8.931 ns Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|empty_dff~1 3 COMB LCCOMB_X43_Y17_N2 2 " "Info: 3: + IC(0.251 ns) + CELL(0.420 ns) = 8.931 ns; Loc. = LCCOMB_X43_Y17_N2; Fanout = 2; COMB Node = 'Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|empty_dff~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.671 ns" { Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff~0 Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff~1 } "NODE_NAME" } } { "db/a_dpfifo_on31.tdf" "" { Text "F:/lab2/db/a_dpfifo_on31.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.275 ns) 9.877 ns Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|empty_dff~2 4 COMB LCCOMB_X46_Y17_N20 1 " "Info: 4: + IC(0.671 ns) + CELL(0.275 ns) = 9.877 ns; Loc. = LCCOMB_X46_Y17_N20; Fanout = 1; COMB Node = 'Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|empty_dff~2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.946 ns" { Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff~1 Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff~2 } "NODE_NAME" } } { "db/a_dpfifo_on31.tdf" "" { Text "F:/lab2/db/a_dpfifo_on31.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.961 ns Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|empty_dff 5 REG LCFF_X46_Y17_N21 1 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 9.961 ns; Loc. = LCFF_X46_Y17_N21; Fanout = 1; REG Node = 'Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|empty_dff'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff~2 Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_on31.tdf" "" { Text "F:/lab2/db/a_dpfifo_on31.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.079 ns ( 20.87 % ) " "Info: Total cell delay = 2.079 ns ( 20.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.882 ns ( 79.13 % ) " "Info: Total interconnect delay = 7.882 ns ( 79.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "9.961 ns" { KEY[0] Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff~0 Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff~1 Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff~2 Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "9.961 ns" { KEY[0] {} KEY[0]~combout {} Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff~0 {} Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff~1 {} Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff~2 {} Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff {} } { 0.000ns 0.000ns 6.960ns 0.251ns 0.671ns 0.000ns } { 0.000ns 0.862ns 0.438ns 0.420ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/a_dpfifo_on31.tdf" "" { Text "F:/lab2/db/a_dpfifo_on31.tdf" 46 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.682 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "toplevel.bdf" "" { Schematic "F:/lab2/toplevel.bdf" { { 72 -48 120 88 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 316 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 316; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "toplevel.bdf" "" { Schematic "F:/lab2/toplevel.bdf" { { 72 -48 120 88 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.682 ns Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|empty_dff 3 REG LCFF_X46_Y17_N21 1 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.682 ns; Loc. = LCFF_X46_Y17_N21; Fanout = 1; REG Node = 'Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|empty_dff'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.565 ns" { CLOCK_50~clkctrl Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_on31.tdf" "" { Text "F:/lab2/db/a_dpfifo_on31.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.27 % ) " "Info: Total cell delay = 1.536 ns ( 57.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.146 ns ( 42.73 % ) " "Info: Total interconnect delay = 1.146 ns ( 42.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.682 ns" { CLOCK_50 CLOCK_50~clkctrl Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.682 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "9.961 ns" { KEY[0] Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff~0 Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff~1 Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff~2 Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "9.961 ns" { KEY[0] {} KEY[0]~combout {} Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff~0 {} Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff~1 {} Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff~2 {} Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff {} } { 0.000ns 0.000ns 6.960ns 0.251ns 0.671ns 0.000ns } { 0.000ns 0.862ns 0.438ns 0.420ns 0.275ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.682 ns" { CLOCK_50 CLOCK_50~clkctrl Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.682 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 I2C_SCLK avconf:inst1\|I2C_Controller:u0\|SD_COUNTER\[0\] 15.934 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"I2C_SCLK\" through register \"avconf:inst1\|I2C_Controller:u0\|SD_COUNTER\[0\]\" is 15.934 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.345 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 6.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "toplevel.bdf" "" { Schematic "F:/lab2/toplevel.bdf" { { 72 -48 120 88 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.906 ns) + CELL(0.787 ns) 3.692 ns avconf:inst1\|mI2C_CTRL_CLK 2 REG LCFF_X30_Y29_N21 8 " "Info: 2: + IC(1.906 ns) + CELL(0.787 ns) = 3.692 ns; Loc. = LCFF_X30_Y29_N21; Fanout = 8; REG Node = 'avconf:inst1\|mI2C_CTRL_CLK'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.693 ns" { CLOCK_50 avconf:inst1|mI2C_CTRL_CLK } "NODE_NAME" } } { "avconf/avconf.v" "" { Text "F:/lab2/avconf/avconf.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.103 ns) + CELL(0.000 ns) 4.795 ns avconf:inst1\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G11 51 " "Info: 3: + IC(1.103 ns) + CELL(0.000 ns) = 4.795 ns; Loc. = CLKCTRL_G11; Fanout = 51; COMB Node = 'avconf:inst1\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.103 ns" { avconf:inst1|mI2C_CTRL_CLK avconf:inst1|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "avconf/avconf.v" "" { Text "F:/lab2/avconf/avconf.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 6.345 ns avconf:inst1\|I2C_Controller:u0\|SD_COUNTER\[0\] 4 REG LCFF_X31_Y29_N5 19 " "Info: 4: + IC(1.013 ns) + CELL(0.537 ns) = 6.345 ns; Loc. = LCFF_X31_Y29_N5; Fanout = 19; REG Node = 'avconf:inst1\|I2C_Controller:u0\|SD_COUNTER\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.550 ns" { avconf:inst1|mI2C_CTRL_CLK~clkctrl avconf:inst1|I2C_Controller:u0|SD_COUNTER[0] } "NODE_NAME" } } { "avconf/I2C_Controller.v" "" { Text "F:/lab2/avconf/I2C_Controller.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.61 % ) " "Info: Total cell delay = 2.323 ns ( 36.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.022 ns ( 63.39 % ) " "Info: Total interconnect delay = 4.022 ns ( 63.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.345 ns" { CLOCK_50 avconf:inst1|mI2C_CTRL_CLK avconf:inst1|mI2C_CTRL_CLK~clkctrl avconf:inst1|I2C_Controller:u0|SD_COUNTER[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.345 ns" { CLOCK_50 {} CLOCK_50~combout {} avconf:inst1|mI2C_CTRL_CLK {} avconf:inst1|mI2C_CTRL_CLK~clkctrl {} avconf:inst1|I2C_Controller:u0|SD_COUNTER[0] {} } { 0.000ns 0.000ns 1.906ns 1.103ns 1.013ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "avconf/I2C_Controller.v" "" { Text "F:/lab2/avconf/I2C_Controller.v" 87 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.339 ns + Longest register pin " "Info: + Longest register to pin delay is 9.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns avconf:inst1\|I2C_Controller:u0\|SD_COUNTER\[0\] 1 REG LCFF_X31_Y29_N5 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y29_N5; Fanout = 19; REG Node = 'avconf:inst1\|I2C_Controller:u0\|SD_COUNTER\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { avconf:inst1|I2C_Controller:u0|SD_COUNTER[0] } "NODE_NAME" } } { "avconf/I2C_Controller.v" "" { Text "F:/lab2/avconf/I2C_Controller.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.599 ns) + CELL(0.242 ns) 1.841 ns avconf:inst1\|I2C_Controller:u0\|I2C_SCLK~0 2 COMB LCCOMB_X30_Y28_N4 1 " "Info: 2: + IC(1.599 ns) + CELL(0.242 ns) = 1.841 ns; Loc. = LCCOMB_X30_Y28_N4; Fanout = 1; COMB Node = 'avconf:inst1\|I2C_Controller:u0\|I2C_SCLK~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.841 ns" { avconf:inst1|I2C_Controller:u0|SD_COUNTER[0] avconf:inst1|I2C_Controller:u0|I2C_SCLK~0 } "NODE_NAME" } } { "avconf/I2C_Controller.v" "" { Text "F:/lab2/avconf/I2C_Controller.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.438 ns) 2.731 ns avconf:inst1\|I2C_Controller:u0\|I2C_SCLK~1 3 COMB LCCOMB_X30_Y28_N20 1 " "Info: 3: + IC(0.452 ns) + CELL(0.438 ns) = 2.731 ns; Loc. = LCCOMB_X30_Y28_N20; Fanout = 1; COMB Node = 'avconf:inst1\|I2C_Controller:u0\|I2C_SCLK~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { avconf:inst1|I2C_Controller:u0|I2C_SCLK~0 avconf:inst1|I2C_Controller:u0|I2C_SCLK~1 } "NODE_NAME" } } { "avconf/I2C_Controller.v" "" { Text "F:/lab2/avconf/I2C_Controller.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.438 ns) 3.932 ns avconf:inst1\|I2C_Controller:u0\|I2C_SCLK~2 4 COMB LCCOMB_X30_Y29_N20 1 " "Info: 4: + IC(0.763 ns) + CELL(0.438 ns) = 3.932 ns; Loc. = LCCOMB_X30_Y29_N20; Fanout = 1; COMB Node = 'avconf:inst1\|I2C_Controller:u0\|I2C_SCLK~2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.201 ns" { avconf:inst1|I2C_Controller:u0|I2C_SCLK~1 avconf:inst1|I2C_Controller:u0|I2C_SCLK~2 } "NODE_NAME" } } { "avconf/I2C_Controller.v" "" { Text "F:/lab2/avconf/I2C_Controller.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.599 ns) + CELL(2.808 ns) 9.339 ns I2C_SCLK 5 PIN PIN_A6 0 " "Info: 5: + IC(2.599 ns) + CELL(2.808 ns) = 9.339 ns; Loc. = PIN_A6; Fanout = 0; PIN Node = 'I2C_SCLK'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.407 ns" { avconf:inst1|I2C_Controller:u0|I2C_SCLK~2 I2C_SCLK } "NODE_NAME" } } { "toplevel.bdf" "" { Schematic "F:/lab2/toplevel.bdf" { { 696 648 824 712 "I2C_SCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.926 ns ( 42.04 % ) " "Info: Total cell delay = 3.926 ns ( 42.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.413 ns ( 57.96 % ) " "Info: Total interconnect delay = 5.413 ns ( 57.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "9.339 ns" { avconf:inst1|I2C_Controller:u0|SD_COUNTER[0] avconf:inst1|I2C_Controller:u0|I2C_SCLK~0 avconf:inst1|I2C_Controller:u0|I2C_SCLK~1 avconf:inst1|I2C_Controller:u0|I2C_SCLK~2 I2C_SCLK } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "9.339 ns" { avconf:inst1|I2C_Controller:u0|SD_COUNTER[0] {} avconf:inst1|I2C_Controller:u0|I2C_SCLK~0 {} avconf:inst1|I2C_Controller:u0|I2C_SCLK~1 {} avconf:inst1|I2C_Controller:u0|I2C_SCLK~2 {} I2C_SCLK {} } { 0.000ns 1.599ns 0.452ns 0.763ns 2.599ns } { 0.000ns 0.242ns 0.438ns 0.438ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.345 ns" { CLOCK_50 avconf:inst1|mI2C_CTRL_CLK avconf:inst1|mI2C_CTRL_CLK~clkctrl avconf:inst1|I2C_Controller:u0|SD_COUNTER[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.345 ns" { CLOCK_50 {} CLOCK_50~combout {} avconf:inst1|mI2C_CTRL_CLK {} avconf:inst1|mI2C_CTRL_CLK~clkctrl {} avconf:inst1|I2C_Controller:u0|SD_COUNTER[0] {} } { 0.000ns 0.000ns 1.906ns 1.103ns 1.013ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "9.339 ns" { avconf:inst1|I2C_Controller:u0|SD_COUNTER[0] avconf:inst1|I2C_Controller:u0|I2C_SCLK~0 avconf:inst1|I2C_Controller:u0|I2C_SCLK~1 avconf:inst1|I2C_Controller:u0|I2C_SCLK~2 I2C_SCLK } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "9.339 ns" { avconf:inst1|I2C_Controller:u0|SD_COUNTER[0] {} avconf:inst1|I2C_Controller:u0|I2C_SCLK~0 {} avconf:inst1|I2C_Controller:u0|I2C_SCLK~1 {} avconf:inst1|I2C_Controller:u0|I2C_SCLK~2 {} I2C_SCLK {} } { 0.000ns 1.599ns 0.452ns 0.763ns 2.599ns } { 0.000ns 0.242ns 0.438ns 0.438ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "avconf:inst1\|I2C_Controller:u0\|ACK3 I2C_SDAT CLOCK_50 -0.617 ns register " "Info: th for register \"avconf:inst1\|I2C_Controller:u0\|ACK3\" (data pin = \"I2C_SDAT\", clock pin = \"CLOCK_50\") is -0.617 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.345 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 6.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "toplevel.bdf" "" { Schematic "F:/lab2/toplevel.bdf" { { 72 -48 120 88 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.906 ns) + CELL(0.787 ns) 3.692 ns avconf:inst1\|mI2C_CTRL_CLK 2 REG LCFF_X30_Y29_N21 8 " "Info: 2: + IC(1.906 ns) + CELL(0.787 ns) = 3.692 ns; Loc. = LCFF_X30_Y29_N21; Fanout = 8; REG Node = 'avconf:inst1\|mI2C_CTRL_CLK'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.693 ns" { CLOCK_50 avconf:inst1|mI2C_CTRL_CLK } "NODE_NAME" } } { "avconf/avconf.v" "" { Text "F:/lab2/avconf/avconf.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.103 ns) + CELL(0.000 ns) 4.795 ns avconf:inst1\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G11 51 " "Info: 3: + IC(1.103 ns) + CELL(0.000 ns) = 4.795 ns; Loc. = CLKCTRL_G11; Fanout = 51; COMB Node = 'avconf:inst1\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.103 ns" { avconf:inst1|mI2C_CTRL_CLK avconf:inst1|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "avconf/avconf.v" "" { Text "F:/lab2/avconf/avconf.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 6.345 ns avconf:inst1\|I2C_Controller:u0\|ACK3 4 REG LCFF_X30_Y29_N9 2 " "Info: 4: + IC(1.013 ns) + CELL(0.537 ns) = 6.345 ns; Loc. = LCFF_X30_Y29_N9; Fanout = 2; REG Node = 'avconf:inst1\|I2C_Controller:u0\|ACK3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.550 ns" { avconf:inst1|mI2C_CTRL_CLK~clkctrl avconf:inst1|I2C_Controller:u0|ACK3 } "NODE_NAME" } } { "avconf/I2C_Controller.v" "" { Text "F:/lab2/avconf/I2C_Controller.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.61 % ) " "Info: Total cell delay = 2.323 ns ( 36.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.022 ns ( 63.39 % ) " "Info: Total interconnect delay = 4.022 ns ( 63.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.345 ns" { CLOCK_50 avconf:inst1|mI2C_CTRL_CLK avconf:inst1|mI2C_CTRL_CLK~clkctrl avconf:inst1|I2C_Controller:u0|ACK3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.345 ns" { CLOCK_50 {} CLOCK_50~combout {} avconf:inst1|mI2C_CTRL_CLK {} avconf:inst1|mI2C_CTRL_CLK~clkctrl {} avconf:inst1|I2C_Controller:u0|ACK3 {} } { 0.000ns 0.000ns 1.906ns 1.103ns 1.013ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "avconf/I2C_Controller.v" "" { Text "F:/lab2/avconf/I2C_Controller.v" 80 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.228 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.228 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns I2C_SDAT 1 PIN PIN_B6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_B6; Fanout = 1; PIN Node = 'I2C_SDAT'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "toplevel.bdf" "" { Schematic "F:/lab2/toplevel.bdf" { { 728 648 824 744 "I2C_SDAT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns I2C_SDAT~0 2 COMB IOC_X3_Y36_N1 3 " "Info: 2: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = IOC_X3_Y36_N1; Fanout = 3; COMB Node = 'I2C_SDAT~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.860 ns" { I2C_SDAT I2C_SDAT~0 } "NODE_NAME" } } { "toplevel.bdf" "" { Schematic "F:/lab2/toplevel.bdf" { { 728 648 824 744 "I2C_SDAT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.864 ns) + CELL(0.420 ns) 7.144 ns avconf:inst1\|I2C_Controller:u0\|ACK3~2 3 COMB LCCOMB_X30_Y29_N8 1 " "Info: 3: + IC(5.864 ns) + CELL(0.420 ns) = 7.144 ns; Loc. = LCCOMB_X30_Y29_N8; Fanout = 1; COMB Node = 'avconf:inst1\|I2C_Controller:u0\|ACK3~2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.284 ns" { I2C_SDAT~0 avconf:inst1|I2C_Controller:u0|ACK3~2 } "NODE_NAME" } } { "avconf/I2C_Controller.v" "" { Text "F:/lab2/avconf/I2C_Controller.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.228 ns avconf:inst1\|I2C_Controller:u0\|ACK3 4 REG LCFF_X30_Y29_N9 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 7.228 ns; Loc. = LCFF_X30_Y29_N9; Fanout = 2; REG Node = 'avconf:inst1\|I2C_Controller:u0\|ACK3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { avconf:inst1|I2C_Controller:u0|ACK3~2 avconf:inst1|I2C_Controller:u0|ACK3 } "NODE_NAME" } } { "avconf/I2C_Controller.v" "" { Text "F:/lab2/avconf/I2C_Controller.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.364 ns ( 18.87 % ) " "Info: Total cell delay = 1.364 ns ( 18.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.864 ns ( 81.13 % ) " "Info: Total interconnect delay = 5.864 ns ( 81.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.228 ns" { I2C_SDAT I2C_SDAT~0 avconf:inst1|I2C_Controller:u0|ACK3~2 avconf:inst1|I2C_Controller:u0|ACK3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.228 ns" { I2C_SDAT {} I2C_SDAT~0 {} avconf:inst1|I2C_Controller:u0|ACK3~2 {} avconf:inst1|I2C_Controller:u0|ACK3 {} } { 0.000ns 0.000ns 5.864ns 0.000ns } { 0.000ns 0.860ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.345 ns" { CLOCK_50 avconf:inst1|mI2C_CTRL_CLK avconf:inst1|mI2C_CTRL_CLK~clkctrl avconf:inst1|I2C_Controller:u0|ACK3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.345 ns" { CLOCK_50 {} CLOCK_50~combout {} avconf:inst1|mI2C_CTRL_CLK {} avconf:inst1|mI2C_CTRL_CLK~clkctrl {} avconf:inst1|I2C_Controller:u0|ACK3 {} } { 0.000ns 0.000ns 1.906ns 1.103ns 1.013ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.228 ns" { I2C_SDAT I2C_SDAT~0 avconf:inst1|I2C_Controller:u0|ACK3~2 avconf:inst1|I2C_Controller:u0|ACK3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.228 ns" { I2C_SDAT {} I2C_SDAT~0 {} avconf:inst1|I2C_Controller:u0|ACK3~2 {} avconf:inst1|I2C_Controller:u0|ACK3 {} } { 0.000ns 0.000ns 5.864ns 0.000ns } { 0.000ns 0.860ns 0.420ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 19 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "222 " "Info: Peak virtual memory: 222 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 22 16:50:37 2014 " "Info: Processing ended: Wed Oct 22 16:50:37 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
