
Clock_source.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000002d4  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800045c  0800045c  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800045c  0800045c  00002004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800045c  0800045c  00002004  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800045c  0800045c  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800045c  0800045c  0000145c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000460  08000460  00001460  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08000464  00002000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00002004  2**0
                  CONTENTS
 10 .bss          00000020  20000004  20000004  00002004  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000024  20000024  00002004  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001268  00000000  00000000  00002034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000498  00000000  00000000  0000329c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000001d0  00000000  00000000  00003738  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000145  00000000  00000000  00003908  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00016a7b  00000000  00000000  00003a4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001c3a  00000000  00000000  0001a4c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b0e40  00000000  00000000  0001c102  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000ccf42  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000568  00000000  00000000  000ccf88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006a  00000000  00000000  000cd4f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000444 	.word	0x08000444

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	08000444 	.word	0x08000444

080001c8 <HSI_Init>:
#include "stm32f405xx.h"

void HSI_Init(void)
{
 80001c8:	b480      	push	{r7}
 80001ca:	af00      	add	r7, sp, #0
    // 1. Enable GPIOA clock
    RCC->AHB1ENR |= (1 << 0);
 80001cc:	4b18      	ldr	r3, [pc, #96]	@ (8000230 <HSI_Init+0x68>)
 80001ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80001d0:	4a17      	ldr	r2, [pc, #92]	@ (8000230 <HSI_Init+0x68>)
 80001d2:	f043 0301 	orr.w	r3, r3, #1
 80001d6:	6313      	str	r3, [r2, #48]	@ 0x30

    // 2. Set PA8 to Alternate Function mode
    GPIOA->MODER &= ~(0x3 << (8 * 2));
 80001d8:	4b16      	ldr	r3, [pc, #88]	@ (8000234 <HSI_Init+0x6c>)
 80001da:	681b      	ldr	r3, [r3, #0]
 80001dc:	4a15      	ldr	r2, [pc, #84]	@ (8000234 <HSI_Init+0x6c>)
 80001de:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80001e2:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |=  (0x2 << (8 * 2));  // AF mode
 80001e4:	4b13      	ldr	r3, [pc, #76]	@ (8000234 <HSI_Init+0x6c>)
 80001e6:	681b      	ldr	r3, [r3, #0]
 80001e8:	4a12      	ldr	r2, [pc, #72]	@ (8000234 <HSI_Init+0x6c>)
 80001ea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80001ee:	6013      	str	r3, [r2, #0]

    // 3. Select AF0 (MCO1)
    GPIOA->AFR[1] &= ~(0xF << ((8 - 8) * 4));
 80001f0:	4b10      	ldr	r3, [pc, #64]	@ (8000234 <HSI_Init+0x6c>)
 80001f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80001f4:	4a0f      	ldr	r2, [pc, #60]	@ (8000234 <HSI_Init+0x6c>)
 80001f6:	f023 030f 	bic.w	r3, r3, #15
 80001fa:	6253      	str	r3, [r2, #36]	@ 0x24
    // No need to set because AF0 = 0
    // MCO1 prescaler = /1 (full HSI)
    RCC->CFGR &= ~(0x7 << 24);  // Clear MCO1PRE
 80001fc:	4b0c      	ldr	r3, [pc, #48]	@ (8000230 <HSI_Init+0x68>)
 80001fe:	689b      	ldr	r3, [r3, #8]
 8000200:	4a0b      	ldr	r2, [pc, #44]	@ (8000230 <HSI_Init+0x68>)
 8000202:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000206:	6093      	str	r3, [r2, #8]
    RCC->CFGR |=  (0x0 << 24);  // divide by 1
 8000208:	4b09      	ldr	r3, [pc, #36]	@ (8000230 <HSI_Init+0x68>)
 800020a:	4a09      	ldr	r2, [pc, #36]	@ (8000230 <HSI_Init+0x68>)
 800020c:	689b      	ldr	r3, [r3, #8]
 800020e:	6093      	str	r3, [r2, #8]

    // 4. Configure MCO1 in RCC->CFGR
    RCC->CFGR &= ~(0x3 << 21);   // Clear bits 22:21
 8000210:	4b07      	ldr	r3, [pc, #28]	@ (8000230 <HSI_Init+0x68>)
 8000212:	689b      	ldr	r3, [r3, #8]
 8000214:	4a06      	ldr	r2, [pc, #24]	@ (8000230 <HSI_Init+0x68>)
 8000216:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800021a:	6093      	str	r3, [r2, #8]
    RCC->CFGR |=  (0x0 << 21);   // 00 = HSI clock
 800021c:	4b04      	ldr	r3, [pc, #16]	@ (8000230 <HSI_Init+0x68>)
 800021e:	4a04      	ldr	r2, [pc, #16]	@ (8000230 <HSI_Init+0x68>)
 8000220:	689b      	ldr	r3, [r3, #8]
 8000222:	6093      	str	r3, [r2, #8]
}
 8000224:	bf00      	nop
 8000226:	46bd      	mov	sp, r7
 8000228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop
 8000230:	40023800 	.word	0x40023800
 8000234:	40020000 	.word	0x40020000

08000238 <HSE_Init>:

void HSE_Init(void)
{
 8000238:	b480      	push	{r7}
 800023a:	af00      	add	r7, sp, #0
	//HSE clock Enable
	RCC->CR |=(1<<16);
 800023c:	4b29      	ldr	r3, [pc, #164]	@ (80002e4 <HSE_Init+0xac>)
 800023e:	681b      	ldr	r3, [r3, #0]
 8000240:	4a28      	ldr	r2, [pc, #160]	@ (80002e4 <HSE_Init+0xac>)
 8000242:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000246:	6013      	str	r3, [r2, #0]
	//HSE clock Ready flag
	 while(!(RCC->CR & (1 << 17)));
 8000248:	bf00      	nop
 800024a:	4b26      	ldr	r3, [pc, #152]	@ (80002e4 <HSE_Init+0xac>)
 800024c:	681b      	ldr	r3, [r3, #0]
 800024e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000252:	2b00      	cmp	r3, #0
 8000254:	d0f9      	beq.n	800024a <HSE_Init+0x12>
	//Enables GPIOC Clock
	RCC->AHB1ENR |= (1<<2);
 8000256:	4b23      	ldr	r3, [pc, #140]	@ (80002e4 <HSE_Init+0xac>)
 8000258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800025a:	4a22      	ldr	r2, [pc, #136]	@ (80002e4 <HSE_Init+0xac>)
 800025c:	f043 0304 	orr.w	r3, r3, #4
 8000260:	6313      	str	r3, [r2, #48]	@ 0x30

	//Set PC9 alternate function
	GPIOC->MODER &= ~(0x3 << (9 * 2));
 8000262:	4b21      	ldr	r3, [pc, #132]	@ (80002e8 <HSE_Init+0xb0>)
 8000264:	681b      	ldr	r3, [r3, #0]
 8000266:	4a20      	ldr	r2, [pc, #128]	@ (80002e8 <HSE_Init+0xb0>)
 8000268:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 800026c:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |=  (0x2 << (9 * 2));
 800026e:	4b1e      	ldr	r3, [pc, #120]	@ (80002e8 <HSE_Init+0xb0>)
 8000270:	681b      	ldr	r3, [r3, #0]
 8000272:	4a1d      	ldr	r2, [pc, #116]	@ (80002e8 <HSE_Init+0xb0>)
 8000274:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000278:	6013      	str	r3, [r2, #0]
	//Select AF0 (MC02)
	GPIOC->AFR[1] &= ~(1<<4);
 800027a:	4b1b      	ldr	r3, [pc, #108]	@ (80002e8 <HSE_Init+0xb0>)
 800027c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800027e:	4a1a      	ldr	r2, [pc, #104]	@ (80002e8 <HSE_Init+0xb0>)
 8000280:	f023 0310 	bic.w	r3, r3, #16
 8000284:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOC->AFR[1] &= ~(1<<5);
 8000286:	4b18      	ldr	r3, [pc, #96]	@ (80002e8 <HSE_Init+0xb0>)
 8000288:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800028a:	4a17      	ldr	r2, [pc, #92]	@ (80002e8 <HSE_Init+0xb0>)
 800028c:	f023 0320 	bic.w	r3, r3, #32
 8000290:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOC->AFR[1] &= ~(1<<6);
 8000292:	4b15      	ldr	r3, [pc, #84]	@ (80002e8 <HSE_Init+0xb0>)
 8000294:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000296:	4a14      	ldr	r2, [pc, #80]	@ (80002e8 <HSE_Init+0xb0>)
 8000298:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800029c:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOC->AFR[1] &= ~(1<<7);
 800029e:	4b12      	ldr	r3, [pc, #72]	@ (80002e8 <HSE_Init+0xb0>)
 80002a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80002a2:	4a11      	ldr	r2, [pc, #68]	@ (80002e8 <HSE_Init+0xb0>)
 80002a4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80002a8:	6253      	str	r3, [r2, #36]	@ 0x24
    // MCO2 prescaler = /1 (full HSE)
    RCC->CFGR &= ~(0x7 << 27);  // Clear MCO2PRE
 80002aa:	4b0e      	ldr	r3, [pc, #56]	@ (80002e4 <HSE_Init+0xac>)
 80002ac:	689b      	ldr	r3, [r3, #8]
 80002ae:	4a0d      	ldr	r2, [pc, #52]	@ (80002e4 <HSE_Init+0xac>)
 80002b0:	f023 5360 	bic.w	r3, r3, #939524096	@ 0x38000000
 80002b4:	6093      	str	r3, [r2, #8]
    RCC->CFGR |=  (0x4 << 27);  // divide by 1
 80002b6:	4b0b      	ldr	r3, [pc, #44]	@ (80002e4 <HSE_Init+0xac>)
 80002b8:	689b      	ldr	r3, [r3, #8]
 80002ba:	4a0a      	ldr	r2, [pc, #40]	@ (80002e4 <HSE_Init+0xac>)
 80002bc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80002c0:	6093      	str	r3, [r2, #8]
	//Configure MCO2 in RCC->CFGR
	RCC->CFGR &= ~(0x3 << 30);
 80002c2:	4b08      	ldr	r3, [pc, #32]	@ (80002e4 <HSE_Init+0xac>)
 80002c4:	689b      	ldr	r3, [r3, #8]
 80002c6:	4a07      	ldr	r2, [pc, #28]	@ (80002e4 <HSE_Init+0xac>)
 80002c8:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80002cc:	6093      	str	r3, [r2, #8]
	RCC->CFGR |=  (0x2 << 30); //10 - HSE Oscillator clock selected
 80002ce:	4b05      	ldr	r3, [pc, #20]	@ (80002e4 <HSE_Init+0xac>)
 80002d0:	689b      	ldr	r3, [r3, #8]
 80002d2:	4a04      	ldr	r2, [pc, #16]	@ (80002e4 <HSE_Init+0xac>)
 80002d4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80002d8:	6093      	str	r3, [r2, #8]
}
 80002da:	bf00      	nop
 80002dc:	46bd      	mov	sp, r7
 80002de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002e2:	4770      	bx	lr
 80002e4:	40023800 	.word	0x40023800
 80002e8:	40020800 	.word	0x40020800

080002ec <main>:

int main(void)
{
 80002ec:	b580      	push	{r7, lr}
 80002ee:	af00      	add	r7, sp, #0
	HSI_Init();
 80002f0:	f7ff ff6a 	bl	80001c8 <HSI_Init>
	HSE_Init();
 80002f4:	f7ff ffa0 	bl	8000238 <HSE_Init>
	while(1)
 80002f8:	bf00      	nop
 80002fa:	e7fd      	b.n	80002f8 <main+0xc>

080002fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80002fc:	b480      	push	{r7}
 80002fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000300:	bf00      	nop
 8000302:	e7fd      	b.n	8000300 <NMI_Handler+0x4>

08000304 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000304:	b480      	push	{r7}
 8000306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000308:	bf00      	nop
 800030a:	e7fd      	b.n	8000308 <HardFault_Handler+0x4>

0800030c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800030c:	b480      	push	{r7}
 800030e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000310:	bf00      	nop
 8000312:	e7fd      	b.n	8000310 <MemManage_Handler+0x4>

08000314 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000314:	b480      	push	{r7}
 8000316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000318:	bf00      	nop
 800031a:	e7fd      	b.n	8000318 <BusFault_Handler+0x4>

0800031c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800031c:	b480      	push	{r7}
 800031e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000320:	bf00      	nop
 8000322:	e7fd      	b.n	8000320 <UsageFault_Handler+0x4>

08000324 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000324:	b480      	push	{r7}
 8000326:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000328:	bf00      	nop
 800032a:	46bd      	mov	sp, r7
 800032c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000330:	4770      	bx	lr

08000332 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000332:	b480      	push	{r7}
 8000334:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000336:	bf00      	nop
 8000338:	46bd      	mov	sp, r7
 800033a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800033e:	4770      	bx	lr

08000340 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000340:	b480      	push	{r7}
 8000342:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000344:	bf00      	nop
 8000346:	46bd      	mov	sp, r7
 8000348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800034c:	4770      	bx	lr

0800034e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800034e:	b580      	push	{r7, lr}
 8000350:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000352:	f000 f83f 	bl	80003d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000356:	bf00      	nop
 8000358:	bd80      	pop	{r7, pc}
	...

0800035c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800035c:	b480      	push	{r7}
 800035e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000360:	4b06      	ldr	r3, [pc, #24]	@ (800037c <SystemInit+0x20>)
 8000362:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000366:	4a05      	ldr	r2, [pc, #20]	@ (800037c <SystemInit+0x20>)
 8000368:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800036c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000370:	bf00      	nop
 8000372:	46bd      	mov	sp, r7
 8000374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000378:	4770      	bx	lr
 800037a:	bf00      	nop
 800037c:	e000ed00 	.word	0xe000ed00

08000380 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000380:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80003b8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000384:	f7ff ffea 	bl	800035c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000388:	480c      	ldr	r0, [pc, #48]	@ (80003bc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800038a:	490d      	ldr	r1, [pc, #52]	@ (80003c0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800038c:	4a0d      	ldr	r2, [pc, #52]	@ (80003c4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800038e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000390:	e002      	b.n	8000398 <LoopCopyDataInit>

08000392 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000392:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000394:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000396:	3304      	adds	r3, #4

08000398 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000398:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800039a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800039c:	d3f9      	bcc.n	8000392 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800039e:	4a0a      	ldr	r2, [pc, #40]	@ (80003c8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80003a0:	4c0a      	ldr	r4, [pc, #40]	@ (80003cc <LoopFillZerobss+0x22>)
  movs r3, #0
 80003a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003a4:	e001      	b.n	80003aa <LoopFillZerobss>

080003a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003a8:	3204      	adds	r2, #4

080003aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003ac:	d3fb      	bcc.n	80003a6 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80003ae:	f000 f825 	bl	80003fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80003b2:	f7ff ff9b 	bl	80002ec <main>
  bx  lr    
 80003b6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80003b8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80003bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003c0:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 80003c4:	08000464 	.word	0x08000464
  ldr r2, =_sbss
 80003c8:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 80003cc:	20000024 	.word	0x20000024

080003d0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80003d0:	e7fe      	b.n	80003d0 <ADC_IRQHandler>
	...

080003d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80003d4:	b480      	push	{r7}
 80003d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80003d8:	4b06      	ldr	r3, [pc, #24]	@ (80003f4 <HAL_IncTick+0x20>)
 80003da:	781b      	ldrb	r3, [r3, #0]
 80003dc:	461a      	mov	r2, r3
 80003de:	4b06      	ldr	r3, [pc, #24]	@ (80003f8 <HAL_IncTick+0x24>)
 80003e0:	681b      	ldr	r3, [r3, #0]
 80003e2:	4413      	add	r3, r2
 80003e4:	4a04      	ldr	r2, [pc, #16]	@ (80003f8 <HAL_IncTick+0x24>)
 80003e6:	6013      	str	r3, [r2, #0]
}
 80003e8:	bf00      	nop
 80003ea:	46bd      	mov	sp, r7
 80003ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f0:	4770      	bx	lr
 80003f2:	bf00      	nop
 80003f4:	20000000 	.word	0x20000000
 80003f8:	20000020 	.word	0x20000020

080003fc <__libc_init_array>:
 80003fc:	b570      	push	{r4, r5, r6, lr}
 80003fe:	4d0d      	ldr	r5, [pc, #52]	@ (8000434 <__libc_init_array+0x38>)
 8000400:	4c0d      	ldr	r4, [pc, #52]	@ (8000438 <__libc_init_array+0x3c>)
 8000402:	1b64      	subs	r4, r4, r5
 8000404:	10a4      	asrs	r4, r4, #2
 8000406:	2600      	movs	r6, #0
 8000408:	42a6      	cmp	r6, r4
 800040a:	d109      	bne.n	8000420 <__libc_init_array+0x24>
 800040c:	4d0b      	ldr	r5, [pc, #44]	@ (800043c <__libc_init_array+0x40>)
 800040e:	4c0c      	ldr	r4, [pc, #48]	@ (8000440 <__libc_init_array+0x44>)
 8000410:	f000 f818 	bl	8000444 <_init>
 8000414:	1b64      	subs	r4, r4, r5
 8000416:	10a4      	asrs	r4, r4, #2
 8000418:	2600      	movs	r6, #0
 800041a:	42a6      	cmp	r6, r4
 800041c:	d105      	bne.n	800042a <__libc_init_array+0x2e>
 800041e:	bd70      	pop	{r4, r5, r6, pc}
 8000420:	f855 3b04 	ldr.w	r3, [r5], #4
 8000424:	4798      	blx	r3
 8000426:	3601      	adds	r6, #1
 8000428:	e7ee      	b.n	8000408 <__libc_init_array+0xc>
 800042a:	f855 3b04 	ldr.w	r3, [r5], #4
 800042e:	4798      	blx	r3
 8000430:	3601      	adds	r6, #1
 8000432:	e7f2      	b.n	800041a <__libc_init_array+0x1e>
 8000434:	0800045c 	.word	0x0800045c
 8000438:	0800045c 	.word	0x0800045c
 800043c:	0800045c 	.word	0x0800045c
 8000440:	08000460 	.word	0x08000460

08000444 <_init>:
 8000444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000446:	bf00      	nop
 8000448:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800044a:	bc08      	pop	{r3}
 800044c:	469e      	mov	lr, r3
 800044e:	4770      	bx	lr

08000450 <_fini>:
 8000450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000452:	bf00      	nop
 8000454:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000456:	bc08      	pop	{r3}
 8000458:	469e      	mov	lr, r3
 800045a:	4770      	bx	lr
