[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ysyx_25030077_mem|ysyx_25030077_mem>io_ar_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ysyx_25030077_mem|ysyx_25030077_mem>io_ar_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ysyx_25030077_mem|ysyx_25030077_mem>io_aw_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ysyx_25030077_mem|ysyx_25030077_mem>io_aw_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ysyx_25030077_mem|ysyx_25030077_mem>io_w_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ysyx_25030077_mem|ysyx_25030077_mem>io_w_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ysyx_25030077_mem|ysyx_25030077_mem>io_waddr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ysyx_25030077_mem|ysyx_25030077_mem>io_raddr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ysyx_25030077_mem|ysyx_25030077_mem>io_wdata"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ysyx_25030077_mem|ysyx_25030077_mem>io_r_mask"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ysyx_25030077_mem|ysyx_25030077_mem>io_w_mask"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ysyx_25030077_mem|ysyx_25030077_mem>io_mem_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ysyx_25030077_mem|ysyx_25030077_mem>io_r_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ysyx_25030077_mem|ysyx_25030077_mem>io_r_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ysyx_25030077_mem|ysyx_25030077_mem>io_b_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ysyx_25030077_mem|ysyx_25030077_mem>io_b_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ysyx_25030077_mem|ysyx_25030077_mem>io_b_resp"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"build"
  }
]