<?xml version="1.0" ?>
<LOG_ROOT>
	<PROJECT NAME="Uart_Pic_Sdram_VGA">
		<CBX_INST_ENTRY INSTANCE_NAME="|Uart_Pic_Sdram_VGA|Clk_Pll:Clk_Pll_inst|altpll:altpll_component" CBX_FILE_NAME="Clk_Pll_altpll.v"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component" CBX_FILE_NAME="dcfifo_rof1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component" CBX_FILE_NAME="dcfifo_rof1.tdf"/>
	</PROJECT>
</LOG_ROOT>
