Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Wed Jun 14 21:31:05 2023
| Host         : DESKTOP-LCJND1O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file led_shift_timing_summary_routed.rpt -pb led_shift_timing_summary_routed.pb -rpx led_shift_timing_summary_routed.rpx -warn_on_violation
| Design       : led_shift
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                              Violations  
---------  ----------------  ---------------------------------------  ----------  
TIMING-8   Critical Warning  No common period between related clocks  1           
TIMING-20  Warning           Non-clocked latch                        1           
LATCH-1    Advisory          Existing latches in the design           1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (4)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: btn[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btn[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btn[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btn[3] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.016        0.000                      0                   31        0.000        0.000                      0                   31        3.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)                     Period(ns)      Frequency(MHz)
-----        ------------                     ----------      --------------
sys_clk_pin  {0.000 4.000}                    8.000           125.000         
  clk_div    {0.000 500000000.000}            1000000000.000  0.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)         TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints         WHS(ns)         THS(ns)  THS Failing Endpoints  THS Total Endpoints        WPWS(ns)        TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------         -------  ---------------------  -------------------         -------         -------  ---------------------  -------------------        --------        --------  ----------------------  --------------------  
sys_clk_pin            4.016           0.000                      0                   27           0.288           0.000                      0                   27           3.500           0.000                       0                    28  
  clk_div     1000000000.000           0.000                      0                    4           0.293           0.000                      0                    4   500000000.000           0.000                       0                     4  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock             WNS(ns)         TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints         WHS(ns)         THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------             -------         -------  ---------------------  -------------------         -------         -------  ---------------------  -------------------  
clk_div       sys_clk_pin            5.453           0.000                      0                    1           0.000           0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_div                     
(none)                      clk_div       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.016ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.288ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.016ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 0.828ns (20.942%)  route 3.126ns (79.058%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.863     5.937    clk_div_0/clk_IBUF_BUFG
    SLICE_X109Y94        FDRE                                         r  clk_div_0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y94        FDRE (Prop_fdre_C_Q)         0.456     6.393 r  clk_div_0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.282     7.674    clk_div_0/cnt[5]
    SLICE_X110Y93        LUT5 (Prop_lut5_I1_O)        0.124     7.798 r  clk_div_0/cnt[25]_i_7/O
                         net (fo=1, routed)           0.701     8.499    clk_div_0/cnt[25]_i_7_n_0
    SLICE_X110Y98        LUT6 (Prop_lut6_I5_O)        0.124     8.623 r  clk_div_0/cnt[25]_i_4/O
                         net (fo=26, routed)          1.143     9.766    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X109Y97        LUT6 (Prop_lut6_I2_O)        0.124     9.890 r  clk_div_0/cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     9.890    clk_div_0/cnt_0[18]
    SLICE_X109Y97        FDRE                                         r  clk_div_0/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.684    13.448    clk_div_0/clk_IBUF_BUFG
    SLICE_X109Y97        FDRE                                         r  clk_div_0/cnt_reg[18]/C
                         clock pessimism              0.464    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X109Y97        FDRE (Setup_fdre_C_D)        0.029    13.906    clk_div_0/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         13.906    
                         arrival time                          -9.890    
  -------------------------------------------------------------------
                         slack                                  4.016    

Slack (MET) :             4.089ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.828ns (21.192%)  route 3.079ns (78.808%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.863     5.937    clk_div_0/clk_IBUF_BUFG
    SLICE_X109Y94        FDRE                                         r  clk_div_0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y94        FDRE (Prop_fdre_C_Q)         0.456     6.393 r  clk_div_0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.282     7.674    clk_div_0/cnt[5]
    SLICE_X110Y93        LUT5 (Prop_lut5_I1_O)        0.124     7.798 r  clk_div_0/cnt[25]_i_7/O
                         net (fo=1, routed)           0.701     8.499    clk_div_0/cnt[25]_i_7_n_0
    SLICE_X110Y98        LUT6 (Prop_lut6_I5_O)        0.124     8.623 r  clk_div_0/cnt[25]_i_4/O
                         net (fo=26, routed)          1.097     9.720    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X109Y94        LUT6 (Prop_lut6_I2_O)        0.124     9.844 r  clk_div_0/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     9.844    clk_div_0/cnt_0[6]
    SLICE_X109Y94        FDRE                                         r  clk_div_0/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    13.447    clk_div_0/clk_IBUF_BUFG
    SLICE_X109Y94        FDRE                                         r  clk_div_0/cnt_reg[6]/C
                         clock pessimism              0.489    13.937    
                         clock uncertainty           -0.035    13.901    
    SLICE_X109Y94        FDRE (Setup_fdre_C_D)        0.031    13.932    clk_div_0/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         13.932    
                         arrival time                          -9.844    
  -------------------------------------------------------------------
                         slack                                  4.089    

Slack (MET) :             4.091ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 0.828ns (21.214%)  route 3.075ns (78.786%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.863     5.937    clk_div_0/clk_IBUF_BUFG
    SLICE_X109Y94        FDRE                                         r  clk_div_0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y94        FDRE (Prop_fdre_C_Q)         0.456     6.393 r  clk_div_0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.282     7.674    clk_div_0/cnt[5]
    SLICE_X110Y93        LUT5 (Prop_lut5_I1_O)        0.124     7.798 r  clk_div_0/cnt[25]_i_7/O
                         net (fo=1, routed)           0.701     8.499    clk_div_0/cnt[25]_i_7_n_0
    SLICE_X110Y98        LUT6 (Prop_lut6_I5_O)        0.124     8.623 r  clk_div_0/cnt[25]_i_4/O
                         net (fo=26, routed)          1.093     9.716    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X109Y94        LUT6 (Prop_lut6_I2_O)        0.124     9.840 r  clk_div_0/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     9.840    clk_div_0/cnt_0[5]
    SLICE_X109Y94        FDRE                                         r  clk_div_0/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    13.447    clk_div_0/clk_IBUF_BUFG
    SLICE_X109Y94        FDRE                                         r  clk_div_0/cnt_reg[5]/C
                         clock pessimism              0.489    13.937    
                         clock uncertainty           -0.035    13.901    
    SLICE_X109Y94        FDRE (Setup_fdre_C_D)        0.029    13.930    clk_div_0/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         13.930    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                  4.091    

Slack (MET) :             4.106ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.825ns  (logic 0.828ns (21.650%)  route 2.997ns (78.350%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.863     5.937    clk_div_0/clk_IBUF_BUFG
    SLICE_X109Y94        FDRE                                         r  clk_div_0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y94        FDRE (Prop_fdre_C_Q)         0.456     6.393 r  clk_div_0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.282     7.674    clk_div_0/cnt[5]
    SLICE_X110Y93        LUT5 (Prop_lut5_I1_O)        0.124     7.798 r  clk_div_0/cnt[25]_i_7/O
                         net (fo=1, routed)           0.701     8.499    clk_div_0/cnt[25]_i_7_n_0
    SLICE_X110Y98        LUT6 (Prop_lut6_I5_O)        0.124     8.623 r  clk_div_0/cnt[25]_i_4/O
                         net (fo=26, routed)          1.014     9.637    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X110Y95        LUT6 (Prop_lut6_I2_O)        0.124     9.761 r  clk_div_0/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     9.761    clk_div_0/cnt_0[9]
    SLICE_X110Y95        FDRE                                         r  clk_div_0/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.686    13.450    clk_div_0/clk_IBUF_BUFG
    SLICE_X110Y95        FDRE                                         r  clk_div_0/cnt_reg[9]/C
                         clock pessimism              0.423    13.874    
                         clock uncertainty           -0.035    13.838    
    SLICE_X110Y95        FDRE (Setup_fdre_C_D)        0.029    13.867    clk_div_0/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         13.867    
                         arrival time                          -9.761    
  -------------------------------------------------------------------
                         slack                                  4.106    

Slack (MET) :             4.111ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 0.828ns (21.667%)  route 2.994ns (78.333%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.863     5.937    clk_div_0/clk_IBUF_BUFG
    SLICE_X109Y94        FDRE                                         r  clk_div_0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y94        FDRE (Prop_fdre_C_Q)         0.456     6.393 r  clk_div_0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.282     7.674    clk_div_0/cnt[5]
    SLICE_X110Y93        LUT5 (Prop_lut5_I1_O)        0.124     7.798 r  clk_div_0/cnt[25]_i_7/O
                         net (fo=1, routed)           0.701     8.499    clk_div_0/cnt[25]_i_7_n_0
    SLICE_X110Y98        LUT6 (Prop_lut6_I5_O)        0.124     8.623 r  clk_div_0/cnt[25]_i_4/O
                         net (fo=26, routed)          1.011     9.634    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X110Y95        LUT6 (Prop_lut6_I2_O)        0.124     9.758 r  clk_div_0/cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     9.758    clk_div_0/cnt_0[10]
    SLICE_X110Y95        FDRE                                         r  clk_div_0/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.686    13.450    clk_div_0/clk_IBUF_BUFG
    SLICE_X110Y95        FDRE                                         r  clk_div_0/cnt_reg[10]/C
                         clock pessimism              0.423    13.874    
                         clock uncertainty           -0.035    13.838    
    SLICE_X110Y95        FDRE (Setup_fdre_C_D)        0.031    13.869    clk_div_0/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         13.869    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                  4.111    

Slack (MET) :             4.134ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 0.828ns (21.536%)  route 3.017ns (78.464%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.863     5.937    clk_div_0/clk_IBUF_BUFG
    SLICE_X109Y94        FDRE                                         r  clk_div_0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y94        FDRE (Prop_fdre_C_Q)         0.456     6.393 r  clk_div_0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.282     7.674    clk_div_0/cnt[5]
    SLICE_X110Y93        LUT5 (Prop_lut5_I1_O)        0.124     7.798 r  clk_div_0/cnt[25]_i_7/O
                         net (fo=1, routed)           0.701     8.499    clk_div_0/cnt[25]_i_7_n_0
    SLICE_X110Y98        LUT6 (Prop_lut6_I5_O)        0.124     8.623 r  clk_div_0/cnt[25]_i_4/O
                         net (fo=26, routed)          1.034     9.657    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X112Y95        LUT3 (Prop_lut3_I0_O)        0.124     9.781 r  clk_div_0/clk_div_i_1/O
                         net (fo=1, routed)           0.000     9.781    clk_div_0/clk_div_i_1_n_0
    SLICE_X112Y95        FDRE                                         r  clk_div_0/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.686    13.450    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE                                         r  clk_div_0/clk_div_reg/C
                         clock pessimism              0.423    13.874    
                         clock uncertainty           -0.035    13.838    
    SLICE_X112Y95        FDRE (Setup_fdre_C_D)        0.077    13.915    clk_div_0/clk_div_reg
  -------------------------------------------------------------------
                         required time                         13.915    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                  4.134    

Slack (MET) :             4.222ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 0.828ns (21.938%)  route 2.946ns (78.062%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.863     5.937    clk_div_0/clk_IBUF_BUFG
    SLICE_X109Y94        FDRE                                         r  clk_div_0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y94        FDRE (Prop_fdre_C_Q)         0.456     6.393 r  clk_div_0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.282     7.674    clk_div_0/cnt[5]
    SLICE_X110Y93        LUT5 (Prop_lut5_I1_O)        0.124     7.798 r  clk_div_0/cnt[25]_i_7/O
                         net (fo=1, routed)           0.701     8.499    clk_div_0/cnt[25]_i_7_n_0
    SLICE_X110Y98        LUT6 (Prop_lut6_I5_O)        0.124     8.623 r  clk_div_0/cnt[25]_i_4/O
                         net (fo=26, routed)          0.964     9.587    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X109Y94        LUT6 (Prop_lut6_I2_O)        0.124     9.711 r  clk_div_0/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     9.711    clk_div_0/cnt_0[8]
    SLICE_X109Y94        FDRE                                         r  clk_div_0/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    13.447    clk_div_0/clk_IBUF_BUFG
    SLICE_X109Y94        FDRE                                         r  clk_div_0/cnt_reg[8]/C
                         clock pessimism              0.489    13.937    
                         clock uncertainty           -0.035    13.901    
    SLICE_X109Y94        FDRE (Setup_fdre_C_D)        0.032    13.933    clk_div_0/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         13.933    
                         arrival time                          -9.711    
  -------------------------------------------------------------------
                         slack                                  4.222    

Slack (MET) :             4.226ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.828ns (21.967%)  route 2.941ns (78.033%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.863     5.937    clk_div_0/clk_IBUF_BUFG
    SLICE_X109Y94        FDRE                                         r  clk_div_0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y94        FDRE (Prop_fdre_C_Q)         0.456     6.393 r  clk_div_0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.282     7.674    clk_div_0/cnt[5]
    SLICE_X110Y93        LUT5 (Prop_lut5_I1_O)        0.124     7.798 r  clk_div_0/cnt[25]_i_7/O
                         net (fo=1, routed)           0.701     8.499    clk_div_0/cnt[25]_i_7_n_0
    SLICE_X110Y98        LUT6 (Prop_lut6_I5_O)        0.124     8.623 r  clk_div_0/cnt[25]_i_4/O
                         net (fo=26, routed)          0.959     9.582    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X109Y94        LUT6 (Prop_lut6_I2_O)        0.124     9.706 r  clk_div_0/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     9.706    clk_div_0/cnt_0[7]
    SLICE_X109Y94        FDRE                                         r  clk_div_0/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    13.447    clk_div_0/clk_IBUF_BUFG
    SLICE_X109Y94        FDRE                                         r  clk_div_0/cnt_reg[7]/C
                         clock pessimism              0.489    13.937    
                         clock uncertainty           -0.035    13.901    
    SLICE_X109Y94        FDRE (Setup_fdre_C_D)        0.031    13.932    clk_div_0/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         13.932    
                         arrival time                          -9.706    
  -------------------------------------------------------------------
                         slack                                  4.226    

Slack (MET) :             4.243ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 0.828ns (22.206%)  route 2.901ns (77.794%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.863     5.937    clk_div_0/clk_IBUF_BUFG
    SLICE_X109Y94        FDRE                                         r  clk_div_0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y94        FDRE (Prop_fdre_C_Q)         0.456     6.393 r  clk_div_0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.282     7.674    clk_div_0/cnt[5]
    SLICE_X110Y93        LUT5 (Prop_lut5_I1_O)        0.124     7.798 r  clk_div_0/cnt[25]_i_7/O
                         net (fo=1, routed)           0.701     8.499    clk_div_0/cnt[25]_i_7_n_0
    SLICE_X110Y98        LUT6 (Prop_lut6_I5_O)        0.124     8.623 r  clk_div_0/cnt[25]_i_4/O
                         net (fo=26, routed)          0.918     9.541    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X109Y97        LUT6 (Prop_lut6_I2_O)        0.124     9.665 r  clk_div_0/cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     9.665    clk_div_0/cnt_0[19]
    SLICE_X109Y97        FDRE                                         r  clk_div_0/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.684    13.448    clk_div_0/clk_IBUF_BUFG
    SLICE_X109Y97        FDRE                                         r  clk_div_0/cnt_reg[19]/C
                         clock pessimism              0.464    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X109Y97        FDRE (Setup_fdre_C_D)        0.031    13.908    clk_div_0/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         13.908    
                         arrival time                          -9.665    
  -------------------------------------------------------------------
                         slack                                  4.243    

Slack (MET) :             4.248ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 0.828ns (22.466%)  route 2.858ns (77.534%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.863     5.937    clk_div_0/clk_IBUF_BUFG
    SLICE_X109Y94        FDRE                                         r  clk_div_0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y94        FDRE (Prop_fdre_C_Q)         0.456     6.393 r  clk_div_0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.282     7.674    clk_div_0/cnt[5]
    SLICE_X110Y93        LUT5 (Prop_lut5_I1_O)        0.124     7.798 r  clk_div_0/cnt[25]_i_7/O
                         net (fo=1, routed)           0.701     8.499    clk_div_0/cnt[25]_i_7_n_0
    SLICE_X110Y98        LUT6 (Prop_lut6_I5_O)        0.124     8.623 r  clk_div_0/cnt[25]_i_4/O
                         net (fo=26, routed)          0.875     9.498    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X110Y94        LUT6 (Prop_lut6_I2_O)        0.124     9.622 r  clk_div_0/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     9.622    clk_div_0/cnt_0[4]
    SLICE_X110Y94        FDRE                                         r  clk_div_0/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.686    13.450    clk_div_0/clk_IBUF_BUFG
    SLICE_X110Y94        FDRE                                         r  clk_div_0/cnt_reg[4]/C
                         clock pessimism              0.423    13.874    
                         clock uncertainty           -0.035    13.838    
    SLICE_X110Y94        FDRE (Setup_fdre_C_D)        0.032    13.870    clk_div_0/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         13.870    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                  4.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.964%)  route 0.210ns (53.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.635     1.721    clk_div_0/clk_IBUF_BUFG
    SLICE_X109Y95        FDRE                                         r  clk_div_0/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y95        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  clk_div_0/cnt_reg[12]/Q
                         net (fo=27, routed)          0.210     2.072    clk_div_0/cnt[12]
    SLICE_X109Y94        LUT6 (Prop_lut6_I3_O)        0.045     2.117 r  clk_div_0/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     2.117    clk_div_0/cnt_0[7]
    SLICE_X109Y94        FDRE                                         r  clk_div_0/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.905     2.247    clk_div_0/clk_IBUF_BUFG
    SLICE_X109Y94        FDRE                                         r  clk_div_0/cnt_reg[7]/C
                         clock pessimism             -0.510     1.737    
    SLICE_X109Y94        FDRE (Hold_fdre_C_D)         0.092     1.829    clk_div_0/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.643%)  route 0.222ns (54.357%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.636     1.722    clk_div_0/clk_IBUF_BUFG
    SLICE_X110Y96        FDRE                                         r  clk_div_0/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDRE (Prop_fdre_C_Q)         0.141     1.863 f  clk_div_0/cnt_reg[13]/Q
                         net (fo=27, routed)          0.222     2.085    clk_div_0/cnt[13]
    SLICE_X110Y96        LUT6 (Prop_lut6_I4_O)        0.045     2.130 r  clk_div_0/cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     2.130    clk_div_0/cnt_0[14]
    SLICE_X110Y96        FDRE                                         r  clk_div_0/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.908     2.250    clk_div_0/clk_IBUF_BUFG
    SLICE_X110Y96        FDRE                                         r  clk_div_0/cnt_reg[14]/C
                         clock pessimism             -0.528     1.722    
    SLICE_X110Y96        FDRE (Hold_fdre_C_D)         0.092     1.814    clk_div_0/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.231ns (54.441%)  route 0.193ns (45.559%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.635     1.721    clk_div_0/clk_IBUF_BUFG
    SLICE_X109Y94        FDRE                                         r  clk_div_0/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y94        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  clk_div_0/cnt_reg[6]/Q
                         net (fo=3, routed)           0.117     1.979    clk_div_0/cnt[6]
    SLICE_X109Y95        LUT4 (Prop_lut4_I1_O)        0.045     2.024 r  clk_div_0/cnt[25]_i_2/O
                         net (fo=25, routed)          0.076     2.100    clk_div_0/cnt[25]_i_2_n_0
    SLICE_X109Y95        LUT6 (Prop_lut6_I0_O)        0.045     2.145 r  clk_div_0/cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     2.145    clk_div_0/cnt_0[11]
    SLICE_X109Y95        FDRE                                         r  clk_div_0/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.905     2.247    clk_div_0/clk_IBUF_BUFG
    SLICE_X109Y95        FDRE                                         r  clk_div_0/cnt_reg[11]/C
                         clock pessimism             -0.510     1.737    
    SLICE_X109Y95        FDRE (Hold_fdre_C_D)         0.091     1.828    clk_div_0/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.452%)  route 0.232ns (55.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.636     1.722    clk_div_0/clk_IBUF_BUFG
    SLICE_X110Y96        FDRE                                         r  clk_div_0/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDRE (Prop_fdre_C_Q)         0.141     1.863 f  clk_div_0/cnt_reg[13]/Q
                         net (fo=27, routed)          0.232     2.096    clk_div_0/cnt[13]
    SLICE_X110Y96        LUT6 (Prop_lut6_I4_O)        0.045     2.141 r  clk_div_0/cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     2.141    clk_div_0/cnt_0[13]
    SLICE_X110Y96        FDRE                                         r  clk_div_0/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.908     2.250    clk_div_0/clk_IBUF_BUFG
    SLICE_X110Y96        FDRE                                         r  clk_div_0/cnt_reg[13]/C
                         clock pessimism             -0.528     1.722    
    SLICE_X110Y96        FDRE (Hold_fdre_C_D)         0.091     1.813    clk_div_0/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.340%)  route 0.299ns (61.660%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.635     1.721    clk_div_0/clk_IBUF_BUFG
    SLICE_X109Y95        FDRE                                         r  clk_div_0/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y95        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  clk_div_0/cnt_reg[12]/Q
                         net (fo=27, routed)          0.299     2.161    clk_div_0/cnt[12]
    SLICE_X110Y94        LUT6 (Prop_lut6_I3_O)        0.045     2.206 r  clk_div_0/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.206    clk_div_0/cnt_0[2]
    SLICE_X110Y94        FDRE                                         r  clk_div_0/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.908     2.250    clk_div_0/clk_IBUF_BUFG
    SLICE_X110Y94        FDRE                                         r  clk_div_0/cnt_reg[2]/C
                         clock pessimism             -0.490     1.760    
    SLICE_X110Y94        FDRE (Hold_fdre_C_D)         0.092     1.852    clk_div_0/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.420%)  route 0.298ns (61.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.635     1.721    clk_div_0/clk_IBUF_BUFG
    SLICE_X109Y95        FDRE                                         r  clk_div_0/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y95        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  clk_div_0/cnt_reg[12]/Q
                         net (fo=27, routed)          0.298     2.160    clk_div_0/cnt[12]
    SLICE_X110Y94        LUT6 (Prop_lut6_I3_O)        0.045     2.205 r  clk_div_0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.205    clk_div_0/cnt_0[1]
    SLICE_X110Y94        FDRE                                         r  clk_div_0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.908     2.250    clk_div_0/clk_IBUF_BUFG
    SLICE_X110Y94        FDRE                                         r  clk_div_0/cnt_reg[1]/C
                         clock pessimism             -0.490     1.760    
    SLICE_X110Y94        FDRE (Hold_fdre_C_D)         0.091     1.851    clk_div_0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.852%)  route 0.281ns (60.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.636     1.722    clk_div_0/clk_IBUF_BUFG
    SLICE_X110Y96        FDRE                                         r  clk_div_0/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDRE (Prop_fdre_C_Q)         0.141     1.863 f  clk_div_0/cnt_reg[13]/Q
                         net (fo=27, routed)          0.281     2.144    clk_div_0/cnt[13]
    SLICE_X110Y98        LUT6 (Prop_lut6_I4_O)        0.045     2.189 r  clk_div_0/cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     2.189    clk_div_0/cnt_0[24]
    SLICE_X110Y98        FDRE                                         r  clk_div_0/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.909     2.251    clk_div_0/clk_IBUF_BUFG
    SLICE_X110Y98        FDRE                                         r  clk_div_0/cnt_reg[24]/C
                         clock pessimism             -0.512     1.739    
    SLICE_X110Y98        FDRE (Hold_fdre_C_D)         0.092     1.831    clk_div_0/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.189ns (40.749%)  route 0.275ns (59.251%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.636     1.722    clk_div_0/clk_IBUF_BUFG
    SLICE_X110Y93        FDRE                                         r  clk_div_0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDRE (Prop_fdre_C_Q)         0.141     1.863 f  clk_div_0/cnt_reg[0]/Q
                         net (fo=3, routed)           0.275     2.138    clk_div_0/cnt[0]
    SLICE_X110Y93        LUT1 (Prop_lut1_I0_O)        0.048     2.186 r  clk_div_0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.186    clk_div_0/cnt_0[0]
    SLICE_X110Y93        FDRE                                         r  clk_div_0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.908     2.250    clk_div_0/clk_IBUF_BUFG
    SLICE_X110Y93        FDRE                                         r  clk_div_0/cnt_reg[0]/C
                         clock pessimism             -0.528     1.722    
    SLICE_X110Y93        FDRE (Hold_fdre_C_D)         0.105     1.827    clk_div_0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.231ns (46.062%)  route 0.270ns (53.938%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.636     1.722    clk_div_0/clk_IBUF_BUFG
    SLICE_X109Y98        FDRE                                         r  clk_div_0/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y98        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  clk_div_0/cnt_reg[22]/Q
                         net (fo=3, routed)           0.138     2.001    clk_div_0/cnt[22]
    SLICE_X110Y97        LUT4 (Prop_lut4_I3_O)        0.045     2.046 r  clk_div_0/cnt[25]_i_3/O
                         net (fo=25, routed)          0.133     2.179    clk_div_0/cnt[25]_i_3_n_0
    SLICE_X110Y97        LUT6 (Prop_lut6_I1_O)        0.045     2.224 r  clk_div_0/cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     2.224    clk_div_0/cnt_0[17]
    SLICE_X110Y97        FDRE                                         r  clk_div_0/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.909     2.251    clk_div_0/clk_IBUF_BUFG
    SLICE_X110Y97        FDRE                                         r  clk_div_0/cnt_reg[17]/C
                         clock pessimism             -0.490     1.761    
    SLICE_X110Y97        FDRE (Hold_fdre_C_D)         0.091     1.852    clk_div_0/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.186ns (37.832%)  route 0.306ns (62.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.635     1.721    clk_div_0/clk_IBUF_BUFG
    SLICE_X109Y95        FDRE                                         r  clk_div_0/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y95        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  clk_div_0/cnt_reg[12]/Q
                         net (fo=27, routed)          0.306     2.168    clk_div_0/cnt[12]
    SLICE_X109Y97        LUT6 (Prop_lut6_I3_O)        0.045     2.213 r  clk_div_0/cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     2.213    clk_div_0/cnt_0[18]
    SLICE_X109Y97        FDRE                                         r  clk_div_0/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.906     2.248    clk_div_0/clk_IBUF_BUFG
    SLICE_X109Y97        FDRE                                         r  clk_div_0/cnt_reg[18]/C
                         clock pessimism             -0.510     1.738    
    SLICE_X109Y97        FDRE (Hold_fdre_C_D)         0.091     1.829    clk_div_0/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.384    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y95   clk_div_0/clk_div_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y93   clk_div_0/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y95   clk_div_0/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X109Y95   clk_div_0/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X109Y95   clk_div_0/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y96   clk_div_0/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y96   clk_div_0/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y96   clk_div_0/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y96   clk_div_0/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y95   clk_div_0/clk_div_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y95   clk_div_0/clk_div_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y93   clk_div_0/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y93   clk_div_0/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y95   clk_div_0/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y95   clk_div_0/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y95   clk_div_0/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y95   clk_div_0/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y95   clk_div_0/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y95   clk_div_0/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y95   clk_div_0/clk_div_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y95   clk_div_0/clk_div_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y93   clk_div_0/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y93   clk_div_0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y95   clk_div_0/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y95   clk_div_0/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y95   clk_div_0/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y95   clk_div_0/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y95   clk_div_0/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y95   clk_div_0/cnt_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_div
  To Clock:  clk_div

Setup :            0  Failing Endpoints,  Worst Slack 1000000000.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.293ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack 500000000.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 s0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.779ns (52.151%)  route 0.715ns (47.849%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.170ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    6.803ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.865     5.939    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.518     6.457 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.347     6.803    s0/clk_div
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.478     7.281 f  s0/out_reg[2]/Q
                         net (fo=4, routed)           0.715     7.996    s0/led_OBUF[2]
    SLICE_X112Y94        LUT5 (Prop_lut5_I3_O)        0.301     8.297 r  s0/out[0]_i_1/O
                         net (fo=1, routed)           0.000     8.297    s0/out[0]_i_1_n_0
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.686 1000000000.000    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.418 1000000000.000 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.302 1000000000.000    s0/clk_div
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[0]/C
                         clock pessimism              0.633 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X112Y94        FDRE (Setup_fdre_C_D)        0.077 1000000000.000    s0/out_reg[0]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -8.297    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 s0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        1.484ns  (logic 0.779ns (52.502%)  route 0.705ns (47.498%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.170ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    6.803ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.865     5.939    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.518     6.457 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.347     6.803    s0/clk_div
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.478     7.281 r  s0/out_reg[2]/Q
                         net (fo=4, routed)           0.705     7.986    s0/led_OBUF[2]
    SLICE_X112Y94        LUT3 (Prop_lut3_I2_O)        0.301     8.287 r  s0/out[1]_i_1/O
                         net (fo=1, routed)           0.000     8.287    s0/out[1]_i_1_n_0
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.686 1000000000.000    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.418 1000000000.000 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.302 1000000000.000    s0/clk_div
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[1]/C
                         clock pessimism              0.633 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X112Y94        FDRE (Setup_fdre_C_D)        0.081 1000000000.000    s0/out_reg[1]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -8.287    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 s0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.670ns (49.682%)  route 0.679ns (50.318%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.170ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    6.803ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.865     5.939    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.518     6.457 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.347     6.803    s0/clk_div
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.518     7.321 r  s0/out_reg[1]/Q
                         net (fo=4, routed)           0.679     8.000    s0/led_OBUF[1]
    SLICE_X112Y94        LUT3 (Prop_lut3_I1_O)        0.152     8.152 r  s0/out[2]_i_1/O
                         net (fo=1, routed)           0.000     8.152    s0/out[2]_i_1_n_0
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.686 1000000000.000    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.418 1000000000.000 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.302 1000000000.000    s0/clk_div
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[2]/C
                         clock pessimism              0.633 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X112Y94        FDRE (Setup_fdre_C_D)        0.118 1000000000.000    s0/out_reg[2]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -8.152    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 s0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 0.805ns (52.969%)  route 0.715ns (47.031%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.170ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    6.803ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.865     5.939    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.518     6.457 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.347     6.803    s0/clk_div
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.478     7.281 r  s0/out_reg[2]/Q
                         net (fo=4, routed)           0.715     7.996    s0/led_OBUF[2]
    SLICE_X112Y94        LUT5 (Prop_lut5_I2_O)        0.327     8.323 r  s0/out[3]_i_1/O
                         net (fo=1, routed)           0.000     8.323    s0/out[3]_i_1_n_0
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.686 1000000000.000    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.418 1000000000.000 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.302 1000000000.000    s0/clk_div
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[3]/C
                         clock pessimism              0.633 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X112Y94        FDRE (Setup_fdre_C_D)        0.118 1000000000.000    s0/out_reg[3]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -8.323    
  -------------------------------------------------------------------
                         slack                              1000000000.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 s0/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.249ns (58.713%)  route 0.175ns (41.287%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.030ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.636     1.722    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.164     1.886 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.144     2.030    s0/clk_div
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.148     2.178 f  s0/out_reg[3]/Q
                         net (fo=4, routed)           0.175     2.353    s0/led_OBUF[3]
    SLICE_X112Y94        LUT5 (Prop_lut5_I1_O)        0.101     2.454 r  s0/out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.454    s0/out[3]_i_1_n_0
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.908     2.250    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.204     2.454 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.167     2.621    s0/clk_div
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[3]/C
                         clock pessimism             -0.591     2.030    
    SLICE_X112Y94        FDRE (Hold_fdre_C_D)         0.131     2.161    s0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 s0/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.249ns (58.164%)  route 0.179ns (41.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.030ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.636     1.722    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.164     1.886 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.144     2.030    s0/clk_div
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.148     2.178 r  s0/out_reg[3]/Q
                         net (fo=4, routed)           0.179     2.357    s0/led_OBUF[3]
    SLICE_X112Y94        LUT3 (Prop_lut3_I2_O)        0.101     2.458 r  s0/out[2]_i_1/O
                         net (fo=1, routed)           0.000     2.458    s0/out[2]_i_1_n_0
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.908     2.250    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.204     2.454 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.167     2.621    s0/clk_div
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[2]/C
                         clock pessimism             -0.591     2.030    
    SLICE_X112Y94        FDRE (Hold_fdre_C_D)         0.131     2.161    s0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 s0/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.246ns (58.418%)  route 0.175ns (41.582%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.030ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.636     1.722    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.164     1.886 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.144     2.030    s0/clk_div
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.148     2.178 f  s0/out_reg[3]/Q
                         net (fo=4, routed)           0.175     2.353    s0/led_OBUF[3]
    SLICE_X112Y94        LUT5 (Prop_lut5_I4_O)        0.098     2.451 r  s0/out[0]_i_1/O
                         net (fo=1, routed)           0.000     2.451    s0/out[0]_i_1_n_0
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.908     2.250    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.204     2.454 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.167     2.621    s0/clk_div
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[0]/C
                         clock pessimism             -0.591     2.030    
    SLICE_X112Y94        FDRE (Hold_fdre_C_D)         0.120     2.150    s0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.451    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 s0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.209ns (48.131%)  route 0.225ns (51.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.030ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.636     1.722    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.164     1.886 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.144     2.030    s0/clk_div
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.164     2.194 r  s0/out_reg[0]/Q
                         net (fo=4, routed)           0.225     2.419    s0/led_OBUF[0]
    SLICE_X112Y94        LUT3 (Prop_lut3_I1_O)        0.045     2.464 r  s0/out[1]_i_1/O
                         net (fo=1, routed)           0.000     2.464    s0/out[1]_i_1_n_0
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.908     2.250    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.204     2.454 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.167     2.621    s0/clk_div
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[1]/C
                         clock pessimism             -0.591     2.030    
    SLICE_X112Y94        FDRE (Hold_fdre_C_D)         0.121     2.151    s0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.464    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div
Waveform(ns):       { 0.000 500000000.000 }
Period(ns):         1000000000.000
Sources:            { clk_div_0/clk_div_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)      Slack(ns)       Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X112Y94  s0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X112Y94  s0/out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X112Y94  s0/out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X112Y94  s0/out_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y94  s0/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y94  s0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y94  s0/out_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y94  s0/out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y94  s0/out_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y94  s0/out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y94  s0/out_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y94  s0/out_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y94  s0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y94  s0/out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y94  s0/out_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y94  s0/out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y94  s0/out_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y94  s0/out_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y94  s0/out_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y94  s0/out_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_div
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 clk_div_0/clk_div_reg/Q
                            (clock source 'clk_div'  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            clk_div_0/clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - clk_div rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.124ns (6.555%)  route 1.768ns (93.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.865     5.939    clk_div_0/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.518     6.457 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           1.768     8.224    clk_div_0/clk_div
    SLICE_X112Y95        LUT3 (Prop_lut3_I2_O)        0.124     8.348 r  clk_div_0/clk_div_i_1/O
                         net (fo=1, routed)           0.000     8.348    clk_div_0/clk_div_i_1_n_0
    SLICE_X112Y95        FDRE                                         r  clk_div_0/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.686    13.450    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE                                         r  clk_div_0/clk_div_reg/C
                         clock pessimism              0.309    13.759    
                         clock uncertainty           -0.035    13.724    
    SLICE_X112Y95        FDRE (Setup_fdre_C_D)        0.077    13.801    clk_div_0/clk_div_reg
  -------------------------------------------------------------------
                         required time                         13.801    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                  5.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (arrival time - required time)
  Source:                 clk_div_0/clk_div_reg/Q
                            (clock source 'clk_div'  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            clk_div_0/clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@500000000.000ns - clk_div fall@500000000.000ns)
  Data Path Delay:        0.000ns  (logic 0.100ns (0.000%)  route 1.503ns (0.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.939ns = ( 500000000.000 - 500000000.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 500000000.000 - 500000000.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div fall edge)500000000.000 500000000.000 f  
    H16                                               0.000 500000000.000 r  clk (IN)
                         net (fo=0)                   0.000 500000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 500000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 500000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 500000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.686 500000000.000    clk_div_0/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.418 500000000.000 f  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           1.503 500000000.000    clk_div_0/clk_div
    SLICE_X112Y95        LUT3 (Prop_lut3_I2_O)        0.100 500000000.000 r  clk_div_0/clk_div_i_1/O
                         net (fo=1, routed)           0.000 500000000.000    clk_div_0/clk_div_i_1_n_0
    SLICE_X112Y95        FDRE                                         r  clk_div_0/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  500000000.000 500000000.000 r  
    H16                                               0.000 500000000.000 r  clk (IN)
                         net (fo=0)                   0.000 500000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451 500000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522 500000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 500000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.865 500000000.000    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE                                         r  clk_div_0/clk_div_reg/C
                         clock pessimism             -0.309 500000000.000    
    SLICE_X112Y95        FDRE (Hold_fdre_C_D)         0.330 500000000.000    clk_div_0/clk_div_reg
  -------------------------------------------------------------------
                         required time                      -500000000.000    
                         arrival time                       500000000.000    
  -------------------------------------------------------------------
                         slack                                  0.000    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 direction_reg/G
                            (positive level-sensitive latch)
  Destination:            direction_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.188ns  (logic 0.683ns (57.480%)  route 0.505ns (42.520%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        LDCE                         0.000     0.000 r  direction_reg/G
    SLICE_X113Y95        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  direction_reg/Q
                         net (fo=5, routed)           0.505     1.064    direction
    SLICE_X113Y95        LUT1 (Prop_lut1_I0_O)        0.124     1.188 r  direction_reg_i_1/O
                         net (fo=1, routed)           0.000     1.188    direction_reg_i_1_n_0
    SLICE_X113Y95        LDCE                                         r  direction_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 direction_reg/G
                            (positive level-sensitive latch)
  Destination:            direction_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.203ns (54.682%)  route 0.168ns (45.318%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        LDCE                         0.000     0.000 r  direction_reg/G
    SLICE_X113Y95        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  direction_reg/Q
                         net (fo=5, routed)           0.168     0.326    direction
    SLICE_X113Y95        LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  direction_reg_i_1/O
                         net (fo=1, routed)           0.000     0.371    direction_reg_i_1_n_0
    SLICE_X113Y95        LDCE                                         r  direction_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_div
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.466ns  (logic 4.227ns (65.382%)  route 2.238ns (34.618%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.865     5.939    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.518     6.457 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.347     6.803    s0/clk_div
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.478     7.281 r  s0/out_reg[2]/Q
                         net (fo=4, routed)           2.238     9.520    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.749    13.269 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.269    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.165ns  (logic 4.230ns (68.612%)  route 1.935ns (31.388%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.865     5.939    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.518     6.457 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.347     6.803    s0/clk_div
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.478     7.281 r  s0/out_reg[3]/Q
                         net (fo=4, routed)           1.935     9.216    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.752    12.968 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.968    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.940ns  (logic 4.048ns (68.140%)  route 1.893ns (31.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.865     5.939    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.518     6.457 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.347     6.803    s0/clk_div
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.518     7.321 r  s0/out_reg[0]/Q
                         net (fo=4, routed)           1.893     9.214    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530    12.744 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.744    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.828ns  (logic 4.075ns (69.929%)  route 1.752ns (30.071%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.865     5.939    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.518     6.457 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.347     6.803    s0/clk_div
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.518     7.321 r  s0/out_reg[1]/Q
                         net (fo=4, routed)           1.752     9.074    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.557    12.631 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.631    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.810ns  (logic 1.422ns (78.544%)  route 0.388ns (21.456%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.636     1.722    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.164     1.886 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.144     2.030    s0/clk_div
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.164     2.194 r  s0/out_reg[1]/Q
                         net (fo=4, routed)           0.388     2.582    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.258     3.840 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.840    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.819ns  (logic 1.395ns (76.660%)  route 0.425ns (23.340%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.636     1.722    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.164     1.886 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.144     2.030    s0/clk_div
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.164     2.194 r  s0/out_reg[0]/Q
                         net (fo=4, routed)           0.425     2.619    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.231     3.849 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.849    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.943ns  (logic 1.482ns (76.275%)  route 0.461ns (23.725%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.636     1.722    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.164     1.886 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.144     2.030    s0/clk_div
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.148     2.178 r  s0/out_reg[3]/Q
                         net (fo=4, routed)           0.461     2.639    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.334     3.973 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.973    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.065ns  (logic 1.475ns (71.416%)  route 0.590ns (28.584%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.636     1.722    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.164     1.886 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.144     2.030    s0/clk_div
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.148     2.178 r  s0/out_reg[2]/Q
                         net (fo=4, routed)           0.590     2.768    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.327     4.095 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.095    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_div

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 direction_reg/G
                            (positive level-sensitive latch)
  Destination:            s0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.389ns  (logic 0.709ns (51.032%)  route 0.680ns (48.968%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        LDCE                         0.000     0.000 r  direction_reg/G
    SLICE_X113Y95        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  direction_reg/Q
                         net (fo=5, routed)           0.680     1.239    s0/direction
    SLICE_X112Y94        LUT3 (Prop_lut3_I0_O)        0.150     1.389 r  s0/out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.389    s0/out[2]_i_1_n_0
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.686     5.450    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.418     5.868 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.302     6.170    s0/clk_div
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[2]/C

Slack:                    inf
  Source:                 direction_reg/G
                            (positive level-sensitive latch)
  Destination:            s0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.389ns  (logic 0.707ns (50.888%)  route 0.682ns (49.112%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        LDCE                         0.000     0.000 r  direction_reg/G
    SLICE_X113Y95        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  direction_reg/Q
                         net (fo=5, routed)           0.682     1.241    s0/direction
    SLICE_X112Y94        LUT5 (Prop_lut5_I0_O)        0.148     1.389 r  s0/out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.389    s0/out[3]_i_1_n_0
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.686     5.450    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.418     5.868 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.302     6.170    s0/clk_div
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[3]/C

Slack:                    inf
  Source:                 direction_reg/G
                            (positive level-sensitive latch)
  Destination:            s0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.365ns  (logic 0.683ns (50.025%)  route 0.682ns (49.975%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        LDCE                         0.000     0.000 r  direction_reg/G
    SLICE_X113Y95        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  direction_reg/Q
                         net (fo=5, routed)           0.682     1.241    s0/direction
    SLICE_X112Y94        LUT5 (Prop_lut5_I0_O)        0.124     1.365 r  s0/out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.365    s0/out[0]_i_1_n_0
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.686     5.450    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.418     5.868 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.302     6.170    s0/clk_div
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[0]/C

Slack:                    inf
  Source:                 direction_reg/G
                            (positive level-sensitive latch)
  Destination:            s0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.363ns  (logic 0.683ns (50.099%)  route 0.680ns (49.901%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        LDCE                         0.000     0.000 r  direction_reg/G
    SLICE_X113Y95        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  direction_reg/Q
                         net (fo=5, routed)           0.680     1.239    s0/direction
    SLICE_X112Y94        LUT3 (Prop_lut3_I0_O)        0.124     1.363 r  s0/out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.363    s0/out[1]_i_1_n_0
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.686     5.450    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.418     5.868 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.302     6.170    s0/clk_div
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 direction_reg/G
                            (positive level-sensitive latch)
  Destination:            s0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.438ns  (logic 0.201ns (45.858%)  route 0.237ns (54.142%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        LDCE                         0.000     0.000 r  direction_reg/G
    SLICE_X113Y95        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  direction_reg/Q
                         net (fo=5, routed)           0.237     0.395    s0/direction
    SLICE_X112Y94        LUT3 (Prop_lut3_I0_O)        0.043     0.438 r  s0/out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.438    s0/out[2]_i_1_n_0
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.908     2.250    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.204     2.454 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.167     2.621    s0/clk_div
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[2]/C

Slack:                    inf
  Source:                 direction_reg/G
                            (positive level-sensitive latch)
  Destination:            s0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.438ns  (logic 0.201ns (45.858%)  route 0.237ns (54.142%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        LDCE                         0.000     0.000 r  direction_reg/G
    SLICE_X113Y95        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  direction_reg/Q
                         net (fo=5, routed)           0.237     0.395    s0/direction
    SLICE_X112Y94        LUT5 (Prop_lut5_I0_O)        0.043     0.438 r  s0/out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.438    s0/out[3]_i_1_n_0
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.908     2.250    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.204     2.454 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.167     2.621    s0/clk_div
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[3]/C

Slack:                    inf
  Source:                 direction_reg/G
                            (positive level-sensitive latch)
  Destination:            s0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.203ns (46.103%)  route 0.237ns (53.897%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        LDCE                         0.000     0.000 r  direction_reg/G
    SLICE_X113Y95        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  direction_reg/Q
                         net (fo=5, routed)           0.237     0.395    s0/direction
    SLICE_X112Y94        LUT5 (Prop_lut5_I0_O)        0.045     0.440 r  s0/out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.440    s0/out[0]_i_1_n_0
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.908     2.250    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.204     2.454 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.167     2.621    s0/clk_div
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[0]/C

Slack:                    inf
  Source:                 direction_reg/G
                            (positive level-sensitive latch)
  Destination:            s0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.203ns (46.103%)  route 0.237ns (53.897%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        LDCE                         0.000     0.000 r  direction_reg/G
    SLICE_X113Y95        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  direction_reg/Q
                         net (fo=5, routed)           0.237     0.395    s0/direction
    SLICE_X112Y94        LUT3 (Prop_lut3_I0_O)        0.045     0.440 r  s0/out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.440    s0/out[1]_i_1_n_0
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.908     2.250    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.204     2.454 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.167     2.621    s0/clk_div
    SLICE_X112Y94        FDRE                                         r  s0/out_reg[1]/C





