
---------- Begin Simulation Statistics ----------
final_tick                               81939890886000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  65293                       # Simulator instruction rate (inst/s)
host_mem_usage                                 792196                       # Number of bytes of host memory used
host_op_rate                                   104726                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   153.16                       # Real time elapsed on the host
host_tick_rate                               18429715                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      16039482                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002823                       # Number of seconds simulated
sim_ticks                                  2822628500                       # Number of ticks simulated
system.cpu.committedInsts                          11                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          16                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   20                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    16                       # Number of integer alu accesses
system.cpu.num_int_insts                           16                       # number of integer instructions
system.cpu.num_int_register_reads                  43                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 14                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         9     56.25%     56.25% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::MemRead                        5     31.25%     87.50% # Class of executed instruction
system.cpu.op_class::MemWrite                       2     12.50%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4066                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10323                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       638626                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        20987                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       861865                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       499877                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       638626                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       138749                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          946422                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           41408                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         3037                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14093764                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7121669                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        21014                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             716889                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1264986                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      1262691                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16039466                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      5464695                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.935107                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.113214                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1184143     21.67%     21.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1875676     34.32%     55.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       446381      8.17%     64.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       195673      3.58%     67.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       154429      2.83%     70.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       154762      2.83%     73.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       147920      2.71%     76.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        40725      0.75%     76.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1264986     23.15%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      5464695                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            1422468                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        32268                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14820827                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3605608                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        95096      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9834473     61.31%     61.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        85136      0.53%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        32304      0.20%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        21092      0.13%     62.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       328288      2.05%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       126484      0.79%     65.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       158973      0.99%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift        63276      0.39%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       107593      0.67%     67.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           32      0.00%     67.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       150578      0.94%     68.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        21316      0.13%     68.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        11022      0.07%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3381319     21.08%     89.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1397848      8.72%     98.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       224289      1.40%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          347      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16039466                       # Class of committed instruction
system.switch_cpus.commit.refs                5003803                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16039466                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.564524                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.564524                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       2716641                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       17658516                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           562692                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1574105                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          21256                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        759572                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3695897                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    68                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1412508                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   101                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              946422                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            858838                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4738231                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          4140                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10975784                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          164                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           42512                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.167650                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       874596                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       541285                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.944256                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      5634274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.177884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.537875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2821391     50.08%     50.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           133602      2.37%     52.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           106119      1.88%     54.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           153322      2.72%     57.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           180214      3.20%     60.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           331453      5.88%     66.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           177401      3.15%     69.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           189441      3.36%     72.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1541331     27.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5634274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           2746896                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1369226                       # number of floating regfile writes
system.switch_cpus.idleCycles                   10962                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        34567                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           782635                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.974202                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5102936                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1412508                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          158110                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3723869                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            2                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          781                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1430363                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     17302226                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3690428                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        35834                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16790074                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            220                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         51386                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          21256                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         51715                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          181                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       372429                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           80                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          275                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       118242                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        32163                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          275                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        28948                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         5619                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          26891701                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              16772326                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.498797                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13413501                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.971058                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16779568                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         29058545                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        13106753                       # number of integer regfile writes
system.switch_cpus.ipc                       1.771405                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.771405                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       100261      0.60%      0.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10420060     61.93%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        86905      0.52%     63.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        35004      0.21%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        21092      0.13%     63.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       343132      2.04%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       129363      0.77%     66.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       161212      0.96%     67.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        63331      0.38%     67.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       138907      0.83%     68.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp           48      0.00%     68.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       176504      1.05%     69.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        23337      0.14%     69.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        13158      0.08%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3419088     20.32%     89.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1414262      8.41%     98.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       279760      1.66%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          490      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16825914                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1589399                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      3154352                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1547276                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1900962                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              194751                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011574                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          118777     60.99%     60.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     60.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     60.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     60.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     60.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     60.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     60.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     60.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     60.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     60.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     60.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     60.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     60.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            144      0.07%     61.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     61.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           3350      1.72%     62.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            42      0.02%     62.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     62.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     62.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     62.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     62.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     62.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     62.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         2815      1.45%     64.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     64.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     64.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt         9809      5.04%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          50421     25.89%     95.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           414      0.21%     95.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         8979      4.61%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15331005                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     36401217                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15225050                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     16664200                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           17302217                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16825914                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1262663                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        74722                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1774657                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5634274                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.986350                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.281795                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1014119     18.00%     18.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       669038     11.87%     29.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       948071     16.83%     46.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       806982     14.32%     61.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       743971     13.20%     74.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       600092     10.65%     84.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       356910      6.33%     91.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       238744      4.24%     95.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       256347      4.55%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5634274                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.980551                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              858866                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    44                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       458507                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       417041                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3723869                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1430363                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6740017                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  5645236                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          288568                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20732556                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         143130                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           868428                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         739159                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          3006                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      55005062                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       17539449                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22510678                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2016999                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1319738                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          21256                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2439015                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1777972                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      3015535                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     30093014                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3973890                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             21501866                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            34774610                       # The number of ROB writes
system.switch_cpus.timesIdled                     168                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24641                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3000                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        50435                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3000                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 81939890886000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2120                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2531                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1535                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4137                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4137                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2120                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        16580                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        16580                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  16580                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       562432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       562432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  562432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6257                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6257    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6257                       # Request fanout histogram
system.membus.reqLayer2.occupancy            21949000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           33213750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2822628500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 81939890886000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 81939890886000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 81939890886000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6490                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        21484                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          257                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9127                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19304                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19304                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           386                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6104                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1029                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        75200                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 76229                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        41152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2839104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2880256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            6227                       # Total snoops (count)
system.tol2bus.snoopTraffic                    161984                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            32021                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.093689                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.291399                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  29021     90.63%     90.63% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3000      9.37%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              32021                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           44424000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          38103000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            577500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 81939890886000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          222                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        19315                       # number of demand (read+write) hits
system.l2.demand_hits::total                    19537                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          222                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        19315                       # number of overall hits
system.l2.overall_hits::total                   19537                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          163                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         6087                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6257                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          163                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         6087                       # number of overall misses
system.l2.overall_misses::total                  6257                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     13683000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    475219500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        488902500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     13683000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    475219500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       488902500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          385                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        25402                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25794                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          385                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        25402                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25794                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.423377                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.239627                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.242576                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.423377                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.239627                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.242576                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83944.785276                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 78071.217348                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78136.886687                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83944.785276                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78071.217348                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78136.886687                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2531                       # number of writebacks
system.l2.writebacks::total                      2531                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          163                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         6087                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6250                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          163                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         6087                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6250                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     12053000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    414349500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    426402500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     12053000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    414349500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    426402500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.423377                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.239627                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.242304                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.423377                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.239627                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.242304                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73944.785276                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 68071.217348                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68224.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73944.785276                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 68071.217348                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68224.400000                       # average overall mshr miss latency
system.l2.replacements                           6227                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        18953                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            18953                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        18953                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        18953                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          257                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              257                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          257                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          257                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          839                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           839                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        15167                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 15167                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         4136                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4137                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    311626000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     311626000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        19303                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19304                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.214267                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.214308                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 75344.777563                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75326.565144                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         4136                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4136                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    270266000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    270266000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.214267                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.214256                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 65344.777563                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65344.777563                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          222                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                222                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          163                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              164                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     13683000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     13683000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          385                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            386                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.423377                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.424870                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83944.785276                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83432.926829                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          163                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          163                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     12053000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     12053000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.423377                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.422280                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73944.785276                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73944.785276                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         4148                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4148                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         1951                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1956                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    163593500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    163593500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         6099                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6104                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.319889                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.320446                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83851.101999                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83636.758691                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         1951                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1951                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    144083500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    144083500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.319889                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.319626                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73851.101999                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73851.101999                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 81939890886000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1823.455714                       # Cycle average of tags in use
system.l2.tags.total_refs                       29441                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6227                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.727959                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              81937068258000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     265.880973                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.143715                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.561377                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    20.103621                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1535.766028                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.129825                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000070                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000762                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.009816                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.749886                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.890359                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2013                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          387                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          451                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1112                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.982910                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    209980                       # Number of tag accesses
system.l2.tags.data_accesses                   209980                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 81939890886000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        10432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       389568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             400448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        10432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         10496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       161984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          161984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          163                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         6087                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6257                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2531                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2531                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             22674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            136043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3695846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    138016037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             141870600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        22674                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3695846                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3718520                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       57387644                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             57387644                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       57387644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            22674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           136043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3695846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    138016037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            199258245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2516.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       163.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      5713.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000668222500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          141                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          141                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               14848                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2343                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6250                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2531                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6250                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2531                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    374                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    15                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                92                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              126                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.36                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     62980750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   29380000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               173155750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10718.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29468.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4127                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2076                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6250                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2531                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2154                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    248.185701                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   168.335036                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   245.021979                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          699     32.45%     32.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          691     32.08%     64.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          292     13.56%     78.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          191      8.87%     86.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           72      3.34%     90.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           54      2.51%     92.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           37      1.72%     94.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           32      1.49%     96.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           86      3.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2154                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          141                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.170213                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.437210                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    136.797450                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            135     95.74%     95.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            3      2.13%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.71%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.71%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.71%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           141                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          141                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.617021                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.595389                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.859066                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               29     20.57%     20.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      1.42%     21.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              104     73.76%     95.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      4.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           141                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 376064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   23936                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  158976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  400000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               161984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       133.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        56.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    141.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     57.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2822191500                       # Total gap between requests
system.mem_ctrls.avgGap                     321397.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        10432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       365632                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       158976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3695845.911001040600                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 129535998.095392286777                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 56321970.815500520170                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          163                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         6087                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2531                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      5326750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    167829000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  63011772750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32679.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     27571.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  24895998.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              6847260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3631815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            15422400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            3105900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     222499680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        769896720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        435528960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1456932735                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        516.161704                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1125317500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     94120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1603180500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              8553720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              4542615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            26532240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            9860580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     222499680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        730153470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        468997920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1471140225                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        521.195129                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1212610750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     94120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1515887250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 81937068257500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2822618000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 81939890886000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           15                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       858398                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           858413                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           15                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       858398                       # number of overall hits
system.cpu.icache.overall_hits::total          858413                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          440                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            441                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          440                       # number of overall misses
system.cpu.icache.overall_misses::total           441                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     18757500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     18757500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     18757500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     18757500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           16                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       858838                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       858854                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           16                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       858838                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       858854                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.062500                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000512                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000513                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.062500                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000512                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000513                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 42630.681818                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 42534.013605                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 42630.681818                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 42534.013605                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          257                       # number of writebacks
system.cpu.icache.writebacks::total               257                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           55                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          385                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          385                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          385                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          385                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     16609000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     16609000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     16609000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     16609000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000448                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000448                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000448                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000448                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 43140.259740                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43140.259740                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 43140.259740                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43140.259740                       # average overall mshr miss latency
system.cpu.icache.replacements                    257                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           15                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       858398                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          858413                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          440                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           441                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     18757500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     18757500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       858838                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       858854                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.062500                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000512                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000513                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 42630.681818                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 42534.013605                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          385                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          385                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     16609000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     16609000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000448                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000448                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 43140.259740                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43140.259740                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 81939890886000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.004182                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               50831                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               257                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            197.785992                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000034                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.004148                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          129                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          117                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.251953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1718094                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1718094                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 81939890886000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81939890886000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81939890886000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 81939890886000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81939890886000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81939890886000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 81939890886000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4694772                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4694773                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4694772                       # number of overall hits
system.cpu.dcache.overall_hits::total         4694773                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        26800                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26806                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        26800                       # number of overall misses
system.cpu.dcache.overall_misses::total         26806                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    786019999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    786019999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    786019999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    786019999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4721572                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4721579                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4721572                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4721579                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005676                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005677                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005676                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005677                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 29329.104440                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29322.539693                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 29329.104440                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29322.539693                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6348                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          232                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               213                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.802817                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          116                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        18953                       # number of writebacks
system.cpu.dcache.writebacks::total             18953                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         1397                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1397                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         1397                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1397                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        25403                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25403                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        25403                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25403                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    716988499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    716988499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    716988499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    716988499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005380                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005380                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005380                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005380                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 28224.560052                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28224.560052                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 28224.560052                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28224.560052                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24384                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3315905                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3315905                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         7495                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7500                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    266823000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    266823000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3323400                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3323405                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002255                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002257                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 35600.133422                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35576.400000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         1396                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1396                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         6099                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6099                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    217132000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    217132000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001835                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001835                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 35601.246106                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35601.246106                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1378867                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1378868                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19305                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19306                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    519196999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    519196999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1398172                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1398174                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013807                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013808                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 26894.431443                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26893.038382                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19304                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19304                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    499856499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    499856499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013807                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013807                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 25893.933848                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25893.933848                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 81939890886000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.033976                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2388880                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24384                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             97.969160                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000107                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.033869                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000033                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000033                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          735                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          115                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9468566                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9468566                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               81948106445500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  73103                       # Simulator instruction rate (inst/s)
host_mem_usage                                 792988                       # Number of bytes of host memory used
host_op_rate                                   117262                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   547.17                       # Real time elapsed on the host
host_tick_rate                               15014637                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000015                       # Number of instructions simulated
sim_ops                                      64162347                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008216                       # Number of seconds simulated
sim_ticks                                  8215559500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        15109                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         30260                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1804517                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        59942                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2586856                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1500401                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1804517                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       304116                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2833871                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          121181                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         7540                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          42284450                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         21363705                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        59942                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2153726                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3809430                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3694756                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48122865                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     15929050                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.021076                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.132187                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      3193250     20.05%     20.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5621012     35.29%     55.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1200829      7.54%     62.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       587602      3.69%     66.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       444891      2.79%     69.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       488128      3.06%     72.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       445611      2.80%     75.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       138297      0.87%     76.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3809430     23.91%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     15929050                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            4274612                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        96738                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          44462529                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10813518                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       285182      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     29509200     61.32%     61.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       255168      0.53%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        96812      0.20%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        63248      0.13%     62.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       984980      2.05%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       380548      0.79%     65.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       477394      0.99%     66.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift       189744      0.39%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       324691      0.67%     67.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           93      0.00%     67.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       453519      0.94%     68.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        63885      0.13%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        32964      0.07%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10138358     21.07%     89.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      4190973      8.71%     98.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       675160      1.40%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          946      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48122865                       # Class of committed instruction
system.switch_cpus.commit.refs               15005437                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48122865                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.547704                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.547704                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       7738362                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       52851128                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1664411                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4603916                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          60576                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2356321                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            11070529                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   108                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4229236                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   303                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2833871                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2558737                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              13770695                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         11258                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               32833443                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          121152                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.172470                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2592315                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1621582                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.998248                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     16423586                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.260596                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.543468                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          7999544     48.71%     48.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           408711      2.49%     51.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           319555      1.95%     53.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           440472      2.68%     55.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           552793      3.37%     59.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1017745      6.20%     65.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           504296      3.07%     68.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           587987      3.58%     72.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4592483     27.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     16423586                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           8243342                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          4105688                       # number of floating regfile writes
system.switch_cpus.idleCycles                    7533                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       100731                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2347124                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.061992                       # Inst execution rate
system.switch_cpus.iew.exec_refs             15283259                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4229236                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          469205                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11150206                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            4                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1482                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4278535                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     51817506                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      11054023                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       100738                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      50311948                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            789                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        160859                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          60576                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        162290                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          598                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1180563                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          167                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          737                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       336690                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        86615                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          737                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        84472                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        16259                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          81008597                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              50260796                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.497849                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          40330031                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.058878                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               50281683                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         87074410                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        39271645                       # number of integer regfile writes
system.switch_cpus.ipc                       1.825804                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.825804                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       299974      0.60%      0.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      31224084     61.94%     62.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       260162      0.52%     63.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       104286      0.21%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        63248      0.13%     63.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1026257      2.04%     65.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       388880      0.77%     66.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       483532      0.96%     67.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift       189837      0.38%     67.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       419106      0.83%     68.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp          143      0.00%     68.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       531016      1.05%     69.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        69658      0.14%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        38986      0.08%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10237220     20.31%     89.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4234106      8.40%     98.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       840903      1.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite         1286      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       50412684                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         4759262                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      9454354                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      4642947                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      5688310                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              585706                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011618                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          349826     59.73%     59.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            334      0.06%     59.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt          10280      1.76%     61.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            92      0.02%     61.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     61.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     61.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            3      0.00%     61.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     61.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     61.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     61.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         6447      1.10%     62.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     62.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     62.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        29773      5.08%     67.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     67.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     67.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     67.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     67.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     67.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     67.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     67.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     67.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     67.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     67.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     67.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     67.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     67.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     67.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     67.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     67.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         168405     28.75%     96.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          1550      0.26%     96.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        18996      3.24%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       45939154                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    108608544                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     45617849                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     49824609                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           51817473                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          50412684                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           33                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3694684                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       228236                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           33                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5244896                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     16423586                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.069530                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.298049                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2907842     17.71%     17.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1798107     10.95%     28.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2560705     15.59%     44.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2526033     15.38%     59.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2176473     13.25%     72.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1844686     11.23%     84.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1059997      6.45%     90.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       772180      4.70%     95.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       777563      4.73%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     16423586                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.068122                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2558737                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       960068                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       690905                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11150206                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4278535                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20189368                       # number of misc regfile reads
system.switch_cpus.numCycles                 16431119                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          846215                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62202103                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         374457                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2630485                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1239905                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         11454                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     164759364                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       52504914                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     67418867                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5962789                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4478581                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          60576                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       6923521                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          5216826                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      9038023                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     90080919                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12819268                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             63937241                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           104131505                       # The number of ROB writes
system.switch_cpus.timesIdled                     234                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        80102                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        10476                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       160212                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          10476                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   8215559500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5727                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9893                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5216                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9424                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9424                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5727                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        45411                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        45411                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  45411                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1602816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1602816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1602816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15151                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15151    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15151                       # Request fanout histogram
system.membus.reqLayer2.occupancy            73602000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           80468750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8215559500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8215559500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   8215559500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   8215559500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19176                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        72441                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          703                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           29661                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            60934                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           60934                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           711                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18465                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2125                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       238197                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                240322                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        90496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9084608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9175104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           22703                       # Total snoops (count)
system.tol2bus.snoopTraffic                    633152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           102813                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.101894                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.302510                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  92337     89.81%     89.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  10476     10.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             102813                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          143357000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         119098500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1066999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   8215559500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          616                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        64343                       # number of demand (read+write) hits
system.l2.demand_hits::total                    64959                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          616                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        64343                       # number of overall hits
system.l2.overall_hits::total                   64959                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           95                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        15056                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15151                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           95                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        15056                       # number of overall misses
system.l2.overall_misses::total                 15151                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      8456500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1181134500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1189591000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      8456500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1181134500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1189591000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          711                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        79399                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                80110                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          711                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        79399                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               80110                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.133615                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.189625                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.189127                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.133615                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.189625                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.189127                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 89015.789474                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 78449.422157                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78515.675533                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 89015.789474                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78449.422157                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78515.675533                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                9893                       # number of writebacks
system.l2.writebacks::total                      9893                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           95                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        15056                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15151                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           95                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        15056                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15151                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      7506500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1030574500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1038081000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      7506500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1030574500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1038081000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.133615                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.189625                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.189127                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.133615                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.189625                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.189127                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 79015.789474                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 68449.422157                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68515.675533                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 79015.789474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 68449.422157                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68515.675533                       # average overall mshr miss latency
system.l2.replacements                          22703                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        62548                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            62548                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        62548                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        62548                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          703                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              703                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          703                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          703                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2882                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2882                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        51510                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 51510                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         9424                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9424                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    709016500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     709016500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        60934                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             60934                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.154659                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.154659                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 75235.197368                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75235.197368                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         9424                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9424                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    614776500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    614776500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.154659                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.154659                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 65235.197368                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65235.197368                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          616                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                616                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           95                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               95                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      8456500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      8456500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          711                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            711                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.133615                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.133615                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 89015.789474                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89015.789474                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           95                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           95                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      7506500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      7506500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.133615                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.133615                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 79015.789474                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79015.789474                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        12833                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12833                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         5632                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5632                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    472118000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    472118000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        18465                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18465                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.305009                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.305009                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83827.769886                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83827.769886                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         5632                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5632                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    415798000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    415798000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.305009                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.305009                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73827.769886                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73827.769886                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   8215559500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2047.684742                       # Cycle average of tags in use
system.l2.tags.total_refs                      177485                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     24751                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.170821                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     600.641175                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     2.947533                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1444.096035                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.293282                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001439                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.705125                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999846                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          209                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1030                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          715                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           94                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    663586                       # Number of tag accesses
system.l2.tags.data_accesses                   663586                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8215559500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst         6080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       963584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             969664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         6080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          6080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       633152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          633152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           95                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        15056                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               15151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         9893                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9893                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       740059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    117287691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             118027750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       740059                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           740059                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       77067423                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             77067423                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       77067423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       740059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    117287691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            195095173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      9861.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        95.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     13812.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000674574500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          567                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          567                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               39225                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9319                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       15151                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9893                       # Number of write requests accepted
system.mem_ctrls.readBursts                     15151                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9893                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1244                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    32                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              511                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    166693750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   69535000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               427450000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11986.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30736.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     9362                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    8122                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.36                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 15151                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9893                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   12769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         6301                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    241.627678                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   169.607537                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   226.795418                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1928     30.60%     30.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2025     32.14%     62.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1108     17.58%     80.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          470      7.46%     87.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          272      4.32%     92.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          149      2.36%     94.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           80      1.27%     95.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           79      1.25%     96.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          190      3.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6301                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          567                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.650794                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.383900                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.270842                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11              2      0.35%      0.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            18      3.17%      3.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19           153     26.98%     30.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           158     27.87%     58.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            88     15.52%     73.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            60     10.58%     84.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            38      6.70%     91.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            20      3.53%     94.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             7      1.23%     95.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             5      0.88%     96.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             4      0.71%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             3      0.53%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             3      0.53%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             5      0.88%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             2      0.35%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::92-95             1      0.18%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           567                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          567                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.416226                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.386892                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.001563                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              177     31.22%     31.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               12      2.12%     33.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              346     61.02%     94.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               29      5.11%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.53%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           567                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 890048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   79616                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  632000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  969664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               633152                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       108.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        76.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    118.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     77.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8199757000                       # Total gap between requests
system.mem_ctrls.avgGap                     327414.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         6080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       883968                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       632000                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 740059.152392481570                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 107596810.661525845528                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 76927201.367113217711                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           95                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        15056                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         9893                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      3575750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    423874250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 195137282500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     37639.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28153.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19724783.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             18828180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             10015005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            39634140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           12528000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     648445200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2072901330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1409173920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4211525775                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        512.627993                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3644180750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    274300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4297078750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             26139540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             13897290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            59661840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           39019500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     648445200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2160217350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1335644640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4283025360                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        521.330940                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3453081000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    274300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4488178500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 81937068257500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    11038177500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 81948106445500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           15                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3416359                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3416374                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           15                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3416359                       # number of overall hits
system.cpu.icache.overall_hits::total         3416374                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1216                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1217                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1216                       # number of overall misses
system.cpu.icache.overall_misses::total          1217                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     37400000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     37400000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     37400000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     37400000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           16                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3417575                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3417591                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           16                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3417575                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3417591                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.062500                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000356                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000356                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.062500                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000356                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000356                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 30756.578947                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 30731.306491                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 30756.578947                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 30731.306491                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          960                       # number of writebacks
system.cpu.icache.writebacks::total               960                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          120                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          120                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          120                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          120                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1096                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1096                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1096                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1096                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     32640500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32640500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     32640500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32640500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000321                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000321                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000321                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000321                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 29781.478102                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 29781.478102                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 29781.478102                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 29781.478102                       # average overall mshr miss latency
system.cpu.icache.replacements                    960                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           15                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3416359                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3416374                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1216                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1217                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     37400000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     37400000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3417575                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3417591                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.062500                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000356                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000356                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 30756.578947                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 30731.306491                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          120                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          120                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1096                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1096                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     32640500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32640500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000321                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000321                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 29781.478102                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 29781.478102                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 81948106445500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.017616                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3417471                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1097                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3115.288058                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000135                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.017481                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000034                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000034                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          137                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          115                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.267578                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6836279                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6836279                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 81948106445500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81948106445500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81948106445500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 81948106445500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81948106445500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81948106445500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 81948106445500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     18693837                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18693838                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     18693837                       # number of overall hits
system.cpu.dcache.overall_hits::total        18693838                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       109420                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         109426                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       109420                       # number of overall misses
system.cpu.dcache.overall_misses::total        109426                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   2973906997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2973906997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   2973906997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2973906997                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18803257                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18803264                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     18803257                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     18803264                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005819                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005820                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005819                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005820                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 27178.824685                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27177.334427                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 27178.824685                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27177.334427                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        24456                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          232                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               904                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.053097                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          116                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        81501                       # number of writebacks
system.cpu.dcache.writebacks::total             81501                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         4619                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4619                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         4619                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4619                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       104801                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       104801                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       104801                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       104801                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2695272997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2695272997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2695272997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2695272997                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005574                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005574                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005574                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005574                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 25718.008387                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25718.008387                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 25718.008387                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25718.008387                       # average overall mshr miss latency
system.cpu.dcache.replacements                 103783                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13183986                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13183986                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        29182                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         29187                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   1052439000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1052439000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13213168                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13213173                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002209                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002209                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 36064.663149                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36058.484942                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         4618                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4618                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        24564                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24564                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    854079500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    854079500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001859                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001859                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 34769.561146                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34769.561146                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5509851                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5509852                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        80238                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        80239                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1921467997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1921467997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5590089                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5590091                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014354                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014354                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 23947.107318                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23946.808871                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        80237                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        80237                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1841193497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1841193497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014353                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014353                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 22946.938407                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22946.938407                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 81948106445500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.136632                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18798645                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            104807                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            179.364403                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000408                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.136224                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000133                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000133                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          513                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          419                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          37711335                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         37711335                       # Number of data accesses

---------- End Simulation Statistics   ----------
