{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port S_AXI_LITE -pg 1 -lvl 0 -x -50 -y 80 -defaultsOSRD
preplace port M00_AXIS -pg 1 -lvl 4 -x 1000 -y 130 -defaultsOSRD
preplace port M01_AXIS -pg 1 -lvl 4 -x 1000 -y 150 -defaultsOSRD
preplace port M_AXI_MM2S -pg 1 -lvl 4 -x 1000 -y 390 -defaultsOSRD
preplace port s_axi_lite_aclk -pg 1 -lvl 0 -x -50 -y 100 -defaultsOSRD
preplace port m_axi_mm2s_aclk -pg 1 -lvl 0 -x -50 -y 120 -defaultsOSRD
preplace port axi_resetn -pg 1 -lvl 0 -x -50 -y 140 -defaultsOSRD
preplace port aresetn_300Mhz -pg 1 -lvl 0 -x -50 -y 20 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 1 -x 160 -y 110 -defaultsOSRD
preplace inst axis_broadcaster_0 -pg 1 -lvl 3 -x 770 -y 200 -defaultsOSRD
preplace inst axi_register_slice_0 -pg 1 -lvl 3 -x 770 -y 390 -defaultsOSRD
preplace inst axis_register_slice_0 -pg 1 -lvl 2 -x 470 -y 180 -defaultsOSRD
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 1 NJ 100
preplace netloc rst_ps8_0_96M_peripheral_aresetn 1 0 1 NJ 140
preplace netloc ddr4_0_c0_ddr4_ui_clk 1 0 3 -20 20 340 270 590
preplace netloc aresetn_300Mhz_1 1 0 3 -30J 10 360 260 600
preplace netloc Conn2 1 3 1 940J 150n
preplace netloc axis_register_slice_0_M_AXIS 1 2 1 N 180
preplace netloc axi_dma_0_M_AXIS_MM2S 1 1 1 350 100n
preplace netloc ps8_0_axi_periph_M01_AXI 1 0 1 NJ 80
preplace netloc axi_register_slice_0_M_AXI 1 3 1 NJ 390
preplace netloc Conn1 1 3 1 930J 130n
preplace netloc axi_dma_0_M_AXI_MM2S 1 1 2 NJ 80 580
levelinfo -pg 1 -50 160 470 770 1000
pagesize -pg 1 -db -bbox -sgen -230 0 1150 570
"
}
0
