/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * 
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 *
 * File:        allformats_d.i
 * Purpose:     Independent format descriptions.
 */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_DELETE_TAG_ACTION_SETfmt */ 
        /* format            DELETE_TAG_ACTION_SETfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DELETE_TAG_ACTION_SETfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_DEQ0_TO_CCP_INFO_BUSfmt */ 
        /* format            DEQ0_TO_CCP_INFO_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DEQ0_TO_CCP_INFO_BUSfmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_DEQ0_TO_CCP_INFO_BUS_BCM88732_A0fmt */ 
        /* format            DEQ0_TO_CCP_INFO_BUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DEQ0_TO_CCP_INFO_BUS_BCM88732_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_DEQ0_TO_CTR_INFOfmt */ 
        /* format            DEQ0_TO_CTR_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DEQ0_TO_CTR_INFOfmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_DEQ0_TO_CTR_INFO_BCM88732_A0fmt */ 
        /* format            DEQ0_TO_CTR_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DEQ0_TO_CTR_INFO_BCM88732_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_DEQ1_TO_CCP_INFO_BUSfmt */ 
        /* format            DEQ1_TO_CCP_INFO_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DEQ_TO_CCP_INFO_BUSfmt_fields,
        /* bits        */ 38,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_DEQ1_TO_CCP_INFO_BUS_BCM56725_A0fmt */ 
        /* format            DEQ1_TO_CCP_INFO_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DEQ_TO_CCP_INFO_BUSfmt_fields,
        /* bits        */ 38,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_DEQ1_TO_CTR_INFOfmt */ 
        /* format            DEQ1_TO_CTR_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DEQ_TO_CTR_INFOfmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_DEQ1_TO_CTR_INFO_BCM56725_A0fmt */ 
        /* format            DEQ1_TO_CTR_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DEQ_TO_CTR_INFOfmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_DEQ_DEFfmt */ 
        /* format            DEQ_DEFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_DEFfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_DEQ_DEF_BCM56725_A0fmt */ 
        /* format            DEQ_DEFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_DEFfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_DEQ_DEF_BCM88732_A0fmt */ 
        /* format            DEQ_DEFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_DEFfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DEQ_NON_CCBE_CONTROL_INFOfmt */ 
        /* format            DEQ_NON_CCBE_CONTROL_INFOfmt */
        /* nFields     */ 25,
        /* *fields     */ soc_DEQ_NON_CCBE_CONTROL_INFOfmt_fields,
        /* bits        */ 87,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_DEQ_NON_CCBE_CONTROL_INFO_BCM56260_A0fmt */ 
        /* format            DEQ_NON_CCBE_CONTROL_INFOfmt */
        /* nFields     */ 25,
        /* *fields     */ soc_DEQ_NON_CCBE_CONTROL_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 79,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_DEQ_NON_CCBE_CONTROL_INFO_BCM56260_B0fmt */ 
        /* format            DEQ_NON_CCBE_CONTROL_INFOfmt */
        /* nFields     */ 25,
        /* *fields     */ soc_DEQ_NON_CCBE_CONTROL_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 79,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_DEQ_NON_CCBE_CONTROL_INFO_BCM56270_A0fmt */ 
        /* format            DEQ_NON_CCBE_CONTROL_INFOfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_DEQ_NON_CCBE_CONTROL_INFO_BCM56270_A0fmt_fields,
        /* bits        */ 58,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_DEQ_RDTBL_TO_CDU_FT_INFOfmt */ 
        /* format            DEQ_RDTBL_TO_CDU_FT_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DEQ_RDTBL_TO_CDU_FT_INFOfmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_CCPE_INFOfmt */ 
        /* format            DEQ_TO_CCPE_INFOfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_DEQ_TO_CCPE_INFOfmt_fields,
        /* bits        */ 72,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_CCPE_INFO_BCM56260_A0fmt */ 
        /* format            DEQ_TO_CCPE_INFOfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_DEQ_TO_CCPE_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 72,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_CCPE_INFO_BCM56260_B0fmt */ 
        /* format            DEQ_TO_CCPE_INFOfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_DEQ_TO_CCPE_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 72,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_CCPE_INFO_BCM56270_A0fmt */ 
        /* format            DEQ_TO_CCPE_INFOfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_DEQ_TO_CCPE_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 72,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_CCPE_INFO_BCM56440_B0fmt */ 
        /* format            DEQ_TO_CCPE_INFOfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_DEQ_TO_CCPE_INFOfmt_fields,
        /* bits        */ 72,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_CCPE_INFO_BCM56450_A0fmt */ 
        /* format            DEQ_TO_CCPE_INFOfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_DEQ_TO_CCPE_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 72,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_CCPE_INFO_BCM56450_B0fmt */ 
        /* format            DEQ_TO_CCPE_INFOfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_DEQ_TO_CCPE_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 72,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DEQ_TO_CCPE_INFO_BCM56450_B1fmt */ 
        /* format            DEQ_TO_CCPE_INFOfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_DEQ_TO_CCPE_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 72,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_CCPI_INFOfmt */ 
        /* format            DEQ_TO_CCPI_INFOfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_DEQ_TO_CCPI_INFOfmt_fields,
        /* bits        */ 68,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_CCPI_INFO_BCM56260_A0fmt */ 
        /* format            DEQ_TO_CCPI_INFOfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_DEQ_TO_CCPI_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 68,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_CCPI_INFO_BCM56260_B0fmt */ 
        /* format            DEQ_TO_CCPI_INFOfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_DEQ_TO_CCPI_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 68,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_CCPI_INFO_BCM56270_A0fmt */ 
        /* format            DEQ_TO_CCPI_INFOfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_DEQ_TO_CCPI_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 68,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_CCPI_INFO_BCM56440_B0fmt */ 
        /* format            DEQ_TO_CCPI_INFOfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_DEQ_TO_CCPI_INFOfmt_fields,
        /* bits        */ 68,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_CCPI_INFO_BCM56450_A0fmt */ 
        /* format            DEQ_TO_CCPI_INFOfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_DEQ_TO_CCPI_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 68,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_CCPI_INFO_BCM56450_B0fmt */ 
        /* format            DEQ_TO_CCPI_INFOfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_DEQ_TO_CCPI_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 68,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DEQ_TO_CCPI_INFO_BCM56450_B1fmt */ 
        /* format            DEQ_TO_CCPI_INFOfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_DEQ_TO_CCPI_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 68,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_CCP_INFO_BUSfmt */ 
        /* format            DEQ_TO_CCP_INFO_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DEQ_TO_CCP_INFO_BUSfmt_fields,
        /* bits        */ 38,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_CCP_INFO_BUS_BCM56334_A0fmt */ 
        /* format            DEQ_TO_CCP_INFO_BUSfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_DEQ_TO_CCP_INFO_BUS_BCM56334_A0fmt_fields,
        /* bits        */ 75,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_CCP_INFO_BUS_BCM56334_B0fmt */ 
        /* format            DEQ_TO_CCP_INFO_BUSfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_DEQ_TO_CCP_INFO_BUS_BCM56334_A0fmt_fields,
        /* bits        */ 75,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_CCP_INFO_BUS_BCM56524_A0fmt */ 
        /* format            DEQ_TO_CCP_INFO_BUSfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_DEQ_TO_CCP_INFO_BUS_BCM56634_A0fmt_fields,
        /* bits        */ 82,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_CCP_INFO_BUS_BCM56524_B0fmt */ 
        /* format            DEQ_TO_CCP_INFO_BUSfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_DEQ_TO_CCP_INFO_BUS_BCM56634_A0fmt_fields,
        /* bits        */ 82,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_CCP_INFO_BUS_BCM56560_A0fmt */ 
        /* format            DEQ_TO_CCP_INFO_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_DEQ_TO_CCP_INFO_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 79,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_CCP_INFO_BUS_BCM56560_B0fmt */ 
        /* format            DEQ_TO_CCP_INFO_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_DEQ_TO_CCP_INFO_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 79,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_CCP_INFO_BUS_BCM56624_A0fmt */ 
        /* format            DEQ_TO_CCP_INFO_BUSfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_DEQ_TO_CCP_INFO_BUS_BCM56624_A0fmt_fields,
        /* bits        */ 77,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_CCP_INFO_BUS_BCM56624_B0fmt */ 
        /* format            DEQ_TO_CCP_INFO_BUSfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_DEQ_TO_CCP_INFO_BUS_BCM56624_A0fmt_fields,
        /* bits        */ 77,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_CCP_INFO_BUS_BCM56634_A0fmt */ 
        /* format            DEQ_TO_CCP_INFO_BUSfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_DEQ_TO_CCP_INFO_BUS_BCM56634_A0fmt_fields,
        /* bits        */ 82,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_CCP_INFO_BUS_BCM56634_B0fmt */ 
        /* format            DEQ_TO_CCP_INFO_BUSfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_DEQ_TO_CCP_INFO_BUS_BCM56634_A0fmt_fields,
        /* bits        */ 82,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_CCP_INFO_BUS_BCM56670_A0fmt */ 
        /* format            DEQ_TO_CCP_INFO_BUSfmt */
        /* nFields     */ 23,
        /* *fields     */ soc_DEQ_TO_CCP_INFO_BUS_BCM56670_A0fmt_fields,
        /* bits        */ 75,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_CCP_INFO_BUS_BCM56670_B0fmt */ 
        /* format            DEQ_TO_CCP_INFO_BUSfmt */
        /* nFields     */ 23,
        /* *fields     */ soc_DEQ_TO_CCP_INFO_BUS_BCM56670_A0fmt_fields,
        /* bits        */ 75,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_DEQ_TO_CCP_INFO_BUS_BCM56670_C0fmt */ 
        /* format            DEQ_TO_CCP_INFO_BUSfmt */
        /* nFields     */ 23,
        /* *fields     */ soc_DEQ_TO_CCP_INFO_BUS_BCM56670_A0fmt_fields,
        /* bits        */ 75,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_CCP_INFO_BUS_BCM56680_A0fmt */ 
        /* format            DEQ_TO_CCP_INFO_BUSfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_DEQ_TO_CCP_INFO_BUS_BCM56624_A0fmt_fields,
        /* bits        */ 77,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_CCP_INFO_BUS_BCM56680_B0fmt */ 
        /* format            DEQ_TO_CCP_INFO_BUSfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_DEQ_TO_CCP_INFO_BUS_BCM56624_A0fmt_fields,
        /* bits        */ 77,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_CCP_INFO_BUS_BCM56685_A0fmt */ 
        /* format            DEQ_TO_CCP_INFO_BUSfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_DEQ_TO_CCP_INFO_BUS_BCM56634_A0fmt_fields,
        /* bits        */ 82,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_CCP_INFO_BUS_BCM56685_B0fmt */ 
        /* format            DEQ_TO_CCP_INFO_BUSfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_DEQ_TO_CCP_INFO_BUS_BCM56634_A0fmt_fields,
        /* bits        */ 82,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_CCP_INFO_BUS_BCM56840_A0fmt */ 
        /* format            DEQ_TO_CCP_INFO_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_DEQ_TO_CCP_INFO_BUS_BCM56840_A0fmt_fields,
        /* bits        */ 61,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_CCP_INFO_BUS_BCM56840_B0fmt */ 
        /* format            DEQ_TO_CCP_INFO_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_DEQ_TO_CCP_INFO_BUS_BCM56840_A0fmt_fields,
        /* bits        */ 61,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_CCP_INFO_BUS_BCM56850_A0fmt */ 
        /* format            DEQ_TO_CCP_INFO_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_DEQ_TO_CCP_INFO_BUS_BCM56850_A0fmt_fields,
        /* bits        */ 77,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_CCP_INFO_BUS_BCM56860_A0fmt */ 
        /* format            DEQ_TO_CCP_INFO_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_DEQ_TO_CCP_INFO_BUS_BCM56850_A0fmt_fields,
        /* bits        */ 77,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_CTR_DEQ_INFOfmt */ 
        /* format            DEQ_TO_CTR_DEQ_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DEQ_TO_CTR_DEQ_INFOfmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_CTR_DEQ_INFO_BCM56260_A0fmt */ 
        /* format            DEQ_TO_CTR_DEQ_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DEQ_TO_CTR_DEQ_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_CTR_DEQ_INFO_BCM56260_B0fmt */ 
        /* format            DEQ_TO_CTR_DEQ_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DEQ_TO_CTR_DEQ_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_CTR_DEQ_INFO_BCM56270_A0fmt */ 
        /* format            DEQ_TO_CTR_DEQ_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DEQ_TO_CTR_DEQ_INFO_BCM56270_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_CTR_DEQ_INFO_BCM56440_B0fmt */ 
        /* format            DEQ_TO_CTR_DEQ_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DEQ_TO_CTR_DEQ_INFOfmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_CTR_DEQ_INFO_BCM56450_A0fmt */ 
        /* format            DEQ_TO_CTR_DEQ_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DEQ_TO_CTR_DEQ_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_CTR_DEQ_INFO_BCM56450_B0fmt */ 
        /* format            DEQ_TO_CTR_DEQ_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DEQ_TO_CTR_DEQ_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DEQ_TO_CTR_DEQ_INFO_BCM56450_B1fmt */ 
        /* format            DEQ_TO_CTR_DEQ_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DEQ_TO_CTR_DEQ_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_CTR_INFOfmt */ 
        /* format            DEQ_TO_CTR_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DEQ_TO_CTR_INFOfmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_CTR_INFO_BCM56334_A0fmt */ 
        /* format            DEQ_TO_CTR_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DEQ_TO_CTR_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_CTR_INFO_BCM56334_B0fmt */ 
        /* format            DEQ_TO_CTR_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DEQ_TO_CTR_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_CTR_INFO_BCM56340_A0fmt */ 
        /* format            DEQ_TO_CTR_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DEQ_TO_CTR_INFO_BCM56640_A0fmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_CTR_INFO_BCM56440_A0fmt */ 
        /* format            DEQ_TO_CTR_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DEQ_TO_CTR_INFO_BCM56840_A0fmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_CTR_INFO_BCM56440_B0fmt */ 
        /* format            DEQ_TO_CTR_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DEQ_TO_CTR_INFO_BCM56840_A0fmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_CTR_INFO_BCM56450_A0fmt */ 
        /* format            DEQ_TO_CTR_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DEQ_TO_CTR_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_CTR_INFO_BCM56450_B0fmt */ 
        /* format            DEQ_TO_CTR_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DEQ_TO_CTR_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DEQ_TO_CTR_INFO_BCM56450_B1fmt */ 
        /* format            DEQ_TO_CTR_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DEQ_TO_CTR_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_CTR_INFO_BCM56524_A0fmt */ 
        /* format            DEQ_TO_CTR_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DEQ_TO_CTR_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_CTR_INFO_BCM56524_B0fmt */ 
        /* format            DEQ_TO_CTR_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DEQ_TO_CTR_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_CTR_INFO_BCM56560_A0fmt */ 
        /* format            DEQ_TO_CTR_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DEQ_TO_CTR_INFO_BCM56560_A0fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_CTR_INFO_BCM56560_B0fmt */ 
        /* format            DEQ_TO_CTR_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DEQ_TO_CTR_INFO_BCM56560_A0fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_CTR_INFO_BCM56624_A0fmt */ 
        /* format            DEQ_TO_CTR_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DEQ_TO_CTR_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_CTR_INFO_BCM56624_B0fmt */ 
        /* format            DEQ_TO_CTR_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DEQ_TO_CTR_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_CTR_INFO_BCM56634_A0fmt */ 
        /* format            DEQ_TO_CTR_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DEQ_TO_CTR_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_CTR_INFO_BCM56634_B0fmt */ 
        /* format            DEQ_TO_CTR_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DEQ_TO_CTR_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_CTR_INFO_BCM56640_A0fmt */ 
        /* format            DEQ_TO_CTR_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DEQ_TO_CTR_INFO_BCM56640_A0fmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_CTR_INFO_BCM56670_A0fmt */ 
        /* format            DEQ_TO_CTR_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DEQ_TO_CTR_INFO_BCM56670_A0fmt_fields,
        /* bits        */ 31,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_CTR_INFO_BCM56670_B0fmt */ 
        /* format            DEQ_TO_CTR_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DEQ_TO_CTR_INFO_BCM56670_A0fmt_fields,
        /* bits        */ 31,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_DEQ_TO_CTR_INFO_BCM56670_C0fmt */ 
        /* format            DEQ_TO_CTR_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DEQ_TO_CTR_INFO_BCM56670_A0fmt_fields,
        /* bits        */ 31,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_CTR_INFO_BCM56680_A0fmt */ 
        /* format            DEQ_TO_CTR_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DEQ_TO_CTR_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_CTR_INFO_BCM56680_B0fmt */ 
        /* format            DEQ_TO_CTR_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DEQ_TO_CTR_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_CTR_INFO_BCM56685_A0fmt */ 
        /* format            DEQ_TO_CTR_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DEQ_TO_CTR_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_CTR_INFO_BCM56685_B0fmt */ 
        /* format            DEQ_TO_CTR_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DEQ_TO_CTR_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_CTR_INFO_BCM56840_A0fmt */ 
        /* format            DEQ_TO_CTR_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DEQ_TO_CTR_INFO_BCM56840_A0fmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_CTR_INFO_BCM56840_B0fmt */ 
        /* format            DEQ_TO_CTR_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DEQ_TO_CTR_INFO_BCM56840_A0fmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_CTR_INFO_BCM56850_A0fmt */ 
        /* format            DEQ_TO_CTR_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DEQ_TO_CTR_INFO_BCM56850_A0fmt_fields,
        /* bits        */ 31,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_CTR_INFO_BCM56860_A0fmt */ 
        /* format            DEQ_TO_CTR_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DEQ_TO_CTR_INFO_BCM56850_A0fmt_fields,
        /* bits        */ 31,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_EMC_RD_REQ_INFOfmt */ 
        /* format            DEQ_TO_EMC_RD_REQ_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DEQ_TO_EMC_RD_REQ_INFOfmt_fields,
        /* bits        */ 31,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_EMC_RD_REQ_INFO_BCM56260_A0fmt */ 
        /* format            DEQ_TO_EMC_RD_REQ_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DEQ_TO_EMC_RD_REQ_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_EMC_RD_REQ_INFO_BCM56260_B0fmt */ 
        /* format            DEQ_TO_EMC_RD_REQ_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DEQ_TO_EMC_RD_REQ_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_EMC_RD_REQ_INFO_BCM56440_B0fmt */ 
        /* format            DEQ_TO_EMC_RD_REQ_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DEQ_TO_EMC_RD_REQ_INFOfmt_fields,
        /* bits        */ 31,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_EMC_RD_REQ_INFO_BCM56450_A0fmt */ 
        /* format            DEQ_TO_EMC_RD_REQ_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DEQ_TO_EMC_RD_REQ_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_EMC_RD_REQ_INFO_BCM56450_B0fmt */ 
        /* format            DEQ_TO_EMC_RD_REQ_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DEQ_TO_EMC_RD_REQ_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DEQ_TO_EMC_RD_REQ_INFO_BCM56450_B1fmt */ 
        /* format            DEQ_TO_EMC_RD_REQ_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DEQ_TO_EMC_RD_REQ_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_LLS_SHAPE_BUS_INFOfmt */ 
        /* format            DEQ_TO_LLS_SHAPE_BUS_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DEQ_TO_LLS_SHAPE_BUS_INFOfmt_fields,
        /* bits        */ 53,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_LLS_SHAPE_BUS_INFO_BCM56260_A0fmt */ 
        /* format            DEQ_TO_LLS_SHAPE_BUS_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DEQ_TO_LLS_SHAPE_BUS_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 53,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_LLS_SHAPE_BUS_INFO_BCM56260_B0fmt */ 
        /* format            DEQ_TO_LLS_SHAPE_BUS_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DEQ_TO_LLS_SHAPE_BUS_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 53,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_LLS_SHAPE_BUS_INFO_BCM56270_A0fmt */ 
        /* format            DEQ_TO_LLS_SHAPE_BUS_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DEQ_TO_LLS_SHAPE_BUS_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 53,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_LLS_SHAPE_BUS_INFO_BCM56450_A0fmt */ 
        /* format            DEQ_TO_LLS_SHAPE_BUS_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DEQ_TO_LLS_SHAPE_BUS_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 53,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_LLS_SHAPE_BUS_INFO_BCM56450_B0fmt */ 
        /* format            DEQ_TO_LLS_SHAPE_BUS_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DEQ_TO_LLS_SHAPE_BUS_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 53,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DEQ_TO_LLS_SHAPE_BUS_INFO_BCM56450_B1fmt */ 
        /* format            DEQ_TO_LLS_SHAPE_BUS_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DEQ_TO_LLS_SHAPE_BUS_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 53,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DEQ_TO_RDE_CELL_INFOfmt */ 
        /* format            DEQ_TO_RDE_CELL_INFOfmt */
        /* nFields     */ 32,
        /* *fields     */ soc_DEQ_TO_RDE_CELL_INFOfmt_fields,
        /* bits        */ 131,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_RDE_CELL_INFO_BCM56260_A0fmt */ 
        /* format            DEQ_TO_RDE_CELL_INFOfmt */
        /* nFields     */ 32,
        /* *fields     */ soc_DEQ_TO_RDE_CELL_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 120,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_RDE_CELL_INFO_BCM56260_B0fmt */ 
        /* format            DEQ_TO_RDE_CELL_INFOfmt */
        /* nFields     */ 32,
        /* *fields     */ soc_DEQ_TO_RDE_CELL_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 120,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_RDE_CELL_INFO_BCM56270_A0fmt */ 
        /* format            DEQ_TO_RDE_CELL_INFOfmt */
        /* nFields     */ 26,
        /* *fields     */ soc_DEQ_TO_RDE_CELL_INFO_BCM56270_A0fmt_fields,
        /* bits        */ 99,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DEQ_TO_RDE_HDR_RD_INFOfmt */ 
        /* format            DEQ_TO_RDE_HDR_RD_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DEQ_TO_RDE_HDR_RD_INFOfmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_RDE_HDR_RD_INFO_BCM56260_A0fmt */ 
        /* format            DEQ_TO_RDE_HDR_RD_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DEQ_TO_RDE_HDR_RD_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_RDE_HDR_RD_INFO_BCM56260_B0fmt */ 
        /* format            DEQ_TO_RDE_HDR_RD_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DEQ_TO_RDE_HDR_RD_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_RDE_HDR_RD_INFO_BCM56270_A0fmt */ 
        /* format            DEQ_TO_RDE_HDR_RD_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DEQ_TO_RDE_HDR_RD_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_RDE_INFOfmt */ 
        /* format            DEQ_TO_RDE_INFOfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_DEQ_TO_RDE_INFOfmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_RDE_INFO_BCM56524_A0fmt */ 
        /* format            DEQ_TO_RDE_INFOfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_DEQ_TO_RDE_INFOfmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_RDE_INFO_BCM56524_B0fmt */ 
        /* format            DEQ_TO_RDE_INFOfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_DEQ_TO_RDE_INFOfmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_RDE_INFO_BCM56634_B0fmt */ 
        /* format            DEQ_TO_RDE_INFOfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_DEQ_TO_RDE_INFOfmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_RDE_INFO_BCM56685_A0fmt */ 
        /* format            DEQ_TO_RDE_INFOfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_DEQ_TO_RDE_INFOfmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_RDE_INFO_BCM56685_B0fmt */ 
        /* format            DEQ_TO_RDE_INFOfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_DEQ_TO_RDE_INFOfmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_RDE_INFO_BUS0fmt */ 
        /* format            DEQ_TO_RDE_INFO_BUS0fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_DEQ_TO_RDE_INFO_BUS0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_RDE_INFO_BUS1fmt */ 
        /* format            DEQ_TO_RDE_INFO_BUS1fmt */
        /* nFields     */ 27,
        /* *fields     */ soc_DEQ_TO_RDE_INFO_BUS1fmt_fields,
        /* bits        */ 105,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DEQ_TO_RDE_PQE_CELL_INFOfmt */ 
        /* format            DEQ_TO_RDE_PQE_CELL_INFOfmt */
        /* nFields     */ 23,
        /* *fields     */ soc_DEQ_TO_RDE_PQE_CELL_INFOfmt_fields,
        /* bits        */ 84,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_RDE_PQE_CELL_INFO_BCM56260_A0fmt */ 
        /* format            DEQ_TO_RDE_PQE_CELL_INFOfmt */
        /* nFields     */ 23,
        /* *fields     */ soc_DEQ_TO_RDE_PQE_CELL_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 79,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_RDE_PQE_CELL_INFO_BCM56260_B0fmt */ 
        /* format            DEQ_TO_RDE_PQE_CELL_INFOfmt */
        /* nFields     */ 23,
        /* *fields     */ soc_DEQ_TO_RDE_PQE_CELL_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 79,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_RDE_PQE_CELL_INFO_BCM56270_A0fmt */ 
        /* format            DEQ_TO_RDE_PQE_CELL_INFOfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_DEQ_TO_RDE_PQE_CELL_INFO_BCM56270_A0fmt_fields,
        /* bits        */ 72,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DEQ_TO_RDE_REDIR_INFOfmt */ 
        /* format            DEQ_TO_RDE_REDIR_INFOfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_DEQ_TO_RDE_REDIR_INFOfmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_RDE_REDIR_INFO_BCM56260_A0fmt */ 
        /* format            DEQ_TO_RDE_REDIR_INFOfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_DEQ_TO_RDE_REDIR_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_RDE_REDIR_INFO_BCM56260_B0fmt */ 
        /* format            DEQ_TO_RDE_REDIR_INFOfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_DEQ_TO_RDE_REDIR_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_RDE_REDIR_INFO_BCM56270_A0fmt */ 
        /* format            DEQ_TO_RDE_REDIR_INFOfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_DEQ_TO_RDE_REDIR_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_SQS_INFOfmt */ 
        /* format            DEQ_TO_SQS_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DEQ_TO_SQS_INFOfmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_TOQ_CREDIT_VECTOR_INFOfmt */ 
        /* format            DEQ_TO_TOQ_CREDIT_VECTOR_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DEQ_TO_TOQ_CREDIT_VECTOR_INFOfmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_TOQ_CREDIT_VECTOR_INFO_BCM56450_A0fmt */ 
        /* format            DEQ_TO_TOQ_CREDIT_VECTOR_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DEQ_TO_TOQ_CREDIT_VECTOR_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_TOQ_CREDIT_VECTOR_INFO_BCM56450_B0fmt */ 
        /* format            DEQ_TO_TOQ_CREDIT_VECTOR_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DEQ_TO_TOQ_CREDIT_VECTOR_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DEQ_TO_TOQ_CREDIT_VECTOR_INFO_BCM56450_B1fmt */ 
        /* format            DEQ_TO_TOQ_CREDIT_VECTOR_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DEQ_TO_TOQ_CREDIT_VECTOR_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_TOQ_INFOfmt */ 
        /* format            DEQ_TO_TOQ_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DEQ_TO_TOQ_INFOfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_TOQ_INFO_BCM56560_A0fmt */ 
        /* format            DEQ_TO_TOQ_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DEQ_TO_TOQ_INFO_BCM56560_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_TOQ_INFO_BCM56560_B0fmt */ 
        /* format            DEQ_TO_TOQ_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DEQ_TO_TOQ_INFO_BCM56560_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_TOQ_INFO_BCM56670_A0fmt */ 
        /* format            DEQ_TO_TOQ_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DEQ_TO_TOQ_INFO_BCM56670_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_TOQ_INFO_BCM56670_B0fmt */ 
        /* format            DEQ_TO_TOQ_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DEQ_TO_TOQ_INFO_BCM56670_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_DEQ_TO_TOQ_INFO_BCM56670_C0fmt */ 
        /* format            DEQ_TO_TOQ_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DEQ_TO_TOQ_INFO_BCM56670_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_TOQ_REG_INFOfmt */ 
        /* format            DEQ_TO_TOQ_REG_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DEQ_TO_TOQ_REG_INFOfmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_TOQ_REG_INFO_BCM56334_A0fmt */ 
        /* format            DEQ_TO_TOQ_REG_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DEQ_TO_TOQ_REG_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_TOQ_REG_INFO_BCM56334_B0fmt */ 
        /* format            DEQ_TO_TOQ_REG_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DEQ_TO_TOQ_REG_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_TOQ_REG_INFO_BCM56524_A0fmt */ 
        /* format            DEQ_TO_TOQ_REG_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DEQ_TO_TOQ_REG_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_TOQ_REG_INFO_BCM56524_B0fmt */ 
        /* format            DEQ_TO_TOQ_REG_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DEQ_TO_TOQ_REG_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_TOQ_REG_INFO_BCM56624_A0fmt */ 
        /* format            DEQ_TO_TOQ_REG_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DEQ_TO_TOQ_REG_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_TOQ_REG_INFO_BCM56624_B0fmt */ 
        /* format            DEQ_TO_TOQ_REG_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DEQ_TO_TOQ_REG_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_TOQ_REG_INFO_BCM56634_A0fmt */ 
        /* format            DEQ_TO_TOQ_REG_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DEQ_TO_TOQ_REG_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_TOQ_REG_INFO_BCM56634_B0fmt */ 
        /* format            DEQ_TO_TOQ_REG_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DEQ_TO_TOQ_REG_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_TOQ_REG_INFO_BCM56680_A0fmt */ 
        /* format            DEQ_TO_TOQ_REG_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DEQ_TO_TOQ_REG_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_TOQ_REG_INFO_BCM56680_B0fmt */ 
        /* format            DEQ_TO_TOQ_REG_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DEQ_TO_TOQ_REG_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_TOQ_REG_INFO_BCM56685_A0fmt */ 
        /* format            DEQ_TO_TOQ_REG_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DEQ_TO_TOQ_REG_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_TOQ_REG_INFO_BCM56685_B0fmt */ 
        /* format            DEQ_TO_TOQ_REG_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DEQ_TO_TOQ_REG_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_WRED_INFOfmt */ 
        /* format            DEQ_TO_WRED_INFOfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_DEQ_TO_WRED_INFOfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_WRED_INFO_BCM56260_A0fmt */ 
        /* format            DEQ_TO_WRED_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DEQ_TO_WRED_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_WRED_INFO_BCM56260_B0fmt */ 
        /* format            DEQ_TO_WRED_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DEQ_TO_WRED_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_WRED_INFO_BCM56270_A0fmt */ 
        /* format            DEQ_TO_WRED_INFOfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_DEQ_TO_WRED_INFO_BCM56270_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_DEQ_TO_WRED_INFO_BCM56450_A0fmt */ 
        /* format            DEQ_TO_WRED_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DEQ_TO_WRED_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_DEQ_TO_WRED_INFO_BCM56450_B0fmt */ 
        /* format            DEQ_TO_WRED_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DEQ_TO_WRED_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DEQ_TO_WRED_INFO_BCM56450_B1fmt */ 
        /* format            DEQ_TO_WRED_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DEQ_TO_WRED_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_00fmt */ 
        /* format            DESCRIPTOR_RX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_01fmt */ 
        /* format            DESCRIPTOR_RX_01fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DESCRIPTOR_RX_01fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_05fmt */ 
        /* format            DESCRIPTOR_RX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_05fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_06fmt */ 
        /* format            DESCRIPTOR_RX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_06fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_07fmt */ 
        /* format            DESCRIPTOR_RX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_07fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_08fmt */ 
        /* format            DESCRIPTOR_RX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_08fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_09fmt */ 
        /* format            DESCRIPTOR_RX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_09fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_10fmt */ 
        /* format            DESCRIPTOR_RX_10fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DESCRIPTOR_RX_10fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_11fmt */ 
        /* format            DESCRIPTOR_RX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_11fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_12fmt */ 
        /* format            DESCRIPTOR_RX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_12fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_13fmt */ 
        /* format            DESCRIPTOR_RX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_13fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_14fmt */ 
        /* format            DESCRIPTOR_RX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_14fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_15fmt */ 
        /* format            DESCRIPTOR_RX_15fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DESCRIPTOR_RX_15fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_00_BCM53400_A0fmt */ 
        /* format            DESCRIPTOR_RX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_00_BCM53540_A0fmt */ 
        /* format            DESCRIPTOR_RX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_00_BCM53570_A0fmt */ 
        /* format            DESCRIPTOR_RX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_00_BCM53570_B0fmt */ 
        /* format            DESCRIPTOR_RX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_00_BCM56070_A0fmt */ 
        /* format            DESCRIPTOR_RX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_00_BCM56150_A0fmt */ 
        /* format            DESCRIPTOR_RX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_00_BCM56160_A0fmt */ 
        /* format            DESCRIPTOR_RX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_00_BCM56260_A0fmt */ 
        /* format            DESCRIPTOR_RX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_00_BCM56260_B0fmt */ 
        /* format            DESCRIPTOR_RX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_00_BCM56270_A0fmt */ 
        /* format            DESCRIPTOR_RX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_00_BCM56275_A0fmt */ 
        /* format            DESCRIPTOR_RX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_00_BCM56340_A0fmt */ 
        /* format            DESCRIPTOR_RX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_00_BCM56370_A0fmt */ 
        /* format            DESCRIPTOR_RX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_00_BCM56450_A0fmt */ 
        /* format            DESCRIPTOR_RX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_00_BCM56450_B0fmt */ 
        /* format            DESCRIPTOR_RX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_00_BCM56450_B1fmt */ 
        /* format            DESCRIPTOR_RX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_00_BCM56470_A0fmt */ 
        /* format            DESCRIPTOR_RX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_00_BCM56504_B0fmt */ 
        /* format            DESCRIPTOR_RX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_00_BCM56514_A0fmt */ 
        /* format            DESCRIPTOR_RX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_00_BCM56524_A0fmt */ 
        /* format            DESCRIPTOR_RX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_00_BCM56524_B0fmt */ 
        /* format            DESCRIPTOR_RX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_00_BCM56560_A0fmt */ 
        /* format            DESCRIPTOR_RX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_00_BCM56560_B0fmt */ 
        /* format            DESCRIPTOR_RX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_00_BCM56634_B0fmt */ 
        /* format            DESCRIPTOR_RX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_00_BCM56640_A0fmt */ 
        /* format            DESCRIPTOR_RX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_00_BCM56670_A0fmt */ 
        /* format            DESCRIPTOR_RX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_00_BCM56670_B0fmt */ 
        /* format            DESCRIPTOR_RX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_00_BCM56670_C0fmt */ 
        /* format            DESCRIPTOR_RX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_00_BCM56770_A0fmt */ 
        /* format            DESCRIPTOR_RX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_00_BCM56800_A0fmt */ 
        /* format            DESCRIPTOR_RX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_00_BCM56850_A0fmt */ 
        /* format            DESCRIPTOR_RX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_00_BCM56860_A0fmt */ 
        /* format            DESCRIPTOR_RX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_00_BCM56870_A0fmt */ 
        /* format            DESCRIPTOR_RX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_00_BCM56960_A0fmt */ 
        /* format            DESCRIPTOR_RX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_00_BCM56965_A0fmt */ 
        /* format            DESCRIPTOR_RX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_00_BCM56970_A0fmt */ 
        /* format            DESCRIPTOR_RX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_00_BCM56980_A0fmt */ 
        /* format            DESCRIPTOR_RX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_00_BCM56980_B0fmt */ 
        /* format            DESCRIPTOR_RX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_01_BCM53400_A0fmt */ 
        /* format            DESCRIPTOR_RX_01fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DESCRIPTOR_RX_01_BCM53400_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_01_BCM53540_A0fmt */ 
        /* format            DESCRIPTOR_RX_01fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DESCRIPTOR_RX_01_BCM53400_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_01_BCM53570_A0fmt */ 
        /* format            DESCRIPTOR_RX_01fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DESCRIPTOR_RX_01_BCM53400_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_01_BCM53570_B0fmt */ 
        /* format            DESCRIPTOR_RX_01fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DESCRIPTOR_RX_01_BCM53400_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_01_BCM56070_A0fmt */ 
        /* format            DESCRIPTOR_RX_01fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_01_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_01_BCM56150_A0fmt */ 
        /* format            DESCRIPTOR_RX_01fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DESCRIPTOR_RX_01_BCM56640_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_01_BCM56160_A0fmt */ 
        /* format            DESCRIPTOR_RX_01fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DESCRIPTOR_RX_01_BCM53400_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_01_BCM56260_A0fmt */ 
        /* format            DESCRIPTOR_RX_01fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DESCRIPTOR_RX_01_BCM53400_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_01_BCM56260_B0fmt */ 
        /* format            DESCRIPTOR_RX_01fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DESCRIPTOR_RX_01_BCM53400_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_01_BCM56270_A0fmt */ 
        /* format            DESCRIPTOR_RX_01fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DESCRIPTOR_RX_01_BCM53400_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_01_BCM56275_A0fmt */ 
        /* format            DESCRIPTOR_RX_01fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_01_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_01_BCM56340_A0fmt */ 
        /* format            DESCRIPTOR_RX_01fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DESCRIPTOR_RX_01_BCM56640_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_01_BCM56370_A0fmt */ 
        /* format            DESCRIPTOR_RX_01fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_01_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_01_BCM56450_A0fmt */ 
        /* format            DESCRIPTOR_RX_01fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DESCRIPTOR_RX_01_BCM56640_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_01_BCM56450_B0fmt */ 
        /* format            DESCRIPTOR_RX_01fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DESCRIPTOR_RX_01_BCM56640_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_01_BCM56450_B1fmt */ 
        /* format            DESCRIPTOR_RX_01fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DESCRIPTOR_RX_01_BCM56640_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_01_BCM56470_A0fmt */ 
        /* format            DESCRIPTOR_RX_01fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_01_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_01_BCM56560_A0fmt */ 
        /* format            DESCRIPTOR_RX_01fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DESCRIPTOR_RX_01_BCM53400_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_01_BCM56560_B0fmt */ 
        /* format            DESCRIPTOR_RX_01fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DESCRIPTOR_RX_01_BCM53400_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_01_BCM56640_A0fmt */ 
        /* format            DESCRIPTOR_RX_01fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DESCRIPTOR_RX_01_BCM56640_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_01_BCM56670_A0fmt */ 
        /* format            DESCRIPTOR_RX_01fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DESCRIPTOR_RX_01_BCM53400_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_01_BCM56670_B0fmt */ 
        /* format            DESCRIPTOR_RX_01fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DESCRIPTOR_RX_01_BCM53400_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_01_BCM56670_C0fmt */ 
        /* format            DESCRIPTOR_RX_01fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DESCRIPTOR_RX_01_BCM53400_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_01_BCM56770_A0fmt */ 
        /* format            DESCRIPTOR_RX_01fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_01_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_01_BCM56800_A0fmt */ 
        /* format            DESCRIPTOR_RX_01fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DESCRIPTOR_RX_01fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_01_BCM56850_A0fmt */ 
        /* format            DESCRIPTOR_RX_01fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DESCRIPTOR_RX_01_BCM56640_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_01_BCM56860_A0fmt */ 
        /* format            DESCRIPTOR_RX_01fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DESCRIPTOR_RX_01_BCM56640_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_01_BCM56870_A0fmt */ 
        /* format            DESCRIPTOR_RX_01fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_01_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_01_BCM56960_A0fmt */ 
        /* format            DESCRIPTOR_RX_01fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DESCRIPTOR_RX_01_BCM53400_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_01_BCM56965_A0fmt */ 
        /* format            DESCRIPTOR_RX_01fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DESCRIPTOR_RX_01_BCM53400_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_01_BCM56970_A0fmt */ 
        /* format            DESCRIPTOR_RX_01fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DESCRIPTOR_RX_01_BCM53400_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_01_BCM56980_A0fmt */ 
        /* format            DESCRIPTOR_RX_01fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_01_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_01_BCM56980_B0fmt */ 
        /* format            DESCRIPTOR_RX_01fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_01_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM53400_A0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM53540_A0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM53570_A0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM53570_B0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56070_A0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM56870_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56142_A0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56150_A0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56160_A0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56260_A0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56260_B0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56270_A0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56275_A0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM56870_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56334_A0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56334_B0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56340_A0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56370_A0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM56870_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56440_A0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56440_B0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56450_A0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56450_B0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56450_B1fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56470_A0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM56870_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56524_A0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56524_B0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56560_A0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56560_B0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56624_A0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56624_B0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56634_A0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56634_B0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56640_A0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56670_A0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56670_B0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56670_C0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56680_A0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56680_B0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56685_A0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56685_B0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56725_A0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56770_A0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM56870_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56800_A0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56820_A0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56840_A0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56840_B0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56850_A0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56860_A0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56870_A0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM56870_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56960_A0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56965_A0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56970_A0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56980_A0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM56870_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM56980_B0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM56870_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_02_BCM88732_A0fmt */ 
        /* format            DESCRIPTOR_RX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM53400_A0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM53540_A0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM53570_A0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM53570_B0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56070_A0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56142_A0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56150_A0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56160_A0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56260_A0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56260_B0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56270_A0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56275_A0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56334_A0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56334_B0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56340_A0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56370_A0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56440_A0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56440_B0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56450_A0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56450_B0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56450_B1fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56470_A0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56504_B0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56524_A0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56524_B0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56560_A0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56560_B0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56624_A0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56624_B0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56634_A0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56634_B0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56640_A0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56670_A0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56670_B0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56670_C0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56680_A0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56680_B0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56685_A0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56685_B0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56725_A0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56770_A0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56800_A0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56820_A0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56840_A0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56840_B0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56850_A0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56860_A0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56870_A0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56960_A0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56965_A0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56970_A0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56980_A0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM56980_B0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_03_BCM88732_A0fmt */ 
        /* format            DESCRIPTOR_RX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04_BCM53400_A0fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04_BCM53540_A0fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04_BCM53570_A0fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04_BCM53570_B0fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04_BCM56142_A0fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04_BCM56150_A0fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04_BCM56160_A0fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04_BCM56260_A0fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04_BCM56260_B0fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04_BCM56270_A0fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04_BCM56334_A0fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04_BCM56334_B0fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04_BCM56340_A0fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04_BCM56440_A0fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04_BCM56440_B0fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04_BCM56450_A0fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04_BCM56450_B0fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04_BCM56450_B1fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04_BCM56504_B0fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04_BCM56524_A0fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04_BCM56524_B0fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04_BCM56560_A0fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04_BCM56560_B0fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04_BCM56624_A0fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04_BCM56624_B0fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04_BCM56634_A0fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04_BCM56634_B0fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04_BCM56640_A0fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04_BCM56670_A0fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04_BCM56670_B0fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04_BCM56670_C0fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04_BCM56680_A0fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04_BCM56680_B0fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04_BCM56685_A0fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04_BCM56685_B0fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04_BCM56725_A0fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04_BCM56800_A0fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04_BCM56820_A0fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04_BCM56840_A0fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04_BCM56840_B0fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04_BCM56850_A0fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04_BCM56860_A0fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04_BCM56960_A0fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04_BCM56965_A0fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04_BCM56970_A0fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_04_BCM88732_A0fmt */ 
        /* format            DESCRIPTOR_RX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_05_BCM53400_A0fmt */ 
        /* format            DESCRIPTOR_RX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_05_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_05_BCM53540_A0fmt */ 
        /* format            DESCRIPTOR_RX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_05_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_05_BCM53570_A0fmt */ 
        /* format            DESCRIPTOR_RX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_05_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_05_BCM53570_B0fmt */ 
        /* format            DESCRIPTOR_RX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_05_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_05_BCM56142_A0fmt */ 
        /* format            DESCRIPTOR_RX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_05_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_05_BCM56150_A0fmt */ 
        /* format            DESCRIPTOR_RX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_05_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_05_BCM56160_A0fmt */ 
        /* format            DESCRIPTOR_RX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_05_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_05_BCM56260_A0fmt */ 
        /* format            DESCRIPTOR_RX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_05_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_05_BCM56260_B0fmt */ 
        /* format            DESCRIPTOR_RX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_05_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_05_BCM56270_A0fmt */ 
        /* format            DESCRIPTOR_RX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_05_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_05_BCM56334_A0fmt */ 
        /* format            DESCRIPTOR_RX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_05_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_05_BCM56334_B0fmt */ 
        /* format            DESCRIPTOR_RX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_05_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_05_BCM56340_A0fmt */ 
        /* format            DESCRIPTOR_RX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_05_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_05_BCM56440_A0fmt */ 
        /* format            DESCRIPTOR_RX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_05_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_05_BCM56440_B0fmt */ 
        /* format            DESCRIPTOR_RX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_05_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_05_BCM56450_A0fmt */ 
        /* format            DESCRIPTOR_RX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_05_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_05_BCM56450_B0fmt */ 
        /* format            DESCRIPTOR_RX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_05_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_05_BCM56450_B1fmt */ 
        /* format            DESCRIPTOR_RX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_05_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_05_BCM56524_A0fmt */ 
        /* format            DESCRIPTOR_RX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_05_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_05_BCM56524_B0fmt */ 
        /* format            DESCRIPTOR_RX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_05_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_05_BCM56560_A0fmt */ 
        /* format            DESCRIPTOR_RX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_05_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_05_BCM56560_B0fmt */ 
        /* format            DESCRIPTOR_RX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_05_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_05_BCM56624_A0fmt */ 
        /* format            DESCRIPTOR_RX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_05_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_05_BCM56624_B0fmt */ 
        /* format            DESCRIPTOR_RX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_05_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_05_BCM56634_A0fmt */ 
        /* format            DESCRIPTOR_RX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_05_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_05_BCM56634_B0fmt */ 
        /* format            DESCRIPTOR_RX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_05_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_05_BCM56640_A0fmt */ 
        /* format            DESCRIPTOR_RX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_05_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_05_BCM56670_A0fmt */ 
        /* format            DESCRIPTOR_RX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_05_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_05_BCM56670_B0fmt */ 
        /* format            DESCRIPTOR_RX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_05_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_05_BCM56670_C0fmt */ 
        /* format            DESCRIPTOR_RX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_05_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_05_BCM56680_A0fmt */ 
        /* format            DESCRIPTOR_RX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_05_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_05_BCM56680_B0fmt */ 
        /* format            DESCRIPTOR_RX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_05_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_05_BCM56685_A0fmt */ 
        /* format            DESCRIPTOR_RX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_05_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_05_BCM56685_B0fmt */ 
        /* format            DESCRIPTOR_RX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_05_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_05_BCM56725_A0fmt */ 
        /* format            DESCRIPTOR_RX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_05_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_05_BCM56800_A0fmt */ 
        /* format            DESCRIPTOR_RX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_05fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_05_BCM56820_A0fmt */ 
        /* format            DESCRIPTOR_RX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_05_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_05_BCM56840_A0fmt */ 
        /* format            DESCRIPTOR_RX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_05_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_05_BCM56840_B0fmt */ 
        /* format            DESCRIPTOR_RX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_05_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_05_BCM56850_A0fmt */ 
        /* format            DESCRIPTOR_RX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_05_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_05_BCM56860_A0fmt */ 
        /* format            DESCRIPTOR_RX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_05_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_05_BCM56960_A0fmt */ 
        /* format            DESCRIPTOR_RX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_05_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_05_BCM56965_A0fmt */ 
        /* format            DESCRIPTOR_RX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_05_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_05_BCM56970_A0fmt */ 
        /* format            DESCRIPTOR_RX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_05_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_05_BCM88732_A0fmt */ 
        /* format            DESCRIPTOR_RX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_05_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_06_BCM53400_A0fmt */ 
        /* format            DESCRIPTOR_RX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_06_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_06_BCM53540_A0fmt */ 
        /* format            DESCRIPTOR_RX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_06_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_06_BCM53570_A0fmt */ 
        /* format            DESCRIPTOR_RX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_06_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_06_BCM53570_B0fmt */ 
        /* format            DESCRIPTOR_RX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_06_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_06_BCM56142_A0fmt */ 
        /* format            DESCRIPTOR_RX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_06_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_06_BCM56150_A0fmt */ 
        /* format            DESCRIPTOR_RX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_06_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_06_BCM56160_A0fmt */ 
        /* format            DESCRIPTOR_RX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_06_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_06_BCM56260_A0fmt */ 
        /* format            DESCRIPTOR_RX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_06_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_06_BCM56260_B0fmt */ 
        /* format            DESCRIPTOR_RX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_06_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_06_BCM56270_A0fmt */ 
        /* format            DESCRIPTOR_RX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_06_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_06_BCM56334_A0fmt */ 
        /* format            DESCRIPTOR_RX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_06_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_06_BCM56334_B0fmt */ 
        /* format            DESCRIPTOR_RX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_06_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_06_BCM56340_A0fmt */ 
        /* format            DESCRIPTOR_RX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_06_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_06_BCM56440_A0fmt */ 
        /* format            DESCRIPTOR_RX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_06_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_06_BCM56440_B0fmt */ 
        /* format            DESCRIPTOR_RX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_06_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_06_BCM56450_A0fmt */ 
        /* format            DESCRIPTOR_RX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_06_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_06_BCM56450_B0fmt */ 
        /* format            DESCRIPTOR_RX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_06_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_06_BCM56450_B1fmt */ 
        /* format            DESCRIPTOR_RX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_06_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_06_BCM56524_A0fmt */ 
        /* format            DESCRIPTOR_RX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_06_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_06_BCM56524_B0fmt */ 
        /* format            DESCRIPTOR_RX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_06_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_06_BCM56560_A0fmt */ 
        /* format            DESCRIPTOR_RX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_06_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_06_BCM56560_B0fmt */ 
        /* format            DESCRIPTOR_RX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_06_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_06_BCM56624_A0fmt */ 
        /* format            DESCRIPTOR_RX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_06_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_06_BCM56624_B0fmt */ 
        /* format            DESCRIPTOR_RX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_06_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_06_BCM56634_A0fmt */ 
        /* format            DESCRIPTOR_RX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_06_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_06_BCM56634_B0fmt */ 
        /* format            DESCRIPTOR_RX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_06_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_06_BCM56640_A0fmt */ 
        /* format            DESCRIPTOR_RX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_06_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_06_BCM56670_A0fmt */ 
        /* format            DESCRIPTOR_RX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_06_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_06_BCM56670_B0fmt */ 
        /* format            DESCRIPTOR_RX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_06_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_06_BCM56670_C0fmt */ 
        /* format            DESCRIPTOR_RX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_06_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_06_BCM56680_A0fmt */ 
        /* format            DESCRIPTOR_RX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_06_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_06_BCM56680_B0fmt */ 
        /* format            DESCRIPTOR_RX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_06_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_06_BCM56685_A0fmt */ 
        /* format            DESCRIPTOR_RX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_06_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_06_BCM56685_B0fmt */ 
        /* format            DESCRIPTOR_RX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_06_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_06_BCM56725_A0fmt */ 
        /* format            DESCRIPTOR_RX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_06_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_06_BCM56800_A0fmt */ 
        /* format            DESCRIPTOR_RX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_06fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_06_BCM56820_A0fmt */ 
        /* format            DESCRIPTOR_RX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_06_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_06_BCM56840_A0fmt */ 
        /* format            DESCRIPTOR_RX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_06_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_06_BCM56840_B0fmt */ 
        /* format            DESCRIPTOR_RX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_06_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_06_BCM56850_A0fmt */ 
        /* format            DESCRIPTOR_RX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_06_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_06_BCM56860_A0fmt */ 
        /* format            DESCRIPTOR_RX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_06_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_06_BCM56960_A0fmt */ 
        /* format            DESCRIPTOR_RX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_06_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_06_BCM56965_A0fmt */ 
        /* format            DESCRIPTOR_RX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_06_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_06_BCM56970_A0fmt */ 
        /* format            DESCRIPTOR_RX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_06_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_06_BCM88732_A0fmt */ 
        /* format            DESCRIPTOR_RX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_06_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_07_BCM53400_A0fmt */ 
        /* format            DESCRIPTOR_RX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_07_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_07_BCM53540_A0fmt */ 
        /* format            DESCRIPTOR_RX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_07_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_07_BCM53570_A0fmt */ 
        /* format            DESCRIPTOR_RX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_07_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_07_BCM53570_B0fmt */ 
        /* format            DESCRIPTOR_RX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_07_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_07_BCM56142_A0fmt */ 
        /* format            DESCRIPTOR_RX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_07_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_07_BCM56150_A0fmt */ 
        /* format            DESCRIPTOR_RX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_07_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_07_BCM56160_A0fmt */ 
        /* format            DESCRIPTOR_RX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_07_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_07_BCM56260_A0fmt */ 
        /* format            DESCRIPTOR_RX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_07_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_07_BCM56260_B0fmt */ 
        /* format            DESCRIPTOR_RX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_07_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_07_BCM56270_A0fmt */ 
        /* format            DESCRIPTOR_RX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_07_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_07_BCM56334_A0fmt */ 
        /* format            DESCRIPTOR_RX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_07_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_07_BCM56334_B0fmt */ 
        /* format            DESCRIPTOR_RX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_07_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_07_BCM56340_A0fmt */ 
        /* format            DESCRIPTOR_RX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_07_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_07_BCM56440_A0fmt */ 
        /* format            DESCRIPTOR_RX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_07_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_07_BCM56440_B0fmt */ 
        /* format            DESCRIPTOR_RX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_07_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_07_BCM56450_A0fmt */ 
        /* format            DESCRIPTOR_RX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_07_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_07_BCM56450_B0fmt */ 
        /* format            DESCRIPTOR_RX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_07_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_07_BCM56450_B1fmt */ 
        /* format            DESCRIPTOR_RX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_07_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_07_BCM56524_A0fmt */ 
        /* format            DESCRIPTOR_RX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_07_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_07_BCM56524_B0fmt */ 
        /* format            DESCRIPTOR_RX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_07_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_07_BCM56560_A0fmt */ 
        /* format            DESCRIPTOR_RX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_07_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_07_BCM56560_B0fmt */ 
        /* format            DESCRIPTOR_RX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_07_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_07_BCM56624_A0fmt */ 
        /* format            DESCRIPTOR_RX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_07_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_07_BCM56624_B0fmt */ 
        /* format            DESCRIPTOR_RX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_07_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_07_BCM56634_A0fmt */ 
        /* format            DESCRIPTOR_RX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_07_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_07_BCM56634_B0fmt */ 
        /* format            DESCRIPTOR_RX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_07_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_07_BCM56640_A0fmt */ 
        /* format            DESCRIPTOR_RX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_07_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_07_BCM56670_A0fmt */ 
        /* format            DESCRIPTOR_RX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_07_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_07_BCM56670_B0fmt */ 
        /* format            DESCRIPTOR_RX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_07_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_07_BCM56670_C0fmt */ 
        /* format            DESCRIPTOR_RX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_07_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_07_BCM56680_A0fmt */ 
        /* format            DESCRIPTOR_RX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_07_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_07_BCM56680_B0fmt */ 
        /* format            DESCRIPTOR_RX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_07_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_07_BCM56685_A0fmt */ 
        /* format            DESCRIPTOR_RX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_07_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_07_BCM56685_B0fmt */ 
        /* format            DESCRIPTOR_RX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_07_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_07_BCM56725_A0fmt */ 
        /* format            DESCRIPTOR_RX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_07_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_07_BCM56820_A0fmt */ 
        /* format            DESCRIPTOR_RX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_07_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_07_BCM56840_A0fmt */ 
        /* format            DESCRIPTOR_RX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_07_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_07_BCM56840_B0fmt */ 
        /* format            DESCRIPTOR_RX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_07_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_07_BCM56850_A0fmt */ 
        /* format            DESCRIPTOR_RX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_07_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_07_BCM56860_A0fmt */ 
        /* format            DESCRIPTOR_RX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_07_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_07_BCM56960_A0fmt */ 
        /* format            DESCRIPTOR_RX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_07_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_07_BCM56965_A0fmt */ 
        /* format            DESCRIPTOR_RX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_07_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_07_BCM56970_A0fmt */ 
        /* format            DESCRIPTOR_RX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_07_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_07_BCM88732_A0fmt */ 
        /* format            DESCRIPTOR_RX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_07_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_08_BCM53400_A0fmt */ 
        /* format            DESCRIPTOR_RX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_08_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_08_BCM53540_A0fmt */ 
        /* format            DESCRIPTOR_RX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_08_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_08_BCM53570_A0fmt */ 
        /* format            DESCRIPTOR_RX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_08_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_08_BCM53570_B0fmt */ 
        /* format            DESCRIPTOR_RX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_08_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_08_BCM56142_A0fmt */ 
        /* format            DESCRIPTOR_RX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_08_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_08_BCM56150_A0fmt */ 
        /* format            DESCRIPTOR_RX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_08_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_08_BCM56160_A0fmt */ 
        /* format            DESCRIPTOR_RX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_08_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_08_BCM56260_A0fmt */ 
        /* format            DESCRIPTOR_RX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_08_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_08_BCM56260_B0fmt */ 
        /* format            DESCRIPTOR_RX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_08_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_08_BCM56270_A0fmt */ 
        /* format            DESCRIPTOR_RX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_08_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_08_BCM56334_A0fmt */ 
        /* format            DESCRIPTOR_RX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_08_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_08_BCM56334_B0fmt */ 
        /* format            DESCRIPTOR_RX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_08_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_08_BCM56340_A0fmt */ 
        /* format            DESCRIPTOR_RX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_08_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_08_BCM56440_A0fmt */ 
        /* format            DESCRIPTOR_RX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_08_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_08_BCM56440_B0fmt */ 
        /* format            DESCRIPTOR_RX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_08_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_08_BCM56450_A0fmt */ 
        /* format            DESCRIPTOR_RX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_08_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_08_BCM56450_B0fmt */ 
        /* format            DESCRIPTOR_RX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_08_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_08_BCM56450_B1fmt */ 
        /* format            DESCRIPTOR_RX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_08_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_08_BCM56524_A0fmt */ 
        /* format            DESCRIPTOR_RX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_08_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_08_BCM56524_B0fmt */ 
        /* format            DESCRIPTOR_RX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_08_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_08_BCM56560_A0fmt */ 
        /* format            DESCRIPTOR_RX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_08_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_08_BCM56560_B0fmt */ 
        /* format            DESCRIPTOR_RX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_08_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_08_BCM56624_A0fmt */ 
        /* format            DESCRIPTOR_RX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_08_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_08_BCM56624_B0fmt */ 
        /* format            DESCRIPTOR_RX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_08_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_08_BCM56634_A0fmt */ 
        /* format            DESCRIPTOR_RX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_08_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_08_BCM56634_B0fmt */ 
        /* format            DESCRIPTOR_RX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_08_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_08_BCM56640_A0fmt */ 
        /* format            DESCRIPTOR_RX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_08_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_08_BCM56670_A0fmt */ 
        /* format            DESCRIPTOR_RX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_08_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_08_BCM56670_B0fmt */ 
        /* format            DESCRIPTOR_RX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_08_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_08_BCM56670_C0fmt */ 
        /* format            DESCRIPTOR_RX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_08_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_08_BCM56680_A0fmt */ 
        /* format            DESCRIPTOR_RX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_08_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_08_BCM56680_B0fmt */ 
        /* format            DESCRIPTOR_RX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_08_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_08_BCM56685_A0fmt */ 
        /* format            DESCRIPTOR_RX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_08_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_08_BCM56685_B0fmt */ 
        /* format            DESCRIPTOR_RX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_08_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_08_BCM56725_A0fmt */ 
        /* format            DESCRIPTOR_RX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_08_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_08_BCM56820_A0fmt */ 
        /* format            DESCRIPTOR_RX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_08_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_08_BCM56840_A0fmt */ 
        /* format            DESCRIPTOR_RX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_08_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_08_BCM56840_B0fmt */ 
        /* format            DESCRIPTOR_RX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_08_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_08_BCM56850_A0fmt */ 
        /* format            DESCRIPTOR_RX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_08_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_08_BCM56860_A0fmt */ 
        /* format            DESCRIPTOR_RX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_08_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_08_BCM56960_A0fmt */ 
        /* format            DESCRIPTOR_RX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_08_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_08_BCM56965_A0fmt */ 
        /* format            DESCRIPTOR_RX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_08_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_08_BCM56970_A0fmt */ 
        /* format            DESCRIPTOR_RX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_08_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_08_BCM88732_A0fmt */ 
        /* format            DESCRIPTOR_RX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_08_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_09_BCM53400_A0fmt */ 
        /* format            DESCRIPTOR_RX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_09_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_09_BCM53540_A0fmt */ 
        /* format            DESCRIPTOR_RX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_09_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_09_BCM53570_A0fmt */ 
        /* format            DESCRIPTOR_RX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_09_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_09_BCM53570_B0fmt */ 
        /* format            DESCRIPTOR_RX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_09_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_09_BCM56142_A0fmt */ 
        /* format            DESCRIPTOR_RX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_09_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_09_BCM56150_A0fmt */ 
        /* format            DESCRIPTOR_RX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_09_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_09_BCM56160_A0fmt */ 
        /* format            DESCRIPTOR_RX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_09_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_09_BCM56260_A0fmt */ 
        /* format            DESCRIPTOR_RX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_09_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_09_BCM56260_B0fmt */ 
        /* format            DESCRIPTOR_RX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_09_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_09_BCM56270_A0fmt */ 
        /* format            DESCRIPTOR_RX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_09_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_09_BCM56334_A0fmt */ 
        /* format            DESCRIPTOR_RX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_09_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_09_BCM56334_B0fmt */ 
        /* format            DESCRIPTOR_RX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_09_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_09_BCM56340_A0fmt */ 
        /* format            DESCRIPTOR_RX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_09_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_09_BCM56440_A0fmt */ 
        /* format            DESCRIPTOR_RX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_09_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_09_BCM56440_B0fmt */ 
        /* format            DESCRIPTOR_RX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_09_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_09_BCM56450_A0fmt */ 
        /* format            DESCRIPTOR_RX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_09_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_09_BCM56450_B0fmt */ 
        /* format            DESCRIPTOR_RX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_09_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_09_BCM56450_B1fmt */ 
        /* format            DESCRIPTOR_RX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_09_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_09_BCM56524_A0fmt */ 
        /* format            DESCRIPTOR_RX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_09_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_09_BCM56524_B0fmt */ 
        /* format            DESCRIPTOR_RX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_09_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_09_BCM56560_A0fmt */ 
        /* format            DESCRIPTOR_RX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_09_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_09_BCM56560_B0fmt */ 
        /* format            DESCRIPTOR_RX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_09_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_09_BCM56624_A0fmt */ 
        /* format            DESCRIPTOR_RX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_09_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_09_BCM56624_B0fmt */ 
        /* format            DESCRIPTOR_RX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_09_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_09_BCM56634_A0fmt */ 
        /* format            DESCRIPTOR_RX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_09_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_09_BCM56634_B0fmt */ 
        /* format            DESCRIPTOR_RX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_09_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_09_BCM56640_A0fmt */ 
        /* format            DESCRIPTOR_RX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_09_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_09_BCM56670_A0fmt */ 
        /* format            DESCRIPTOR_RX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_09_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_09_BCM56670_B0fmt */ 
        /* format            DESCRIPTOR_RX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_09_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_09_BCM56670_C0fmt */ 
        /* format            DESCRIPTOR_RX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_09_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_09_BCM56680_A0fmt */ 
        /* format            DESCRIPTOR_RX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_09_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_09_BCM56680_B0fmt */ 
        /* format            DESCRIPTOR_RX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_09_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_09_BCM56685_A0fmt */ 
        /* format            DESCRIPTOR_RX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_09_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_09_BCM56685_B0fmt */ 
        /* format            DESCRIPTOR_RX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_09_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_09_BCM56725_A0fmt */ 
        /* format            DESCRIPTOR_RX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_09_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_09_BCM56820_A0fmt */ 
        /* format            DESCRIPTOR_RX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_09_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_09_BCM56840_A0fmt */ 
        /* format            DESCRIPTOR_RX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_09_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_09_BCM56840_B0fmt */ 
        /* format            DESCRIPTOR_RX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_09_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_09_BCM56850_A0fmt */ 
        /* format            DESCRIPTOR_RX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_09_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_09_BCM56860_A0fmt */ 
        /* format            DESCRIPTOR_RX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_09_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_09_BCM56960_A0fmt */ 
        /* format            DESCRIPTOR_RX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_09_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_09_BCM56965_A0fmt */ 
        /* format            DESCRIPTOR_RX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_09_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_09_BCM56970_A0fmt */ 
        /* format            DESCRIPTOR_RX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_09_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_09_BCM88732_A0fmt */ 
        /* format            DESCRIPTOR_RX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_09_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_10_BCM53400_A0fmt */ 
        /* format            DESCRIPTOR_RX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_10_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_10_BCM53540_A0fmt */ 
        /* format            DESCRIPTOR_RX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_10_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_10_BCM53570_A0fmt */ 
        /* format            DESCRIPTOR_RX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_10_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_10_BCM53570_B0fmt */ 
        /* format            DESCRIPTOR_RX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_10_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_10_BCM56142_A0fmt */ 
        /* format            DESCRIPTOR_RX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_10_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_10_BCM56150_A0fmt */ 
        /* format            DESCRIPTOR_RX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_10_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_10_BCM56160_A0fmt */ 
        /* format            DESCRIPTOR_RX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_10_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_10_BCM56260_A0fmt */ 
        /* format            DESCRIPTOR_RX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_10_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_10_BCM56260_B0fmt */ 
        /* format            DESCRIPTOR_RX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_10_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_10_BCM56270_A0fmt */ 
        /* format            DESCRIPTOR_RX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_10_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_10_BCM56334_A0fmt */ 
        /* format            DESCRIPTOR_RX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_10_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_10_BCM56334_B0fmt */ 
        /* format            DESCRIPTOR_RX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_10_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_10_BCM56340_A0fmt */ 
        /* format            DESCRIPTOR_RX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_10_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_10_BCM56440_A0fmt */ 
        /* format            DESCRIPTOR_RX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_10_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_10_BCM56440_B0fmt */ 
        /* format            DESCRIPTOR_RX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_10_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_10_BCM56450_A0fmt */ 
        /* format            DESCRIPTOR_RX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_10_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_10_BCM56450_B0fmt */ 
        /* format            DESCRIPTOR_RX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_10_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_10_BCM56450_B1fmt */ 
        /* format            DESCRIPTOR_RX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_10_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_10_BCM56524_A0fmt */ 
        /* format            DESCRIPTOR_RX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_10_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_10_BCM56524_B0fmt */ 
        /* format            DESCRIPTOR_RX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_10_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_10_BCM56560_A0fmt */ 
        /* format            DESCRIPTOR_RX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_10_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_10_BCM56560_B0fmt */ 
        /* format            DESCRIPTOR_RX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_10_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_10_BCM56624_A0fmt */ 
        /* format            DESCRIPTOR_RX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_10_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_10_BCM56624_B0fmt */ 
        /* format            DESCRIPTOR_RX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_10_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_10_BCM56634_A0fmt */ 
        /* format            DESCRIPTOR_RX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_10_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_10_BCM56634_B0fmt */ 
        /* format            DESCRIPTOR_RX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_10_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_10_BCM56640_A0fmt */ 
        /* format            DESCRIPTOR_RX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_10_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_10_BCM56670_A0fmt */ 
        /* format            DESCRIPTOR_RX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_10_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_10_BCM56670_B0fmt */ 
        /* format            DESCRIPTOR_RX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_10_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_10_BCM56670_C0fmt */ 
        /* format            DESCRIPTOR_RX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_10_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_10_BCM56680_A0fmt */ 
        /* format            DESCRIPTOR_RX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_10_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_10_BCM56680_B0fmt */ 
        /* format            DESCRIPTOR_RX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_10_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_10_BCM56685_A0fmt */ 
        /* format            DESCRIPTOR_RX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_10_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_10_BCM56685_B0fmt */ 
        /* format            DESCRIPTOR_RX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_10_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_10_BCM56725_A0fmt */ 
        /* format            DESCRIPTOR_RX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_10_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_10_BCM56820_A0fmt */ 
        /* format            DESCRIPTOR_RX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_10_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_10_BCM56840_A0fmt */ 
        /* format            DESCRIPTOR_RX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_10_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_10_BCM56840_B0fmt */ 
        /* format            DESCRIPTOR_RX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_10_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_10_BCM56850_A0fmt */ 
        /* format            DESCRIPTOR_RX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_10_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_10_BCM56860_A0fmt */ 
        /* format            DESCRIPTOR_RX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_10_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_10_BCM56960_A0fmt */ 
        /* format            DESCRIPTOR_RX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_10_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_10_BCM56965_A0fmt */ 
        /* format            DESCRIPTOR_RX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_10_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_10_BCM56970_A0fmt */ 
        /* format            DESCRIPTOR_RX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_10_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_10_BCM88732_A0fmt */ 
        /* format            DESCRIPTOR_RX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_10_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_11_BCM53400_A0fmt */ 
        /* format            DESCRIPTOR_RX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_11_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_11_BCM53540_A0fmt */ 
        /* format            DESCRIPTOR_RX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_11_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_11_BCM53570_A0fmt */ 
        /* format            DESCRIPTOR_RX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_11_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_11_BCM53570_B0fmt */ 
        /* format            DESCRIPTOR_RX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_11_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_11_BCM56150_A0fmt */ 
        /* format            DESCRIPTOR_RX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_11_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_11_BCM56160_A0fmt */ 
        /* format            DESCRIPTOR_RX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_11_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_11_BCM56260_A0fmt */ 
        /* format            DESCRIPTOR_RX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_11_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_11_BCM56260_B0fmt */ 
        /* format            DESCRIPTOR_RX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_11_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_11_BCM56270_A0fmt */ 
        /* format            DESCRIPTOR_RX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_11_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_11_BCM56340_A0fmt */ 
        /* format            DESCRIPTOR_RX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_11_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_11_BCM56450_A0fmt */ 
        /* format            DESCRIPTOR_RX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_11_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_11_BCM56450_B0fmt */ 
        /* format            DESCRIPTOR_RX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_11_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_11_BCM56450_B1fmt */ 
        /* format            DESCRIPTOR_RX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_11_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_11_BCM56560_A0fmt */ 
        /* format            DESCRIPTOR_RX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_11_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_11_BCM56560_B0fmt */ 
        /* format            DESCRIPTOR_RX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_11_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_11_BCM56640_A0fmt */ 
        /* format            DESCRIPTOR_RX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_11_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_11_BCM56670_A0fmt */ 
        /* format            DESCRIPTOR_RX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_11_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_11_BCM56670_B0fmt */ 
        /* format            DESCRIPTOR_RX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_11_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_11_BCM56670_C0fmt */ 
        /* format            DESCRIPTOR_RX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_11_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_11_BCM56850_A0fmt */ 
        /* format            DESCRIPTOR_RX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_11_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_11_BCM56860_A0fmt */ 
        /* format            DESCRIPTOR_RX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_11_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_11_BCM56960_A0fmt */ 
        /* format            DESCRIPTOR_RX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_11_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_11_BCM56965_A0fmt */ 
        /* format            DESCRIPTOR_RX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_11_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_11_BCM56970_A0fmt */ 
        /* format            DESCRIPTOR_RX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_11_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_12_BCM53400_A0fmt */ 
        /* format            DESCRIPTOR_RX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_12_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_12_BCM53540_A0fmt */ 
        /* format            DESCRIPTOR_RX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_12_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_12_BCM53570_A0fmt */ 
        /* format            DESCRIPTOR_RX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_12_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_12_BCM53570_B0fmt */ 
        /* format            DESCRIPTOR_RX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_12_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_12_BCM56150_A0fmt */ 
        /* format            DESCRIPTOR_RX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_12_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_12_BCM56160_A0fmt */ 
        /* format            DESCRIPTOR_RX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_12_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_12_BCM56260_A0fmt */ 
        /* format            DESCRIPTOR_RX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_12_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_12_BCM56260_B0fmt */ 
        /* format            DESCRIPTOR_RX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_12_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_12_BCM56270_A0fmt */ 
        /* format            DESCRIPTOR_RX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_12_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_12_BCM56340_A0fmt */ 
        /* format            DESCRIPTOR_RX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_12_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_12_BCM56450_A0fmt */ 
        /* format            DESCRIPTOR_RX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_12_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_12_BCM56450_B0fmt */ 
        /* format            DESCRIPTOR_RX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_12_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_12_BCM56450_B1fmt */ 
        /* format            DESCRIPTOR_RX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_12_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_12_BCM56560_A0fmt */ 
        /* format            DESCRIPTOR_RX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_12_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_12_BCM56560_B0fmt */ 
        /* format            DESCRIPTOR_RX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_12_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_12_BCM56640_A0fmt */ 
        /* format            DESCRIPTOR_RX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_12_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_12_BCM56670_A0fmt */ 
        /* format            DESCRIPTOR_RX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_12_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_12_BCM56670_B0fmt */ 
        /* format            DESCRIPTOR_RX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_12_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_12_BCM56670_C0fmt */ 
        /* format            DESCRIPTOR_RX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_12_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_12_BCM56850_A0fmt */ 
        /* format            DESCRIPTOR_RX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_12_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_12_BCM56860_A0fmt */ 
        /* format            DESCRIPTOR_RX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_12_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_12_BCM56960_A0fmt */ 
        /* format            DESCRIPTOR_RX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_12_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_12_BCM56965_A0fmt */ 
        /* format            DESCRIPTOR_RX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_12_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_12_BCM56970_A0fmt */ 
        /* format            DESCRIPTOR_RX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_12_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_13_BCM53400_A0fmt */ 
        /* format            DESCRIPTOR_RX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_13_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_13_BCM53540_A0fmt */ 
        /* format            DESCRIPTOR_RX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_13_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_13_BCM53570_A0fmt */ 
        /* format            DESCRIPTOR_RX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_13_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_13_BCM53570_B0fmt */ 
        /* format            DESCRIPTOR_RX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_13_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_13_BCM56150_A0fmt */ 
        /* format            DESCRIPTOR_RX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_13_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_13_BCM56160_A0fmt */ 
        /* format            DESCRIPTOR_RX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_13_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_13_BCM56260_A0fmt */ 
        /* format            DESCRIPTOR_RX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_13_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_13_BCM56260_B0fmt */ 
        /* format            DESCRIPTOR_RX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_13_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_13_BCM56270_A0fmt */ 
        /* format            DESCRIPTOR_RX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_13_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_13_BCM56340_A0fmt */ 
        /* format            DESCRIPTOR_RX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_13_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_13_BCM56450_A0fmt */ 
        /* format            DESCRIPTOR_RX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_13_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_13_BCM56450_B0fmt */ 
        /* format            DESCRIPTOR_RX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_13_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_13_BCM56450_B1fmt */ 
        /* format            DESCRIPTOR_RX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_13_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_13_BCM56560_A0fmt */ 
        /* format            DESCRIPTOR_RX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_13_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_13_BCM56560_B0fmt */ 
        /* format            DESCRIPTOR_RX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_13_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_13_BCM56640_A0fmt */ 
        /* format            DESCRIPTOR_RX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_13_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_13_BCM56670_A0fmt */ 
        /* format            DESCRIPTOR_RX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_13_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_13_BCM56670_B0fmt */ 
        /* format            DESCRIPTOR_RX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_13_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_13_BCM56670_C0fmt */ 
        /* format            DESCRIPTOR_RX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_13_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_13_BCM56850_A0fmt */ 
        /* format            DESCRIPTOR_RX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_13_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_13_BCM56860_A0fmt */ 
        /* format            DESCRIPTOR_RX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_13_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_13_BCM56960_A0fmt */ 
        /* format            DESCRIPTOR_RX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_13_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_13_BCM56965_A0fmt */ 
        /* format            DESCRIPTOR_RX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_13_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_13_BCM56970_A0fmt */ 
        /* format            DESCRIPTOR_RX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_13_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_14_BCM53400_A0fmt */ 
        /* format            DESCRIPTOR_RX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_14_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_14_BCM53540_A0fmt */ 
        /* format            DESCRIPTOR_RX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_14_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_14_BCM53570_A0fmt */ 
        /* format            DESCRIPTOR_RX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_14_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_14_BCM53570_B0fmt */ 
        /* format            DESCRIPTOR_RX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_14_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_14_BCM56150_A0fmt */ 
        /* format            DESCRIPTOR_RX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_14_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_14_BCM56160_A0fmt */ 
        /* format            DESCRIPTOR_RX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_14_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_14_BCM56260_A0fmt */ 
        /* format            DESCRIPTOR_RX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_14_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_14_BCM56260_B0fmt */ 
        /* format            DESCRIPTOR_RX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_14_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_14_BCM56270_A0fmt */ 
        /* format            DESCRIPTOR_RX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_14_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_14_BCM56340_A0fmt */ 
        /* format            DESCRIPTOR_RX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_14_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_14_BCM56450_A0fmt */ 
        /* format            DESCRIPTOR_RX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_14_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_14_BCM56450_B0fmt */ 
        /* format            DESCRIPTOR_RX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_14_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_14_BCM56450_B1fmt */ 
        /* format            DESCRIPTOR_RX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_14_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_14_BCM56560_A0fmt */ 
        /* format            DESCRIPTOR_RX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_14_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_14_BCM56560_B0fmt */ 
        /* format            DESCRIPTOR_RX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_14_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_14_BCM56640_A0fmt */ 
        /* format            DESCRIPTOR_RX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_14_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_14_BCM56670_A0fmt */ 
        /* format            DESCRIPTOR_RX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_14_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_14_BCM56670_B0fmt */ 
        /* format            DESCRIPTOR_RX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_14_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_14_BCM56670_C0fmt */ 
        /* format            DESCRIPTOR_RX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_14_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_14_BCM56850_A0fmt */ 
        /* format            DESCRIPTOR_RX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_14_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_14_BCM56860_A0fmt */ 
        /* format            DESCRIPTOR_RX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_14_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_14_BCM56960_A0fmt */ 
        /* format            DESCRIPTOR_RX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_14_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_14_BCM56965_A0fmt */ 
        /* format            DESCRIPTOR_RX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_14_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_14_BCM56970_A0fmt */ 
        /* format            DESCRIPTOR_RX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_14_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_15_BCM53400_A0fmt */ 
        /* format            DESCRIPTOR_RX_15fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DESCRIPTOR_RX_15_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_15_BCM53540_A0fmt */ 
        /* format            DESCRIPTOR_RX_15fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DESCRIPTOR_RX_15_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_15_BCM53570_A0fmt */ 
        /* format            DESCRIPTOR_RX_15fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DESCRIPTOR_RX_15_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_15_BCM53570_B0fmt */ 
        /* format            DESCRIPTOR_RX_15fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DESCRIPTOR_RX_15_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_15_BCM56150_A0fmt */ 
        /* format            DESCRIPTOR_RX_15fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DESCRIPTOR_RX_15_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_15_BCM56160_A0fmt */ 
        /* format            DESCRIPTOR_RX_15fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DESCRIPTOR_RX_15_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_15_BCM56260_A0fmt */ 
        /* format            DESCRIPTOR_RX_15fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DESCRIPTOR_RX_15_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_15_BCM56260_B0fmt */ 
        /* format            DESCRIPTOR_RX_15fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DESCRIPTOR_RX_15_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_15_BCM56270_A0fmt */ 
        /* format            DESCRIPTOR_RX_15fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DESCRIPTOR_RX_15_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_15_BCM56340_A0fmt */ 
        /* format            DESCRIPTOR_RX_15fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DESCRIPTOR_RX_15_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_15_BCM56440_A0fmt */ 
        /* format            DESCRIPTOR_RX_15fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DESCRIPTOR_RX_15_BCM56440_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_15_BCM56440_B0fmt */ 
        /* format            DESCRIPTOR_RX_15fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DESCRIPTOR_RX_15_BCM56440_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_15_BCM56450_A0fmt */ 
        /* format            DESCRIPTOR_RX_15fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DESCRIPTOR_RX_15_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_15_BCM56450_B0fmt */ 
        /* format            DESCRIPTOR_RX_15fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DESCRIPTOR_RX_15_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_15_BCM56450_B1fmt */ 
        /* format            DESCRIPTOR_RX_15fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DESCRIPTOR_RX_15_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_15_BCM56560_A0fmt */ 
        /* format            DESCRIPTOR_RX_15fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DESCRIPTOR_RX_15_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_15_BCM56560_B0fmt */ 
        /* format            DESCRIPTOR_RX_15fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DESCRIPTOR_RX_15_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_15_BCM56640_A0fmt */ 
        /* format            DESCRIPTOR_RX_15fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DESCRIPTOR_RX_15_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_15_BCM56670_A0fmt */ 
        /* format            DESCRIPTOR_RX_15fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DESCRIPTOR_RX_15_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_15_BCM56670_B0fmt */ 
        /* format            DESCRIPTOR_RX_15fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DESCRIPTOR_RX_15_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_15_BCM56670_C0fmt */ 
        /* format            DESCRIPTOR_RX_15fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DESCRIPTOR_RX_15_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_15_BCM56850_A0fmt */ 
        /* format            DESCRIPTOR_RX_15fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DESCRIPTOR_RX_15_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_15_BCM56860_A0fmt */ 
        /* format            DESCRIPTOR_RX_15fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DESCRIPTOR_RX_15_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_15_BCM56960_A0fmt */ 
        /* format            DESCRIPTOR_RX_15fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DESCRIPTOR_RX_15_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_15_BCM56965_A0fmt */ 
        /* format            DESCRIPTOR_RX_15fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DESCRIPTOR_RX_15_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_RX_15_BCM56970_A0fmt */ 
        /* format            DESCRIPTOR_RX_15fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_DESCRIPTOR_RX_15_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_01fmt */ 
        /* format            DESCRIPTOR_TX_01fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_DESCRIPTOR_TX_01fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_06fmt */ 
        /* format            DESCRIPTOR_TX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_06fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_07fmt */ 
        /* format            DESCRIPTOR_TX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_07fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_08fmt */ 
        /* format            DESCRIPTOR_TX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_08fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_09fmt */ 
        /* format            DESCRIPTOR_TX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_09fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_10fmt */ 
        /* format            DESCRIPTOR_TX_10fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_DESCRIPTOR_TX_10fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_11fmt */ 
        /* format            DESCRIPTOR_TX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_11fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_12fmt */ 
        /* format            DESCRIPTOR_TX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_12fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_13fmt */ 
        /* format            DESCRIPTOR_TX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_13fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_14fmt */ 
        /* format            DESCRIPTOR_TX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_14fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_15fmt */ 
        /* format            DESCRIPTOR_TX_15fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_DESCRIPTOR_TX_15fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM53314_A0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM53324_A0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM53400_A0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM53540_A0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM53570_A0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM53570_B0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56070_A0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56142_A0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56150_A0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56160_A0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56224_A0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56224_B0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56260_A0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56260_B0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56270_A0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56275_A0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56314_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56314_A0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56334_A0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56334_B0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56340_A0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56370_A0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56440_A0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56440_B0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56450_A0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56450_B0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56450_B1fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56470_A0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56504_B0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56514_A0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56524_A0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56524_B0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56560_A0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56560_B0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56624_A0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56624_B0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56634_A0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56634_B0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56640_A0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56670_A0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56670_B0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56670_C0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56680_A0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56680_B0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56685_A0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56685_B0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56725_A0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56770_A0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56800_A0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56820_A0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56840_A0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56840_B0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56850_A0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56860_A0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56870_A0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56960_A0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56965_A0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56970_A0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56980_A0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM56980_B0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_00_BCM88732_A0fmt */ 
        /* format            DESCRIPTOR_TX_00fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_00fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_01_BCM53400_A0fmt */ 
        /* format            DESCRIPTOR_TX_01fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_DESCRIPTOR_TX_01_BCM53400_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_01_BCM53540_A0fmt */ 
        /* format            DESCRIPTOR_TX_01fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_DESCRIPTOR_TX_01_BCM53400_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_01_BCM53570_A0fmt */ 
        /* format            DESCRIPTOR_TX_01fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_DESCRIPTOR_TX_01_BCM53400_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_01_BCM53570_B0fmt */ 
        /* format            DESCRIPTOR_TX_01fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_DESCRIPTOR_TX_01_BCM53400_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_01_BCM56070_A0fmt */ 
        /* format            DESCRIPTOR_TX_01fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_01_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_01_BCM56150_A0fmt */ 
        /* format            DESCRIPTOR_TX_01fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_DESCRIPTOR_TX_01_BCM56640_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_01_BCM56160_A0fmt */ 
        /* format            DESCRIPTOR_TX_01fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_DESCRIPTOR_TX_01_BCM53400_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_01_BCM56260_A0fmt */ 
        /* format            DESCRIPTOR_TX_01fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_DESCRIPTOR_TX_01_BCM53400_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_01_BCM56260_B0fmt */ 
        /* format            DESCRIPTOR_TX_01fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_DESCRIPTOR_TX_01_BCM53400_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_01_BCM56270_A0fmt */ 
        /* format            DESCRIPTOR_TX_01fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_DESCRIPTOR_TX_01_BCM53400_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_01_BCM56275_A0fmt */ 
        /* format            DESCRIPTOR_TX_01fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_01_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_01_BCM56340_A0fmt */ 
        /* format            DESCRIPTOR_TX_01fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_DESCRIPTOR_TX_01_BCM56640_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_01_BCM56370_A0fmt */ 
        /* format            DESCRIPTOR_TX_01fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_01_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_01_BCM56450_A0fmt */ 
        /* format            DESCRIPTOR_TX_01fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_DESCRIPTOR_TX_01_BCM56640_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_01_BCM56450_B0fmt */ 
        /* format            DESCRIPTOR_TX_01fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_DESCRIPTOR_TX_01_BCM56640_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_01_BCM56450_B1fmt */ 
        /* format            DESCRIPTOR_TX_01fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_DESCRIPTOR_TX_01_BCM56640_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_01_BCM56470_A0fmt */ 
        /* format            DESCRIPTOR_TX_01fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_01_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_01_BCM56560_A0fmt */ 
        /* format            DESCRIPTOR_TX_01fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_DESCRIPTOR_TX_01_BCM53400_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_01_BCM56560_B0fmt */ 
        /* format            DESCRIPTOR_TX_01fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_DESCRIPTOR_TX_01_BCM53400_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_01_BCM56640_A0fmt */ 
        /* format            DESCRIPTOR_TX_01fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_DESCRIPTOR_TX_01_BCM56640_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_01_BCM56670_A0fmt */ 
        /* format            DESCRIPTOR_TX_01fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_DESCRIPTOR_TX_01_BCM53400_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_01_BCM56670_B0fmt */ 
        /* format            DESCRIPTOR_TX_01fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_DESCRIPTOR_TX_01_BCM53400_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_01_BCM56670_C0fmt */ 
        /* format            DESCRIPTOR_TX_01fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_DESCRIPTOR_TX_01_BCM53400_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_01_BCM56770_A0fmt */ 
        /* format            DESCRIPTOR_TX_01fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_01_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_01_BCM56800_A0fmt */ 
        /* format            DESCRIPTOR_TX_01fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_DESCRIPTOR_TX_01_BCM56800_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_01_BCM56850_A0fmt */ 
        /* format            DESCRIPTOR_TX_01fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_DESCRIPTOR_TX_01_BCM56640_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_01_BCM56860_A0fmt */ 
        /* format            DESCRIPTOR_TX_01fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_DESCRIPTOR_TX_01_BCM56640_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_01_BCM56870_A0fmt */ 
        /* format            DESCRIPTOR_TX_01fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_01_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_01_BCM56960_A0fmt */ 
        /* format            DESCRIPTOR_TX_01fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_DESCRIPTOR_TX_01_BCM53400_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_01_BCM56965_A0fmt */ 
        /* format            DESCRIPTOR_TX_01fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_DESCRIPTOR_TX_01_BCM53400_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_01_BCM56970_A0fmt */ 
        /* format            DESCRIPTOR_TX_01fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_DESCRIPTOR_TX_01_BCM53400_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_01_BCM56980_A0fmt */ 
        /* format            DESCRIPTOR_TX_01fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_01_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_01_BCM56980_B0fmt */ 
        /* format            DESCRIPTOR_TX_01fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_01_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM53314_A0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM53324_A0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM53400_A0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM53540_A0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM53570_A0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM53570_B0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56070_A0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_DESCRIPTOR_TX_02_BCM56870_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56142_A0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56150_A0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56160_A0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56224_A0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56224_B0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56260_A0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56260_B0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56270_A0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56275_A0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_DESCRIPTOR_TX_02_BCM56870_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56314_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56314_A0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56334_A0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56334_B0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56340_A0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56370_A0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_DESCRIPTOR_TX_02_BCM56870_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56440_A0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56440_B0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56450_A0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56450_B0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56450_B1fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56470_A0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_DESCRIPTOR_TX_02_BCM56870_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56504_B0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56514_A0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_02fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56524_A0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56524_B0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56560_A0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56560_B0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56624_A0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56624_B0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56634_A0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56634_B0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56640_A0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56670_A0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56670_B0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56670_C0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56680_A0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56680_B0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56685_A0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56685_B0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56725_A0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56770_A0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_DESCRIPTOR_TX_02_BCM56870_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56800_A0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56820_A0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56840_A0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56840_B0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56850_A0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56860_A0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56870_A0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_DESCRIPTOR_TX_02_BCM56870_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56960_A0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56965_A0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56970_A0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56980_A0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_DESCRIPTOR_TX_02_BCM56870_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM56980_B0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_DESCRIPTOR_TX_02_BCM56870_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_02_BCM88732_A0fmt */ 
        /* format            DESCRIPTOR_TX_02fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_02fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM53314_A0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM53324_A0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM53400_A0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM53540_A0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM53570_A0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM53570_B0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56070_A0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_DESCRIPTOR_TX_03_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56142_A0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56150_A0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56160_A0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56224_A0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56224_B0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56260_A0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56260_B0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56270_A0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56275_A0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_DESCRIPTOR_TX_03_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56314_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56314_A0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56334_A0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56334_B0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56340_A0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56370_A0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_DESCRIPTOR_TX_03_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56440_A0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56440_B0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56450_A0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56450_B0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56450_B1fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56470_A0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_DESCRIPTOR_TX_03_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56504_B0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56514_A0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_03fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56524_A0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56524_B0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56560_A0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56560_B0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56624_A0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56624_B0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56634_A0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56634_B0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56640_A0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56670_A0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56670_B0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56670_C0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56680_A0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56680_B0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56685_A0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56685_B0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56725_A0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56770_A0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_DESCRIPTOR_TX_03_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56800_A0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56820_A0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56840_A0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56840_B0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56850_A0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56860_A0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56870_A0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_DESCRIPTOR_TX_03_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56960_A0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56965_A0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56970_A0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56980_A0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_DESCRIPTOR_TX_03_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM56980_B0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_DESCRIPTOR_TX_03_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_03_BCM88732_A0fmt */ 
        /* format            DESCRIPTOR_TX_03fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_03fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM53314_A0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM53324_A0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM53400_A0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM53540_A0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM53570_A0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM53570_B0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM56142_A0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM56150_A0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM56160_A0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM56224_A0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM56224_B0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM56260_A0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM56260_B0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM56270_A0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56314_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM56314_A0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM56334_A0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM56334_B0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM56340_A0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM56440_A0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM56440_B0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM56450_A0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM56450_B0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM56450_B1fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM56504_B0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM56514_A0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_RX_04fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM56524_A0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM56524_B0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM56560_A0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM56560_B0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM56624_A0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM56624_B0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM56634_A0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM56634_B0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM56640_A0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM56670_A0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM56670_B0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM56670_C0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM56680_A0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM56680_B0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM56685_A0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM56685_B0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM56725_A0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM56800_A0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM56820_A0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM56840_A0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM56840_B0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM56850_A0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM56860_A0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM56960_A0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM56965_A0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM56970_A0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_04_BCM88732_A0fmt */ 
        /* format            DESCRIPTOR_TX_04fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_04fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM53314_A0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM56800_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM53324_A0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM56800_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM53400_A0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM53540_A0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM53570_A0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM53570_B0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM56142_A0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM56800_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM56150_A0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM56160_A0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM56224_A0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM56800_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM56224_B0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM56800_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM56260_A0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM56260_B0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM56270_A0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM56334_A0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM56800_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM56334_B0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM56800_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM56340_A0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM56440_A0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM56800_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM56440_B0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM56800_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM56450_A0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM56450_B0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM56450_B1fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM56524_A0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM56800_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM56524_B0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM56800_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM56560_A0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM56560_B0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM56624_A0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM56800_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM56624_B0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM56800_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM56634_A0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM56800_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM56634_B0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM56800_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM56640_A0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM56670_A0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM56670_B0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM56670_C0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM56680_A0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM56800_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM56680_B0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM56800_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM56685_A0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM56800_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM56685_B0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM56800_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM56725_A0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM56800_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM56800_A0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM56800_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM56820_A0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM56800_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM56840_A0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM56800_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM56840_B0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM56800_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM56850_A0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM56860_A0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM56960_A0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM56965_A0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM56970_A0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_05_BCM88732_A0fmt */ 
        /* format            DESCRIPTOR_TX_05fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_05_BCM56800_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_06_BCM53400_A0fmt */ 
        /* format            DESCRIPTOR_TX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_06_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_06_BCM53540_A0fmt */ 
        /* format            DESCRIPTOR_TX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_06_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_06_BCM53570_A0fmt */ 
        /* format            DESCRIPTOR_TX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_06_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_06_BCM53570_B0fmt */ 
        /* format            DESCRIPTOR_TX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_06_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_06_BCM56150_A0fmt */ 
        /* format            DESCRIPTOR_TX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_06_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_06_BCM56160_A0fmt */ 
        /* format            DESCRIPTOR_TX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_06_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_06_BCM56260_A0fmt */ 
        /* format            DESCRIPTOR_TX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_06_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_06_BCM56260_B0fmt */ 
        /* format            DESCRIPTOR_TX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_06_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_06_BCM56270_A0fmt */ 
        /* format            DESCRIPTOR_TX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_06_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_06_BCM56340_A0fmt */ 
        /* format            DESCRIPTOR_TX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_06_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_06_BCM56450_A0fmt */ 
        /* format            DESCRIPTOR_TX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_06_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_06_BCM56450_B0fmt */ 
        /* format            DESCRIPTOR_TX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_06_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_06_BCM56450_B1fmt */ 
        /* format            DESCRIPTOR_TX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_06_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_06_BCM56560_A0fmt */ 
        /* format            DESCRIPTOR_TX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_06_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_06_BCM56560_B0fmt */ 
        /* format            DESCRIPTOR_TX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_06_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_06_BCM56640_A0fmt */ 
        /* format            DESCRIPTOR_TX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_06_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_06_BCM56670_A0fmt */ 
        /* format            DESCRIPTOR_TX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_06_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_06_BCM56670_B0fmt */ 
        /* format            DESCRIPTOR_TX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_06_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_06_BCM56670_C0fmt */ 
        /* format            DESCRIPTOR_TX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_06_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_06_BCM56685_A0fmt */ 
        /* format            DESCRIPTOR_TX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_06fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_06_BCM56800_A0fmt */ 
        /* format            DESCRIPTOR_TX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_06fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_06_BCM56850_A0fmt */ 
        /* format            DESCRIPTOR_TX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_06_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_06_BCM56860_A0fmt */ 
        /* format            DESCRIPTOR_TX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_06_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_06_BCM56960_A0fmt */ 
        /* format            DESCRIPTOR_TX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_06_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_06_BCM56965_A0fmt */ 
        /* format            DESCRIPTOR_TX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_06_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_06_BCM56970_A0fmt */ 
        /* format            DESCRIPTOR_TX_06fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_06_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_07_BCM53400_A0fmt */ 
        /* format            DESCRIPTOR_TX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_07_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_07_BCM53540_A0fmt */ 
        /* format            DESCRIPTOR_TX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_07_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_07_BCM53570_A0fmt */ 
        /* format            DESCRIPTOR_TX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_07_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_07_BCM53570_B0fmt */ 
        /* format            DESCRIPTOR_TX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_07_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_07_BCM56150_A0fmt */ 
        /* format            DESCRIPTOR_TX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_07_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_07_BCM56160_A0fmt */ 
        /* format            DESCRIPTOR_TX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_07_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_07_BCM56260_A0fmt */ 
        /* format            DESCRIPTOR_TX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_07_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_07_BCM56260_B0fmt */ 
        /* format            DESCRIPTOR_TX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_07_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_07_BCM56270_A0fmt */ 
        /* format            DESCRIPTOR_TX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_07_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_07_BCM56340_A0fmt */ 
        /* format            DESCRIPTOR_TX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_07_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_07_BCM56450_A0fmt */ 
        /* format            DESCRIPTOR_TX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_07_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_07_BCM56450_B0fmt */ 
        /* format            DESCRIPTOR_TX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_07_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_07_BCM56450_B1fmt */ 
        /* format            DESCRIPTOR_TX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_07_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_07_BCM56560_A0fmt */ 
        /* format            DESCRIPTOR_TX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_07_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_07_BCM56560_B0fmt */ 
        /* format            DESCRIPTOR_TX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_07_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_07_BCM56640_A0fmt */ 
        /* format            DESCRIPTOR_TX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_07_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_07_BCM56670_A0fmt */ 
        /* format            DESCRIPTOR_TX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_07_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_07_BCM56670_B0fmt */ 
        /* format            DESCRIPTOR_TX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_07_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_07_BCM56670_C0fmt */ 
        /* format            DESCRIPTOR_TX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_07_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_07_BCM56685_A0fmt */ 
        /* format            DESCRIPTOR_TX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_07fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_07_BCM56800_A0fmt */ 
        /* format            DESCRIPTOR_TX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_07fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_07_BCM56850_A0fmt */ 
        /* format            DESCRIPTOR_TX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_07_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_07_BCM56860_A0fmt */ 
        /* format            DESCRIPTOR_TX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_07_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_07_BCM56960_A0fmt */ 
        /* format            DESCRIPTOR_TX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_07_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_07_BCM56965_A0fmt */ 
        /* format            DESCRIPTOR_TX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_07_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_07_BCM56970_A0fmt */ 
        /* format            DESCRIPTOR_TX_07fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_07_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_08_BCM53400_A0fmt */ 
        /* format            DESCRIPTOR_TX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_08_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_08_BCM53540_A0fmt */ 
        /* format            DESCRIPTOR_TX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_08_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_08_BCM53570_A0fmt */ 
        /* format            DESCRIPTOR_TX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_08_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_08_BCM53570_B0fmt */ 
        /* format            DESCRIPTOR_TX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_08_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_08_BCM56150_A0fmt */ 
        /* format            DESCRIPTOR_TX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_08_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_08_BCM56160_A0fmt */ 
        /* format            DESCRIPTOR_TX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_08_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_08_BCM56260_A0fmt */ 
        /* format            DESCRIPTOR_TX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_08_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_08_BCM56260_B0fmt */ 
        /* format            DESCRIPTOR_TX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_08_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_08_BCM56270_A0fmt */ 
        /* format            DESCRIPTOR_TX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_08_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_08_BCM56340_A0fmt */ 
        /* format            DESCRIPTOR_TX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_08_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_08_BCM56450_A0fmt */ 
        /* format            DESCRIPTOR_TX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_08_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_08_BCM56450_B0fmt */ 
        /* format            DESCRIPTOR_TX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_08_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_08_BCM56450_B1fmt */ 
        /* format            DESCRIPTOR_TX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_08_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_08_BCM56560_A0fmt */ 
        /* format            DESCRIPTOR_TX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_08_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_08_BCM56560_B0fmt */ 
        /* format            DESCRIPTOR_TX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_08_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_08_BCM56640_A0fmt */ 
        /* format            DESCRIPTOR_TX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_08_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_08_BCM56670_A0fmt */ 
        /* format            DESCRIPTOR_TX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_08_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_08_BCM56670_B0fmt */ 
        /* format            DESCRIPTOR_TX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_08_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_08_BCM56670_C0fmt */ 
        /* format            DESCRIPTOR_TX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_08_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_08_BCM56850_A0fmt */ 
        /* format            DESCRIPTOR_TX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_08_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_08_BCM56860_A0fmt */ 
        /* format            DESCRIPTOR_TX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_08_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_08_BCM56960_A0fmt */ 
        /* format            DESCRIPTOR_TX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_08_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_08_BCM56965_A0fmt */ 
        /* format            DESCRIPTOR_TX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_08_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_08_BCM56970_A0fmt */ 
        /* format            DESCRIPTOR_TX_08fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_08_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_09_BCM53400_A0fmt */ 
        /* format            DESCRIPTOR_TX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_09_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_09_BCM53540_A0fmt */ 
        /* format            DESCRIPTOR_TX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_09_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_09_BCM53570_A0fmt */ 
        /* format            DESCRIPTOR_TX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_09_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_09_BCM53570_B0fmt */ 
        /* format            DESCRIPTOR_TX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_09_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_09_BCM56150_A0fmt */ 
        /* format            DESCRIPTOR_TX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_09_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_09_BCM56160_A0fmt */ 
        /* format            DESCRIPTOR_TX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_09_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_09_BCM56260_A0fmt */ 
        /* format            DESCRIPTOR_TX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_09_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_09_BCM56260_B0fmt */ 
        /* format            DESCRIPTOR_TX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_09_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_09_BCM56270_A0fmt */ 
        /* format            DESCRIPTOR_TX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_09_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_09_BCM56340_A0fmt */ 
        /* format            DESCRIPTOR_TX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_09_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_09_BCM56450_A0fmt */ 
        /* format            DESCRIPTOR_TX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_09_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_09_BCM56450_B0fmt */ 
        /* format            DESCRIPTOR_TX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_09_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_09_BCM56450_B1fmt */ 
        /* format            DESCRIPTOR_TX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_09_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_09_BCM56560_A0fmt */ 
        /* format            DESCRIPTOR_TX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_09_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_09_BCM56560_B0fmt */ 
        /* format            DESCRIPTOR_TX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_09_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_09_BCM56640_A0fmt */ 
        /* format            DESCRIPTOR_TX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_09_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_09_BCM56670_A0fmt */ 
        /* format            DESCRIPTOR_TX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_09_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_09_BCM56670_B0fmt */ 
        /* format            DESCRIPTOR_TX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_09_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_09_BCM56670_C0fmt */ 
        /* format            DESCRIPTOR_TX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_09_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_09_BCM56850_A0fmt */ 
        /* format            DESCRIPTOR_TX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_09_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_09_BCM56860_A0fmt */ 
        /* format            DESCRIPTOR_TX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_09_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_09_BCM56960_A0fmt */ 
        /* format            DESCRIPTOR_TX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_09_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_09_BCM56965_A0fmt */ 
        /* format            DESCRIPTOR_TX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_09_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_09_BCM56970_A0fmt */ 
        /* format            DESCRIPTOR_TX_09fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_09_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_10_BCM53400_A0fmt */ 
        /* format            DESCRIPTOR_TX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_10_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_10_BCM53540_A0fmt */ 
        /* format            DESCRIPTOR_TX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_10_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_10_BCM53570_A0fmt */ 
        /* format            DESCRIPTOR_TX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_10_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_10_BCM53570_B0fmt */ 
        /* format            DESCRIPTOR_TX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_10_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_10_BCM56142_A0fmt */ 
        /* format            DESCRIPTOR_TX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_10_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_10_BCM56150_A0fmt */ 
        /* format            DESCRIPTOR_TX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_10_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_10_BCM56160_A0fmt */ 
        /* format            DESCRIPTOR_TX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_10_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_10_BCM56260_A0fmt */ 
        /* format            DESCRIPTOR_TX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_10_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_10_BCM56260_B0fmt */ 
        /* format            DESCRIPTOR_TX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_10_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_10_BCM56270_A0fmt */ 
        /* format            DESCRIPTOR_TX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_10_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_10_BCM56334_A0fmt */ 
        /* format            DESCRIPTOR_TX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_10_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_10_BCM56334_B0fmt */ 
        /* format            DESCRIPTOR_TX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_10_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_10_BCM56340_A0fmt */ 
        /* format            DESCRIPTOR_TX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_10_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_10_BCM56440_A0fmt */ 
        /* format            DESCRIPTOR_TX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_10_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_10_BCM56440_B0fmt */ 
        /* format            DESCRIPTOR_TX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_10_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_10_BCM56450_A0fmt */ 
        /* format            DESCRIPTOR_TX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_10_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_10_BCM56450_B0fmt */ 
        /* format            DESCRIPTOR_TX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_10_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_10_BCM56450_B1fmt */ 
        /* format            DESCRIPTOR_TX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_10_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_10_BCM56524_A0fmt */ 
        /* format            DESCRIPTOR_TX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_10_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_10_BCM56524_B0fmt */ 
        /* format            DESCRIPTOR_TX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_10_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_10_BCM56560_A0fmt */ 
        /* format            DESCRIPTOR_TX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_10_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_10_BCM56560_B0fmt */ 
        /* format            DESCRIPTOR_TX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_10_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_10_BCM56624_A0fmt */ 
        /* format            DESCRIPTOR_TX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_10_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_10_BCM56624_B0fmt */ 
        /* format            DESCRIPTOR_TX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_10_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_10_BCM56634_A0fmt */ 
        /* format            DESCRIPTOR_TX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_10_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_10_BCM56634_B0fmt */ 
        /* format            DESCRIPTOR_TX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_10_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_10_BCM56640_A0fmt */ 
        /* format            DESCRIPTOR_TX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_10_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_10_BCM56670_A0fmt */ 
        /* format            DESCRIPTOR_TX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_10_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_10_BCM56670_B0fmt */ 
        /* format            DESCRIPTOR_TX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_10_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_10_BCM56670_C0fmt */ 
        /* format            DESCRIPTOR_TX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_10_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_10_BCM56680_A0fmt */ 
        /* format            DESCRIPTOR_TX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_10_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_10_BCM56680_B0fmt */ 
        /* format            DESCRIPTOR_TX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_10_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_10_BCM56685_A0fmt */ 
        /* format            DESCRIPTOR_TX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_10_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_10_BCM56685_B0fmt */ 
        /* format            DESCRIPTOR_TX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_10_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_10_BCM56725_A0fmt */ 
        /* format            DESCRIPTOR_TX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_10_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_10_BCM56820_A0fmt */ 
        /* format            DESCRIPTOR_TX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_10_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_10_BCM56840_A0fmt */ 
        /* format            DESCRIPTOR_TX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_10_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_10_BCM56840_B0fmt */ 
        /* format            DESCRIPTOR_TX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_10_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_10_BCM56850_A0fmt */ 
        /* format            DESCRIPTOR_TX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_10_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_10_BCM56860_A0fmt */ 
        /* format            DESCRIPTOR_TX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_10_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_10_BCM56960_A0fmt */ 
        /* format            DESCRIPTOR_TX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_10_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_10_BCM56965_A0fmt */ 
        /* format            DESCRIPTOR_TX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_10_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_10_BCM56970_A0fmt */ 
        /* format            DESCRIPTOR_TX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_10_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_10_BCM88732_A0fmt */ 
        /* format            DESCRIPTOR_TX_10fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_10_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_11_BCM53400_A0fmt */ 
        /* format            DESCRIPTOR_TX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_11_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_11_BCM53540_A0fmt */ 
        /* format            DESCRIPTOR_TX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_11_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_11_BCM53570_A0fmt */ 
        /* format            DESCRIPTOR_TX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_11_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_11_BCM53570_B0fmt */ 
        /* format            DESCRIPTOR_TX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_11_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_11_BCM56150_A0fmt */ 
        /* format            DESCRIPTOR_TX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_11_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_11_BCM56160_A0fmt */ 
        /* format            DESCRIPTOR_TX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_11_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_11_BCM56260_A0fmt */ 
        /* format            DESCRIPTOR_TX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_11_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_11_BCM56260_B0fmt */ 
        /* format            DESCRIPTOR_TX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_11_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_11_BCM56270_A0fmt */ 
        /* format            DESCRIPTOR_TX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_11_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_11_BCM56340_A0fmt */ 
        /* format            DESCRIPTOR_TX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_11_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_11_BCM56450_A0fmt */ 
        /* format            DESCRIPTOR_TX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_11_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_11_BCM56450_B0fmt */ 
        /* format            DESCRIPTOR_TX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_11_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_11_BCM56450_B1fmt */ 
        /* format            DESCRIPTOR_TX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_11_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_11_BCM56560_A0fmt */ 
        /* format            DESCRIPTOR_TX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_11_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_11_BCM56560_B0fmt */ 
        /* format            DESCRIPTOR_TX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_11_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_11_BCM56640_A0fmt */ 
        /* format            DESCRIPTOR_TX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_11_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_11_BCM56670_A0fmt */ 
        /* format            DESCRIPTOR_TX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_11_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_11_BCM56670_B0fmt */ 
        /* format            DESCRIPTOR_TX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_11_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_11_BCM56670_C0fmt */ 
        /* format            DESCRIPTOR_TX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_11_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_11_BCM56850_A0fmt */ 
        /* format            DESCRIPTOR_TX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_11_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_11_BCM56860_A0fmt */ 
        /* format            DESCRIPTOR_TX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_11_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_11_BCM56960_A0fmt */ 
        /* format            DESCRIPTOR_TX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_11_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_11_BCM56965_A0fmt */ 
        /* format            DESCRIPTOR_TX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_11_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_11_BCM56970_A0fmt */ 
        /* format            DESCRIPTOR_TX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_11_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_11_BCM88732_A0fmt */ 
        /* format            DESCRIPTOR_TX_11fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_11fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_12_BCM53400_A0fmt */ 
        /* format            DESCRIPTOR_TX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_12_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_12_BCM53540_A0fmt */ 
        /* format            DESCRIPTOR_TX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_12_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_12_BCM53570_A0fmt */ 
        /* format            DESCRIPTOR_TX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_12_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_12_BCM53570_B0fmt */ 
        /* format            DESCRIPTOR_TX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_12_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_12_BCM56150_A0fmt */ 
        /* format            DESCRIPTOR_TX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_12_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_12_BCM56160_A0fmt */ 
        /* format            DESCRIPTOR_TX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_12_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_12_BCM56260_A0fmt */ 
        /* format            DESCRIPTOR_TX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_12_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_12_BCM56260_B0fmt */ 
        /* format            DESCRIPTOR_TX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_12_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_12_BCM56270_A0fmt */ 
        /* format            DESCRIPTOR_TX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_12_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_12_BCM56340_A0fmt */ 
        /* format            DESCRIPTOR_TX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_12_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_12_BCM56450_A0fmt */ 
        /* format            DESCRIPTOR_TX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_12_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_12_BCM56450_B0fmt */ 
        /* format            DESCRIPTOR_TX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_12_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_12_BCM56450_B1fmt */ 
        /* format            DESCRIPTOR_TX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_12_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_12_BCM56560_A0fmt */ 
        /* format            DESCRIPTOR_TX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_12_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_12_BCM56560_B0fmt */ 
        /* format            DESCRIPTOR_TX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_12_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_12_BCM56640_A0fmt */ 
        /* format            DESCRIPTOR_TX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_12_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_12_BCM56670_A0fmt */ 
        /* format            DESCRIPTOR_TX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_12_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_12_BCM56670_B0fmt */ 
        /* format            DESCRIPTOR_TX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_12_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_12_BCM56670_C0fmt */ 
        /* format            DESCRIPTOR_TX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_12_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_12_BCM56850_A0fmt */ 
        /* format            DESCRIPTOR_TX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_12_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_12_BCM56860_A0fmt */ 
        /* format            DESCRIPTOR_TX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_12_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_12_BCM56960_A0fmt */ 
        /* format            DESCRIPTOR_TX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_12_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_12_BCM56965_A0fmt */ 
        /* format            DESCRIPTOR_TX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_12_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_12_BCM56970_A0fmt */ 
        /* format            DESCRIPTOR_TX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_12_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_12_BCM88732_A0fmt */ 
        /* format            DESCRIPTOR_TX_12fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_12fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_13_BCM53400_A0fmt */ 
        /* format            DESCRIPTOR_TX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_13_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_13_BCM53540_A0fmt */ 
        /* format            DESCRIPTOR_TX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_13_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_13_BCM53570_A0fmt */ 
        /* format            DESCRIPTOR_TX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_13_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_13_BCM53570_B0fmt */ 
        /* format            DESCRIPTOR_TX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_13_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_13_BCM56150_A0fmt */ 
        /* format            DESCRIPTOR_TX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_13_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_13_BCM56160_A0fmt */ 
        /* format            DESCRIPTOR_TX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_13_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_13_BCM56260_A0fmt */ 
        /* format            DESCRIPTOR_TX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_13_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_13_BCM56260_B0fmt */ 
        /* format            DESCRIPTOR_TX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_13_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_13_BCM56270_A0fmt */ 
        /* format            DESCRIPTOR_TX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_13_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_13_BCM56340_A0fmt */ 
        /* format            DESCRIPTOR_TX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_13_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_13_BCM56450_A0fmt */ 
        /* format            DESCRIPTOR_TX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_13_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_13_BCM56450_B0fmt */ 
        /* format            DESCRIPTOR_TX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_13_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_13_BCM56450_B1fmt */ 
        /* format            DESCRIPTOR_TX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_13_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_13_BCM56560_A0fmt */ 
        /* format            DESCRIPTOR_TX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_13_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_13_BCM56560_B0fmt */ 
        /* format            DESCRIPTOR_TX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_13_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_13_BCM56640_A0fmt */ 
        /* format            DESCRIPTOR_TX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_13_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_13_BCM56670_A0fmt */ 
        /* format            DESCRIPTOR_TX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_13_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_13_BCM56670_B0fmt */ 
        /* format            DESCRIPTOR_TX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_13_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_13_BCM56670_C0fmt */ 
        /* format            DESCRIPTOR_TX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_13_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_13_BCM56850_A0fmt */ 
        /* format            DESCRIPTOR_TX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_13_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_13_BCM56860_A0fmt */ 
        /* format            DESCRIPTOR_TX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_13_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_13_BCM56960_A0fmt */ 
        /* format            DESCRIPTOR_TX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_13_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_13_BCM56965_A0fmt */ 
        /* format            DESCRIPTOR_TX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_13_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_13_BCM56970_A0fmt */ 
        /* format            DESCRIPTOR_TX_13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_13_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_14_BCM53400_A0fmt */ 
        /* format            DESCRIPTOR_TX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_14_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_14_BCM53540_A0fmt */ 
        /* format            DESCRIPTOR_TX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_14_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_14_BCM53570_A0fmt */ 
        /* format            DESCRIPTOR_TX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_14_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_14_BCM53570_B0fmt */ 
        /* format            DESCRIPTOR_TX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_14_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_14_BCM56150_A0fmt */ 
        /* format            DESCRIPTOR_TX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_14_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_14_BCM56160_A0fmt */ 
        /* format            DESCRIPTOR_TX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_14_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_14_BCM56260_A0fmt */ 
        /* format            DESCRIPTOR_TX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_14_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_14_BCM56260_B0fmt */ 
        /* format            DESCRIPTOR_TX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_14_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_14_BCM56270_A0fmt */ 
        /* format            DESCRIPTOR_TX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_14_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_14_BCM56340_A0fmt */ 
        /* format            DESCRIPTOR_TX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_14_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_14_BCM56450_A0fmt */ 
        /* format            DESCRIPTOR_TX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_14_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_14_BCM56450_B0fmt */ 
        /* format            DESCRIPTOR_TX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_14_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_14_BCM56450_B1fmt */ 
        /* format            DESCRIPTOR_TX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_14_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_14_BCM56560_A0fmt */ 
        /* format            DESCRIPTOR_TX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_14_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_14_BCM56560_B0fmt */ 
        /* format            DESCRIPTOR_TX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_14_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_14_BCM56640_A0fmt */ 
        /* format            DESCRIPTOR_TX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_14_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_14_BCM56670_A0fmt */ 
        /* format            DESCRIPTOR_TX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_14_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_14_BCM56670_B0fmt */ 
        /* format            DESCRIPTOR_TX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_14_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_14_BCM56670_C0fmt */ 
        /* format            DESCRIPTOR_TX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_14_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_14_BCM56850_A0fmt */ 
        /* format            DESCRIPTOR_TX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_14_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_14_BCM56860_A0fmt */ 
        /* format            DESCRIPTOR_TX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_14_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_14_BCM56960_A0fmt */ 
        /* format            DESCRIPTOR_TX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_14_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_14_BCM56965_A0fmt */ 
        /* format            DESCRIPTOR_TX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_14_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_14_BCM56970_A0fmt */ 
        /* format            DESCRIPTOR_TX_14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_DESCRIPTOR_TX_14_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_15_BCM53400_A0fmt */ 
        /* format            DESCRIPTOR_TX_15fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_DESCRIPTOR_TX_15_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_15_BCM53540_A0fmt */ 
        /* format            DESCRIPTOR_TX_15fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_DESCRIPTOR_TX_15_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_15_BCM53570_A0fmt */ 
        /* format            DESCRIPTOR_TX_15fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_DESCRIPTOR_TX_15_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_15_BCM53570_B0fmt */ 
        /* format            DESCRIPTOR_TX_15fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_DESCRIPTOR_TX_15_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_15_BCM56150_A0fmt */ 
        /* format            DESCRIPTOR_TX_15fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_DESCRIPTOR_TX_15_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_15_BCM56160_A0fmt */ 
        /* format            DESCRIPTOR_TX_15fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_DESCRIPTOR_TX_15_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_15_BCM56260_A0fmt */ 
        /* format            DESCRIPTOR_TX_15fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_DESCRIPTOR_TX_15_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_15_BCM56260_B0fmt */ 
        /* format            DESCRIPTOR_TX_15fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_DESCRIPTOR_TX_15_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_15_BCM56270_A0fmt */ 
        /* format            DESCRIPTOR_TX_15fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_DESCRIPTOR_TX_15_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_15_BCM56340_A0fmt */ 
        /* format            DESCRIPTOR_TX_15fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_DESCRIPTOR_TX_15_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_15_BCM56450_A0fmt */ 
        /* format            DESCRIPTOR_TX_15fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_DESCRIPTOR_TX_15_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_15_BCM56450_B0fmt */ 
        /* format            DESCRIPTOR_TX_15fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_DESCRIPTOR_TX_15_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_15_BCM56450_B1fmt */ 
        /* format            DESCRIPTOR_TX_15fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_DESCRIPTOR_TX_15_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_15_BCM56560_A0fmt */ 
        /* format            DESCRIPTOR_TX_15fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_DESCRIPTOR_TX_15_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_15_BCM56560_B0fmt */ 
        /* format            DESCRIPTOR_TX_15fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_DESCRIPTOR_TX_15_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_15_BCM56640_A0fmt */ 
        /* format            DESCRIPTOR_TX_15fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_DESCRIPTOR_TX_15_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_15_BCM56670_A0fmt */ 
        /* format            DESCRIPTOR_TX_15fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_DESCRIPTOR_TX_15_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_15_BCM56670_B0fmt */ 
        /* format            DESCRIPTOR_TX_15fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_DESCRIPTOR_TX_15_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_15_BCM56670_C0fmt */ 
        /* format            DESCRIPTOR_TX_15fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_DESCRIPTOR_TX_15_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_15_BCM56850_A0fmt */ 
        /* format            DESCRIPTOR_TX_15fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_DESCRIPTOR_TX_15_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_15_BCM56860_A0fmt */ 
        /* format            DESCRIPTOR_TX_15fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_DESCRIPTOR_TX_15_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_15_BCM56960_A0fmt */ 
        /* format            DESCRIPTOR_TX_15fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_DESCRIPTOR_TX_15_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_15_BCM56965_A0fmt */ 
        /* format            DESCRIPTOR_TX_15fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_DESCRIPTOR_TX_15_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_DESCRIPTOR_TX_15_BCM56970_A0fmt */ 
        /* format            DESCRIPTOR_TX_15fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_DESCRIPTOR_TX_15_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_DESTINATION_FORMATfmt */ 
        /* format            DESTINATION_FORMATfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_DESTINATION_FORMATfmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_DESTINATION_FORMAT_BCM56275_A0fmt */ 
        /* format            DESTINATION_FORMATfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_DESTINATION_FORMAT_BCM56370_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_DESTINATION_FORMAT_BCM56370_A0fmt */ 
        /* format            DESTINATION_FORMATfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_DESTINATION_FORMAT_BCM56370_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_DESTINATION_FORMAT_BCM56470_A0fmt */ 
        /* format            DESTINATION_FORMATfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_DESTINATION_FORMAT_BCM56470_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_DESTINATION_MY_STATIONfmt */ 
        /* format            DESTINATION_MY_STATIONfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_DESTINATION_MY_STATIONfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_DESTINATION_MY_STATION_BCM56560_A0fmt */ 
        /* format            DESTINATION_MY_STATIONfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_DESTINATION_MY_STATION_BCM56560_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_DESTINATION_MY_STATION_BCM56560_B0fmt */ 
        /* format            DESTINATION_MY_STATIONfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_DESTINATION_MY_STATION_BCM56560_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_DESTINATION_MY_STATION_BCM56670_A0fmt */ 
        /* format            DESTINATION_MY_STATIONfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_DESTINATION_MY_STATION_BCM56560_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_DESTINATION_MY_STATION_BCM56670_B0fmt */ 
        /* format            DESTINATION_MY_STATIONfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_DESTINATION_MY_STATION_BCM56560_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_DESTINATION_MY_STATION_BCM56670_C0fmt */ 
        /* format            DESTINATION_MY_STATIONfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_DESTINATION_MY_STATION_BCM56560_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_DISCARD_PROC_DROP_VECTORfmt */ 
        /* format            DISCARD_PROC_DROP_VECTORfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_DISCARD_PROC_DROP_VECTORfmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_DISCARD_PROC_DROP_VECTOR_BCM56980_A0fmt */ 
        /* format            DISCARD_PROC_DROP_VECTORfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_DISCARD_PROC_DROP_VECTOR_BCM56980_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_DISCARD_PROC_DROP_VECTOR_BCM56980_B0fmt */ 
        /* format            DISCARD_PROC_DROP_VECTORfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_DISCARD_PROC_DROP_VECTOR_BCM56980_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_DLB_ECMP_FLOWSET_COV_DEFSfmt */ 
        /* format            DLB_ECMP_FLOWSET_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DLB_ECMP_FLOWSET_COV_DEFSfmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_DLB_ECMP_FLOWSET_COV_DEFS_BCM56560_A0fmt */ 
        /* format            DLB_ECMP_FLOWSET_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DLB_ECMP_FLOWSET_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_DLB_ECMP_FLOWSET_COV_DEFS_BCM56560_B0fmt */ 
        /* format            DLB_ECMP_FLOWSET_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DLB_ECMP_FLOWSET_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_DLB_ECMP_FLOWSET_COV_DEFS_BCM56670_A0fmt */ 
        /* format            DLB_ECMP_FLOWSET_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DLB_ECMP_FLOWSET_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_DLB_ECMP_FLOWSET_COV_DEFS_BCM56670_B0fmt */ 
        /* format            DLB_ECMP_FLOWSET_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DLB_ECMP_FLOWSET_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_DLB_ECMP_FLOWSET_COV_DEFS_BCM56670_C0fmt */ 
        /* format            DLB_ECMP_FLOWSET_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DLB_ECMP_FLOWSET_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_COV_DEFSfmt */ 
        /* format            DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_COV_DEFSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_COV_DEFSfmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_COV_DEFS_BCM56560_A0fmt */ 
        /* format            DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_COV_DEFSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_COV_DEFS_BCM56560_B0fmt */ 
        /* format            DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_COV_DEFSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_COV_DEFS_BCM56670_A0fmt */ 
        /* format            DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_COV_DEFSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_COV_DEFS_BCM56670_B0fmt */ 
        /* format            DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_COV_DEFSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_COV_DEFS_BCM56670_C0fmt */ 
        /* format            DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_COV_DEFSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_DLB_HGT_FLOWSET_COV_DEFSfmt */ 
        /* format            DLB_HGT_FLOWSET_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DLB_ECMP_FLOWSET_COV_DEFSfmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_DLB_HGT_FLOWSET_COV_DEFS_BCM56340_A0fmt */ 
        /* format            DLB_HGT_FLOWSET_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DLB_ECMP_FLOWSET_COV_DEFSfmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_DLB_HGT_FLOWSET_COV_DEFS_BCM56560_A0fmt */ 
        /* format            DLB_HGT_FLOWSET_COV_DEFSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DLB_HGT_FLOWSET_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_DLB_HGT_FLOWSET_COV_DEFS_BCM56560_B0fmt */ 
        /* format            DLB_HGT_FLOWSET_COV_DEFSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DLB_HGT_FLOWSET_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_DLB_HGT_FLOWSET_COV_DEFS_BCM56670_A0fmt */ 
        /* format            DLB_HGT_FLOWSET_COV_DEFSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DLB_HGT_FLOWSET_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_DLB_HGT_FLOWSET_COV_DEFS_BCM56670_B0fmt */ 
        /* format            DLB_HGT_FLOWSET_COV_DEFSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DLB_HGT_FLOWSET_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_DLB_HGT_FLOWSET_COV_DEFS_BCM56670_C0fmt */ 
        /* format            DLB_HGT_FLOWSET_COV_DEFSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DLB_HGT_FLOWSET_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_DLB_HGT_FLOWSET_COV_DEFS_BCM56850_A0fmt */ 
        /* format            DLB_HGT_FLOWSET_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DLB_ECMP_FLOWSET_COV_DEFSfmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_DLB_HGT_FLOWSET_COV_DEFS_BCM56860_A0fmt */ 
        /* format            DLB_HGT_FLOWSET_COV_DEFSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DLB_HGT_FLOWSET_COV_DEFSfmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_COV_DEFSfmt */ 
        /* format            DLB_HGT_FLOWSET_TIMESTAMP_PAGE_COV_DEFSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_COV_DEFSfmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_COV_DEFS_BCM56340_A0fmt */ 
        /* format            DLB_HGT_FLOWSET_TIMESTAMP_PAGE_COV_DEFSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_COV_DEFSfmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_COV_DEFS_BCM56560_A0fmt */ 
        /* format            DLB_HGT_FLOWSET_TIMESTAMP_PAGE_COV_DEFSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_COV_DEFS_BCM56560_B0fmt */ 
        /* format            DLB_HGT_FLOWSET_TIMESTAMP_PAGE_COV_DEFSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_COV_DEFS_BCM56670_A0fmt */ 
        /* format            DLB_HGT_FLOWSET_TIMESTAMP_PAGE_COV_DEFSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_COV_DEFS_BCM56670_B0fmt */ 
        /* format            DLB_HGT_FLOWSET_TIMESTAMP_PAGE_COV_DEFSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_COV_DEFS_BCM56670_C0fmt */ 
        /* format            DLB_HGT_FLOWSET_TIMESTAMP_PAGE_COV_DEFSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_COV_DEFS_BCM56850_A0fmt */ 
        /* format            DLB_HGT_FLOWSET_TIMESTAMP_PAGE_COV_DEFSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_COV_DEFSfmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_COV_DEFS_BCM56860_A0fmt */ 
        /* format            DLB_HGT_FLOWSET_TIMESTAMP_PAGE_COV_DEFSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_COV_DEFSfmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_DLB_HGT_PORT_LOADING_BUSfmt */ 
        /* format            DLB_HGT_PORT_LOADING_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_HGT_PORT_LOADING_BUSfmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_DLB_HGT_PORT_LOADING_BUS_BCM56260_A0fmt */ 
        /* format            DLB_HGT_PORT_LOADING_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_HGT_PORT_LOADING_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_DLB_HGT_PORT_LOADING_BUS_BCM56260_B0fmt */ 
        /* format            DLB_HGT_PORT_LOADING_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_HGT_PORT_LOADING_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_DLB_HGT_PORT_LOADING_BUS_BCM56270_A0fmt */ 
        /* format            DLB_HGT_PORT_LOADING_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_HGT_PORT_LOADING_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_DLB_HGT_PORT_LOADING_BUS_BCM56275_A0fmt */ 
        /* format            DLB_HGT_PORT_LOADING_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DLB_HGT_PORT_LOADING_BUS_BCM56370_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_DLB_HGT_PORT_LOADING_BUS_BCM56340_A0fmt */ 
        /* format            DLB_HGT_PORT_LOADING_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DLB_HGT_PORT_LOADING_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_DLB_HGT_PORT_LOADING_BUS_BCM56370_A0fmt */ 
        /* format            DLB_HGT_PORT_LOADING_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DLB_HGT_PORT_LOADING_BUS_BCM56370_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_DLB_HGT_PORT_LOADING_BUS_BCM56440_A0fmt */ 
        /* format            DLB_HGT_PORT_LOADING_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_HGT_PORT_LOADING_BUS_BCM56440_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_DLB_HGT_PORT_LOADING_BUS_BCM56440_B0fmt */ 
        /* format            DLB_HGT_PORT_LOADING_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_HGT_PORT_LOADING_BUS_BCM56440_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_DLB_HGT_PORT_LOADING_BUS_BCM56450_A0fmt */ 
        /* format            DLB_HGT_PORT_LOADING_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_HGT_PORT_LOADING_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_DLB_HGT_PORT_LOADING_BUS_BCM56450_B0fmt */ 
        /* format            DLB_HGT_PORT_LOADING_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_HGT_PORT_LOADING_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DLB_HGT_PORT_LOADING_BUS_BCM56450_B1fmt */ 
        /* format            DLB_HGT_PORT_LOADING_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_HGT_PORT_LOADING_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_DLB_HGT_PORT_LOADING_BUS_BCM56470_A0fmt */ 
        /* format            DLB_HGT_PORT_LOADING_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DLB_HGT_PORT_LOADING_BUS_BCM56370_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_DLB_HGT_PORT_LOADING_BUS_BCM56560_A0fmt */ 
        /* format            DLB_HGT_PORT_LOADING_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_HGT_PORT_LOADING_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_DLB_HGT_PORT_LOADING_BUS_BCM56560_B0fmt */ 
        /* format            DLB_HGT_PORT_LOADING_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_HGT_PORT_LOADING_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_DLB_HGT_PORT_LOADING_BUS_BCM56640_A0fmt */ 
        /* format            DLB_HGT_PORT_LOADING_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DLB_HGT_PORT_LOADING_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_DLB_HGT_PORT_LOADING_BUS_BCM56670_A0fmt */ 
        /* format            DLB_HGT_PORT_LOADING_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_HGT_PORT_LOADING_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_DLB_HGT_PORT_LOADING_BUS_BCM56670_B0fmt */ 
        /* format            DLB_HGT_PORT_LOADING_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_HGT_PORT_LOADING_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_DLB_HGT_PORT_LOADING_BUS_BCM56670_C0fmt */ 
        /* format            DLB_HGT_PORT_LOADING_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_HGT_PORT_LOADING_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_DLB_HGT_PORT_LOADING_BUS_BCM56770_A0fmt */ 
        /* format            DLB_HGT_PORT_LOADING_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_PORT_LOADING_BUSfmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_DLB_HGT_PORT_LOADING_BUS_BCM56840_B0fmt */ 
        /* format            DLB_HGT_PORT_LOADING_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_HGT_PORT_LOADING_BUSfmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_DLB_HGT_PORT_LOADING_BUS_BCM56850_A0fmt */ 
        /* format            DLB_HGT_PORT_LOADING_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_HGT_PORT_LOADING_BUS_BCM56850_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_DLB_HGT_PORT_LOADING_BUS_BCM56860_A0fmt */ 
        /* format            DLB_HGT_PORT_LOADING_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_HGT_PORT_LOADING_BUS_BCM56850_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_DLB_HGT_PORT_LOADING_BUS_BCM56870_A0fmt */ 
        /* format            DLB_HGT_PORT_LOADING_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_PORT_LOADING_BUSfmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_DLB_HGT_PORT_QSIZE_BUSfmt */ 
        /* format            DLB_HGT_PORT_QSIZE_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_HGT_PORT_QSIZE_BUSfmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_DLB_HGT_PORT_QSIZE_BUS_BCM56260_A0fmt */ 
        /* format            DLB_HGT_PORT_QSIZE_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_HGT_PORT_QSIZE_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_DLB_HGT_PORT_QSIZE_BUS_BCM56260_B0fmt */ 
        /* format            DLB_HGT_PORT_QSIZE_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_HGT_PORT_QSIZE_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_DLB_HGT_PORT_QSIZE_BUS_BCM56270_A0fmt */ 
        /* format            DLB_HGT_PORT_QSIZE_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_HGT_PORT_QSIZE_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_DLB_HGT_PORT_QSIZE_BUS_BCM56275_A0fmt */ 
        /* format            DLB_HGT_PORT_QSIZE_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_HGT_PORT_QSIZE_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_DLB_HGT_PORT_QSIZE_BUS_BCM56340_A0fmt */ 
        /* format            DLB_HGT_PORT_QSIZE_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_HGT_PORT_QSIZE_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_DLB_HGT_PORT_QSIZE_BUS_BCM56370_A0fmt */ 
        /* format            DLB_HGT_PORT_QSIZE_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_HGT_PORT_QSIZE_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_DLB_HGT_PORT_QSIZE_BUS_BCM56450_A0fmt */ 
        /* format            DLB_HGT_PORT_QSIZE_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_HGT_PORT_QSIZE_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_DLB_HGT_PORT_QSIZE_BUS_BCM56450_B0fmt */ 
        /* format            DLB_HGT_PORT_QSIZE_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_HGT_PORT_QSIZE_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_DLB_HGT_PORT_QSIZE_BUS_BCM56450_B1fmt */ 
        /* format            DLB_HGT_PORT_QSIZE_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_HGT_PORT_QSIZE_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_DLB_HGT_PORT_QSIZE_BUS_BCM56470_A0fmt */ 
        /* format            DLB_HGT_PORT_QSIZE_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_HGT_PORT_QSIZE_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_DLB_HGT_PORT_QSIZE_BUS_BCM56560_A0fmt */ 
        /* format            DLB_HGT_PORT_QSIZE_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_HGT_PORT_QSIZE_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_DLB_HGT_PORT_QSIZE_BUS_BCM56560_B0fmt */ 
        /* format            DLB_HGT_PORT_QSIZE_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_HGT_PORT_QSIZE_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_DLB_HGT_PORT_QSIZE_BUS_BCM56640_A0fmt */ 
        /* format            DLB_HGT_PORT_QSIZE_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_HGT_PORT_QSIZE_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_DLB_HGT_PORT_QSIZE_BUS_BCM56670_A0fmt */ 
        /* format            DLB_HGT_PORT_QSIZE_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_HGT_PORT_QSIZE_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_DLB_HGT_PORT_QSIZE_BUS_BCM56670_B0fmt */ 
        /* format            DLB_HGT_PORT_QSIZE_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_HGT_PORT_QSIZE_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_DLB_HGT_PORT_QSIZE_BUS_BCM56670_C0fmt */ 
        /* format            DLB_HGT_PORT_QSIZE_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_HGT_PORT_QSIZE_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_DLB_HGT_PORT_QSIZE_BUS_BCM56770_A0fmt */ 
        /* format            DLB_HGT_PORT_QSIZE_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_HGT_PORT_QSIZE_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_DLB_HGT_PORT_QSIZE_BUS_BCM56840_B0fmt */ 
        /* format            DLB_HGT_PORT_QSIZE_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_HGT_PORT_QSIZE_BUSfmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_DLB_HGT_PORT_QSIZE_BUS_BCM56850_A0fmt */ 
        /* format            DLB_HGT_PORT_QSIZE_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_HGT_PORT_QSIZE_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_DLB_HGT_PORT_QSIZE_BUS_BCM56860_A0fmt */ 
        /* format            DLB_HGT_PORT_QSIZE_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_HGT_PORT_QSIZE_BUS_BCM56860_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_DLB_HGT_PORT_QSIZE_BUS_BCM56870_A0fmt */ 
        /* format            DLB_HGT_PORT_QSIZE_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_HGT_PORT_QSIZE_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_DLB_IP_LOADING_BUSfmt */ 
        /* format            DLB_IP_LOADING_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DLB_IP_LOADING_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_DLB_ITM_PORT_QSIZE_BUSfmt */ 
        /* format            DLB_ITM_PORT_QSIZE_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_ITM_PORT_QSIZE_BUSfmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_DLB_LAG_FLOWSET_COV_DEFSfmt */ 
        /* format            DLB_LAG_FLOWSET_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DLB_ECMP_FLOWSET_COV_DEFSfmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_DLB_LAG_FLOWSET_COV_DEFS_BCM56340_A0fmt */ 
        /* format            DLB_LAG_FLOWSET_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DLB_ECMP_FLOWSET_COV_DEFSfmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_DLB_LAG_FLOWSET_COV_DEFS_BCM56560_A0fmt */ 
        /* format            DLB_LAG_FLOWSET_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DLB_ECMP_FLOWSET_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_DLB_LAG_FLOWSET_COV_DEFS_BCM56560_B0fmt */ 
        /* format            DLB_LAG_FLOWSET_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DLB_ECMP_FLOWSET_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_DLB_LAG_FLOWSET_COV_DEFS_BCM56670_A0fmt */ 
        /* format            DLB_LAG_FLOWSET_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DLB_ECMP_FLOWSET_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_DLB_LAG_FLOWSET_COV_DEFS_BCM56670_B0fmt */ 
        /* format            DLB_LAG_FLOWSET_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DLB_ECMP_FLOWSET_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_DLB_LAG_FLOWSET_COV_DEFS_BCM56670_C0fmt */ 
        /* format            DLB_LAG_FLOWSET_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DLB_ECMP_FLOWSET_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_DLB_LAG_FLOWSET_COV_DEFS_BCM56850_A0fmt */ 
        /* format            DLB_LAG_FLOWSET_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DLB_ECMP_FLOWSET_COV_DEFSfmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_DLB_LAG_FLOWSET_COV_DEFS_BCM56860_A0fmt */ 
        /* format            DLB_LAG_FLOWSET_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DLB_ECMP_FLOWSET_COV_DEFSfmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_DLB_LAG_FLOWSET_TIMESTAMP_PAGE_COV_DEFSfmt */ 
        /* format            DLB_LAG_FLOWSET_TIMESTAMP_PAGE_COV_DEFSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_COV_DEFSfmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_DLB_LAG_FLOWSET_TIMESTAMP_PAGE_COV_DEFS_BCM56340_A0fmt */ 
        /* format            DLB_LAG_FLOWSET_TIMESTAMP_PAGE_COV_DEFSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_COV_DEFSfmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_DLB_LAG_FLOWSET_TIMESTAMP_PAGE_COV_DEFS_BCM56560_A0fmt */ 
        /* format            DLB_LAG_FLOWSET_TIMESTAMP_PAGE_COV_DEFSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_DLB_LAG_FLOWSET_TIMESTAMP_PAGE_COV_DEFS_BCM56560_B0fmt */ 
        /* format            DLB_LAG_FLOWSET_TIMESTAMP_PAGE_COV_DEFSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_DLB_LAG_FLOWSET_TIMESTAMP_PAGE_COV_DEFS_BCM56670_A0fmt */ 
        /* format            DLB_LAG_FLOWSET_TIMESTAMP_PAGE_COV_DEFSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_DLB_LAG_FLOWSET_TIMESTAMP_PAGE_COV_DEFS_BCM56670_B0fmt */ 
        /* format            DLB_LAG_FLOWSET_TIMESTAMP_PAGE_COV_DEFSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_DLB_LAG_FLOWSET_TIMESTAMP_PAGE_COV_DEFS_BCM56670_C0fmt */ 
        /* format            DLB_LAG_FLOWSET_TIMESTAMP_PAGE_COV_DEFSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_DLB_LAG_FLOWSET_TIMESTAMP_PAGE_COV_DEFS_BCM56850_A0fmt */ 
        /* format            DLB_LAG_FLOWSET_TIMESTAMP_PAGE_COV_DEFSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_COV_DEFSfmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_DLB_LAG_FLOWSET_TIMESTAMP_PAGE_COV_DEFS_BCM56860_A0fmt */ 
        /* format            DLB_LAG_FLOWSET_TIMESTAMP_PAGE_COV_DEFSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_COV_DEFSfmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_DLB_PORT_LOADING_BUSfmt */ 
        /* format            DLB_PORT_LOADING_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_PORT_LOADING_BUSfmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_DLB_PORT_LOADING_BUS_BCM56980_A0fmt */ 
        /* format            DLB_PORT_LOADING_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_PORT_LOADING_BUS_BCM56980_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_DLB_PORT_LOADING_BUS_BCM56980_B0fmt */ 
        /* format            DLB_PORT_LOADING_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_PORT_LOADING_BUS_BCM56980_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_DLB_VIRTUAL_ACCOUNTING_LOADING_BUSfmt */ 
        /* format            DLB_VIRTUAL_ACCOUNTING_LOADING_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_VIRTUAL_ACCOUNTING_LOADING_BUSfmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_DLB_XPE_PORT_QSIZE_BUSfmt */ 
        /* format            DLB_XPE_PORT_QSIZE_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_XPE_PORT_QSIZE_BUSfmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_DLB_XPE_PORT_QSIZE_BUS_BCM56275_A0fmt */ 
        /* format            DLB_XPE_PORT_QSIZE_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_XPE_PORT_QSIZE_BUS_BCM56870_A0fmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_DLB_XPE_PORT_QSIZE_BUS_BCM56370_A0fmt */ 
        /* format            DLB_XPE_PORT_QSIZE_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_XPE_PORT_QSIZE_BUS_BCM56870_A0fmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_DLB_XPE_PORT_QSIZE_BUS_BCM56470_A0fmt */ 
        /* format            DLB_XPE_PORT_QSIZE_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_XPE_PORT_QSIZE_BUS_BCM56870_A0fmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_DLB_XPE_PORT_QSIZE_BUS_BCM56770_A0fmt */ 
        /* format            DLB_XPE_PORT_QSIZE_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_XPE_PORT_QSIZE_BUS_BCM56870_A0fmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_DLB_XPE_PORT_QSIZE_BUS_BCM56870_A0fmt */ 
        /* format            DLB_XPE_PORT_QSIZE_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DLB_XPE_PORT_QSIZE_BUS_BCM56870_A0fmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_DM_TIMESTAMPfmt */ 
        /* format            DM_TIMESTAMPfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DM_TIMESTAMPfmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_DM_TIMESTAMP_BCM56260_A0fmt */ 
        /* format            DM_TIMESTAMPfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DM_TIMESTAMP_BCM56960_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_DM_TIMESTAMP_BCM56260_B0fmt */ 
        /* format            DM_TIMESTAMPfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DM_TIMESTAMP_BCM56960_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_DM_TIMESTAMP_BCM56270_A0fmt */ 
        /* format            DM_TIMESTAMPfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DM_TIMESTAMP_BCM56960_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_DM_TIMESTAMP_BCM56275_A0fmt */ 
        /* format            DM_TIMESTAMPfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DM_TIMESTAMP_BCM56960_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_DM_TIMESTAMP_BCM56370_A0fmt */ 
        /* format            DM_TIMESTAMPfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DM_TIMESTAMP_BCM56960_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_DM_TIMESTAMP_BCM56470_A0fmt */ 
        /* format            DM_TIMESTAMPfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DM_TIMESTAMP_BCM56960_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_DM_TIMESTAMP_BCM56560_A0fmt */ 
        /* format            DM_TIMESTAMPfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DM_TIMESTAMP_BCM56960_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_DM_TIMESTAMP_BCM56560_B0fmt */ 
        /* format            DM_TIMESTAMPfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DM_TIMESTAMP_BCM56960_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_DM_TIMESTAMP_BCM56670_A0fmt */ 
        /* format            DM_TIMESTAMPfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DM_TIMESTAMP_BCM56960_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_DM_TIMESTAMP_BCM56670_B0fmt */ 
        /* format            DM_TIMESTAMPfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DM_TIMESTAMP_BCM56960_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_DM_TIMESTAMP_BCM56670_C0fmt */ 
        /* format            DM_TIMESTAMPfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DM_TIMESTAMP_BCM56960_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_DM_TIMESTAMP_BCM56770_A0fmt */ 
        /* format            DM_TIMESTAMPfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DM_TIMESTAMP_BCM56960_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_DM_TIMESTAMP_BCM56870_A0fmt */ 
        /* format            DM_TIMESTAMPfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DM_TIMESTAMP_BCM56960_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_DM_TIMESTAMP_BCM56960_A0fmt */ 
        /* format            DM_TIMESTAMPfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DM_TIMESTAMP_BCM56960_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_DM_TIMESTAMP_BCM56965_A0fmt */ 
        /* format            DM_TIMESTAMPfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DM_TIMESTAMP_BCM56960_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_DM_TIMESTAMP_BCM56970_A0fmt */ 
        /* format            DM_TIMESTAMPfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DM_TIMESTAMP_BCM56960_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_DM_TIMESTAMP_BCM56980_A0fmt */ 
        /* format            DM_TIMESTAMPfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DM_TIMESTAMP_BCM56960_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_DM_TIMESTAMP_BCM56980_B0fmt */ 
        /* format            DM_TIMESTAMPfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DM_TIMESTAMP_BCM56960_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_DOP_BUSfmt */ 
        /* format            DOP_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DOP_BUSfmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_DOP_COLLECTION_RESP_WORDfmt */ 
        /* format            DOP_COLLECTION_RESP_WORDfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DOP_COLLECTION_RESP_WORDfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_DOP_DATA_BUSfmt */ 
        /* format            DOP_DATA_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DOP_DATA_BUSfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_DQS_TO_DQX_CELL_INFOfmt */ 
        /* format            DQS_TO_DQX_CELL_INFOfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_DQS_TO_DQX_CELL_INFOfmt_fields,
        /* bits        */ 73,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_DQS_TO_DQX_CELL_INFO_BCM56275_A0fmt */ 
        /* format            DQS_TO_DQX_CELL_INFOfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_DQS_TO_DQX_CELL_INFO_BCM56275_A0fmt_fields,
        /* bits        */ 84,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_DQS_TO_DQX_CELL_INFO_BCM56370_A0fmt */ 
        /* format            DQS_TO_DQX_CELL_INFOfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_DQS_TO_DQX_CELL_INFO_BCM56370_A0fmt_fields,
        /* bits        */ 85,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_DQS_TO_DQX_CELL_INFO_BCM56470_A0fmt */ 
        /* format            DQS_TO_DQX_CELL_INFOfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_DQS_TO_DQX_CELL_INFO_BCM56470_A0fmt_fields,
        /* bits        */ 103,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_DQS_TO_DQX_CELL_INFO_BCM56770_A0fmt */ 
        /* format            DQS_TO_DQX_CELL_INFOfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_DQS_TO_DQX_CELL_INFO_BCM56870_A0fmt_fields,
        /* bits        */ 79,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_DQS_TO_DQX_CELL_INFO_BCM56870_A0fmt */ 
        /* format            DQS_TO_DQX_CELL_INFOfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_DQS_TO_DQX_CELL_INFO_BCM56870_A0fmt_fields,
        /* bits        */ 79,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_DQS_TO_DQX_CELL_INFO_BCM56970_A0fmt */ 
        /* format            DQS_TO_DQX_CELL_INFOfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_DQS_TO_DQX_CELL_INFO_BCM56970_A0fmt_fields,
        /* bits        */ 74,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_DQS_TO_DQX_REP_INFOfmt */ 
        /* format            DQS_TO_DQX_REP_INFOfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_DQS_TO_DQX_REP_INFOfmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_DQS_TO_DQX_REP_INFO_BCM56275_A0fmt */ 
        /* format            DQS_TO_DQX_REP_INFOfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_DQS_TO_DQX_REP_INFO_BCM56275_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_DQS_TO_DQX_REP_INFO_BCM56470_A0fmt */ 
        /* format            DQS_TO_DQX_REP_INFOfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_DQS_TO_DQX_REP_INFO_BCM56470_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_DQS_TO_RIL_INFOfmt */ 
        /* format            DQS_TO_RIL_INFOfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_DQS_TO_RIL_INFOfmt_fields,
        /* bits        */ 52,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_DQS_TO_RIL_INFO_BCM56275_A0fmt */ 
        /* format            DQS_TO_RIL_INFOfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_DQS_TO_RIL_INFO_BCM56275_A0fmt_fields,
        /* bits        */ 55,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_DQS_TO_RIL_INFO_BCM56370_A0fmt */ 
        /* format            DQS_TO_RIL_INFOfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_DQS_TO_RIL_INFO_BCM56370_A0fmt_fields,
        /* bits        */ 57,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_DQS_TO_RIL_INFO_BCM56470_A0fmt */ 
        /* format            DQS_TO_RIL_INFOfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_DQS_TO_RIL_INFO_BCM56470_A0fmt_fields,
        /* bits        */ 62,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_DQS_TO_RIL_INFO_BCM56770_A0fmt */ 
        /* format            DQS_TO_RIL_INFOfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_DQS_TO_RIL_INFO_BCM56870_A0fmt_fields,
        /* bits        */ 59,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_DQS_TO_RIL_INFO_BCM56870_A0fmt */ 
        /* format            DQS_TO_RIL_INFOfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_DQS_TO_RIL_INFO_BCM56870_A0fmt_fields,
        /* bits        */ 59,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_DQS_TO_RIL_INFO_BCM56970_A0fmt */ 
        /* format            DQS_TO_RIL_INFOfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_DQS_TO_RIL_INFO_BCM56970_A0fmt_fields,
        /* bits        */ 53,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_DQS_TO_TOQ_INFOfmt */ 
        /* format            DQS_TO_TOQ_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_DQS_TO_TOQ_INFOfmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_DQS_TO_TOQ_INFO_BCM56275_A0fmt */ 
        /* format            DQS_TO_TOQ_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DQS_TO_TOQ_INFO_BCM56870_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_DQS_TO_TOQ_INFO_BCM56370_A0fmt */ 
        /* format            DQS_TO_TOQ_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DQS_TO_TOQ_INFO_BCM56870_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_DQS_TO_TOQ_INFO_BCM56470_A0fmt */ 
        /* format            DQS_TO_TOQ_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DQS_TO_TOQ_INFO_BCM56470_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_DQS_TO_TOQ_INFO_BCM56770_A0fmt */ 
        /* format            DQS_TO_TOQ_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DQS_TO_TOQ_INFO_BCM56870_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_DQS_TO_TOQ_INFO_BCM56870_A0fmt */ 
        /* format            DQS_TO_TOQ_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DQS_TO_TOQ_INFO_BCM56870_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_DQS_TO_TOQ_INFO_BCM56965_A0fmt */ 
        /* format            DQS_TO_TOQ_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DQS_TO_TOQ_INFO_BCM56965_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_DQS_TO_TOQ_INFO_BCM56970_A0fmt */ 
        /* format            DQS_TO_TOQ_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_DQS_TO_TOQ_INFO_BCM56965_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_DQX_TO_CCP_INFO_BUSfmt */ 
        /* format            DQX_TO_CCP_INFO_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_DQX_TO_CCP_INFO_BUSfmt_fields,
        /* bits        */ 72,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_DQX_TO_CCP_INFO_BUS_BCM56275_A0fmt */ 
        /* format            DQX_TO_CCP_INFO_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_DQX_TO_CCP_INFO_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 77,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_DQX_TO_CCP_INFO_BUS_BCM56370_A0fmt */ 
        /* format            DQX_TO_CCP_INFO_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_DQX_TO_CCP_INFO_BUS_BCM56370_A0fmt_fields,
        /* bits        */ 78,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_DQX_TO_CCP_INFO_BUS_BCM56470_A0fmt */ 
        /* format            DQX_TO_CCP_INFO_BUSfmt */
        /* nFields     */ 23,
        /* *fields     */ soc_DQX_TO_CCP_INFO_BUS_BCM56470_A0fmt_fields,
        /* bits        */ 91,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_DQX_TO_CCP_INFO_BUS_BCM56770_A0fmt */ 
        /* format            DQX_TO_CCP_INFO_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_DQX_TO_CCP_INFO_BUS_BCM56870_A0fmt_fields,
        /* bits        */ 79,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_DQX_TO_CCP_INFO_BUS_BCM56870_A0fmt */ 
        /* format            DQX_TO_CCP_INFO_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_DQX_TO_CCP_INFO_BUS_BCM56870_A0fmt_fields,
        /* bits        */ 79,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_DQX_TO_CCP_INFO_BUS_BCM56970_A0fmt */ 
        /* format            DQX_TO_CCP_INFO_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_DQX_TO_CCP_INFO_BUS_BCM56970_A0fmt_fields,
        /* bits        */ 73,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_DQX_TO_CTR_INFOfmt */ 
        /* format            DQX_TO_CTR_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DQX_TO_CTR_INFOfmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_DQX_TO_CTR_INFO_BCM56275_A0fmt */ 
        /* format            DQX_TO_CTR_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DQX_TO_CTR_INFO_BCM56370_A0fmt_fields,
        /* bits        */ 31,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_DQX_TO_CTR_INFO_BCM56370_A0fmt */ 
        /* format            DQX_TO_CTR_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DQX_TO_CTR_INFO_BCM56370_A0fmt_fields,
        /* bits        */ 31,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_DQX_TO_CTR_INFO_BCM56470_A0fmt */ 
        /* format            DQX_TO_CTR_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DQX_TO_CTR_INFO_BCM56470_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_DQX_TO_CTR_INFO_BCM56770_A0fmt */ 
        /* format            DQX_TO_CTR_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DQX_TO_CTR_INFO_BCM56870_A0fmt_fields,
        /* bits        */ 31,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_DQX_TO_CTR_INFO_BCM56870_A0fmt */ 
        /* format            DQX_TO_CTR_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_DQX_TO_CTR_INFO_BCM56870_A0fmt_fields,
        /* bits        */ 31,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_DROP_VECTOR_1_DOPfmt */ 
        /* format            DROP_VECTOR_1_DOPfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_DROP_VECTOR_1_DOPfmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_DROP_VECTOR_1_DOP_BCM56275_A0fmt */ 
        /* format            DROP_VECTOR_1_DOPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DROP_VECTOR_1_DOP_BCM56370_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_DROP_VECTOR_1_DOP_BCM56370_A0fmt */ 
        /* format            DROP_VECTOR_1_DOPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DROP_VECTOR_1_DOP_BCM56370_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_DROP_VECTOR_1_DOP_BCM56470_A0fmt */ 
        /* format            DROP_VECTOR_1_DOPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_DROP_VECTOR_1_DOP_BCM56370_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_DVP_SWITCHING_CTRLS_ACTION_SETfmt */ 
        /* format            DVP_SWITCHING_CTRLS_ACTION_SETfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_DVP_SWITCHING_CTRLS_ACTION_SETfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

