Loading plugins phase: Elapsed time ==> 0s.264ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\projects\psoc\Workspace01\Lab3.cydsn\Lab3.cyprj -d CY8C4247AZI-M485 -s D:\projects\psoc\Workspace01\Lab3.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.923ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.064ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Lab3.v
Program  :   D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\projects\psoc\Workspace01\Lab3.cydsn\Lab3.cyprj -dcpsoc3 Lab3.v -verilog
======================================================================

======================================================================
Compiling:  Lab3.v
Program  :   D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\projects\psoc\Workspace01\Lab3.cydsn\Lab3.cyprj -dcpsoc3 Lab3.v -verilog
======================================================================

======================================================================
Compiling:  Lab3.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\projects\psoc\Workspace01\Lab3.cydsn\Lab3.cyprj -dcpsoc3 -verilog Lab3.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Dec 03 04:33:47 2021


======================================================================
Compiling:  Lab3.v
Program  :   vpp
Options  :    -yv2 -q10 Lab3.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Dec 03 04:33:47 2021

Flattening file 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Lab3.ctl'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Lab3.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\projects\psoc\Workspace01\Lab3.cydsn\Lab3.cyprj -dcpsoc3 -verilog Lab3.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Dec 03 04:33:47 2021

Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\projects\psoc\Workspace01\Lab3.cydsn\codegentemp\Lab3.ctl'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\projects\psoc\Workspace01\Lab3.cydsn\codegentemp\Lab3.v'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  Lab3.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\projects\psoc\Workspace01\Lab3.cydsn\Lab3.cyprj -dcpsoc3 -verilog Lab3.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Dec 03 04:33:48 2021

Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\projects\psoc\Workspace01\Lab3.cydsn\codegentemp\Lab3.ctl'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\projects\psoc\Workspace01\Lab3.cydsn\codegentemp\Lab3.v'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_16
	Net_18
	Net_19
	Net_20
	Net_21
	\QuadDec:Cnt8:Net_95\
	\QuadDec:Cnt8:CounterUDB:ctrl_cmod_2\
	\QuadDec:Cnt8:CounterUDB:ctrl_cmod_1\
	\QuadDec:Cnt8:CounterUDB:ctrl_cmod_0\


Deleted 9 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \t_counter:Net_66\ to \t_counter:Net_75\
Aliasing \t_counter:Net_82\ to \t_counter:Net_75\
Aliasing \t_counter:Net_72\ to \t_counter:Net_75\
Aliasing \c_register:clk\ to \t_counter:Net_75\
Aliasing \c_register:rst\ to \t_counter:Net_75\
Aliasing tmpOE__LED_1_net_0 to \t_counter:Net_69\
Aliasing zero to \t_counter:Net_75\
Aliasing one to \t_counter:Net_69\
Aliasing tmpOE__LED_2_net_0 to \t_counter:Net_69\
Aliasing tmpOE__LED_3_net_0 to \t_counter:Net_69\
Aliasing tmpOE__button_net_0 to \t_counter:Net_69\
Aliasing \LCD_char:tmpOE__LCDPort_net_6\ to \t_counter:Net_69\
Aliasing \LCD_char:tmpOE__LCDPort_net_5\ to \t_counter:Net_69\
Aliasing \LCD_char:tmpOE__LCDPort_net_4\ to \t_counter:Net_69\
Aliasing \LCD_char:tmpOE__LCDPort_net_3\ to \t_counter:Net_69\
Aliasing \LCD_char:tmpOE__LCDPort_net_2\ to \t_counter:Net_69\
Aliasing \LCD_char:tmpOE__LCDPort_net_1\ to \t_counter:Net_69\
Aliasing \LCD_char:tmpOE__LCDPort_net_0\ to \t_counter:Net_69\
Aliasing \QuadDec:Cnt8:CounterUDB:ctrl_capmode_1\ to \t_counter:Net_75\
Aliasing \QuadDec:Cnt8:CounterUDB:ctrl_capmode_0\ to \t_counter:Net_75\
Aliasing \QuadDec:Cnt8:CounterUDB:capt_rising\ to \t_counter:Net_75\
Aliasing \QuadDec:Cnt8:CounterUDB:underflow\ to \QuadDec:Cnt8:CounterUDB:status_1\
Aliasing \QuadDec:Cnt8:CounterUDB:tc_i\ to \QuadDec:Cnt8:CounterUDB:reload_tc\
Aliasing \QuadDec:bQuadDec:status_4\ to \t_counter:Net_75\
Aliasing \QuadDec:bQuadDec:status_5\ to \t_counter:Net_75\
Aliasing \QuadDec:bQuadDec:status_6\ to \t_counter:Net_75\
Aliasing \QuadDec:Net_1229\ to \t_counter:Net_69\
Aliasing tmpOE__A_net_0 to \t_counter:Net_69\
Aliasing tmpOE__B_net_0 to \t_counter:Net_69\
Aliasing tmpOE__b_encoder_net_0 to \t_counter:Net_69\
Aliasing \QuadDec:Cnt8:CounterUDB:prevCapture\\D\ to \t_counter:Net_75\
Aliasing \QuadDec:Cnt8:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec:Cnt8:CounterUDB:prevCompare\\D\
Removing Lhs of wire \t_counter:Net_81\[1] = Net_12[13]
Removing Lhs of wire \t_counter:Net_66\[4] = \t_counter:Net_75\[2]
Removing Lhs of wire \t_counter:Net_82\[5] = \t_counter:Net_75\[2]
Removing Lhs of wire \t_counter:Net_72\[6] = \t_counter:Net_75\[2]
Removing Lhs of wire \c_register:clk\[16] = \t_counter:Net_75\[2]
Removing Lhs of wire \c_register:rst\[17] = \t_counter:Net_75\[2]
Removing Rhs of wire Net_17[18] = \c_register:control_out_0\[19]
Removing Rhs of wire Net_17[18] = \c_register:control_0\[42]
Removing Rhs of wire Net_14[20] = \c_register:control_out_1\[21]
Removing Rhs of wire Net_14[20] = \c_register:control_1\[41]
Removing Rhs of wire Net_15[22] = \c_register:control_out_2\[23]
Removing Rhs of wire Net_15[22] = \c_register:control_2\[40]
Removing Rhs of wire tmpOE__LED_1_net_0[44] = \t_counter:Net_69\[3]
Removing Rhs of wire zero[48] = \t_counter:Net_75\[2]
Removing Lhs of wire one[49] = tmpOE__LED_1_net_0[44]
Removing Lhs of wire tmpOE__LED_2_net_0[52] = tmpOE__LED_1_net_0[44]
Removing Lhs of wire tmpOE__LED_3_net_0[58] = tmpOE__LED_1_net_0[44]
Removing Lhs of wire tmpOE__button_net_0[64] = tmpOE__LED_1_net_0[44]
Removing Lhs of wire \LCD_char:tmpOE__LCDPort_net_6\[71] = tmpOE__LED_1_net_0[44]
Removing Lhs of wire \LCD_char:tmpOE__LCDPort_net_5\[72] = tmpOE__LED_1_net_0[44]
Removing Lhs of wire \LCD_char:tmpOE__LCDPort_net_4\[73] = tmpOE__LED_1_net_0[44]
Removing Lhs of wire \LCD_char:tmpOE__LCDPort_net_3\[74] = tmpOE__LED_1_net_0[44]
Removing Lhs of wire \LCD_char:tmpOE__LCDPort_net_2\[75] = tmpOE__LED_1_net_0[44]
Removing Lhs of wire \LCD_char:tmpOE__LCDPort_net_1\[76] = tmpOE__LED_1_net_0[44]
Removing Lhs of wire \LCD_char:tmpOE__LCDPort_net_0\[77] = tmpOE__LED_1_net_0[44]
Removing Lhs of wire \QuadDec:Cnt8:Net_89\[94] = \QuadDec:Net_1251\[95]
Removing Lhs of wire \QuadDec:Cnt8:CounterUDB:ctrl_capmode_1\[103] = zero[48]
Removing Lhs of wire \QuadDec:Cnt8:CounterUDB:ctrl_capmode_0\[104] = zero[48]
Removing Lhs of wire \QuadDec:Cnt8:CounterUDB:ctrl_enable\[116] = \QuadDec:Cnt8:CounterUDB:control_7\[108]
Removing Lhs of wire \QuadDec:Cnt8:CounterUDB:capt_rising\[118] = zero[48]
Removing Lhs of wire \QuadDec:Cnt8:CounterUDB:capt_falling\[119] = \QuadDec:Cnt8:CounterUDB:prevCapture\[117]
Removing Rhs of wire \QuadDec:Net_1260\[123] = \QuadDec:bQuadDec:state_2\[201]
Removing Lhs of wire \QuadDec:Cnt8:CounterUDB:final_enable\[125] = \QuadDec:Cnt8:CounterUDB:control_7\[108]
Removing Lhs of wire \QuadDec:Cnt8:CounterUDB:counter_enable\[126] = \QuadDec:Cnt8:CounterUDB:control_7\[108]
Removing Rhs of wire \QuadDec:Cnt8:CounterUDB:status_0\[127] = \QuadDec:Cnt8:CounterUDB:cmp_out_status\[128]
Removing Rhs of wire \QuadDec:Cnt8:CounterUDB:status_1\[129] = \QuadDec:Cnt8:CounterUDB:per_zero\[130]
Removing Rhs of wire \QuadDec:Cnt8:CounterUDB:status_2\[131] = \QuadDec:Cnt8:CounterUDB:overflow_status\[132]
Removing Rhs of wire \QuadDec:Cnt8:CounterUDB:status_3\[133] = \QuadDec:Cnt8:CounterUDB:underflow_status\[134]
Removing Lhs of wire \QuadDec:Cnt8:CounterUDB:status_4\[135] = \QuadDec:Cnt8:CounterUDB:hwCapture\[121]
Removing Rhs of wire \QuadDec:Cnt8:CounterUDB:status_5\[136] = \QuadDec:Cnt8:CounterUDB:fifo_full\[137]
Removing Rhs of wire \QuadDec:Cnt8:CounterUDB:status_6\[138] = \QuadDec:Cnt8:CounterUDB:fifo_nempty\[139]
Removing Rhs of wire \QuadDec:Cnt8:CounterUDB:overflow\[142] = \QuadDec:Cnt8:CounterUDB:per_FF\[143]
Removing Lhs of wire \QuadDec:Cnt8:CounterUDB:underflow\[144] = \QuadDec:Cnt8:CounterUDB:status_1\[129]
Removing Lhs of wire \QuadDec:Cnt8:CounterUDB:tc_i\[147] = \QuadDec:Cnt8:CounterUDB:reload_tc\[124]
Removing Rhs of wire \QuadDec:Net_1276\[149] = \QuadDec:Cnt8:CounterUDB:tc_reg_i\[148]
Removing Rhs of wire \QuadDec:Cnt8:CounterUDB:cmp_out_i\[150] = \QuadDec:Cnt8:CounterUDB:cmp_equal\[151]
Removing Rhs of wire \QuadDec:Net_1269\[154] = \QuadDec:Cnt8:CounterUDB:cmp_out_reg_i\[153]
Removing Lhs of wire \QuadDec:Cnt8:CounterUDB:dp_dir\[158] = \QuadDec:Net_1251\[95]
Removing Lhs of wire \QuadDec:Cnt8:CounterUDB:cs_addr_2\[159] = \QuadDec:Net_1251\[95]
Removing Lhs of wire \QuadDec:Cnt8:CounterUDB:cs_addr_1\[160] = \QuadDec:Cnt8:CounterUDB:count_enable\[157]
Removing Lhs of wire \QuadDec:Cnt8:CounterUDB:cs_addr_0\[161] = \QuadDec:Cnt8:CounterUDB:reload\[122]
Removing Lhs of wire \QuadDec:Net_1290\[190] = \QuadDec:Net_1276\[149]
Removing Lhs of wire \QuadDec:bQuadDec:index_filt\[199] = \QuadDec:Net_1232\[200]
Removing Lhs of wire \QuadDec:Net_1232\[200] = tmpOE__LED_1_net_0[44]
Removing Rhs of wire \QuadDec:bQuadDec:error\[202] = \QuadDec:bQuadDec:state_3\[203]
Removing Lhs of wire \QuadDec:bQuadDec:status_0\[206] = \QuadDec:Net_530\[207]
Removing Lhs of wire \QuadDec:bQuadDec:status_1\[208] = \QuadDec:Net_611\[209]
Removing Lhs of wire \QuadDec:bQuadDec:status_2\[210] = \QuadDec:Net_1260\[123]
Removing Lhs of wire \QuadDec:bQuadDec:status_3\[211] = \QuadDec:bQuadDec:error\[202]
Removing Lhs of wire \QuadDec:bQuadDec:status_4\[212] = zero[48]
Removing Lhs of wire \QuadDec:bQuadDec:status_5\[213] = zero[48]
Removing Lhs of wire \QuadDec:bQuadDec:status_6\[214] = zero[48]
Removing Lhs of wire \QuadDec:Net_1229\[219] = tmpOE__LED_1_net_0[44]
Removing Lhs of wire \QuadDec:Net_1272\[220] = \QuadDec:Net_1269\[154]
Removing Lhs of wire tmpOE__A_net_0[224] = tmpOE__LED_1_net_0[44]
Removing Lhs of wire tmpOE__B_net_0[229] = tmpOE__LED_1_net_0[44]
Removing Lhs of wire tmpOE__b_encoder_net_0[234] = tmpOE__LED_1_net_0[44]
Removing Lhs of wire \QuadDec:Cnt8:CounterUDB:prevCapture\\D\[241] = zero[48]
Removing Lhs of wire \QuadDec:Cnt8:CounterUDB:overflow_reg_i\\D\[242] = \QuadDec:Cnt8:CounterUDB:overflow\[142]
Removing Lhs of wire \QuadDec:Cnt8:CounterUDB:underflow_reg_i\\D\[243] = \QuadDec:Cnt8:CounterUDB:status_1\[129]
Removing Lhs of wire \QuadDec:Cnt8:CounterUDB:tc_reg_i\\D\[244] = \QuadDec:Cnt8:CounterUDB:reload_tc\[124]
Removing Lhs of wire \QuadDec:Cnt8:CounterUDB:prevCompare\\D\[245] = \QuadDec:Cnt8:CounterUDB:cmp_out_i\[150]
Removing Lhs of wire \QuadDec:Cnt8:CounterUDB:cmp_out_reg_i\\D\[246] = \QuadDec:Cnt8:CounterUDB:cmp_out_i\[150]
Removing Lhs of wire \QuadDec:Cnt8:CounterUDB:count_stored_i\\D\[247] = \QuadDec:Net_1203\[156]

------------------------------------------------------
Aliased 0 equations, 74 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__LED_1_net_0' (cost = 0):
tmpOE__LED_1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\QuadDec:Cnt8:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec:Cnt8:CounterUDB:capt_either_edge\ <= (\QuadDec:Cnt8:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec:Cnt8:CounterUDB:reload_tc\' (cost = 2):
\QuadDec:Cnt8:CounterUDB:reload_tc\ <= (\QuadDec:Cnt8:CounterUDB:status_1\
	OR \QuadDec:Cnt8:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec:Net_1151\' (cost = 0):
\QuadDec:Net_1151\ <= (not \QuadDec:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec:Net_1287\' (cost = 0):
\QuadDec:Net_1287\ <= (not \QuadDec:Net_1269\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\QuadDec:Net_1248\' (cost = 2):
\QuadDec:Net_1248\ <= ((not \QuadDec:Net_1269\ and \QuadDec:Net_1276\));


Substituting virtuals - pass 3:


----------------------------------------------------------
Circuit simplification results:

	Expanded 7 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \QuadDec:Cnt8:CounterUDB:hwCapture\ to zero
Removing Lhs of wire \QuadDec:Cnt8:CounterUDB:hwCapture\[121] = zero[48]

------------------------------------------------------
Aliased 0 equations, 1 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\projects\psoc\Workspace01\Lab3.cydsn\Lab3.cyprj -dcpsoc3 Lab3.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.522ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Friday, 03 December 2021 04:33:48
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\projects\psoc\Workspace01\Lab3.cydsn\Lab3.cyprj -d CY8C4247AZI-M485 Lab3.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.013ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \QuadDec:Cnt8:CounterUDB:prevCapture\ from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=3, Signal=Net_29_digital
    Fixed Function Clock 11: Automatic-assigning  clock 'Clock'. Signal=Net_12_ff11
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \QuadDec:Cnt8:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec:Cnt8:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \QuadDec:Net_1269\, Duplicate of \QuadDec:Cnt8:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec:Net_1269\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt8:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec:Net_1269\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = LED_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_1(0)__PA ,
            pin_input => Net_17 ,
            pad => LED_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_2(0)__PA ,
            pin_input => Net_14 ,
            pad => LED_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_3(0)__PA ,
            pin_input => Net_15 ,
            pad => LED_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = button(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => button(0)__PA ,
            pad => button(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD_char:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_char:LCDPort(0)\__PA ,
            pad => \LCD_char:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_char:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_char:LCDPort(1)\__PA ,
            pad => \LCD_char:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_char:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_char:LCDPort(2)\__PA ,
            pad => \LCD_char:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_char:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_char:LCDPort(3)\__PA ,
            pad => \LCD_char:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_char:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_char:LCDPort(4)\__PA ,
            pad => \LCD_char:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_char:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_char:LCDPort(5)\__PA ,
            pad => \LCD_char:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_char:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_char:LCDPort(6)\__PA ,
            pad => \LCD_char:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => A(0)__PA ,
            fb => Net_25 ,
            pad => A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => B(0)__PA ,
            fb => Net_33 ,
            pad => B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = b_encoder(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => b_encoder(0)__PA ,
            pad => b_encoder(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\QuadDec:Cnt8:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec:Net_1260\ * !\QuadDec:Cnt8:CounterUDB:status_1\ * 
              !\QuadDec:Cnt8:CounterUDB:overflow\
        );
        Output = \QuadDec:Cnt8:CounterUDB:reload\ (fanout=1)

    MacroCell: Name=\QuadDec:Cnt8:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt8:CounterUDB:cmp_out_i\ * 
              !\QuadDec:Cnt8:CounterUDB:prevCompare\
        );
        Output = \QuadDec:Cnt8:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec:Cnt8:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt8:CounterUDB:overflow\ * 
              !\QuadDec:Cnt8:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec:Cnt8:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec:Cnt8:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt8:CounterUDB:status_1\ * 
              !\QuadDec:Cnt8:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec:Cnt8:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec:Cnt8:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt8:CounterUDB:control_7\ * 
              !\QuadDec:Cnt8:CounterUDB:count_stored_i\ * \QuadDec:Net_1203\
        );
        Output = \QuadDec:Cnt8:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=\QuadDec:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Net_1251\ * \QuadDec:Net_1276\ * 
              !\QuadDec:Cnt8:CounterUDB:prevCompare\
        );
        Output = \QuadDec:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\QuadDec:Net_1251\ * \QuadDec:Net_1276\ * 
              !\QuadDec:Cnt8:CounterUDB:prevCompare\
        );
        Output = \QuadDec:Net_611\ (fanout=1)

    MacroCell: Name=\QuadDec:bQuadDec:quad_A_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_25
        );
        Output = \QuadDec:bQuadDec:quad_A_filt\ (fanout=6)

    MacroCell: Name=\QuadDec:bQuadDec:quad_B_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_33
        );
        Output = \QuadDec:bQuadDec:quad_B_filt\ (fanout=6)

    MacroCell: Name=\QuadDec:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              !\QuadDec:bQuadDec:quad_A_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_0\
            + \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              \QuadDec:bQuadDec:quad_A_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_0\
            + \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\
            + \QuadDec:Net_1251_split\
        );
        Output = \QuadDec:Net_1251\ (fanout=5)

    MacroCell: Name=\QuadDec:Cnt8:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt8:CounterUDB:overflow\
        );
        Output = \QuadDec:Cnt8:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec:Cnt8:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt8:CounterUDB:status_1\
        );
        Output = \QuadDec:Cnt8:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec:Net_1276\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec:Cnt8:CounterUDB:status_1\ * 
              !\QuadDec:Cnt8:CounterUDB:overflow\
        );
        Output = \QuadDec:Net_1276\ (fanout=2)

    MacroCell: Name=\QuadDec:Cnt8:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt8:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec:Cnt8:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\
            + \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              \QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + \QuadDec:Net_1251\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + \QuadDec:Net_1251\ * \QuadDec:bQuadDec:quad_B_filt\ * 
              !\QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec:Cnt8:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Net_1203\
        );
        Output = \QuadDec:Cnt8:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_29_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec:Net_1260\ * \QuadDec:Net_1203\ * 
              \QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_29_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:error\
            + !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + \QuadDec:bQuadDec:quad_A_filt\ * \QuadDec:bQuadDec:quad_B_filt\ * 
              !\QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\QuadDec:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:error\ * \QuadDec:bQuadDec:state_1\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\QuadDec:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_B_filt\ * 
              !\QuadDec:bQuadDec:error\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_B_filt\ * 
              \QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:bQuadDec:state_0\ (fanout=7)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => Net_29_digital ,
            cs_addr_2 => \QuadDec:Net_1251\ ,
            cs_addr_1 => \QuadDec:Cnt8:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec:Cnt8:CounterUDB:reload\ ,
            z0_comb => \QuadDec:Cnt8:CounterUDB:status_1\ ,
            f0_comb => \QuadDec:Cnt8:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec:Cnt8:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec:Cnt8:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec:Cnt8:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec:Net_1260\ ,
            clock => Net_29_digital ,
            status_6 => \QuadDec:Cnt8:CounterUDB:status_6\ ,
            status_5 => \QuadDec:Cnt8:CounterUDB:status_5\ ,
            status_3 => \QuadDec:Cnt8:CounterUDB:status_3\ ,
            status_2 => \QuadDec:Cnt8:CounterUDB:status_2\ ,
            status_1 => \QuadDec:Cnt8:CounterUDB:status_1\ ,
            status_0 => \QuadDec:Cnt8:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_29_digital ,
            status_3 => \QuadDec:bQuadDec:error\ ,
            status_2 => \QuadDec:Net_1260\ ,
            status_1 => \QuadDec:Net_611\ ,
            status_0 => \QuadDec:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\c_register:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \c_register:control_7\ ,
            control_6 => \c_register:control_6\ ,
            control_5 => \c_register:control_5\ ,
            control_4 => \c_register:control_4\ ,
            control_3 => \c_register:control_3\ ,
            control_2 => Net_15 ,
            control_1 => Net_14 ,
            control_0 => Net_17 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\QuadDec:Cnt8:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_29_digital ,
            control_7 => \QuadDec:Cnt8:CounterUDB:control_7\ ,
            control_6 => \QuadDec:Cnt8:CounterUDB:control_6\ ,
            control_5 => \QuadDec:Cnt8:CounterUDB:control_5\ ,
            control_4 => \QuadDec:Cnt8:CounterUDB:control_4\ ,
            control_3 => \QuadDec:Cnt8:CounterUDB:control_3\ ,
            control_2 => \QuadDec:Cnt8:CounterUDB:control_2\ ,
            control_1 => \QuadDec:Cnt8:CounterUDB:control_1\ ,
            control_0 => \QuadDec:Cnt8:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =t_isr
        PORT MAP (
            interrupt => Net_6 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =b_isr
        PORT MAP (
            interrupt => Net_28 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =b_encoder_isr
        PORT MAP (
            interrupt => Net_43 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    3 :    4 : 25.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   16 :   35 :   51 : 31.37 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    2 :    2 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    2 :    2 :  0.00 %
Serial Communication (SCB)    :    0 :    4 :    4 :  0.00 %
DMA Channels                  :    0 :    8 :    8 :  0.00 %
Timer/Counter/PWM             :    1 :    7 :    8 : 12.50 %
UDB                           :      :      :      :        
  Macrocells                  :   21 :   11 :   32 : 65.63 %
  Unique P-terms              :   42 :   22 :   64 : 65.63 %
  Total P-terms               :   44 :      :      :        
  Datapath Cells              :    1 :    3 :    4 : 25.00 %
  Status Cells                :    2 :    2 :    4 : 50.00 %
    StatusI Registers         :    2 :      :      :        
  Control Cells               :    2 :    2 :    4 : 50.00 %
    Control Registers         :    2 :      :      :        
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    2 :    2 :  0.00 %
  8-bit IDAC                  :    0 :    2 :    2 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.143ms
Tech Mapping phase: Elapsed time ==> 0s.184ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
LED_1(0)                            : [IOP=(2)][IoId=(4)]                
LED_2(0)                            : [IOP=(2)][IoId=(5)]                
LED_3(0)                            : [IOP=(2)][IoId=(6)]                
button(0)                           : [IOP=(0)][IoId=(7)]                
\LCD_char:LCDPort(0)\               : [IOP=(0)][IoId=(0)]                
\LCD_char:LCDPort(1)\               : [IOP=(0)][IoId=(1)]                
\LCD_char:LCDPort(2)\               : [IOP=(0)][IoId=(2)]                
\LCD_char:LCDPort(3)\               : [IOP=(0)][IoId=(3)]                
\LCD_char:LCDPort(4)\               : [IOP=(0)][IoId=(4)]                
\LCD_char:LCDPort(5)\               : [IOP=(0)][IoId=(5)]                
\LCD_char:LCDPort(6)\               : [IOP=(0)][IoId=(6)]                
A(0)                                : [IOP=(2)][IoId=(2)]                
B(0)                                : [IOP=(2)][IoId=(3)]                
b_encoder(0)                        : [IOP=(2)][IoId=(1)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\t_counter:cy_m0s8_tcpwm_1\         : TCPWM_[FFB(TCPWM,0)]               

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.4476565s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.768ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0008737 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.021ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    8 :    0 :    8 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.00
                   Pterms :            5.50
               Macrocells :            2.63
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.020ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       9.50 :       5.25
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec:Net_611\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\QuadDec:Net_1251\ * \QuadDec:Net_1276\ * 
              !\QuadDec:Cnt8:CounterUDB:prevCompare\
        );
        Output = \QuadDec:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec:bQuadDec:quad_A_filt\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_25
        );
        Output = \QuadDec:bQuadDec:quad_A_filt\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec:Net_1276\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec:Cnt8:CounterUDB:status_1\ * 
              !\QuadDec:Cnt8:CounterUDB:overflow\
        );
        Output = \QuadDec:Net_1276\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=11, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec:bQuadDec:quad_B_filt\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_33
        );
        Output = \QuadDec:bQuadDec:quad_B_filt\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec:Net_530\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Net_1251\ * \QuadDec:Net_1276\ * 
              !\QuadDec:Cnt8:CounterUDB:prevCompare\
        );
        Output = \QuadDec:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec:Net_1251\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              !\QuadDec:bQuadDec:quad_A_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_0\
            + \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              \QuadDec:bQuadDec:quad_A_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_0\
            + \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\
            + \QuadDec:Net_1251_split\
        );
        Output = \QuadDec:Net_1251\ (fanout=5)
        Properties               : 
        {
        }
}

statusicell: Name =\QuadDec:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_29_digital ,
        status_3 => \QuadDec:bQuadDec:error\ ,
        status_2 => \QuadDec:Net_1260\ ,
        status_1 => \QuadDec:Net_611\ ,
        status_0 => \QuadDec:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_B_filt\ * 
              !\QuadDec:bQuadDec:error\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_B_filt\ * 
              \QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:error\ * \QuadDec:bQuadDec:state_1\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\
            + \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              \QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + \QuadDec:Net_1251\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + \QuadDec:Net_1251\ * \QuadDec:bQuadDec:quad_B_filt\ * 
              !\QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\c_register:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \c_register:control_7\ ,
        control_6 => \c_register:control_6\ ,
        control_5 => \c_register:control_5\ ,
        control_4 => \c_register:control_4\ ,
        control_3 => \c_register:control_3\ ,
        control_2 => Net_15 ,
        control_1 => Net_14 ,
        control_0 => Net_17 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec:Cnt8:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt8:CounterUDB:status_1\ * 
              !\QuadDec:Cnt8:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec:Cnt8:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec:Cnt8:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt8:CounterUDB:overflow\
        );
        Output = \QuadDec:Cnt8:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec:Cnt8:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt8:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec:Cnt8:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec:Cnt8:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt8:CounterUDB:status_1\
        );
        Output = \QuadDec:Cnt8:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec:Cnt8:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt8:CounterUDB:overflow\ * 
              !\QuadDec:Cnt8:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec:Cnt8:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec:Cnt8:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt8:CounterUDB:cmp_out_i\ * 
              !\QuadDec:Cnt8:CounterUDB:prevCompare\
        );
        Output = \QuadDec:Cnt8:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec:Net_1260\ ,
        clock => Net_29_digital ,
        status_6 => \QuadDec:Cnt8:CounterUDB:status_6\ ,
        status_5 => \QuadDec:Cnt8:CounterUDB:status_5\ ,
        status_3 => \QuadDec:Cnt8:CounterUDB:status_3\ ,
        status_2 => \QuadDec:Cnt8:CounterUDB:status_2\ ,
        status_1 => \QuadDec:Cnt8:CounterUDB:status_1\ ,
        status_0 => \QuadDec:Cnt8:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=8, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec:Net_1260\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_29_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:error\
            + !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec:Cnt8:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec:Net_1260\ * !\QuadDec:Cnt8:CounterUDB:status_1\ * 
              !\QuadDec:Cnt8:CounterUDB:overflow\
        );
        Output = \QuadDec:Cnt8:CounterUDB:reload\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec:bQuadDec:error\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + \QuadDec:bQuadDec:quad_A_filt\ * \QuadDec:bQuadDec:quad_B_filt\ * 
              !\QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec:Cnt8:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Net_1203\
        );
        Output = \QuadDec:Cnt8:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec:Net_1203\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_29_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec:Net_1260\ * \QuadDec:Net_1203\ * 
              \QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec:Cnt8:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt8:CounterUDB:control_7\ * 
              !\QuadDec:Cnt8:CounterUDB:count_stored_i\ * \QuadDec:Net_1203\
        );
        Output = \QuadDec:Cnt8:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => Net_29_digital ,
        cs_addr_2 => \QuadDec:Net_1251\ ,
        cs_addr_1 => \QuadDec:Cnt8:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec:Cnt8:CounterUDB:reload\ ,
        z0_comb => \QuadDec:Cnt8:CounterUDB:status_1\ ,
        f0_comb => \QuadDec:Cnt8:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec:Cnt8:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec:Cnt8:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec:Cnt8:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\QuadDec:Cnt8:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_29_digital ,
        control_7 => \QuadDec:Cnt8:CounterUDB:control_7\ ,
        control_6 => \QuadDec:Cnt8:CounterUDB:control_6\ ,
        control_5 => \QuadDec:Cnt8:CounterUDB:control_5\ ,
        control_4 => \QuadDec:Cnt8:CounterUDB:control_4\ ,
        control_3 => \QuadDec:Cnt8:CounterUDB:control_3\ ,
        control_2 => \QuadDec:Cnt8:CounterUDB:control_2\ ,
        control_1 => \QuadDec:Cnt8:CounterUDB:control_1\ ,
        control_0 => \QuadDec:Cnt8:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =b_isr
        PORT MAP (
            interrupt => Net_28 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =b_encoder_isr
        PORT MAP (
            interrupt => Net_43 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(19)] 
    interrupt: Name =t_isr
        PORT MAP (
            interrupt => Net_6 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 generates interrupt for logical port:
    logicalport: Name =button
        PORT MAP (
            in_clock_en => tmpOE__LED_1_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__LED_1_net_0 ,
            out_reset => zero ,
            interrupt => Net_28 );
        Properties:
        {
            drive_mode = "010"
            ibuf_enabled = "1"
            id = "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD_char:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_char:LCDPort(0)\__PA ,
        pad => \LCD_char:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD_char:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_char:LCDPort(1)\__PA ,
        pad => \LCD_char:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD_char:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_char:LCDPort(2)\__PA ,
        pad => \LCD_char:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD_char:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_char:LCDPort(3)\__PA ,
        pad => \LCD_char:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD_char:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_char:LCDPort(4)\__PA ,
        pad => \LCD_char:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD_char:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_char:LCDPort(5)\__PA ,
        pad => \LCD_char:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD_char:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_char:LCDPort(6)\__PA ,
        pad => \LCD_char:LCDPort(6)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = button(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => button(0)__PA ,
        pad => button(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 generates interrupt for logical port:
    logicalport: Name =b_encoder
        PORT MAP (
            in_clock_en => tmpOE__LED_1_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__LED_1_net_0 ,
            out_reset => zero ,
            interrupt => Net_43 );
        Properties:
        {
            drive_mode = "010"
            ibuf_enabled = "1"
            id = "199c2740-ff3c-4175-ad4f-a99201ba3df3"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=1]: 
Pin : Name = b_encoder(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => b_encoder(0)__PA ,
        pad => b_encoder(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => A(0)__PA ,
        fb => Net_25 ,
        pad => A(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => B(0)__PA ,
        fb => Net_33 ,
        pad => B(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LED_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_1(0)__PA ,
        pin_input => Net_17 ,
        pad => LED_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LED_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_2(0)__PA ,
        pin_input => Net_14 ,
        pad => LED_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_3(0)__PA ,
        pin_input => Net_15 ,
        pad => LED_3(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
Port 6 contains the following IO cells:
Port 7 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            udb_div_0 => dclk_to_genclk ,
            ff_div_11 => Net_12_ff11 );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
LPCOMP group 0: empty
SCB group 0: empty
CSD group 0: empty
CSIDAC8 group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\t_counter:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_12_ff11 ,
            capture => zero ,
            count => tmpOE__LED_1_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_8 ,
            tr_overflow => Net_7 ,
            tr_compare_match => Net_9 ,
            line => Net_10 ,
            line_compl => Net_11 ,
            interrupt => Net_6 );
        Properties:
        {
            cy_registers = ""
        }
OA group 0: empty
TEMP group 0: empty
SARADC group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_29_digital ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
IOSS group 0: empty
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                       | 
Port | Pin | Fixed |      Type |       Drive Mode |                  Name | Connections
-----+-----+-------+-----------+------------------+-----------------------+------------
   0 |   0 |     * |      NONE |         CMOS_OUT | \LCD_char:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \LCD_char:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD_char:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD_char:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD_char:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD_char:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD_char:LCDPort(6)\ | 
     |   7 |     * |   FALLING |      RES_PULL_UP |             button(0) | 
-----+-----+-------+-----------+------------------+-----------------------+------------
   2 |   1 |     * |   FALLING |      RES_PULL_UP |          b_encoder(0) | 
     |   2 |     * |      NONE |    RES_PULL_DOWN |                  A(0) | FB(Net_25)
     |   3 |     * |      NONE |    RES_PULL_DOWN |                  B(0) | FB(Net_33)
     |   4 |     * |      NONE |         CMOS_OUT |              LED_1(0) | In(Net_17)
     |   5 |     * |      NONE |         CMOS_OUT |              LED_2(0) | In(Net_14)
     |   6 |     * |      NONE |         CMOS_OUT |              LED_3(0) | In(Net_15)
---------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.055ms
Digital Placement phase: Elapsed time ==> 0s.774ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "D:\program files\Cypress\PSoC\PSoC Creator\4.4\PSoC Creator\dev\psoc4/4/route_arch-rrg.cydata" --vh2-path "Lab3_r.vh2" --pcf-path "Lab3.pco" --des-name "Lab3" --dsf-path "Lab3.dsf" --sdc-path "Lab3.sdc" --lib-path "Lab3_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.106ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.298ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.032ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Lab3_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.305ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.235ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.764ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.765ms
API generation phase: Elapsed time ==> 1s.589ms
Dependency generation phase: Elapsed time ==> 0s.019ms
Cleanup phase: Elapsed time ==> 0s.002ms
