
<!DOCTYPE html>

<html>
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

    <title>9. Marvell cnxk Crypto Poll Mode Driver &#8212; Data Plane Development Kit 23.11.0 documentation</title>
    <link rel="stylesheet" type="text/css" href="../_static/pygments.css" />
    <link rel="stylesheet" type="text/css" href="../_static/alabaster.css" />
    <link rel="stylesheet" type="text/css" href="../_static/css/custom.css" />
    <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
    <script src="../_static/jquery.js"></script>
    <script src="../_static/underscore.js"></script>
    <script src="../_static/doctools.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="10. NXP DPAA2 CAAM (DPAA2_SEC)" href="dpaa2_sec.html" />
    <link rel="prev" title="8. Chacha20-poly1305 Crypto Poll Mode Driver" href="chacha20_poly1305.html" />
   
  <link rel="stylesheet" href="../_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <section id="marvell-cnxk-crypto-poll-mode-driver">
<h1><span class="section-number">9. </span>Marvell cnxk Crypto Poll Mode Driver</h1>
<p>The cnxk crypto poll mode driver provides support for offloading
cryptographic operations to cryptographic accelerator units on the
<strong>Marvell OCTEON cnxk</strong> SoC family.</p>
<p>The cnxk crypto PMD code is organized into different sets of files.
The file names starting with cn9k and cn10k provides support for CN9XX
and CN10XX respectively. The common code between the SoCs is present
in file names starting with cnxk.</p>
<p>More information about OCTEON cnxk SoCs may be obtained from <a class="reference external" href="https://www.marvell.com">https://www.marvell.com</a></p>
<section id="supported-octeon-cnxk-socs">
<h2><span class="section-number">9.1. </span>Supported OCTEON cnxk SoCs</h2>
<ul class="simple">
<li><p>CN9XX</p></li>
<li><p>CN10XX</p></li>
</ul>
</section>
<section id="features">
<h2><span class="section-number">9.2. </span>Features</h2>
<p>The OCTEON cnxk crypto PMD has support for:</p>
<section id="symmetric-crypto-algorithms">
<h3><span class="section-number">9.2.1. </span>Symmetric Crypto Algorithms</h3>
<p>Cipher algorithms:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">RTE_CRYPTO_CIPHER_NULL</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">RTE_CRYPTO_CIPHER_3DES_CBC</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">RTE_CRYPTO_CIPHER_3DES_ECB</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">RTE_CRYPTO_CIPHER_AES_CBC</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">RTE_CRYPTO_CIPHER_AES_CTR</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">RTE_CRYPTO_CIPHER_AES_XTS</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">RTE_CRYPTO_CIPHER_DES_CBC</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">RTE_CRYPTO_CIPHER_KASUMI_F8</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">RTE_CRYPTO_CIPHER_SNOW3G_UEA2</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">RTE_CRYPTO_CIPHER_ZUC_EEA3</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">RTE_CRYPTO_CIPHER_SM4</span></code></p></li>
</ul>
<p>Hash algorithms:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">RTE_CRYPTO_AUTH_NULL</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">RTE_CRYPTO_AUTH_AES_GMAC</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">RTE_CRYPTO_AUTH_KASUMI_F9</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">RTE_CRYPTO_AUTH_MD5</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">RTE_CRYPTO_AUTH_MD5_HMAC</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">RTE_CRYPTO_AUTH_SHA1</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">RTE_CRYPTO_AUTH_SHA1_HMAC</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">RTE_CRYPTO_AUTH_SHA224</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">RTE_CRYPTO_AUTH_SHA224_HMAC</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">RTE_CRYPTO_AUTH_SHA256</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">RTE_CRYPTO_AUTH_SHA256_HMAC</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">RTE_CRYPTO_AUTH_SHA384</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">RTE_CRYPTO_AUTH_SHA384_HMAC</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">RTE_CRYPTO_AUTH_SHA512</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">RTE_CRYPTO_AUTH_SHA512_HMAC</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">RTE_CRYPTO_AUTH_SHA3_224</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">RTE_CRYPTO_AUTH_SHA3_224_HMAC</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">RTE_CRYPTO_AUTH_SHA3_256</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">RTE_CRYPTO_AUTH_SHA3_256_HMAC</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">RTE_CRYPTO_AUTH_SHA3_384</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">RTE_CRYPTO_AUTH_SHA3_384_HMAC</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">RTE_CRYPTO_AUTH_SHA3_512</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">RTE_CRYPTO_AUTH_SHA3_512_HMAC</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">RTE_CRYPTO_AUTH_SHAKE_128</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">RTE_CRYPTO_AUTH_SHAKE_256</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">RTE_CRYPTO_AUTH_SNOW3G_UIA2</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">RTE_CRYPTO_AUTH_ZUC_EIA3</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">RTE_CRYPTO_AUTH_AES_CMAC</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">RTE_CRYPTO_AUTH_SM3</span></code></p></li>
</ul>
<p>AEAD algorithms:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">RTE_CRYPTO_AEAD_AES_GCM</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">RTE_CRYPTO_AEAD_AES_CCM</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">RTE_CRYPTO_AEAD_CHACHA20_POLY1305</span></code></p></li>
</ul>
</section>
<section id="asymmetric-crypto-algorithms">
<h3><span class="section-number">9.2.2. </span>Asymmetric Crypto Algorithms</h3>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">RTE_CRYPTO_ASYM_XFORM_RSA</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">RTE_CRYPTO_ASYM_XFORM_MODEX</span></code></p></li>
</ul>
</section>
</section>
<section id="installation">
<h2><span class="section-number">9.3. </span>Installation</h2>
<p>The OCTEON cnxk crypto PMD may be compiled natively on an OCTEON cnxk platform
or cross-compiled on an x86 platform.</p>
<p>Refer to <a class="reference internal" href="../platform/cnxk.html"><span class="doc">Marvell cnxk platform guide</span></a> for instructions to build your DPDK
application.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>The OCTEON cnxk crypto PMD uses services from the kernel mode OCTEON cnxk
crypto PF driver in linux. This driver is included in the OCTEON TX SDK.</p>
</div>
</section>
<section id="initialization">
<h2><span class="section-number">9.4. </span>Initialization</h2>
<p><code class="docutils literal notranslate"><span class="pre">CN9K</span> <span class="pre">Initialization</span></code></p>
<p>List the CPT PF devices available on cn9k platform:</p>
<div class="highlight-console notranslate"><div class="highlight"><pre><span></span><span class="go">lspci -d:a0fd</span>
</pre></div>
</div>
<p><code class="docutils literal notranslate"><span class="pre">a0fd</span></code> is the CPT PF device id. You should see output similar to:</p>
<div class="highlight-console notranslate"><div class="highlight"><pre><span></span><span class="go">0002:10:00.0 Class 1080: Device 177d:a0fd</span>
</pre></div>
</div>
<p>Set <code class="docutils literal notranslate"><span class="pre">sriov_numvfs</span></code> on the CPT PF device, to create a VF:</p>
<div class="highlight-console notranslate"><div class="highlight"><pre><span></span><span class="go">echo 1 &gt; /sys/bus/pci/devices/0002:10:00.0/sriov_numvfs</span>
</pre></div>
</div>
<p>Bind the CPT VF device to the vfio_pci driver:</p>
<div class="highlight-console notranslate"><div class="highlight"><pre><span></span><span class="go">cd &lt;dpdk directory&gt;</span>
<span class="go">./usertools/dpdk-devbind.py -u 0002:10:00.1</span>
<span class="go">./usertools/dpdk-devbind.py -b vfio-pci 0002:10.00.1</span>
</pre></div>
</div>
<div class="admonition note">
<p class="admonition-title">Note</p>
<ul>
<li><p>For CN98xx SoC, it is recommended to use even and odd DBDF VFs to achieve
higher performance as even VF uses one crypto engine and odd one uses
another crypto engine.</p></li>
<li><p>Ensure that sufficient huge pages are available for your application:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>dpdk-hugepages.py --setup 4G --pagesize 512M
</pre></div>
</div>
<p>Refer to <a class="reference internal" href="../linux_gsg/sys_reqs.html#linux-gsg-hugepages"><span class="std std-ref">Use of Hugepages in the Linux Environment</span></a> for more details.</p>
</li>
</ul>
</div>
<p><code class="docutils literal notranslate"><span class="pre">CN10K</span> <span class="pre">Initialization</span></code></p>
<p>List the CPT PF devices available on cn10k platform:</p>
<div class="highlight-console notranslate"><div class="highlight"><pre><span></span><span class="go">lspci -d:a0f2</span>
</pre></div>
</div>
<p><code class="docutils literal notranslate"><span class="pre">a0f2</span></code> is the CPT PF device id. You should see output similar to:</p>
<div class="highlight-console notranslate"><div class="highlight"><pre><span></span><span class="go">0002:20:00.0 Class 1080: Device 177d:a0f2</span>
</pre></div>
</div>
<p>Set <code class="docutils literal notranslate"><span class="pre">sriov_numvfs</span></code> on the CPT PF device, to create a VF:</p>
<div class="highlight-console notranslate"><div class="highlight"><pre><span></span><span class="go">echo 1 &gt; /sys/bus/pci/devices/0002:20:00.0/sriov_numvfs</span>
</pre></div>
</div>
<p>Bind the CPT VF device to the vfio_pci driver:</p>
<div class="highlight-console notranslate"><div class="highlight"><pre><span></span><span class="go">cd &lt;dpdk directory&gt;</span>
<span class="go">./usertools/dpdk-devbind.py -u 0002:20:00.1</span>
<span class="go">./usertools/dpdk-devbind.py -b vfio-pci 0002:20:00.1</span>
</pre></div>
</div>
</section>
<section id="runtime-config-options">
<h2><span class="section-number">9.5. </span>Runtime Config Options</h2>
<ul>
<li><p><code class="docutils literal notranslate"><span class="pre">Maximum</span> <span class="pre">queue</span> <span class="pre">pairs</span> <span class="pre">limit</span></code> (default <code class="docutils literal notranslate"><span class="pre">63</span></code>)</p>
<blockquote>
<div><p>The number of maximum queue pairs supported by the device, can be limited
during runtime by using <code class="docutils literal notranslate"><span class="pre">max_qps_limit</span></code> <code class="docutils literal notranslate"><span class="pre">devargs</span></code> parameter.</p>
<p>For example:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>-a 0002:20:00.1,max_qps_limit=4
</pre></div>
</div>
<p>With the above configuration, the number of maximum queue pairs supported
by the device is limited to 4.</p>
</div></blockquote>
</li>
</ul>
</section>
<section id="debugging-options">
<h2><span class="section-number">9.6. </span>Debugging Options</h2>
<span id="table-octeon-cnxk-crypto-debug-options"></span><table class="docutils align-default" id="id5">
<caption><span class="caption-number">Table 9.1 </span><span class="caption-text">OCTEON cnxk crypto PMD debug options</span></caption>
<colgroup>
<col style="width: 4%" />
<col style="width: 17%" />
<col style="width: 79%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>#</p></th>
<th class="head"><p>Component</p></th>
<th class="head"><p>EAL log command</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>1</p></td>
<td><p>CPT</p></td>
<td><p>–log-level=’pmd.crypto.cnxk,8’</p></td>
</tr>
</tbody>
</table>
</section>
<section id="testing">
<h2><span class="section-number">9.7. </span>Testing</h2>
<p>The symmetric crypto operations on OCTEON cnxk crypto PMD may be verified by
running the test application:</p>
<p><code class="docutils literal notranslate"><span class="pre">CN9K</span></code></p>
<div class="highlight-console notranslate"><div class="highlight"><pre><span></span><span class="go">./dpdk-test</span>
<span class="go">RTE&gt;&gt;cryptodev_cn9k_autotest</span>
</pre></div>
</div>
<p><code class="docutils literal notranslate"><span class="pre">CN10K</span></code></p>
<div class="highlight-console notranslate"><div class="highlight"><pre><span></span><span class="go">./dpdk-test</span>
<span class="go">RTE&gt;&gt;cryptodev_cn10k_autotest</span>
</pre></div>
</div>
<p>The asymmetric crypto operations on OCTEON cnxk crypto PMD may be verified by
running the test application:</p>
<p><code class="docutils literal notranslate"><span class="pre">CN9K</span></code></p>
<div class="highlight-console notranslate"><div class="highlight"><pre><span></span><span class="go">./dpdk-test</span>
<span class="go">RTE&gt;&gt;cryptodev_cn9k_asym_autotest</span>
</pre></div>
</div>
<p><code class="docutils literal notranslate"><span class="pre">CN10K</span></code></p>
<div class="highlight-console notranslate"><div class="highlight"><pre><span></span><span class="go">./dpdk-test</span>
<span class="go">RTE&gt;&gt;cryptodev_cn10k_asym_autotest</span>
</pre></div>
</div>
</section>
<section id="lookaside-ipsec-support">
<h2><span class="section-number">9.8. </span>Lookaside IPsec Support</h2>
<p>The OCTEON cnxk SoCs can accelerate IPsec traffic in lookaside protocol mode,
with its <strong>cryptographic accelerator (CPT)</strong>. <code class="docutils literal notranslate"><span class="pre">OCTEON</span> <span class="pre">cnxk</span> <span class="pre">crypto</span> <span class="pre">PMD</span></code> implements
this as an <code class="docutils literal notranslate"><span class="pre">RTE_SECURITY_ACTION_TYPE_LOOKASIDE_PROTOCOL</span></code> offload.</p>
<p>Refer to <a class="reference internal" href="../prog_guide/rte_security.html"><span class="doc">Security Library</span></a> for more details on protocol offloads.</p>
<p>This feature can be tested with ipsec-secgw sample application.</p>
<section id="id1">
<h3><span class="section-number">9.8.1. </span>Supported OCTEON cnxk SoCs</h3>
<ul class="simple">
<li><p>CN9XX</p></li>
<li><p>CN10XX</p></li>
</ul>
</section>
<section id="cn9xx-features-supported">
<h3><span class="section-number">9.8.2. </span>CN9XX Features supported</h3>
<ul class="simple">
<li><p>IPv4</p></li>
<li><p>IPv6</p></li>
<li><p>ESP</p></li>
<li><p>ESN</p></li>
<li><p>Anti-replay</p></li>
<li><p>Tunnel mode</p></li>
<li><p>Transport mode(IPv4)</p></li>
<li><p>UDP Encapsulation</p></li>
<li><p>AH</p></li>
</ul>
<section id="aead-algorithms">
<h4><span class="section-number">9.8.2.1. </span>AEAD algorithms</h4>
<ul class="simple">
<li><p>AES-128/192/256-GCM</p></li>
</ul>
</section>
<section id="cipher-algorithms">
<h4><span class="section-number">9.8.2.2. </span>Cipher algorithms</h4>
<ul class="simple">
<li><p>NULL</p></li>
<li><p>AES-128/192/256-CBC</p></li>
<li><p>AES-128/192/256-CTR</p></li>
</ul>
</section>
<section id="auth-algorithms">
<h4><span class="section-number">9.8.2.3. </span>Auth algorithms</h4>
<ul class="simple">
<li><p>SHA1-HMAC</p></li>
<li><p>SHA256-128-HMAC</p></li>
<li><p>SHA384-192-HMAC</p></li>
<li><p>SHA512-256-HMAC</p></li>
<li><p>AES-XCBC-96</p></li>
<li><p>AES-GMAC</p></li>
</ul>
</section>
</section>
<section id="cn10xx-features-supported">
<h3><span class="section-number">9.8.3. </span>CN10XX Features supported</h3>
<ul class="simple">
<li><p>IPv4</p></li>
<li><p>ESP</p></li>
<li><p>ESN</p></li>
<li><p>Anti-replay</p></li>
<li><p>Tunnel mode</p></li>
<li><p>Transport mode</p></li>
<li><p>UDP Encapsulation</p></li>
<li><p>AH</p></li>
</ul>
<section id="id2">
<h4><span class="section-number">9.8.3.1. </span>AEAD algorithms</h4>
<ul class="simple">
<li><p>AES-128/192/256-GCM</p></li>
</ul>
</section>
<section id="id3">
<h4><span class="section-number">9.8.3.2. </span>Cipher algorithms</h4>
<ul class="simple">
<li><p>NULL</p></li>
<li><p>AES-128/192/256-CBC</p></li>
<li><p>AES-128/192/256-CTR</p></li>
</ul>
</section>
<section id="id4">
<h4><span class="section-number">9.8.3.3. </span>Auth algorithms</h4>
<ul class="simple">
<li><p>NULL</p></li>
<li><p>SHA1-HMAC</p></li>
<li><p>SHA256-128-HMAC</p></li>
<li><p>SHA384-192-HMAC</p></li>
<li><p>SHA512-256-HMAC</p></li>
<li><p>AES-XCBC-96</p></li>
<li><p>AES-GMAC</p></li>
</ul>
</section>
</section>
</section>
</section>


          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
            <p class="logo"><a href="../index.html">
              <img class="logo" src="../_static/DPDK_logo_vertical_rev_small.png" alt="Logo"/>
            </a></p>
<h1 class="logo"><a href="../index.html">Data Plane Development Kit</a></h1>








<h3>Navigation</h3>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../linux_gsg/index.html">Getting Started Guide for Linux</a></li>
<li class="toctree-l1"><a class="reference internal" href="../freebsd_gsg/index.html">Getting Started Guide for FreeBSD</a></li>
<li class="toctree-l1"><a class="reference internal" href="../windows_gsg/index.html">Getting Started Guide for Windows</a></li>
<li class="toctree-l1"><a class="reference internal" href="../sample_app_ug/index.html">Sample Applications User Guides</a></li>
<li class="toctree-l1"><a class="reference internal" href="../prog_guide/index.html">Programmer’s Guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../howto/index.html">HowTo Guides</a></li>
<li class="toctree-l1"><a class="reference internal" href="../tools/index.html">DPDK Tools User Guides</a></li>
<li class="toctree-l1"><a class="reference internal" href="../testpmd_app_ug/index.html">Testpmd Application User Guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../nics/index.html">Network Interface Controller Drivers</a></li>
<li class="toctree-l1"><a class="reference internal" href="../bbdevs/index.html">Baseband Device Drivers</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="index.html">Crypto Device Drivers</a></li>
<li class="toctree-l1"><a class="reference internal" href="../compressdevs/index.html">Compression Device Drivers</a></li>
<li class="toctree-l1"><a class="reference internal" href="../vdpadevs/index.html">vDPA Device Drivers</a></li>
<li class="toctree-l1"><a class="reference internal" href="../regexdevs/index.html">REGEX Device Drivers</a></li>
<li class="toctree-l1"><a class="reference internal" href="../mldevs/index.html">Machine Learning Device Driver</a></li>
<li class="toctree-l1"><a class="reference internal" href="../dmadevs/index.html">DMA Device Drivers</a></li>
<li class="toctree-l1"><a class="reference internal" href="../gpus/index.html">General-Purpose Graphics Processing Unit Drivers</a></li>
<li class="toctree-l1"><a class="reference internal" href="../eventdevs/index.html">Event Device Drivers</a></li>
<li class="toctree-l1"><a class="reference internal" href="../rawdevs/index.html">Rawdev Drivers</a></li>
<li class="toctree-l1"><a class="reference internal" href="../mempool/index.html">Mempool Device Driver</a></li>
<li class="toctree-l1"><a class="reference internal" href="../platform/index.html">Platform Specific Guides</a></li>
<li class="toctree-l1"><a class="reference internal" href="../contributing/index.html">Contributor’s Guidelines</a></li>
<li class="toctree-l1"><a class="reference internal" href="../rel_notes/index.html">Release Notes</a></li>
<li class="toctree-l1"><a class="reference internal" href="../faq/index.html">FAQ</a></li>
</ul>

<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="../index.html">Documentation overview</a><ul>
  <li><a href="index.html">Crypto Device Drivers</a><ul>
      <li>Previous: <a href="chacha20_poly1305.html" title="previous chapter"><span class="section-number">8. </span>Chacha20-poly1305 Crypto Poll Mode Driver</a></li>
      <li>Next: <a href="dpaa2_sec.html" title="next chapter"><span class="section-number">10. </span>NXP DPAA2 CAAM (DPAA2_SEC)</a></li>
  </ul></li>
  </ul></li>
</ul>
</div>
<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>$('#searchbox').show(0);</script>








        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      
      
      
      Powered by <a href="http://sphinx-doc.org/">Sphinx 4.3.2</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="../_sources/cryptodevs/cnxk.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>