#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu May 31 16:42:32 2018
# Process ID: 4372
# Current directory: C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/VHDL_designs/Final-project/SAD/vivado/SAD
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8608 C:\Users\fu\Dropbox\UNI\MASTER\1M\PSM\DIGITALE\VHDL_designs\Final-project\SAD\vivado\SAD\SAD.xpr
# Log file: C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/VHDL_designs/Final-project/SAD/vivado/SAD/vivado.log
# Journal file: C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/VHDL_designs/Final-project/SAD/vivado/SAD\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/VHDL_designs/Final-project/SAD/vivado/SAD/SAD.xpr
set_property target_language VHDL [current_project]
launch_runs synth_1 -jobs 2
wait_on_run synth_1
open_run synth_1 -name synth_1
create_clock -period 2.000 -name clk_2n -waveform {0.000 1.000} [get_ports CLK]
file mkdir C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/VHDL_designs/Final-project/SAD/vivado/SAD/SAD.srcs/constrs_1/new
close [ open C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/VHDL_designs/Final-project/SAD/vivado/SAD/SAD.srcs/constrs_1/new/clk_2n.xdc w ]
add_files -fileset constrs_1 C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/VHDL_designs/Final-project/SAD/vivado/SAD/SAD.srcs/constrs_1/new/clk_2n.xdc
set_property target_constrs_file C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/VHDL_designs/Final-project/SAD/vivado/SAD/SAD.srcs/constrs_1/new/clk_2n.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
save_constraints -force
launch_runs impl_1 -jobs 2
wait_on_run impl_1
close_design
open_run impl_1
open_run synth_1 -name synth_1
save_constraints
reset_run synth_1
reset_run impl_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
current_design impl_1
refresh_design
current_design synth_1
save_constraints -force
reset_run synth_1
reset_run impl_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
current_design impl_1
refresh_design
report_drc -name drc_1 -ruledecks {default}
current_design synth_1
report_timing_summary -file mytiming.rpt
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
