// Seed: 4245740721
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  final $clog2(39);
  ;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wand id_3;
  ;
  rnmos (-1 ^ 1, 1);
  assign id_3 = -1 != id_1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  inout wor id_8;
  input wire id_7;
  output wire id_6;
  module_0 modCall_1 (
      id_10,
      id_8,
      id_8,
      id_10
  );
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_8 = -1 < id_7 - 1;
endmodule
