

================================================================
== Vitis HLS Report for 'master_fix'
================================================================
* Date:           Tue Jul 26 15:38:44 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.40 ns|  7.574 ns|     2.81 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    24491|    24491|  0.255 ms|  0.255 ms|  24492|  24492|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                  |                                                       |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                             Instance                             |                         Module                        |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_convolution1_fix_fu_434                                       |convolution1_fix                                       |     3097|     3097|  32.209 us|  32.209 us|  3097|  3097|       no|
        |grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468  |master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2  |     1022|     1022|  10.629 us|  10.629 us|  1022|  1022|       no|
        |grp_convolution2_fix_fu_474                                       |convolution2_fix                                       |      730|      730|   7.592 us|   7.592 us|   730|   730|       no|
        |grp_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2_fu_546  |master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2  |      684|      684|   7.114 us|   7.114 us|   684|   684|       no|
        |grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_552                   |master_fix_Pipeline_VITIS_LOOP_335_1                   |        9|        9|  93.600 ns|  93.600 ns|     9|     9|       no|
        |grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_564                   |master_fix_Pipeline_VITIS_LOOP_346_3                   |       84|       84|   0.874 us|   0.874 us|    84|    84|       no|
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_301_1     |    18416|    18416|      1151|          -|          -|    16|        no|
        | + VITIS_LOOP_304_2    |     1148|     1148|        82|          -|          -|    14|        no|
        |  ++ VITIS_LOOP_308_4  |       80|       80|         5|          -|          -|    16|        no|
        |- VITIS_LOOP_322_1     |      328|      328|        82|          -|          -|     4|        no|
        | + VITIS_LOOP_325_2    |       80|       80|         5|          -|          -|    16|        no|
        |- VITIS_LOOP_341_2     |      108|      108|        27|          -|          -|     4|        no|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    481|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|  185|   30515|  26474|    -|
|Memory           |       56|    -|      91|     15|    0|
|Multiplexer      |        -|    -|       -|    657|    -|
|Register         |        -|    -|     959|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       56|  185|   31565|  27627|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       20|   84|      29|     51|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-----+-------+-------+-----+
    |                             Instance                             |                         Module                        | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-----+-------+-------+-----+
    |grp_convolution1_fix_fu_434                                       |convolution1_fix                                       |        0|   24|   5543|   4968|    0|
    |grp_convolution2_fix_fu_474                                       |convolution2_fix                                       |        0|  128|  20039|  14422|    0|
    |dadd_64ns_64ns_64_7_full_dsp_1_U335                               |dadd_64ns_64ns_64_7_full_dsp_1                         |        0|    3|    630|   1141|    0|
    |dexp_64ns_64ns_64_18_full_dsp_1_U336                              |dexp_64ns_64ns_64_18_full_dsp_1                        |        0|   26|   1549|   2599|    0|
    |grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468  |master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2  |        0|    0|    705|    727|    0|
    |grp_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2_fu_546  |master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2  |        0|    0|    401|    446|    0|
    |grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_552                   |master_fix_Pipeline_VITIS_LOOP_335_1                   |        0|    0|    853|   1883|    0|
    |grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_564                   |master_fix_Pipeline_VITIS_LOOP_346_3                   |        0|    0|    421|    110|    0|
    |mul_19s_35ns_54_2_1_U339                                          |mul_19s_35ns_54_2_1                                    |        0|    2|    187|     69|    0|
    |mul_21s_35ns_55_2_1_U337                                          |mul_21s_35ns_55_2_1                                    |        0|    2|    187|     69|    0|
    |mux_42_36_1_1_x_U338                                              |mux_42_36_1_1_x                                        |        0|    0|      0|     20|    0|
    |mux_42_64_1_1_U340                                                |mux_42_64_1_1                                          |        0|    0|      0|     20|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                             |                                                       |        0|  185|  30515|  26474|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |      Module     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |conv1_U            |conv1            |       16|   0|   0|    0|  3072|   35|     1|       107520|
    |conv2_0_U          |conv2_0          |        2|   0|   0|    0|   672|   35|     1|        23520|
    |den1_V_0_U         |den1_V_0         |        0|  70|   9|    0|    16|   35|     1|          560|
    |firstDense_f_V_U   |firstDense_f_V   |        6|   0|   0|    0|  3584|   21|     1|        75264|
    |max1_V_0_U         |max1_V_0         |       30|   0|   0|    0|   336|   35|     1|        11760|
    |max2_V_0_U         |max2_V_0         |        1|   0|   0|    0|   224|   35|     1|         7840|
    |secondDense_f_V_U  |secondDense_f_V  |        1|   0|   0|    0|    64|   19|     1|         1216|
    |thirdBias_f_V_U    |thirdBias_f_V    |        0|  21|   6|    0|    16|   21|     1|          336|
    +-------------------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                 |       56|  91|  15|    0|  7984|  236|     8|       228016|
    +-------------------+-----------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln1169_fu_740_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln1171_1_fu_920_p2  |         +|   0|  0|  14|           6|           6|
    |add_ln1171_2_fu_730_p2  |         +|   0|  0|  12|          12|          12|
    |add_ln1171_fu_664_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln301_fu_645_p2     |         +|   0|  0|  13|           5|           1|
    |add_ln304_fu_691_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln308_fu_756_p2     |         +|   0|  0|  13|           5|           1|
    |add_ln322_fu_865_p2     |         +|   0|  0|  11|           3|           1|
    |add_ln325_fu_936_p2     |         +|   0|  0|  13|           5|           1|
    |add_ln341_fu_1072_p2    |         +|   0|  0|  11|           3|           1|
    |add_ln415_1_fu_838_p2   |         +|   0|  0|  43|          36|          36|
    |add_ln415_fu_1045_p2    |         +|   0|  0|  43|          36|          36|
    |ret_V_2_fu_993_p2       |         +|   0|  0|  62|          55|          55|
    |ret_V_fu_786_p2         |         +|   0|  0|  62|          55|          55|
    |sub_ln1171_fu_633_p2    |         -|   0|  0|  15|           8|           8|
    |and_ln412_1_fu_828_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln412_fu_1035_p2    |       and|   0|  0|   2|           1|           1|
    |icmp_ln301_fu_639_p2    |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln304_fu_685_p2    |      icmp|   0|  0|   9|           4|           3|
    |icmp_ln308_fu_750_p2    |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln322_fu_859_p2    |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln325_fu_930_p2    |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln341_fu_1066_p2   |      icmp|   0|  0|   9|           3|           4|
    |r_1_fu_817_p2           |      icmp|   0|  0|  13|          18|           1|
    |r_fu_1024_p2            |      icmp|   0|  0|  13|          18|           1|
    |or_ln412_1_fu_822_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln412_fu_1029_p2     |        or|   0|  0|   2|           1|           1|
    |den1_V_0_d0             |    select|   0|  0|  35|           1|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 481|         315|         266|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |add_i_i_i_lcssa_lcssa7_i_reg_380  |    9|          2|   36|         72|
    |ap_NS_fsm                         |  229|         53|    1|         53|
    |conv1_address0                    |   14|          3|   12|         36|
    |conv1_ce0                         |   14|          3|    1|          3|
    |conv1_ce1                         |    9|          2|    1|          2|
    |conv1_ce2                         |    9|          2|    1|          2|
    |conv1_we0                         |    9|          2|    1|          2|
    |conv2_0_address0                  |   14|          3|   10|         30|
    |conv2_0_ce0                       |   14|          3|    1|          3|
    |conv2_0_we0                       |    9|          2|    1|          2|
    |d_1_fu_272                        |    9|          2|    3|          6|
    |d_fu_232                          |    9|          2|    5|         10|
    |den1_V_0_address0                 |   14|          3|    4|         12|
    |den2_V_0_0_reg_424                |    9|          2|   36|         72|
    |grp_fu_579_ce                     |    9|          2|    1|          2|
    |grp_fu_579_p1                     |   14|          3|   64|        192|
    |h_reg_390                         |    9|          2|    5|         10|
    |i_2_reg_369                       |    9|          2|    4|          8|
    |i_4_reg_413                       |    9|          2|    5|         10|
    |i_fu_296                          |    9|          2|    3|          6|
    |lhs_2_reg_401                     |    9|          2|   36|         72|
    |max1_V_0_address0                 |   14|          3|    9|         27|
    |max1_V_0_ce0                      |   14|          3|    1|          3|
    |max1_V_0_ce1                      |    9|          2|    1|          2|
    |max1_V_0_ce10                     |    9|          2|    1|          2|
    |max1_V_0_ce11                     |    9|          2|    1|          2|
    |max1_V_0_ce12                     |    9|          2|    1|          2|
    |max1_V_0_ce13                     |    9|          2|    1|          2|
    |max1_V_0_ce14                     |    9|          2|    1|          2|
    |max1_V_0_ce15                     |    9|          2|    1|          2|
    |max1_V_0_ce2                      |    9|          2|    1|          2|
    |max1_V_0_ce3                      |    9|          2|    1|          2|
    |max1_V_0_ce4                      |    9|          2|    1|          2|
    |max1_V_0_ce5                      |    9|          2|    1|          2|
    |max1_V_0_ce6                      |    9|          2|    1|          2|
    |max1_V_0_ce7                      |    9|          2|    1|          2|
    |max1_V_0_ce8                      |    9|          2|    1|          2|
    |max1_V_0_ce9                      |    9|          2|    1|          2|
    |max1_V_0_we0                      |    9|          2|    1|          2|
    |max2_V_0_address0                 |   14|          3|    8|         24|
    |max2_V_0_ce0                      |   14|          3|    1|          3|
    |max2_V_0_we0                      |    9|          2|    1|          2|
    |sum_fu_292                        |    9|          2|   64|        128|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  657|        147|  331|        824|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                     | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_i_i_i_lcssa_lcssa7_i_reg_380                                               |  36|   0|   36|          0|
    |add_ln301_reg_1140                                                             |   5|   0|    5|          0|
    |add_ln304_reg_1204                                                             |   4|   0|    4|          0|
    |add_ln308_reg_1222                                                             |   5|   0|    5|          0|
    |add_ln322_reg_1274                                                             |   3|   0|    3|          0|
    |add_ln325_reg_1326                                                             |   5|   0|    5|          0|
    |ap_CS_fsm                                                                      |  52|   0|   52|          0|
    |d_1_fu_272                                                                     |   3|   0|    3|          0|
    |d_fu_232                                                                       |   5|   0|    5|          0|
    |den1_V_0_addr_reg_1150                                                         |   4|   0|    4|          0|
    |den2_V_0_0_reg_424                                                             |  36|   0|   36|          0|
    |den2_V_0_3_1_fu_280                                                            |  36|   0|   36|          0|
    |den2_V_0_3_2_fu_284                                                            |  36|   0|   36|          0|
    |den2_V_0_3_3_fu_288                                                            |  36|   0|   36|          0|
    |den2_V_0_3_fu_276                                                              |  36|   0|   36|          0|
    |firstDense_f_V_load_reg_1232                                                   |  21|   0|   21|          0|
    |grp_convolution1_fix_fu_434_ap_start_reg                                       |   1|   0|    1|          0|
    |grp_convolution2_fix_fu_474_ap_start_reg                                       |   1|   0|    1|          0|
    |grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_ap_start_reg  |   1|   0|    1|          0|
    |grp_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2_fu_546_ap_start_reg  |   1|   0|    1|          0|
    |grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_552_ap_start_reg                   |   1|   0|    1|          0|
    |grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_564_ap_start_reg                   |   1|   0|    1|          0|
    |h_reg_390                                                                      |   5|   0|    5|          0|
    |i_2_reg_369                                                                    |   4|   0|    4|          0|
    |i_4_reg_413                                                                    |   5|   0|    5|          0|
    |i_fu_296                                                                       |   3|   0|    3|          0|
    |lhs_2_reg_401                                                                  |  36|   0|   36|          0|
    |r_V_2_reg_1227                                                                 |  35|   0|   35|          0|
    |r_V_4_reg_1247                                                                 |  55|   0|   55|          0|
    |r_V_5_reg_1356                                                                 |  54|   0|   54|          0|
    |r_V_reg_1336                                                                   |  35|   0|   35|          0|
    |reg_589                                                                        |  64|   0|   64|          0|
    |secondDense_f_V_load_reg_1341                                                  |  19|   0|   19|          0|
    |sub_ln1171_reg_1132                                                            |   7|   0|    8|          1|
    |sum_1_reg_1397                                                                 |  64|   0|   64|          0|
    |sum_fu_292                                                                     |  64|   0|   64|          0|
    |tmp_16_cast_reg_1266                                                           |   2|   0|    6|          4|
    |tmp_18_cast_reg_1191                                                           |   8|   0|   12|          4|
    |tmp_1_reg_1392                                                                 |  64|   0|   64|          0|
    |tmp_3_reg_1196                                                                 |   4|   0|    8|          4|
    |tmp_5_reg_1387                                                                 |  64|   0|   64|          0|
    |trunc_ln1171_1_reg_1262                                                        |   2|   0|    2|          0|
    |trunc_ln727_1_reg_1252                                                         |  18|   0|   18|          0|
    |trunc_ln727_reg_1362                                                           |  18|   0|   18|          0|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                          | 959|   0|  972|         13|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|    master_fix|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|    master_fix|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|    master_fix|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|    master_fix|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|    master_fix|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|    master_fix|  return value|
|input_r_address0  |  out|    9|   ap_memory|       input_r|         array|
|input_r_ce0       |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0        |   in|   16|   ap_memory|       input_r|         array|
|out_r_address0    |  out|    2|   ap_memory|         out_r|         array|
|out_r_ce0         |  out|    1|   ap_memory|         out_r|         array|
|out_r_we0         |  out|    1|   ap_memory|         out_r|         array|
|out_r_d0          |  out|   32|   ap_memory|         out_r|         array|
+------------------+-----+-----+------------+--------------+--------------+

