#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xd4e3d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xd1b320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xd22e70 .functor NOT 1, L_0xd79a70, C4<0>, C4<0>, C4<0>;
L_0xd79850 .functor XOR 2, L_0xd796f0, L_0xd797b0, C4<00>, C4<00>;
L_0xd79960 .functor XOR 2, L_0xd79850, L_0xd798c0, C4<00>, C4<00>;
v0xd76110_0 .net *"_ivl_10", 1 0, L_0xd798c0;  1 drivers
v0xd76210_0 .net *"_ivl_12", 1 0, L_0xd79960;  1 drivers
v0xd762f0_0 .net *"_ivl_2", 1 0, L_0xd79630;  1 drivers
v0xd763b0_0 .net *"_ivl_4", 1 0, L_0xd796f0;  1 drivers
v0xd76490_0 .net *"_ivl_6", 1 0, L_0xd797b0;  1 drivers
v0xd765c0_0 .net *"_ivl_8", 1 0, L_0xd79850;  1 drivers
v0xd766a0_0 .net "a", 0 0, v0xd74090_0;  1 drivers
v0xd76740_0 .net "b", 0 0, v0xd74130_0;  1 drivers
v0xd767e0_0 .net "c", 0 0, v0xd741d0_0;  1 drivers
v0xd76880_0 .var "clk", 0 0;
v0xd76920_0 .net "d", 0 0, v0xd74310_0;  1 drivers
v0xd769c0_0 .net "out_pos_dut", 0 0, L_0xd794a0;  1 drivers
v0xd76a60_0 .net "out_pos_ref", 0 0, L_0xd780a0;  1 drivers
v0xd76b00_0 .net "out_sop_dut", 0 0, L_0xd78910;  1 drivers
v0xd76ba0_0 .net "out_sop_ref", 0 0, L_0xd4f8e0;  1 drivers
v0xd76c40_0 .var/2u "stats1", 223 0;
v0xd76ce0_0 .var/2u "strobe", 0 0;
v0xd76e90_0 .net "tb_match", 0 0, L_0xd79a70;  1 drivers
v0xd76f60_0 .net "tb_mismatch", 0 0, L_0xd22e70;  1 drivers
v0xd77000_0 .net "wavedrom_enable", 0 0, v0xd745e0_0;  1 drivers
v0xd770d0_0 .net "wavedrom_title", 511 0, v0xd74680_0;  1 drivers
L_0xd79630 .concat [ 1 1 0 0], L_0xd780a0, L_0xd4f8e0;
L_0xd796f0 .concat [ 1 1 0 0], L_0xd780a0, L_0xd4f8e0;
L_0xd797b0 .concat [ 1 1 0 0], L_0xd794a0, L_0xd78910;
L_0xd798c0 .concat [ 1 1 0 0], L_0xd780a0, L_0xd4f8e0;
L_0xd79a70 .cmp/eeq 2, L_0xd79630, L_0xd79960;
S_0xd1fba0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xd1b320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xd23250 .functor AND 1, v0xd741d0_0, v0xd74310_0, C4<1>, C4<1>;
L_0xd23630 .functor NOT 1, v0xd74090_0, C4<0>, C4<0>, C4<0>;
L_0xd23a10 .functor NOT 1, v0xd74130_0, C4<0>, C4<0>, C4<0>;
L_0xd23c90 .functor AND 1, L_0xd23630, L_0xd23a10, C4<1>, C4<1>;
L_0xd3b660 .functor AND 1, L_0xd23c90, v0xd741d0_0, C4<1>, C4<1>;
L_0xd4f8e0 .functor OR 1, L_0xd23250, L_0xd3b660, C4<0>, C4<0>;
L_0xd77520 .functor NOT 1, v0xd74130_0, C4<0>, C4<0>, C4<0>;
L_0xd77590 .functor OR 1, L_0xd77520, v0xd74310_0, C4<0>, C4<0>;
L_0xd776a0 .functor AND 1, v0xd741d0_0, L_0xd77590, C4<1>, C4<1>;
L_0xd77760 .functor NOT 1, v0xd74090_0, C4<0>, C4<0>, C4<0>;
L_0xd77830 .functor OR 1, L_0xd77760, v0xd74130_0, C4<0>, C4<0>;
L_0xd778a0 .functor AND 1, L_0xd776a0, L_0xd77830, C4<1>, C4<1>;
L_0xd77a20 .functor NOT 1, v0xd74130_0, C4<0>, C4<0>, C4<0>;
L_0xd77a90 .functor OR 1, L_0xd77a20, v0xd74310_0, C4<0>, C4<0>;
L_0xd779b0 .functor AND 1, v0xd741d0_0, L_0xd77a90, C4<1>, C4<1>;
L_0xd77c20 .functor NOT 1, v0xd74090_0, C4<0>, C4<0>, C4<0>;
L_0xd77d20 .functor OR 1, L_0xd77c20, v0xd74310_0, C4<0>, C4<0>;
L_0xd77de0 .functor AND 1, L_0xd779b0, L_0xd77d20, C4<1>, C4<1>;
L_0xd77f90 .functor XNOR 1, L_0xd778a0, L_0xd77de0, C4<0>, C4<0>;
v0xd227a0_0 .net *"_ivl_0", 0 0, L_0xd23250;  1 drivers
v0xd22ba0_0 .net *"_ivl_12", 0 0, L_0xd77520;  1 drivers
v0xd22f80_0 .net *"_ivl_14", 0 0, L_0xd77590;  1 drivers
v0xd23360_0 .net *"_ivl_16", 0 0, L_0xd776a0;  1 drivers
v0xd23740_0 .net *"_ivl_18", 0 0, L_0xd77760;  1 drivers
v0xd23b20_0 .net *"_ivl_2", 0 0, L_0xd23630;  1 drivers
v0xd23da0_0 .net *"_ivl_20", 0 0, L_0xd77830;  1 drivers
v0xd72600_0 .net *"_ivl_24", 0 0, L_0xd77a20;  1 drivers
v0xd726e0_0 .net *"_ivl_26", 0 0, L_0xd77a90;  1 drivers
v0xd727c0_0 .net *"_ivl_28", 0 0, L_0xd779b0;  1 drivers
v0xd728a0_0 .net *"_ivl_30", 0 0, L_0xd77c20;  1 drivers
v0xd72980_0 .net *"_ivl_32", 0 0, L_0xd77d20;  1 drivers
v0xd72a60_0 .net *"_ivl_36", 0 0, L_0xd77f90;  1 drivers
L_0x7fbc12f4b018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xd72b20_0 .net *"_ivl_38", 0 0, L_0x7fbc12f4b018;  1 drivers
v0xd72c00_0 .net *"_ivl_4", 0 0, L_0xd23a10;  1 drivers
v0xd72ce0_0 .net *"_ivl_6", 0 0, L_0xd23c90;  1 drivers
v0xd72dc0_0 .net *"_ivl_8", 0 0, L_0xd3b660;  1 drivers
v0xd72ea0_0 .net "a", 0 0, v0xd74090_0;  alias, 1 drivers
v0xd72f60_0 .net "b", 0 0, v0xd74130_0;  alias, 1 drivers
v0xd73020_0 .net "c", 0 0, v0xd741d0_0;  alias, 1 drivers
v0xd730e0_0 .net "d", 0 0, v0xd74310_0;  alias, 1 drivers
v0xd731a0_0 .net "out_pos", 0 0, L_0xd780a0;  alias, 1 drivers
v0xd73260_0 .net "out_sop", 0 0, L_0xd4f8e0;  alias, 1 drivers
v0xd73320_0 .net "pos0", 0 0, L_0xd778a0;  1 drivers
v0xd733e0_0 .net "pos1", 0 0, L_0xd77de0;  1 drivers
L_0xd780a0 .functor MUXZ 1, L_0x7fbc12f4b018, L_0xd778a0, L_0xd77f90, C4<>;
S_0xd73560 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xd1b320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xd74090_0 .var "a", 0 0;
v0xd74130_0 .var "b", 0 0;
v0xd741d0_0 .var "c", 0 0;
v0xd74270_0 .net "clk", 0 0, v0xd76880_0;  1 drivers
v0xd74310_0 .var "d", 0 0;
v0xd74400_0 .var/2u "fail", 0 0;
v0xd744a0_0 .var/2u "fail1", 0 0;
v0xd74540_0 .net "tb_match", 0 0, L_0xd79a70;  alias, 1 drivers
v0xd745e0_0 .var "wavedrom_enable", 0 0;
v0xd74680_0 .var "wavedrom_title", 511 0;
E_0xd2ef20/0 .event negedge, v0xd74270_0;
E_0xd2ef20/1 .event posedge, v0xd74270_0;
E_0xd2ef20 .event/or E_0xd2ef20/0, E_0xd2ef20/1;
S_0xd73890 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xd73560;
 .timescale -12 -12;
v0xd73ad0_0 .var/2s "i", 31 0;
E_0xd2edc0 .event posedge, v0xd74270_0;
S_0xd73bd0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xd73560;
 .timescale -12 -12;
v0xd73dd0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xd73eb0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xd73560;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xd74860 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xd1b320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xd78250 .functor AND 1, v0xd741d0_0, v0xd74310_0, C4<1>, C4<1>;
L_0xd78500 .functor NOT 1, v0xd74090_0, C4<0>, C4<0>, C4<0>;
L_0xd78590 .functor NOT 1, v0xd74130_0, C4<0>, C4<0>, C4<0>;
L_0xd78710 .functor AND 1, L_0xd78500, L_0xd78590, C4<1>, C4<1>;
L_0xd78850 .functor AND 1, L_0xd78710, v0xd741d0_0, C4<1>, C4<1>;
L_0xd78910 .functor OR 1, L_0xd78250, L_0xd78850, C4<0>, C4<0>;
L_0xd78ab0 .functor NOT 1, v0xd74130_0, C4<0>, C4<0>, C4<0>;
L_0xd78b20 .functor OR 1, L_0xd78ab0, v0xd74310_0, C4<0>, C4<0>;
L_0xd78c30 .functor NOT 1, v0xd74090_0, C4<0>, C4<0>, C4<0>;
L_0xd78db0 .functor OR 1, L_0xd78c30, v0xd74130_0, C4<0>, C4<0>;
L_0xd78ed0 .functor AND 1, v0xd741d0_0, L_0xd78b20, C4<1>, C4<1>;
RS_0x7fbc12f94af8 .resolv tri, L_0xd78db0, L_0xd79130;
L_0xd78f40 .functor AND 1, L_0xd78ed0, RS_0x7fbc12f94af8, C4<1>, C4<1>;
L_0xd790c0 .functor NOT 1, v0xd74090_0, C4<0>, C4<0>, C4<0>;
L_0xd79130 .functor OR 1, L_0xd790c0, v0xd74310_0, C4<0>, C4<0>;
L_0xd79050 .functor AND 1, v0xd741d0_0, L_0xd78b20, C4<1>, C4<1>;
L_0xd79290 .functor AND 1, L_0xd79050, RS_0x7fbc12f94af8, C4<1>, C4<1>;
L_0xd793e0 .functor XNOR 1, L_0xd78f40, L_0xd79290, C4<0>, C4<0>;
v0xd74a20_0 .net *"_ivl_12", 0 0, L_0xd78ab0;  1 drivers
v0xd74b00_0 .net *"_ivl_16", 0 0, L_0xd78c30;  1 drivers
v0xd74be0_0 .net *"_ivl_2", 0 0, L_0xd78500;  1 drivers
v0xd74cd0_0 .net *"_ivl_20", 0 0, L_0xd78ed0;  1 drivers
v0xd74db0_0 .net *"_ivl_24", 0 0, L_0xd790c0;  1 drivers
v0xd74ee0_0 .net *"_ivl_28", 0 0, L_0xd79050;  1 drivers
v0xd74fc0_0 .net *"_ivl_32", 0 0, L_0xd793e0;  1 drivers
L_0x7fbc12f4b060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xd75080_0 .net *"_ivl_34", 0 0, L_0x7fbc12f4b060;  1 drivers
v0xd75160_0 .net *"_ivl_4", 0 0, L_0xd78590;  1 drivers
v0xd752d0_0 .net *"_ivl_6", 0 0, L_0xd78710;  1 drivers
v0xd753b0_0 .net "a", 0 0, v0xd74090_0;  alias, 1 drivers
v0xd75450_0 .net "b", 0 0, v0xd74130_0;  alias, 1 drivers
v0xd75540_0 .net "c", 0 0, v0xd741d0_0;  alias, 1 drivers
v0xd75630_0 .net "d", 0 0, v0xd74310_0;  alias, 1 drivers
v0xd75720_0 .net "intermediate_pos1", 0 0, L_0xd78b20;  1 drivers
v0xd757e0_0 .net8 "intermediate_pos2", 0 0, RS_0x7fbc12f94af8;  2 drivers
v0xd758a0_0 .net "intermediate_sop1", 0 0, L_0xd78250;  1 drivers
v0xd75a70_0 .net "intermediate_sop2", 0 0, L_0xd78850;  1 drivers
v0xd75b30_0 .net "out_pos", 0 0, L_0xd794a0;  alias, 1 drivers
v0xd75bf0_0 .net "out_sop", 0 0, L_0xd78910;  alias, 1 drivers
v0xd75cb0_0 .net "pos0", 0 0, L_0xd78f40;  1 drivers
v0xd75d70_0 .net "pos1", 0 0, L_0xd79290;  1 drivers
L_0xd794a0 .functor MUXZ 1, L_0x7fbc12f4b060, L_0xd78f40, L_0xd793e0, C4<>;
S_0xd75ef0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xd1b320;
 .timescale -12 -12;
E_0xd179f0 .event anyedge, v0xd76ce0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd76ce0_0;
    %nor/r;
    %assign/vec4 v0xd76ce0_0, 0;
    %wait E_0xd179f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd73560;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd74400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd744a0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xd73560;
T_4 ;
    %wait E_0xd2ef20;
    %load/vec4 v0xd74540_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd74400_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xd73560;
T_5 ;
    %wait E_0xd2edc0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd74310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd741d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd74130_0, 0;
    %assign/vec4 v0xd74090_0, 0;
    %wait E_0xd2edc0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd74310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd741d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd74130_0, 0;
    %assign/vec4 v0xd74090_0, 0;
    %wait E_0xd2edc0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd74310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd741d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd74130_0, 0;
    %assign/vec4 v0xd74090_0, 0;
    %wait E_0xd2edc0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd74310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd741d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd74130_0, 0;
    %assign/vec4 v0xd74090_0, 0;
    %wait E_0xd2edc0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd74310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd741d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd74130_0, 0;
    %assign/vec4 v0xd74090_0, 0;
    %wait E_0xd2edc0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd74310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd741d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd74130_0, 0;
    %assign/vec4 v0xd74090_0, 0;
    %wait E_0xd2edc0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd74310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd741d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd74130_0, 0;
    %assign/vec4 v0xd74090_0, 0;
    %wait E_0xd2edc0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd74310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd741d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd74130_0, 0;
    %assign/vec4 v0xd74090_0, 0;
    %wait E_0xd2edc0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd74310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd741d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd74130_0, 0;
    %assign/vec4 v0xd74090_0, 0;
    %wait E_0xd2edc0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd74310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd741d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd74130_0, 0;
    %assign/vec4 v0xd74090_0, 0;
    %wait E_0xd2edc0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd74310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd741d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd74130_0, 0;
    %assign/vec4 v0xd74090_0, 0;
    %wait E_0xd2edc0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd74310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd741d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd74130_0, 0;
    %assign/vec4 v0xd74090_0, 0;
    %wait E_0xd2edc0;
    %load/vec4 v0xd74400_0;
    %store/vec4 v0xd744a0_0, 0, 1;
    %fork t_1, S_0xd73890;
    %jmp t_0;
    .scope S_0xd73890;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd73ad0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xd73ad0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xd2edc0;
    %load/vec4 v0xd73ad0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xd74310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd741d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd74130_0, 0;
    %assign/vec4 v0xd74090_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd73ad0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xd73ad0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xd73560;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd2ef20;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xd74310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd741d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd74130_0, 0;
    %assign/vec4 v0xd74090_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xd74400_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xd744a0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xd1b320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd76880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd76ce0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xd1b320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xd76880_0;
    %inv;
    %store/vec4 v0xd76880_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xd1b320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd74270_0, v0xd76f60_0, v0xd766a0_0, v0xd76740_0, v0xd767e0_0, v0xd76920_0, v0xd76ba0_0, v0xd76b00_0, v0xd76a60_0, v0xd769c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xd1b320;
T_9 ;
    %load/vec4 v0xd76c40_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xd76c40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd76c40_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xd76c40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xd76c40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd76c40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xd76c40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd76c40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd76c40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd76c40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xd1b320;
T_10 ;
    %wait E_0xd2ef20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd76c40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd76c40_0, 4, 32;
    %load/vec4 v0xd76e90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xd76c40_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd76c40_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd76c40_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd76c40_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xd76ba0_0;
    %load/vec4 v0xd76ba0_0;
    %load/vec4 v0xd76b00_0;
    %xor;
    %load/vec4 v0xd76ba0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xd76c40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd76c40_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xd76c40_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd76c40_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xd76a60_0;
    %load/vec4 v0xd76a60_0;
    %load/vec4 v0xd769c0_0;
    %xor;
    %load/vec4 v0xd76a60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xd76c40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd76c40_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xd76c40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd76c40_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/machine/ece241_2013_q2/iter0/response4/top_module.sv";
