{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.2 Build 178 01/19/2005 Service Pack 1 SJ Full Version " "Info: Version 4.2 Build 178 01/19/2005 Service Pack 1 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 16 16:59:09 2014 " "Info: Processing started: Wed Apr 16 16:59:09 2014" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --import_settings_files=off --export_settings_files=off TEST_ON_Memory_Unit_1Byte -c TEST_ON_Memory_Unit_1Byte --timing_analysis_only " "Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off TEST_ON_Memory_Unit_1Byte -c TEST_ON_Memory_Unit_1Byte --timing_analysis_only" {  } {  } 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "T2 " "Info: Assuming node \"T2\" is an undefined clock" {  } { { "the_cache.bdf" "" { Schematic "F:/ComputerOrganizationExperiment/Lesson4/the_cache.bdf" { { 408 -512 -344 424 "T2" "" } } } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "T2" } } } }  } 0}  } {  } 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "counter_quanternary:inst6\|inst " "Info: Detected ripple clock \"counter_quanternary:inst6\|inst\" as buffer" {  } { { "counter_quanternary.bdf" "" { Schematic "F:/ComputerOrganizationExperiment/Lesson4/counter_quanternary.bdf" { { 200 280 344 280 "inst" "" } } } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "counter_quanternary:inst6\|inst" } } } }  } 0}  } {  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "T2 register register counter_quanternary:inst6\|inst5 counter_quanternary:inst6\|inst5 275.03 MHz Internal " "Info: Clock \"T2\" Internal fmax is restricted to 275.03 MHz between source register \"counter_quanternary:inst6\|inst5\" and destination register \"counter_quanternary:inst6\|inst5\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.027 ns + Longest register register " "Info: + Longest register to register delay is 1.027 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_quanternary:inst6\|inst5 1 REG LC_X2_Y15_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y15_N2; Fanout = 2; REG Node = 'counter_quanternary:inst6\|inst5'" {  } { { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "" { counter_quanternary:inst6|inst5 } "NODE_NAME" } "" } } { "counter_quanternary.bdf" "" { Schematic "F:/ComputerOrganizationExperiment/Lesson4/counter_quanternary.bdf" { { 200 432 496 280 "inst5" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.549 ns) + CELL(0.478 ns) 1.027 ns counter_quanternary:inst6\|inst5 2 REG LC_X2_Y15_N2 2 " "Info: 2: + IC(0.549 ns) + CELL(0.478 ns) = 1.027 ns; Loc. = LC_X2_Y15_N2; Fanout = 2; REG Node = 'counter_quanternary:inst6\|inst5'" {  } { { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "1.027 ns" { counter_quanternary:inst6|inst5 counter_quanternary:inst6|inst5 } "NODE_NAME" } "" } } { "counter_quanternary.bdf" "" { Schematic "F:/ComputerOrganizationExperiment/Lesson4/counter_quanternary.bdf" { { 200 432 496 280 "inst5" "" } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.478 ns 46.54 % " "Info: Total cell delay = 0.478 ns ( 46.54 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.549 ns 53.46 % " "Info: Total interconnect delay = 0.549 ns ( 53.46 % )" {  } {  } 0}  } { { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "1.027 ns" { counter_quanternary:inst6|inst5 counter_quanternary:inst6|inst5 } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "1.027 ns" { counter_quanternary:inst6|inst5 counter_quanternary:inst6|inst5 } { 0.000ns 0.549ns } { 0.000ns 0.478ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T2 destination 9.255 ns + Shortest register " "Info: + Shortest clock path from clock \"T2\" to destination register is 9.255 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns T2 1 CLK PIN_63 2 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_63; Fanout = 2; CLK Node = 'T2'" {  } { { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "" { T2 } "NODE_NAME" } "" } } { "the_cache.bdf" "" { Schematic "F:/ComputerOrganizationExperiment/Lesson4/the_cache.bdf" { { 408 -512 -344 424 "T2" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(5.550 ns) + CELL(0.935 ns) 7.960 ns counter_quanternary:inst6\|inst 2 REG LC_X2_Y15_N5 3 " "Info: 2: + IC(5.550 ns) + CELL(0.935 ns) = 7.960 ns; Loc. = LC_X2_Y15_N5; Fanout = 3; REG Node = 'counter_quanternary:inst6\|inst'" {  } { { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "6.485 ns" { T2 counter_quanternary:inst6|inst } "NODE_NAME" } "" } } { "counter_quanternary.bdf" "" { Schematic "F:/ComputerOrganizationExperiment/Lesson4/counter_quanternary.bdf" { { 200 280 344 280 "inst" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.711 ns) 9.255 ns counter_quanternary:inst6\|inst5 3 REG LC_X2_Y15_N2 2 " "Info: 3: + IC(0.584 ns) + CELL(0.711 ns) = 9.255 ns; Loc. = LC_X2_Y15_N2; Fanout = 2; REG Node = 'counter_quanternary:inst6\|inst5'" {  } { { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "1.295 ns" { counter_quanternary:inst6|inst counter_quanternary:inst6|inst5 } "NODE_NAME" } "" } } { "counter_quanternary.bdf" "" { Schematic "F:/ComputerOrganizationExperiment/Lesson4/counter_quanternary.bdf" { { 200 432 496 280 "inst5" "" } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.121 ns 33.72 % " "Info: Total cell delay = 3.121 ns ( 33.72 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.134 ns 66.28 % " "Info: Total interconnect delay = 6.134 ns ( 66.28 % )" {  } {  } 0}  } { { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "9.255 ns" { T2 counter_quanternary:inst6|inst counter_quanternary:inst6|inst5 } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "9.255 ns" { T2 T2~out0 counter_quanternary:inst6|inst counter_quanternary:inst6|inst5 } { 0.000ns 0.000ns 5.550ns 0.584ns } { 0.000ns 1.475ns 0.935ns 0.711ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T2 source 9.255 ns - Longest register " "Info: - Longest clock path from clock \"T2\" to source register is 9.255 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns T2 1 CLK PIN_63 2 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_63; Fanout = 2; CLK Node = 'T2'" {  } { { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "" { T2 } "NODE_NAME" } "" } } { "the_cache.bdf" "" { Schematic "F:/ComputerOrganizationExperiment/Lesson4/the_cache.bdf" { { 408 -512 -344 424 "T2" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(5.550 ns) + CELL(0.935 ns) 7.960 ns counter_quanternary:inst6\|inst 2 REG LC_X2_Y15_N5 3 " "Info: 2: + IC(5.550 ns) + CELL(0.935 ns) = 7.960 ns; Loc. = LC_X2_Y15_N5; Fanout = 3; REG Node = 'counter_quanternary:inst6\|inst'" {  } { { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "6.485 ns" { T2 counter_quanternary:inst6|inst } "NODE_NAME" } "" } } { "counter_quanternary.bdf" "" { Schematic "F:/ComputerOrganizationExperiment/Lesson4/counter_quanternary.bdf" { { 200 280 344 280 "inst" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.711 ns) 9.255 ns counter_quanternary:inst6\|inst5 3 REG LC_X2_Y15_N2 2 " "Info: 3: + IC(0.584 ns) + CELL(0.711 ns) = 9.255 ns; Loc. = LC_X2_Y15_N2; Fanout = 2; REG Node = 'counter_quanternary:inst6\|inst5'" {  } { { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "1.295 ns" { counter_quanternary:inst6|inst counter_quanternary:inst6|inst5 } "NODE_NAME" } "" } } { "counter_quanternary.bdf" "" { Schematic "F:/ComputerOrganizationExperiment/Lesson4/counter_quanternary.bdf" { { 200 432 496 280 "inst5" "" } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.121 ns 33.72 % " "Info: Total cell delay = 3.121 ns ( 33.72 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.134 ns 66.28 % " "Info: Total interconnect delay = 6.134 ns ( 66.28 % )" {  } {  } 0}  } { { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "9.255 ns" { T2 counter_quanternary:inst6|inst counter_quanternary:inst6|inst5 } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "9.255 ns" { T2 T2~out0 counter_quanternary:inst6|inst counter_quanternary:inst6|inst5 } { 0.000ns 0.000ns 5.550ns 0.584ns } { 0.000ns 1.475ns 0.935ns 0.711ns } } }  } 0}  } { { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "9.255 ns" { T2 counter_quanternary:inst6|inst counter_quanternary:inst6|inst5 } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "9.255 ns" { T2 T2~out0 counter_quanternary:inst6|inst counter_quanternary:inst6|inst5 } { 0.000ns 0.000ns 5.550ns 0.584ns } { 0.000ns 1.475ns 0.935ns 0.711ns } } } { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "9.255 ns" { T2 counter_quanternary:inst6|inst counter_quanternary:inst6|inst5 } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "9.255 ns" { T2 T2~out0 counter_quanternary:inst6|inst counter_quanternary:inst6|inst5 } { 0.000ns 0.000ns 5.550ns 0.584ns } { 0.000ns 1.475ns 0.935ns 0.711ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "counter_quanternary.bdf" "" { Schematic "F:/ComputerOrganizationExperiment/Lesson4/counter_quanternary.bdf" { { 200 432 496 280 "inst5" "" } } } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "counter_quanternary.bdf" "" { Schematic "F:/ComputerOrganizationExperiment/Lesson4/counter_quanternary.bdf" { { 200 432 496 280 "inst5" "" } } } }  } 0}  } { { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "1.027 ns" { counter_quanternary:inst6|inst5 counter_quanternary:inst6|inst5 } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "1.027 ns" { counter_quanternary:inst6|inst5 counter_quanternary:inst6|inst5 } { 0.000ns 0.549ns } { 0.000ns 0.478ns } } } { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "9.255 ns" { T2 counter_quanternary:inst6|inst counter_quanternary:inst6|inst5 } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "9.255 ns" { T2 T2~out0 counter_quanternary:inst6|inst counter_quanternary:inst6|inst5 } { 0.000ns 0.000ns 5.550ns 0.584ns } { 0.000ns 1.475ns 0.935ns 0.711ns } } } { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "9.255 ns" { T2 counter_quanternary:inst6|inst counter_quanternary:inst6|inst5 } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "9.255 ns" { T2 T2~out0 counter_quanternary:inst6|inst counter_quanternary:inst6|inst5 } { 0.000ns 0.000ns 5.550ns 0.584ns } { 0.000ns 1.475ns 0.935ns 0.711ns } } }  } 0}  } { { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "" { counter_quanternary:inst6|inst5 } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { counter_quanternary:inst6|inst5 } {  } {  } } } { "counter_quanternary.bdf" "" { Schematic "F:/ComputerOrganizationExperiment/Lesson4/counter_quanternary.bdf" { { 200 432 496 280 "inst5" "" } } } }  } 0}
{ "Info" "ITDB_TSU_RESULT" "inst16 RD T2 0.177 ns register " "Info: tsu for register \"inst16\" (data pin = \"RD\", clock pin = \"T2\") is 0.177 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.826 ns + Longest pin register " "Info: + Longest pin to register delay is 7.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns RD 1 PIN PIN_61 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_61; Fanout = 1; PIN Node = 'RD'" {  } { { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "" { RD } "NODE_NAME" } "" } } { "the_cache.bdf" "" { Schematic "F:/ComputerOrganizationExperiment/Lesson4/the_cache.bdf" { { 392 -512 -344 408 "RD" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(5.484 ns) + CELL(0.867 ns) 7.826 ns inst16 2 REG LC_X2_Y6_N4 1 " "Info: 2: + IC(5.484 ns) + CELL(0.867 ns) = 7.826 ns; Loc. = LC_X2_Y6_N4; Fanout = 1; REG Node = 'inst16'" {  } { { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "6.351 ns" { RD inst16 } "NODE_NAME" } "" } } { "the_cache.bdf" "" { Schematic "F:/ComputerOrganizationExperiment/Lesson4/the_cache.bdf" { { 544 64 128 624 "inst16" "" } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.342 ns 29.93 % " "Info: Total cell delay = 2.342 ns ( 29.93 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.484 ns 70.07 % " "Info: Total interconnect delay = 5.484 ns ( 70.07 % )" {  } {  } 0}  } { { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "7.826 ns" { RD inst16 } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "7.826 ns" { RD RD~out0 inst16 } { 0.000ns 0.000ns 5.484ns } { 0.000ns 1.475ns 0.867ns } } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "the_cache.bdf" "" { Schematic "F:/ComputerOrganizationExperiment/Lesson4/the_cache.bdf" { { 544 64 128 624 "inst16" "" } } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T2 destination 7.686 ns - Shortest register " "Info: - Shortest clock path from clock \"T2\" to destination register is 7.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns T2 1 CLK PIN_63 2 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_63; Fanout = 2; CLK Node = 'T2'" {  } { { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "" { T2 } "NODE_NAME" } "" } } { "the_cache.bdf" "" { Schematic "F:/ComputerOrganizationExperiment/Lesson4/the_cache.bdf" { { 408 -512 -344 424 "T2" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(5.500 ns) + CELL(0.711 ns) 7.686 ns inst16 2 REG LC_X2_Y6_N4 1 " "Info: 2: + IC(5.500 ns) + CELL(0.711 ns) = 7.686 ns; Loc. = LC_X2_Y6_N4; Fanout = 1; REG Node = 'inst16'" {  } { { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "6.211 ns" { T2 inst16 } "NODE_NAME" } "" } } { "the_cache.bdf" "" { Schematic "F:/ComputerOrganizationExperiment/Lesson4/the_cache.bdf" { { 544 64 128 624 "inst16" "" } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns 28.44 % " "Info: Total cell delay = 2.186 ns ( 28.44 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.500 ns 71.56 % " "Info: Total interconnect delay = 5.500 ns ( 71.56 % )" {  } {  } 0}  } { { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "7.686 ns" { T2 inst16 } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "7.686 ns" { T2 T2~out0 inst16 } { 0.000ns 0.000ns 5.500ns } { 0.000ns 1.475ns 0.711ns } } }  } 0}  } { { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "7.826 ns" { RD inst16 } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "7.826 ns" { RD RD~out0 inst16 } { 0.000ns 0.000ns 5.484ns } { 0.000ns 1.475ns 0.867ns } } } { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "7.686 ns" { T2 inst16 } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "7.686 ns" { T2 T2~out0 inst16 } { 0.000ns 0.000ns 5.500ns } { 0.000ns 1.475ns 0.711ns } } }  } 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "T2 TEST_OUT counter_quanternary:inst6\|inst5 14.241 ns register " "Info: tco from clock \"T2\" to destination pin \"TEST_OUT\" through register \"counter_quanternary:inst6\|inst5\" is 14.241 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T2 source 9.255 ns + Longest register " "Info: + Longest clock path from clock \"T2\" to source register is 9.255 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns T2 1 CLK PIN_63 2 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_63; Fanout = 2; CLK Node = 'T2'" {  } { { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "" { T2 } "NODE_NAME" } "" } } { "the_cache.bdf" "" { Schematic "F:/ComputerOrganizationExperiment/Lesson4/the_cache.bdf" { { 408 -512 -344 424 "T2" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(5.550 ns) + CELL(0.935 ns) 7.960 ns counter_quanternary:inst6\|inst 2 REG LC_X2_Y15_N5 3 " "Info: 2: + IC(5.550 ns) + CELL(0.935 ns) = 7.960 ns; Loc. = LC_X2_Y15_N5; Fanout = 3; REG Node = 'counter_quanternary:inst6\|inst'" {  } { { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "6.485 ns" { T2 counter_quanternary:inst6|inst } "NODE_NAME" } "" } } { "counter_quanternary.bdf" "" { Schematic "F:/ComputerOrganizationExperiment/Lesson4/counter_quanternary.bdf" { { 200 280 344 280 "inst" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.711 ns) 9.255 ns counter_quanternary:inst6\|inst5 3 REG LC_X2_Y15_N2 2 " "Info: 3: + IC(0.584 ns) + CELL(0.711 ns) = 9.255 ns; Loc. = LC_X2_Y15_N2; Fanout = 2; REG Node = 'counter_quanternary:inst6\|inst5'" {  } { { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "1.295 ns" { counter_quanternary:inst6|inst counter_quanternary:inst6|inst5 } "NODE_NAME" } "" } } { "counter_quanternary.bdf" "" { Schematic "F:/ComputerOrganizationExperiment/Lesson4/counter_quanternary.bdf" { { 200 432 496 280 "inst5" "" } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.121 ns 33.72 % " "Info: Total cell delay = 3.121 ns ( 33.72 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.134 ns 66.28 % " "Info: Total interconnect delay = 6.134 ns ( 66.28 % )" {  } {  } 0}  } { { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "9.255 ns" { T2 counter_quanternary:inst6|inst counter_quanternary:inst6|inst5 } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "9.255 ns" { T2 T2~out0 counter_quanternary:inst6|inst counter_quanternary:inst6|inst5 } { 0.000ns 0.000ns 5.550ns 0.584ns } { 0.000ns 1.475ns 0.935ns 0.711ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "counter_quanternary.bdf" "" { Schematic "F:/ComputerOrganizationExperiment/Lesson4/counter_quanternary.bdf" { { 200 432 496 280 "inst5" "" } } } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.762 ns + Longest register pin " "Info: + Longest register to pin delay is 4.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_quanternary:inst6\|inst5 1 REG LC_X2_Y15_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y15_N2; Fanout = 2; REG Node = 'counter_quanternary:inst6\|inst5'" {  } { { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "" { counter_quanternary:inst6|inst5 } "NODE_NAME" } "" } } { "counter_quanternary.bdf" "" { Schematic "F:/ComputerOrganizationExperiment/Lesson4/counter_quanternary.bdf" { { 200 432 496 280 "inst5" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.292 ns) 0.842 ns memory_unit_8blocks:inst\|memory_unit_1block:inst1\|inst19~4 2 COMB LC_X2_Y15_N4 1 " "Info: 2: + IC(0.550 ns) + CELL(0.292 ns) = 0.842 ns; Loc. = LC_X2_Y15_N4; Fanout = 1; COMB Node = 'memory_unit_8blocks:inst\|memory_unit_1block:inst1\|inst19~4'" {  } { { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "0.842 ns" { counter_quanternary:inst6|inst5 memory_unit_8blocks:inst|memory_unit_1block:inst1|inst19~4 } "NODE_NAME" } "" } } { "memory_unit_1block.bdf" "" { Schematic "F:/ComputerOrganizationExperiment/Lesson4/memory_unit_1block.bdf" { { 112 376 440 160 "inst19" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.796 ns) + CELL(2.124 ns) 4.762 ns TEST_OUT 3 PIN PIN_7 0 " "Info: 3: + IC(1.796 ns) + CELL(2.124 ns) = 4.762 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'TEST_OUT'" {  } { { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "3.920 ns" { memory_unit_8blocks:inst|memory_unit_1block:inst1|inst19~4 TEST_OUT } "NODE_NAME" } "" } } { "the_cache.bdf" "" { Schematic "F:/ComputerOrganizationExperiment/Lesson4/the_cache.bdf" { { 208 160 336 224 "TEST_OUT" "" } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.416 ns 50.73 % " "Info: Total cell delay = 2.416 ns ( 50.73 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.346 ns 49.27 % " "Info: Total interconnect delay = 2.346 ns ( 49.27 % )" {  } {  } 0}  } { { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "4.762 ns" { counter_quanternary:inst6|inst5 memory_unit_8blocks:inst|memory_unit_1block:inst1|inst19~4 TEST_OUT } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "4.762 ns" { counter_quanternary:inst6|inst5 memory_unit_8blocks:inst|memory_unit_1block:inst1|inst19~4 TEST_OUT } { 0.000ns 0.550ns 1.796ns } { 0.000ns 0.292ns 2.124ns } } }  } 0}  } { { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "9.255 ns" { T2 counter_quanternary:inst6|inst counter_quanternary:inst6|inst5 } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "9.255 ns" { T2 T2~out0 counter_quanternary:inst6|inst counter_quanternary:inst6|inst5 } { 0.000ns 0.000ns 5.550ns 0.584ns } { 0.000ns 1.475ns 0.935ns 0.711ns } } } { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "4.762 ns" { counter_quanternary:inst6|inst5 memory_unit_8blocks:inst|memory_unit_1block:inst1|inst19~4 TEST_OUT } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "4.762 ns" { counter_quanternary:inst6|inst5 memory_unit_8blocks:inst|memory_unit_1block:inst1|inst19~4 TEST_OUT } { 0.000ns 0.550ns 1.796ns } { 0.000ns 0.292ns 2.124ns } } }  } 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "A\[4\] MA\[4\] 11.283 ns Longest " "Info: Longest tpd from source pin \"A\[4\]\" to destination pin \"MA\[4\]\" is 11.283 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns A\[4\] 1 PIN PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_23; Fanout = 1; PIN Node = 'A\[4\]'" {  } { { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "" { A[4] } "NODE_NAME" } "" } } { "the_cache.bdf" "" { Schematic "F:/ComputerOrganizationExperiment/Lesson4/the_cache.bdf" { { 360 -512 -344 376 "A\[0..7\]" "" } { 324 -288 -272 368 "A\[2..7\]" "" } { 216 -312 -296 368 "A\[0..4\]" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(7.706 ns) + CELL(2.108 ns) 11.283 ns MA\[4\] 2 PIN PIN_86 0 " "Info: 2: + IC(7.706 ns) + CELL(2.108 ns) = 11.283 ns; Loc. = PIN_86; Fanout = 0; PIN Node = 'MA\[4\]'" {  } { { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "9.814 ns" { A[4] MA[4] } "NODE_NAME" } "" } } { "the_cache.bdf" "" { Schematic "F:/ComputerOrganizationExperiment/Lesson4/the_cache.bdf" { { 360 -216 -40 376 "MA\[0..7\]" "" } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.577 ns 31.70 % " "Info: Total cell delay = 3.577 ns ( 31.70 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.706 ns 68.30 % " "Info: Total interconnect delay = 7.706 ns ( 68.30 % )" {  } {  } 0}  } { { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "11.283 ns" { A[4] MA[4] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "11.283 ns" { A[4] A[4]~out0 MA[4] } { 0.000ns 0.000ns 7.706ns } { 0.000ns 1.469ns 2.108ns } } }  } 0}
{ "Info" "ITDB_TH_RESULT" "inst16 RD T2 -0.125 ns register " "Info: th for register \"inst16\" (data pin = \"RD\", clock pin = \"T2\") is -0.125 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T2 destination 7.686 ns + Longest register " "Info: + Longest clock path from clock \"T2\" to destination register is 7.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns T2 1 CLK PIN_63 2 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_63; Fanout = 2; CLK Node = 'T2'" {  } { { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "" { T2 } "NODE_NAME" } "" } } { "the_cache.bdf" "" { Schematic "F:/ComputerOrganizationExperiment/Lesson4/the_cache.bdf" { { 408 -512 -344 424 "T2" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(5.500 ns) + CELL(0.711 ns) 7.686 ns inst16 2 REG LC_X2_Y6_N4 1 " "Info: 2: + IC(5.500 ns) + CELL(0.711 ns) = 7.686 ns; Loc. = LC_X2_Y6_N4; Fanout = 1; REG Node = 'inst16'" {  } { { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "6.211 ns" { T2 inst16 } "NODE_NAME" } "" } } { "the_cache.bdf" "" { Schematic "F:/ComputerOrganizationExperiment/Lesson4/the_cache.bdf" { { 544 64 128 624 "inst16" "" } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns 28.44 % " "Info: Total cell delay = 2.186 ns ( 28.44 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.500 ns 71.56 % " "Info: Total interconnect delay = 5.500 ns ( 71.56 % )" {  } {  } 0}  } { { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "7.686 ns" { T2 inst16 } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "7.686 ns" { T2 T2~out0 inst16 } { 0.000ns 0.000ns 5.500ns } { 0.000ns 1.475ns 0.711ns } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "the_cache.bdf" "" { Schematic "F:/ComputerOrganizationExperiment/Lesson4/the_cache.bdf" { { 544 64 128 624 "inst16" "" } } } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.826 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns RD 1 PIN PIN_61 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_61; Fanout = 1; PIN Node = 'RD'" {  } { { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "" { RD } "NODE_NAME" } "" } } { "the_cache.bdf" "" { Schematic "F:/ComputerOrganizationExperiment/Lesson4/the_cache.bdf" { { 392 -512 -344 408 "RD" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(5.484 ns) + CELL(0.867 ns) 7.826 ns inst16 2 REG LC_X2_Y6_N4 1 " "Info: 2: + IC(5.484 ns) + CELL(0.867 ns) = 7.826 ns; Loc. = LC_X2_Y6_N4; Fanout = 1; REG Node = 'inst16'" {  } { { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "6.351 ns" { RD inst16 } "NODE_NAME" } "" } } { "the_cache.bdf" "" { Schematic "F:/ComputerOrganizationExperiment/Lesson4/the_cache.bdf" { { 544 64 128 624 "inst16" "" } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.342 ns 29.93 % " "Info: Total cell delay = 2.342 ns ( 29.93 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.484 ns 70.07 % " "Info: Total interconnect delay = 5.484 ns ( 70.07 % )" {  } {  } 0}  } { { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "7.826 ns" { RD inst16 } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "7.826 ns" { RD RD~out0 inst16 } { 0.000ns 0.000ns 5.484ns } { 0.000ns 1.475ns 0.867ns } } }  } 0}  } { { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "7.686 ns" { T2 inst16 } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "7.686 ns" { T2 T2~out0 inst16 } { 0.000ns 0.000ns 5.500ns } { 0.000ns 1.475ns 0.711ns } } } { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "7.826 ns" { RD inst16 } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "7.826 ns" { RD RD~out0 inst16 } { 0.000ns 0.000ns 5.484ns } { 0.000ns 1.475ns 0.867ns } } }  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s " "Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 16 16:59:10 2014 " "Info: Processing ended: Wed Apr 16 16:59:10 2014" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0}  } {  } 0}
