// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN:   -target-feature +zvfh -disable-O0-optnone \
// RUN:   -emit-llvm %s -o - | opt -S -passes=mem2reg | \
// RUN:   FileCheck --check-prefix=CHECK-RV64 %s

#include <riscv_vector.h>

vfloat32mf2_t test_vle32ff_v_f32mf2_m(vbool64_t vm, const float *rs1,
                                      size_t *new_vl, size_t vl) {
  return __riscv_vle32ff(vm, rs1, new_vl, vl);
}

vfloat32m1_t test_vle32ff_v_f32m1_m(vbool32_t vm, const float *rs1,
                                    size_t *new_vl, size_t vl) {
  return __riscv_vle32ff(vm, rs1, new_vl, vl);
}

vfloat32m2_t test_vle32ff_v_f32m2_m(vbool16_t vm, const float *rs1,
                                    size_t *new_vl, size_t vl) {
  return __riscv_vle32ff(vm, rs1, new_vl, vl);
}

vfloat32m4_t test_vle32ff_v_f32m4_m(vbool8_t vm, const float *rs1,
                                    size_t *new_vl, size_t vl) {
  return __riscv_vle32ff(vm, rs1, new_vl, vl);
}

vfloat32m8_t test_vle32ff_v_f32m8_m(vbool4_t vm, const float *rs1,
                                    size_t *new_vl, size_t vl) {
  return __riscv_vle32ff(vm, rs1, new_vl, vl);
}

vint32mf2_t test_vle32ff_v_i32mf2_m(vbool64_t vm, const int32_t *rs1,
                                    size_t *new_vl, size_t vl) {
  return __riscv_vle32ff(vm, rs1, new_vl, vl);
}

vint32m1_t test_vle32ff_v_i32m1_m(vbool32_t vm, const int32_t *rs1,
                                  size_t *new_vl, size_t vl) {
  return __riscv_vle32ff(vm, rs1, new_vl, vl);
}

vint32m2_t test_vle32ff_v_i32m2_m(vbool16_t vm, const int32_t *rs1,
                                  size_t *new_vl, size_t vl) {
  return __riscv_vle32ff(vm, rs1, new_vl, vl);
}

vint32m4_t test_vle32ff_v_i32m4_m(vbool8_t vm, const int32_t *rs1,
                                  size_t *new_vl, size_t vl) {
  return __riscv_vle32ff(vm, rs1, new_vl, vl);
}

vint32m8_t test_vle32ff_v_i32m8_m(vbool4_t vm, const int32_t *rs1,
                                  size_t *new_vl, size_t vl) {
  return __riscv_vle32ff(vm, rs1, new_vl, vl);
}

vuint32mf2_t test_vle32ff_v_u32mf2_m(vbool64_t vm, const uint32_t *rs1,
                                     size_t *new_vl, size_t vl) {
  return __riscv_vle32ff(vm, rs1, new_vl, vl);
}

vuint32m1_t test_vle32ff_v_u32m1_m(vbool32_t vm, const uint32_t *rs1,
                                   size_t *new_vl, size_t vl) {
  return __riscv_vle32ff(vm, rs1, new_vl, vl);
}

vuint32m2_t test_vle32ff_v_u32m2_m(vbool16_t vm, const uint32_t *rs1,
                                   size_t *new_vl, size_t vl) {
  return __riscv_vle32ff(vm, rs1, new_vl, vl);
}

vuint32m4_t test_vle32ff_v_u32m4_m(vbool8_t vm, const uint32_t *rs1,
                                   size_t *new_vl, size_t vl) {
  return __riscv_vle32ff(vm, rs1, new_vl, vl);
}

vuint32m8_t test_vle32ff_v_u32m8_m(vbool4_t vm, const uint32_t *rs1,
                                   size_t *new_vl, size_t vl) {
  return __riscv_vle32ff(vm, rs1, new_vl, vl);
}
