<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Mon Nov 23 13:57:07 2020


Command Line:  synthesis -f MCPU_impl1_lattice.synproj -gui -msgset C:/Users/10352/vhdl-labs/lab9_MCPU/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = cpu2system.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/10352/vhdl-labs/lab9_MCPU/impl1 (searchpath added)
-p C:/Users/10352/vhdl-labs/lab9_MCPU (searchpath added)
VHDL library = work
VHDL design file = C:/Users/10352/vhdl-labs/lab9_MCPU/cpu2system.vhd
VHDL design file = C:/Users/10352/vhdl-labs/lab9_MCPU/sram64kx8.vhd
VHDL design file = C:/Users/10352/vhdl-labs/lab9_MCPU/tb02cpu2.vhd
NGD file = MCPU_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "C:/Users/10352/vhdl-labs/lab9_MCPU/impl1". VHDL-1504
Analyzing VHDL file c:/users/10352/vhdl-labs/lab9_mcpu/cpu2system.vhd. VHDL-1481
INFO - synthesis: c:/users/10352/vhdl-labs/lab9_mcpu/cpu2system.vhd(7): analyzing entity cpu2system. VHDL-1012
INFO - synthesis: c:/users/10352/vhdl-labs/lab9_mcpu/cpu2system.vhd(14): analyzing architecture arch. VHDL-1010
unit cpu2system is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/10352/vhdl-labs/lab9_mcpu/sram64kx8.vhd. VHDL-1481
INFO - synthesis: c:/users/10352/vhdl-labs/lab9_mcpu/sram64kx8.vhd(10): analyzing entity sram64kx8. VHDL-1012
INFO - synthesis: c:/users/10352/vhdl-labs/lab9_mcpu/sram64kx8.vhd(23): analyzing architecture sram_behaviour. VHDL-1010
unit cpu2system is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/10352/vhdl-labs/lab9_mcpu/tb02cpu2.vhd. VHDL-1481
INFO - synthesis: c:/users/10352/vhdl-labs/lab9_mcpu/tb02cpu2.vhd(5): analyzing entity cpu8bit2. VHDL-1012
INFO - synthesis: c:/users/10352/vhdl-labs/lab9_mcpu/tb02cpu2.vhd(16): analyzing architecture cpu_arch. VHDL-1010
unit cpu2system is not yet analyzed. VHDL-1485
unit cpu2system is not yet analyzed. VHDL-1485
c:/users/10352/vhdl-labs/lab9_mcpu/cpu2system.vhd(7): executing cpu2system(arch)

WARNING - synthesis: c:/users/10352/vhdl-labs/lab9_mcpu/cpu2system.vhd(12): replacing existing netlist cpu2system(arch). VHDL-1205
Top module name (VHDL): cpu2system
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = cpu2system.
WARNING - synthesis: c:/users/10352/vhdl-labs/lab9_mcpu/sram64kx8.vhd(83): Transparent Latch \RAM/addr_5__I_0_i1 gate is stuck at One

WARNING - synthesis: c:/users/10352/vhdl-labs/lab9_mcpu/sram64kx8.vhd(83): Transparent Latch \RAM/addr_5__I_0_i2 gate is stuck at One

WARNING - synthesis: c:/users/10352/vhdl-labs/lab9_mcpu/sram64kx8.vhd(83): Transparent Latch \RAM/addr_5__I_0_i3 gate is stuck at One

WARNING - synthesis: c:/users/10352/vhdl-labs/lab9_mcpu/sram64kx8.vhd(83): Transparent Latch \RAM/addr_5__I_0_i4 gate is stuck at One

WARNING - synthesis: c:/users/10352/vhdl-labs/lab9_mcpu/sram64kx8.vhd(83): Transparent Latch \RAM/addr_5__I_0_i5 gate is stuck at One

WARNING - synthesis: c:/users/10352/vhdl-labs/lab9_mcpu/sram64kx8.vhd(83): Transparent Latch \RAM/addr_5__I_0_i6 gate is stuck at One




Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file mult_5u_5u.v. VERI-1482
WARNING - synthesis: net \CPU/n296 does not have a driver. VDB-1002
WARNING - synthesis: net \CPU/n361 does not have a driver. VDB-1002
WARNING - synthesis: net \CPU/n362 does not have a driver. VDB-1002
WARNING - synthesis: net \CPU/n428 does not have a driver. VDB-1002
WARNING - synthesis: net \CPU/n544 does not have a driver. VDB-1002
WARNING - synthesis: net \CPU/n613 does not have a driver. VDB-1002
WARNING - synthesis: net \CPU/n614 does not have a driver. VDB-1002
WARNING - synthesis: net \CPU/n684 does not have a driver. VDB-1002
WARNING - synthesis: net \CPU/n752 does not have a driver. VDB-1002
WARNING - synthesis: net \CPU/n753 does not have a driver. VDB-1002
WARNING - synthesis: net \CPU/n754 does not have a driver. VDB-1002
WARNING - synthesis: net \CPU/n824 does not have a driver. VDB-1002
WARNING - synthesis: net \CPU/n893 does not have a driver. VDB-1002
WARNING - synthesis: net \CPU/n894 does not have a driver. VDB-1002
WARNING - synthesis: net \CPU/n964 does not have a driver. VDB-1002
WARNING - synthesis: c:/users/10352/vhdl-labs/lab9_mcpu/tb02cpu2.vhd(35): input port a[4] is not connected on this instance. VDB-1013
######## Missing driver on net \CPU/n296. Patching with GND.
######## Missing driver on net \CPU/n361. Patching with GND.
######## Missing driver on net \CPU/n362. Patching with GND.
######## Missing driver on net \CPU/n428. Patching with GND.
######## Missing driver on net \CPU/n544. Patching with GND.
######## Missing driver on net \CPU/n613. Patching with GND.
######## Missing driver on net \CPU/n614. Patching with GND.
######## Missing driver on net \CPU/n684. Patching with GND.
######## Missing driver on net \CPU/n752. Patching with GND.
######## Missing driver on net \CPU/n753. Patching with GND.
######## Missing driver on net \CPU/n754. Patching with GND.
######## Missing driver on net \CPU/n824. Patching with GND.
######## Missing driver on net \CPU/n893. Patching with GND.
######## Missing driver on net \CPU/n894. Patching with GND.
######## Missing driver on net \CPU/n964. Patching with GND.
GSR instance connected to net reset_c.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in cpu2system_drc.log.
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file MCPU_impl1.ngd.

################### Begin Area Report (cpu2system)######################
Number of register bits => 547 of 4635 (11 % )
AND2 => 7
CCU2D => 170
FADD2B => 9
FD1P3AX => 26
FD1S1A => 499
FD1S1AY => 13
FD1S3AX => 6
FD1S3IX => 3
GSR => 1
IB => 2
L6MUX21 => 96
LUT4 => 1588
MULT2 => 6
OB => 9
PFUMX => 203
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 65
  Net : clk_c, loads : 37
  Net : RAM/mem_32__7__N_204, loads : 8
  Net : RAM/mem_31__7__N_201, loads : 8
  Net : RAM/mem_62__7__N_294, loads : 8
  Net : RAM/mem_30__7__N_198, loads : 8
  Net : RAM/mem_60__7__N_288, loads : 8
  Net : RAM/mem_29__7__N_195, loads : 8
  Net : RAM/mem_58__7__N_282, loads : 8
  Net : RAM/mem_28__7__N_192, loads : 8
  Net : RAM/mem_56__7__N_276, loads : 8
  Net : RAM/mem_27__7__N_189, loads : 8
  Net : RAM/mem_54__7__N_270, loads : 8
  Net : RAM/mem_26__7__N_186, loads : 8
  Net : RAM/mem_52__7__N_264, loads : 8
  Net : RAM/mem_25__7__N_183, loads : 8
  Net : RAM/mem_50__7__N_258, loads : 8
  Net : RAM/mem_24__7__N_180, loads : 8
  Net : RAM/mem_48__7__N_252, loads : 8
  Net : RAM/mem_23__7__N_177, loads : 8
  Net : RAM/mem_46__7__N_246, loads : 8
  Net : RAM/mem_22__7__N_174, loads : 8
  Net : RAM/mem_44__7__N_240, loads : 8
  Net : RAM/mem_21__7__N_171, loads : 8
  Net : RAM/mem_42__7__N_234, loads : 8
  Net : RAM/mem_20__7__N_168, loads : 8
  Net : RAM/mem_40__7__N_228, loads : 8
  Net : RAM/mem_19__7__N_165, loads : 8
  Net : RAM/mem_38__7__N_222, loads : 8
  Net : RAM/mem_18__7__N_162, loads : 8
  Net : RAM/mem_36__7__N_216, loads : 8
  Net : RAM/mem_17__7__N_159, loads : 8
  Net : RAM/mem_34__7__N_210, loads : 8
  Net : RAM/mem_16__7__N_156, loads : 8
  Net : RAM/mem_63__7__N_297, loads : 8
  Net : RAM/mem_15__7__N_153, loads : 8
  Net : RAM/mem_59__7__N_285, loads : 8
  Net : RAM/mem_14__7__N_150, loads : 8
  Net : RAM/mem_55__7__N_273, loads : 8
  Net : RAM/mem_13__7__N_147, loads : 8
  Net : RAM/mem_51__7__N_261, loads : 8
  Net : RAM/mem_12__7__N_144, loads : 8
  Net : RAM/mem_47__7__N_249, loads : 8
  Net : RAM/mem_11__7__N_141, loads : 8
  Net : RAM/mem_43__7__N_237, loads : 8
  Net : RAM/mem_10__7__N_138, loads : 8
  Net : RAM/mem_39__7__N_225, loads : 8
  Net : RAM/mem_9__7__N_135, loads : 8
  Net : RAM/mem_35__7__N_213, loads : 8
  Net : RAM/mem_8__7__N_132, loads : 8
  Net : RAM/mem_61__7__N_291, loads : 8
  Net : RAM/mem_7__7__N_129, loads : 8
  Net : RAM/mem_53__7__N_267, loads : 8
  Net : RAM/mem_6__7__N_126, loads : 8
  Net : RAM/mem_45__7__N_243, loads : 8
  Net : RAM/mem_5__7__N_123, loads : 8
  Net : RAM/mem_37__7__N_219, loads : 8
  Net : RAM/mem_4__7__N_120, loads : 8
  Net : RAM/mem_57__7__N_279, loads : 8
  Net : RAM/mem_3__7__N_117, loads : 8
  Net : RAM/mem_41__7__N_231, loads : 8
  Net : RAM/mem_2__7__N_114, loads : 8
  Net : RAM/mem_49__7__N_255, loads : 8
  Net : RAM/mem_1__7__N_111, loads : 8
  Net : RAM/mem_33__7__N_207, loads : 8
  Net : RAM/mem_0__7__N_106, loads : 8
Clock Enable Nets
Number of Clock Enables: 3
Top 3 highest fanout Clock Enables:
  Net : CPU/clk_c_enable_26, loads : 16
  Net : CPU/clk_c_enable_22, loads : 9
  Net : CPU/clk_c_enable_20, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : CPU/address_0, loads : 283
  Net : CPU/address_1, loads : 139
  Net : CPU/akku_o_c_2, loads : 81
  Net : CPU/address_2, loads : 74
  Net : CPU/akku_o_c_3, loads : 71
  Net : CPU/akku_o_c_1, loads : 70
  Net : CPU/akku_o_c_4, loads : 69
  Net : RAM/data_5, loads : 69
  Net : RAM/data_7, loads : 68
  Net : RAM/data_6, loads : 68
################### End Clock Report ##################

<A name="lse_trs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk64 [get_nets \RAM/mem_0__7__N_106]   |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk63 [get_nets \RAM/mem_1__7__N_111]   |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk62 [get_nets \RAM/mem_2__7__N_114]   |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk61 [get_nets \RAM/mem_63__7__N_297]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk60 [get_nets \RAM/mem_62__7__N_294]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk59 [get_nets \RAM/mem_61__7__N_291]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk58 [get_nets \RAM/mem_60__7__N_288]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk57 [get_nets \RAM/mem_59__7__N_285]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk56 [get_nets \RAM/mem_58__7__N_282]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk55 [get_nets \RAM/mem_57__7__N_279]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk54 [get_nets \RAM/mem_56__7__N_276]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk53 [get_nets \RAM/mem_55__7__N_273]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk52 [get_nets \RAM/mem_54__7__N_270]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk51 [get_nets \RAM/mem_53__7__N_267]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk50 [get_nets \RAM/mem_52__7__N_264]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk49 [get_nets \RAM/mem_51__7__N_261]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk48 [get_nets \RAM/mem_50__7__N_258]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk47 [get_nets \RAM/mem_49__7__N_255]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk46 [get_nets \RAM/mem_48__7__N_252]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk45 [get_nets \RAM/mem_47__7__N_249]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk44 [get_nets \RAM/mem_46__7__N_246]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk43 [get_nets \RAM/mem_45__7__N_243]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk42 [get_nets \RAM/mem_44__7__N_240]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk41 [get_nets \RAM/mem_43__7__N_237]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk40 [get_nets \RAM/mem_42__7__N_234]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk39 [get_nets \RAM/mem_41__7__N_231]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk38 [get_nets \RAM/mem_40__7__N_228]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk37 [get_nets \RAM/mem_39__7__N_225]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk36 [get_nets \RAM/mem_38__7__N_222]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk35 [get_nets \RAM/mem_37__7__N_219]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk34 [get_nets \RAM/mem_36__7__N_216]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk33 [get_nets \RAM/mem_35__7__N_213]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk32 [get_nets \RAM/mem_34__7__N_210]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk31 [get_nets \RAM/mem_33__7__N_207]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk30 [get_nets \RAM/mem_32__7__N_204]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk29 [get_nets \RAM/mem_31__7__N_201]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk28 [get_nets \RAM/mem_30__7__N_198]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk27 [get_nets \RAM/mem_29__7__N_195]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk26 [get_nets \RAM/mem_28__7__N_192]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk25 [get_nets \RAM/mem_27__7__N_189]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk24 [get_nets \RAM/mem_26__7__N_186]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk23 [get_nets \RAM/mem_25__7__N_183]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk22 [get_nets \RAM/mem_24__7__N_180]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk21 [get_nets \RAM/mem_23__7__N_177]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk20 [get_nets \RAM/mem_22__7__N_174]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk19 [get_nets \RAM/mem_21__7__N_171]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk18 [get_nets \RAM/mem_20__7__N_168]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk17 [get_nets \RAM/mem_19__7__N_165]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk16 [get_nets \RAM/mem_18__7__N_162]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk15 [get_nets \RAM/mem_17__7__N_159]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk14 [get_nets \RAM/mem_16__7__N_156]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk13 [get_nets \RAM/mem_15__7__N_153]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk12 [get_nets \RAM/mem_14__7__N_150]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk11 [get_nets \RAM/mem_13__7__N_147]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk10 [get_nets \RAM/mem_12__7__N_144]  |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk9 [get_nets \RAM/mem_11__7__N_141]   |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk8 [get_nets \RAM/mem_10__7__N_138]   |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk7 [get_nets \RAM/mem_9__7__N_135]    |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk6 [get_nets \RAM/mem_8__7__N_132]    |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk5 [get_nets \RAM/mem_7__7__N_129]    |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk4 [get_nets \RAM/mem_6__7__N_126]    |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets \RAM/mem_5__7__N_123]    |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets \RAM/mem_4__7__N_120]    |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets \RAM/mem_3__7__N_117]    |  200.000 MHz|  107.400 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |  200.000 MHz|    4.804 MHz|   143 *
                                        |             |             |
--------------------------------------------------------------------------------


65 constraints not met.


Peak Memory Usage: 177.348  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 16.281  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
