Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec  6 13:19:48 2017
| Host         : SC-201709270320 running 64-bit major release  (build 9200)
| Command      : report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
| Design       : top_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 12
+----------+----------+--------------------+------------+
| Rule     | Severity | Description        | Violations |
+----------+----------+--------------------+------------+
| PDRC-153 | Warning  | Gated clock check  | 11         |
| ZPS7-1   | Warning  | PS7 block required | 1          |
+----------+----------+--------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net top_i/lcd_display_0/inst/system_i/data_combine_module_1/inst/rom_3_addr_reg[5]_i_1_n_1 is a gated clock net sourced by a combinational pin top_i/lcd_display_0/inst/system_i/data_combine_module_1/inst/rom_3_addr_reg[5]_i_1/O, cell top_i/lcd_display_0/inst/system_i/data_combine_module_1/inst/rom_3_addr_reg[5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net top_i/lcd_display_0/inst/system_i/data_combine_module_1/inst/rom_C_addr_reg[5]_i_1_n_1 is a gated clock net sourced by a combinational pin top_i/lcd_display_0/inst/system_i/data_combine_module_1/inst/rom_C_addr_reg[5]_i_1/O, cell top_i/lcd_display_0/inst/system_i/data_combine_module_1/inst/rom_C_addr_reg[5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net top_i/lcd_display_0/inst/system_i/data_combine_module_1/inst/rom_data_0_reg[16]_i_2_n_1 is a gated clock net sourced by a combinational pin top_i/lcd_display_0/inst/system_i/data_combine_module_1/inst/rom_data_0_reg[16]_i_2/O, cell top_i/lcd_display_0/inst/system_i/data_combine_module_1/inst/rom_data_0_reg[16]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net top_i/lcd_display_0/inst/system_i/data_combine_module_1/inst/rom_data_1_reg[16]_i_2_n_1 is a gated clock net sourced by a combinational pin top_i/lcd_display_0/inst/system_i/data_combine_module_1/inst/rom_data_1_reg[16]_i_2/O, cell top_i/lcd_display_0/inst/system_i/data_combine_module_1/inst/rom_data_1_reg[16]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net top_i/lcd_display_0/inst/system_i/data_combine_module_1/inst/rom_data_2_reg[16]_i_2_n_1 is a gated clock net sourced by a combinational pin top_i/lcd_display_0/inst/system_i/data_combine_module_1/inst/rom_data_2_reg[16]_i_2/O, cell top_i/lcd_display_0/inst/system_i/data_combine_module_1/inst/rom_data_2_reg[16]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net top_i/lcd_display_0/inst/system_i/data_combine_module_1/inst/rom_data_3_reg[16]_i_2_n_1 is a gated clock net sourced by a combinational pin top_i/lcd_display_0/inst/system_i/data_combine_module_1/inst/rom_data_3_reg[16]_i_2/O, cell top_i/lcd_display_0/inst/system_i/data_combine_module_1/inst/rom_data_3_reg[16]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net top_i/lcd_display_0/inst/system_i/data_combine_module_1/inst/rom_data_4_reg[16]_i_2_n_1 is a gated clock net sourced by a combinational pin top_i/lcd_display_0/inst/system_i/data_combine_module_1/inst/rom_data_4_reg[16]_i_2/O, cell top_i/lcd_display_0/inst/system_i/data_combine_module_1/inst/rom_data_4_reg[16]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net top_i/lcd_display_0/inst/system_i/data_combine_module_1/inst/rom_data_5_reg[16]_i_2_n_1 is a gated clock net sourced by a combinational pin top_i/lcd_display_0/inst/system_i/data_combine_module_1/inst/rom_data_5_reg[16]_i_2/O, cell top_i/lcd_display_0/inst/system_i/data_combine_module_1/inst/rom_data_5_reg[16]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net top_i/lcd_display_0/inst/system_i/data_combine_module_1/inst/rom_equal_addr_reg[5]_i_1_n_1 is a gated clock net sourced by a combinational pin top_i/lcd_display_0/inst/system_i/data_combine_module_1/inst/rom_equal_addr_reg[5]_i_1/O, cell top_i/lcd_display_0/inst/system_i/data_combine_module_1/inst/rom_equal_addr_reg[5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net top_i/lcd_display_0/inst/system_i/data_combine_module_1/inst/rom_nF_addr_reg[5]_i_1_n_1 is a gated clock net sourced by a combinational pin top_i/lcd_display_0/inst/system_i/data_combine_module_1/inst/rom_nF_addr_reg[5]_i_1/O, cell top_i/lcd_display_0/inst/system_i/data_combine_module_1/inst/rom_nF_addr_reg[5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net top_i/lcd_display_0/inst/system_i/lcd_control_module_1/inst/char_n_0_reg[1]_0 is a gated clock net sourced by a combinational pin top_i/lcd_display_0/inst/system_i/lcd_control_module_1/inst/char_ready_0_INST_0/O, cell top_i/lcd_display_0/inst/system_i/lcd_control_module_1/inst/char_ready_0_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


