

================================================================
== Vitis HLS Report for 'B_IO_L2_in_0_x0'
================================================================
* Date:           Sun Sep 18 13:57:47 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+----------+-----------+-------+----------+---------+
    |  Latency (cycles)  |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |    max   |    min   |    max    |  min  |    max   |   Type  |
    +---------+----------+----------+-----------+-------+----------+---------+
    |    52227|  25313283|  0.174 ms|  84.369 ms|  52227|  25313283|     none|
    +---------+----------+----------+-----------+-------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------+---------+----------+-----------+-----------+-----------+-------+----------+
        |                                                                           |  Latency (cycles)  | Iteration |  Initiation Interval  |  Trip |          |
        |                                 Loop Name                                 |   min   |    max   |  Latency  |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------------------------------------+---------+----------+-----------+-----------+-----------+-------+----------+
        |- B_IO_L2_in_0_x0_loop_1_B_IO_L2_in_0_x0_loop_2_B_IO_L2_in_0_x0_loop_3     |    43008|  25304064|  14 ~ 8237|          -|          -|   3072|        no|
        | + B_IO_L2_in_0_x0_loop_4                                                  |       10|        40|          5|          -|          -|  2 ~ 8|        no|
        |  ++ B_IO_L2_in_0_x0_loop_5                                                |        2|         2|          2|          1|          1|      2|       yes|
        |  ++ B_IO_L2_in_0_x0_loop_6                                                |        2|         2|          2|          1|          1|      2|       yes|
        | + B_IO_L2_in_0_x0_loop_7_B_IO_L2_in_0_x0_loop_8                           |     8192|      8192|        129|        128|        128|     64|       yes|
        | + B_IO_L2_in_0_x0_loop_12                                                 |       10|        40|          5|          -|          -|  2 ~ 8|        no|
        |  ++ B_IO_L2_in_0_x0_loop_13                                               |        2|         2|          2|          1|          1|      2|       yes|
        |  ++ B_IO_L2_in_0_x0_loop_14                                               |        2|         2|          2|          1|          1|      2|       yes|
        | + B_IO_L2_in_0_x0_loop_15_B_IO_L2_in_0_x0_loop_16                         |     8192|      8192|        129|        128|        128|     64|       yes|
        |- B_IO_L2_in_0_x0_loop_20_B_IO_L2_in_0_x0_loop_21_B_IO_L2_in_0_x0_loop_22  |     9216|      9216|         18|         18|         80|    512|       yes|
        +---------------------------------------------------------------------------+---------+----------+-----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      615|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        0|       43|     -|
|Memory               |       16|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|     2010|     -|
|Register             |        -|      -|     1054|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       16|      0|     1054|     2668|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        1|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_83_32_1_1_U32  |mux_83_32_1_1  |        0|   0|  0|  43|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  43|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |             Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_B_ping_V_U  |B_IO_L2_in_0_x0_local_B_ping_V  |        8|  0|   0|    0|     2|  256|     1|          512|
    |local_B_pong_V_U  |B_IO_L2_in_0_x0_local_B_ping_V  |        8|  0|   0|    0|     2|  256|     1|          512|
    +------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                                |       16|  0|   0|    0|     4|  512|     2|         1024|
    +------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |add_ln691_1388_fu_1061_p2            |         +|   0|  0|   9|           2|           1|
    |add_ln691_1389_fu_1122_p2            |         +|   0|  0|  12|           4|           1|
    |add_ln691_1390_fu_935_p2             |         +|   0|  0|   9|           2|           1|
    |add_ln691_1391_fu_960_p2             |         +|   0|  0|  13|           6|           1|
    |add_ln691_1392_fu_906_p2             |         +|   0|  0|   9|           2|           1|
    |add_ln691_1393_fu_894_p2             |         +|   0|  0|   9|           2|           1|
    |add_ln691_1394_fu_787_p2             |         +|   0|  0|   9|           2|           1|
    |add_ln691_1395_fu_812_p2             |         +|   0|  0|  13|           6|           1|
    |add_ln691_1396_fu_758_p2             |         +|   0|  0|   9|           2|           1|
    |add_ln691_1397_fu_746_p2             |         +|   0|  0|   9|           2|           1|
    |add_ln691_1398_fu_836_p2             |         +|   0|  0|  15|           8|           1|
    |add_ln691_fu_660_p2                  |         +|   0|  0|  10|           3|           1|
    |add_ln890_287_fu_1049_p2             |         +|   0|  0|  17|          10|           1|
    |add_ln890_288_fu_923_p2              |         +|   0|  0|  14|           7|           1|
    |add_ln890_289_fu_775_p2              |         +|   0|  0|  14|           7|           1|
    |add_ln890_290_fu_854_p2              |         +|   0|  0|  18|          11|           1|
    |add_ln890_291_fu_587_p2              |         +|   0|  0|  19|          12|           1|
    |add_ln890_fu_1128_p2                 |         +|   0|  0|  17|          10|           1|
    |c3_101_fu_873_p2                     |         +|   0|  0|  12|           4|           1|
    |c3_102_fu_725_p2                     |         +|   0|  0|  12|           4|           1|
    |add_i_i611_cast_fu_601_p2            |         -|   0|  0|  13|           6|           6|
    |add_i_i611_cast_mid1_fu_697_p2       |         -|   0|  0|  13|           6|           6|
    |and_ln1102_1_fu_654_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln1102_fu_636_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln1103_fu_683_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln890_fu_1098_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_01001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage100_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_01001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp4_stage0_11001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp5_stage0_01001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp5_stage100_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state100_pp2_stage90_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state145_pp4_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |ap_block_state147_pp5_stage1_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state9_pp1_stage0_iter1     |       and|   0|  0|   2|           1|           1|
    |icmp_ln1104_fu_648_p2                |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln1110_fu_719_p2                |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln1115_fu_740_p2                |      icmp|   0|  0|   9|           4|           1|
    |icmp_ln1178_fu_867_p2                |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln1183_fu_888_p2                |      icmp|   0|  0|   9|           4|           1|
    |icmp_ln886_28_fu_735_p2              |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln886_fu_883_p2                 |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln890108_fu_613_p2              |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln890_1406_fu_1055_p2           |      icmp|   0|  0|  11|          10|          11|
    |icmp_ln890_1407_fu_1067_p2           |      icmp|   0|  0|  11|          10|           9|
    |icmp_ln890_1408_fu_1092_p2           |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_1409_fu_929_p2            |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln890_1410_fu_912_p2            |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln890_1411_fu_900_p2            |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln890_1412_fu_781_p2            |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln890_1413_fu_764_p2            |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln890_1414_fu_752_p2            |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln890_1415_fu_941_p2            |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_1416_fu_793_p2            |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_fu_607_p2                 |      icmp|   0|  0|  12|          12|          12|
    |ap_block_state1                      |        or|   0|  0|   2|           1|           1|
    |ap_block_state142_pp3_stage0_iter1   |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter1     |        or|   0|  0|   2|           1|           1|
    |or_ln1102_fu_626_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln1103_1_fu_678_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln1103_fu_666_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln1259_fu_1104_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln691_fu_842_p2                   |        or|   0|  0|   2|           1|           1|
    |c2_V_82_fu_846_p3                    |    select|   0|  0|   8|           1|           1|
    |select_ln1102_1_fu_642_p3            |    select|   0|  0|   6|           1|           6|
    |select_ln1102_fu_619_p3              |    select|   0|  0|   3|           1|           1|
    |select_ln1103_fu_703_p3              |    select|   0|  0|   6|           1|           6|
    |select_ln1259_fu_1110_p3             |    select|   0|  0|   4|           1|           1|
    |select_ln691_43_fu_818_p3            |    select|   0|  0|   6|           1|           1|
    |select_ln691_fu_966_p3               |    select|   0|  0|   6|           1|           1|
    |select_ln890_326_fu_1073_p3          |    select|   0|  0|   2|           1|           2|
    |select_ln890_327_fu_1134_p3          |    select|   0|  0|  10|           1|           1|
    |select_ln890_328_fu_947_p3           |    select|   0|  0|   2|           1|           2|
    |select_ln890_329_fu_799_p3           |    select|   0|  0|   2|           1|           2|
    |select_ln890_330_fu_860_p3           |    select|   0|  0|  11|           1|           1|
    |select_ln890_fu_711_p3               |    select|   0|  0|   3|           1|           3|
    |ap_enable_pp0                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp4                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp5                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1              |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1              |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1              |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1              |       xor|   0|  0|   2|           2|           1|
    |arb_fu_831_p2                        |       xor|   0|  0|   2|           2|           1|
    |xor_ln1102_fu_631_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln1103_fu_672_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln890_fu_1086_p2                 |       xor|   0|  0|   2|           1|           2|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Total                                |          |   0|  0| 615|         291|         229|
    +-------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+------+-----------+-----+-----------+
    |                   Name                   |  LUT | Input Size| Bits| Total Bits|
    +------------------------------------------+------+-----------+-----+-----------+
    |ap_NS_fsm                                 |  1528|        288|    1|        288|
    |ap_done                                   |     9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                   |    14|          3|    1|          3|
    |ap_enable_reg_pp1_iter1                   |    14|          3|    1|          3|
    |ap_enable_reg_pp2_iter1                   |     9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1                   |    14|          3|    1|          3|
    |ap_enable_reg_pp4_iter1                   |    14|          3|    1|          3|
    |ap_enable_reg_pp5_iter1                   |     9|          2|    1|          2|
    |ap_phi_mux_c4_V_87_phi_fu_365_p4          |     9|          2|    2|          4|
    |ap_phi_mux_c4_V_phi_fu_432_p4             |     9|          2|    2|          4|
    |ap_phi_mux_c5_V_123_phi_fu_455_p4         |     9|          2|    2|          4|
    |ap_phi_mux_c5_V_124_phi_fu_388_p4         |     9|          2|    2|          4|
    |ap_phi_mux_c6_V_113_phi_fu_399_p4         |     9|          2|    6|         12|
    |ap_phi_mux_c6_V_phi_fu_466_p4             |     9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten9_phi_fu_444_p4  |     9|          2|    7|         14|
    |ap_phi_mux_indvar_flatten_phi_fu_377_p4   |     9|          2|    7|         14|
    |arb_32_reg_315                            |     9|          2|    1|          2|
    |c1_V_reg_289                              |     9|          2|    3|          6|
    |c2_V_reg_327                              |     9|          2|    8|         16|
    |c3_100_reg_339                            |     9|          2|    4|          8|
    |c3_reg_406                                |     9|          2|    4|          8|
    |c4_V_86_reg_417                           |     9|          2|    2|          4|
    |c4_V_87_reg_361                           |     9|          2|    2|          4|
    |c4_V_88_reg_350                           |     9|          2|    2|          4|
    |c4_V_reg_428                              |     9|          2|    2|          4|
    |c5_V_123_reg_451                          |     9|          2|    2|          4|
    |c5_V_124_reg_384                          |     9|          2|    2|          4|
    |c5_V_reg_484                              |     9|          2|    2|          4|
    |c6_V_113_reg_395                          |     9|          2|    6|         12|
    |c6_V_reg_462                              |     9|          2|    6|         12|
    |c7_V_reg_506                              |     9|          2|    4|          8|
    |fifo_B_B_IO_L2_in_0_x09_blk_n             |     9|          2|    1|          2|
    |fifo_B_B_IO_L2_in_1_x010_blk_n            |     9|          2|    1|          2|
    |fifo_B_PE_0_0_x061_blk_n                  |     9|          2|    1|          2|
    |fifo_B_PE_0_0_x061_din                    |    97|         20|   32|        640|
    |indvar_flatten17_reg_277                  |     9|          2|   11|         22|
    |indvar_flatten37_reg_266                  |     9|          2|   12|         24|
    |indvar_flatten45_reg_495                  |     9|          2|   10|         20|
    |indvar_flatten58_reg_473                  |     9|          2|   10|         20|
    |indvar_flatten9_reg_440                   |     9|          2|    7|         14|
    |indvar_flatten_reg_373                    |     9|          2|    7|         14|
    |local_B_ping_V_address0                   |    14|          3|    1|          3|
    +------------------------------------------+------+-----------+-----+-----------+
    |Total                                     |  2010|        393|  185|       1237|
    +------------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +------------------------------+-----+----+-----+-----------+
    |             Name             |  FF | LUT| Bits| Const Bits|
    +------------------------------+-----+----+-----+-----------+
    |add_i_i611_cast_reg_1172      |    3|   0|    6|          3|
    |add_ln691_1389_reg_1453       |    4|   0|    4|          0|
    |add_ln691_1392_reg_1357       |    2|   0|    2|          0|
    |add_ln691_1396_reg_1243       |    2|   0|    2|          0|
    |add_ln890_287_reg_1430        |   10|   0|   10|          0|
    |add_ln890_288_reg_1366        |    7|   0|    7|          0|
    |add_ln890_289_reg_1252        |    7|   0|    7|          0|
    |add_ln890_291_reg_1167        |   12|   0|   12|          0|
    |and_ln1102_1_reg_1192         |    1|   0|    1|          0|
    |and_ln1103_reg_1201           |    1|   0|    1|          0|
    |ap_CS_fsm                     |  287|   0|  287|          0|
    |ap_done_reg                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0       |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1       |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0       |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1       |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0       |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1       |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0       |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1       |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0       |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1       |    1|   0|    1|          0|
    |arb_32_reg_315                |    1|   0|    1|          0|
    |c1_V_reg_289                  |    3|   0|    3|          0|
    |c2_V_reg_327                  |    8|   0|    8|          0|
    |c3_100_reg_339                |    4|   0|    4|          0|
    |c3_101_reg_1335               |    4|   0|    4|          0|
    |c3_102_reg_1221               |    4|   0|    4|          0|
    |c3_reg_406                    |    4|   0|    4|          0|
    |c4_V_86_reg_417               |    2|   0|    2|          0|
    |c4_V_87_reg_361               |    2|   0|    2|          0|
    |c4_V_88_reg_350               |    2|   0|    2|          0|
    |c4_V_reg_428                  |    2|   0|    2|          0|
    |c5_V_123_reg_451              |    2|   0|    2|          0|
    |c5_V_124_reg_384              |    2|   0|    2|          0|
    |c5_V_reg_484                  |    2|   0|    2|          0|
    |c6_V_113_reg_395              |    6|   0|    6|          0|
    |c6_V_reg_462                  |    6|   0|    6|          0|
    |c7_V_reg_506                  |    4|   0|    4|          0|
    |empty_reg_1448                |    3|   0|    3|          0|
    |icmp_ln890108_reg_1181        |    1|   0|    1|          0|
    |icmp_ln890_1409_reg_1371      |    1|   0|    1|          0|
    |icmp_ln890_1410_reg_1362      |    1|   0|    1|          0|
    |icmp_ln890_1411_reg_1353      |    1|   0|    1|          0|
    |icmp_ln890_1412_reg_1257      |    1|   0|    1|          0|
    |icmp_ln890_1413_reg_1248      |    1|   0|    1|          0|
    |icmp_ln890_1414_reg_1239      |    1|   0|    1|          0|
    |indvar_flatten17_reg_277      |   11|   0|   11|          0|
    |indvar_flatten37_reg_266      |   12|   0|   12|          0|
    |indvar_flatten45_reg_495      |   10|   0|   10|          0|
    |indvar_flatten58_reg_473      |   10|   0|   10|          0|
    |indvar_flatten9_reg_440       |    7|   0|    7|          0|
    |indvar_flatten_reg_373        |    7|   0|    7|          0|
    |intra_trans_en_reg_301        |    1|   0|    1|          0|
    |or_ln1103_reg_1197            |    1|   0|    1|          0|
    |p_Result_0_0_1_reg_1281       |   32|   0|   32|          0|
    |p_Result_0_0_2_reg_1286       |   32|   0|   32|          0|
    |p_Result_0_0_3_reg_1291       |   32|   0|   32|          0|
    |p_Result_0_0_4_reg_1296       |   32|   0|   32|          0|
    |p_Result_0_0_5_reg_1301       |   32|   0|   32|          0|
    |p_Result_0_0_6_reg_1306       |   32|   0|   32|          0|
    |p_Result_0_0_7_reg_1311       |   32|   0|   32|          0|
    |p_Result_4553_0_0_1_reg_1395  |   32|   0|   32|          0|
    |p_Result_4553_0_0_2_reg_1400  |   32|   0|   32|          0|
    |p_Result_4553_0_0_3_reg_1405  |   32|   0|   32|          0|
    |p_Result_4553_0_0_4_reg_1410  |   32|   0|   32|          0|
    |p_Result_4553_0_0_5_reg_1415  |   32|   0|   32|          0|
    |p_Result_4553_0_0_6_reg_1420  |   32|   0|   32|          0|
    |p_Result_4553_0_0_7_reg_1425  |   32|   0|   32|          0|
    |select_ln1103_reg_1206        |    3|   0|    6|          3|
    |select_ln691_43_reg_1271      |    6|   0|    6|          0|
    |select_ln691_reg_1385         |    6|   0|    6|          0|
    |select_ln890_326_reg_1438     |    2|   0|    2|          0|
    |select_ln890_327_reg_1458     |   10|   0|   10|          0|
    |select_ln890_328_reg_1375     |    2|   0|    2|          0|
    |select_ln890_329_reg_1261     |    2|   0|    2|          0|
    |select_ln890_reg_1212         |    3|   0|    3|          0|
    |tmp_s_reg_1463                |   32|   0|   32|          0|
    |trunc_ln674_15_reg_1276       |   32|   0|   32|          0|
    |trunc_ln674_reg_1390          |   32|   0|   32|          0|
    +------------------------------+-----+----+-----+-----------+
    |Total                         | 1054|   0| 1060|          6|
    +------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|           B_IO_L2_in_0_x0|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|           B_IO_L2_in_0_x0|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|           B_IO_L2_in_0_x0|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|           B_IO_L2_in_0_x0|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|           B_IO_L2_in_0_x0|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|           B_IO_L2_in_0_x0|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|           B_IO_L2_in_0_x0|  return value|
|fifo_B_B_IO_L2_in_0_x09_dout     |   in|  256|     ap_fifo|   fifo_B_B_IO_L2_in_0_x09|       pointer|
|fifo_B_B_IO_L2_in_0_x09_empty_n  |   in|    1|     ap_fifo|   fifo_B_B_IO_L2_in_0_x09|       pointer|
|fifo_B_B_IO_L2_in_0_x09_read     |  out|    1|     ap_fifo|   fifo_B_B_IO_L2_in_0_x09|       pointer|
|fifo_B_B_IO_L2_in_1_x010_din     |  out|  256|     ap_fifo|  fifo_B_B_IO_L2_in_1_x010|       pointer|
|fifo_B_B_IO_L2_in_1_x010_full_n  |   in|    1|     ap_fifo|  fifo_B_B_IO_L2_in_1_x010|       pointer|
|fifo_B_B_IO_L2_in_1_x010_write   |  out|    1|     ap_fifo|  fifo_B_B_IO_L2_in_1_x010|       pointer|
|fifo_B_PE_0_0_x061_din           |  out|   32|     ap_fifo|        fifo_B_PE_0_0_x061|       pointer|
|fifo_B_PE_0_0_x061_full_n        |   in|    1|     ap_fifo|        fifo_B_PE_0_0_x061|       pointer|
|fifo_B_PE_0_0_x061_write         |  out|    1|     ap_fifo|        fifo_B_PE_0_0_x061|       pointer|
+---------------------------------+-----+-----+------------+--------------------------+--------------+

