---
content_type: page
description: The calendar section provides the schedule of lecture topics and key
  dates for the course.
hide_download: true
hide_download_original: null
learning_resource_types: []
ocw_type: CourseSection
title: Calendar
uid: bee2f61a-a2f7-7ee1-11c8-47fac4eade6c
video_files:
  video_thumbnail_file: null
video_metadata:
  youtube_id: null
---

The calendar below provides information on the course's lecture (L), recitation (R), quiz (Q), conference sessions (C) and project (P) sessions.

The last lecture or recitation is delivered 5 weeks before the end of the semester; after that date, class time is spent entirely on the final project.

{{< tableopen >}}
{{< theadopen >}}
{{< tropen >}}
{{< thopen >}}
SES #
{{< thclose >}}
{{< thopen >}}
Topics
{{< thclose >}}
{{< thopen >}}
KEY DATES
{{< thclose >}}

{{< trclose >}}

{{< theadclose >}}
{{< tropen >}}
{{< tdopen >}}
L1
{{< tdclose >}}
{{< tdopen >}}
Introduction
{{< tdclose >}}
{{< tdopen >}}


Lab 1 out

Problem set 1 out


{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L2
{{< tdclose >}}
{{< tdopen >}}
Combinational logic
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L3
{{< tdclose >}}
{{< tdopen >}}
Introduction to Verilog® - combinational logic
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L4
{{< tdclose >}}
{{< tdopen >}}
Sequential building blocks
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L5
{{< tdclose >}}
{{< tdopen >}}
Simple sequential circuits and Verilog®
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L6
{{< tdclose >}}
{{< tdopen >}}
Finite-state machines and synchronization
{{< tdclose >}}
{{< tdopen >}}


Problem set 1 due

Problem set 2 out


{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L7
{{< tdclose >}}
{{< tdopen >}}
Memory basics and timing
{{< tdclose >}}
{{< tdopen >}}


Lab 1 checkoff and report due

Lab 2 (Traffic light FSM) out


{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
R1
{{< tdclose >}}
{{< tdopen >}}
FSM examples, Verilog® lab 2 discussion
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L8-L9
{{< tdclose >}}
{{< tdopen >}}
Arithmetic structures
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
R2
{{< tdclose >}}
{{< tdopen >}}
More FSM, memory, arithmetic
{{< tdclose >}}
{{< tdopen >}}


Problem set 2 due

Problem set 3 out


{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L10
{{< tdclose >}}
{{< tdopen >}}
Analog building blocks
{{< tdclose >}}
{{< tdopen >}}
Lab 2 checkoff
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L11
{{< tdclose >}}
{{< tdopen >}}
System integration issues and major/minor FSM
{{< tdclose >}}
{{< tdopen >}}


Lab 2 report due

Lab 3 (Memory tester) out


{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
R3
{{< tdclose >}}
{{< tdopen >}}
VGA timing generation, block RAM/ROM
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L12
{{< tdclose >}}
{{< tdopen >}}
Reconfigurable logic architecture
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L13
{{< tdclose >}}
{{< tdopen >}}
Video
{{< tdclose >}}
{{< tdopen >}}
Problem set 3 due
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
Q1
{{< tdclose >}}
{{< tdopen >}}
Quiz review
{{< tdclose >}}
{{< tdopen >}}


Lab 3 (Memory tester) checkoff - No detailed report due (see lab for details)

Lab 4 (Pong game) out


{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
Q2
{{< tdclose >}}
{{< tdopen >}}
Quiz
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L14
{{< tdclose >}}
{{< tdopen >}}
Project kickoff
{{< tdclose >}}
{{< tdopen >}}


Formation of project teams

Lab 4 intermediate checkoff (not graded) due two days after Ses #L14


{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L15
{{< tdclose >}}
{{< tdopen >}}
LSI integration and performance transformations
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L16
{{< tdclose >}}
{{< tdopen >}}
Power dissipation in digital systems
{{< tdclose >}}
{{< tdopen >}}


Lab 4 checkoff due two days after Ses #L16

Project abstracts due five days after Ses #L16

Lab 4 report due five days after Ses #L16


{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
C1
{{< tdclose >}}
{{< tdopen >}}
Proposal conference with TAs
{{< tdclose >}}
{{< tdopen >}}
Bring project proposals for the proposal conference
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
C2
{{< tdclose >}}
{{< tdopen >}}
Proposal conference with TAs
{{< tdclose >}}
{{< tdopen >}}


Lab 2 revised report due nine days after Ses #L16 (part of CIM)

Bring project proposals for the proposal conference


{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
P1-P2
{{< tdclose >}}
{{< tdopen >}}
Block diagram conference with TAs
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
P3
{{< tdclose >}}
{{< tdopen >}}
Project design presentation
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
P4
{{< tdclose >}}
{{< tdopen >}}
Project design presentation (cont.)
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
P5
{{< tdclose >}}
{{< tdopen >}}
Project design presentation (cont.)
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
P6
{{< tdclose >}}
{{< tdopen >}}
Project design presentation (cont.)
{{< tdclose >}}
{{< tdopen >}}
Customized project checklist due (groups + staff)
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
P7-P11
{{< tdclose >}}
{{< tdopen >}}
Implement/Debug
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
P12
{{< tdclose >}}
{{< tdopen >}}
Implement/Debug (cont.)
{{< tdclose >}}
{{< tdopen >}}


Final project demonstrations and video taping due

Final project report due three days after Ses #P12


{{< tdclose >}}

{{< trclose >}}

{{< tableclose >}}