=====
SETUP
5.569
11.867
17.436
clk_ibuf
0.000
4.230
prelude/pc_1_s0
7.471
7.703
prelude/n66_s14
8.275
8.737
prelude/n66_s13
8.740
9.257
prelude/decoder/dst_Z_0_s0
9.963
10.518
prelude/registers/n381_s0
11.177
11.504
prelude/registers/register_file[7]_0_s0
11.867
=====
SETUP
5.569
11.867
17.436
clk_ibuf
0.000
4.230
prelude/pc_1_s0
7.471
7.703
prelude/n66_s14
8.275
8.737
prelude/n66_s13
8.740
9.257
prelude/decoder/dst_Z_0_s0
9.963
10.518
prelude/registers/n381_s0
11.177
11.504
prelude/registers/register_file[7]_1_s0
11.867
=====
SETUP
5.569
11.867
17.436
clk_ibuf
0.000
4.230
prelude/pc_1_s0
7.471
7.703
prelude/n66_s14
8.275
8.737
prelude/n66_s13
8.740
9.257
prelude/decoder/dst_Z_0_s0
9.963
10.518
prelude/registers/n381_s0
11.177
11.504
prelude/registers/register_file[7]_2_s0
11.867
=====
SETUP
5.569
11.867
17.436
clk_ibuf
0.000
4.230
prelude/pc_1_s0
7.471
7.703
prelude/n66_s14
8.275
8.737
prelude/n66_s13
8.740
9.257
prelude/decoder/dst_Z_0_s0
9.963
10.518
prelude/registers/n381_s0
11.177
11.504
prelude/registers/register_file[7]_3_s0
11.867
=====
SETUP
5.569
11.867
17.436
clk_ibuf
0.000
4.230
prelude/pc_1_s0
7.471
7.703
prelude/n66_s14
8.275
8.737
prelude/n66_s13
8.740
9.257
prelude/decoder/dst_Z_0_s0
9.963
10.518
prelude/registers/n381_s0
11.177
11.504
prelude/registers/register_file[7]_4_s0
11.867
=====
SETUP
5.569
11.867
17.436
clk_ibuf
0.000
4.230
prelude/pc_1_s0
7.471
7.703
prelude/n66_s14
8.275
8.737
prelude/n66_s13
8.740
9.257
prelude/decoder/dst_Z_0_s0
9.963
10.518
prelude/registers/n381_s0
11.177
11.504
prelude/registers/register_file[7]_5_s0
11.867
=====
SETUP
6.492
10.945
17.436
clk_ibuf
0.000
4.230
prelude/pc_1_s0
7.471
7.703
prelude/n66_s14
8.275
8.737
prelude/n66_s13
8.740
9.257
prelude/decoder/dst_Z_0_s0
9.963
10.518
prelude/registers/register_file[0]_register_file[0]_0_0_s
10.945
=====
SETUP
6.501
10.936
17.436
clk_ibuf
0.000
4.230
prelude/pc_1_s0
7.471
7.703
prelude/n66_s14
8.275
8.728
prelude/registers/register_file[0]_ER_CL_s121
8.939
9.456
prelude/decoder/dst_Z_1_s0
9.873
10.428
prelude/registers/register_file[0]_register_file[0]_0_0_s
10.936
=====
SETUP
6.502
10.934
17.436
clk_ibuf
0.000
4.230
prelude/pc_1_s0
7.471
7.703
prelude/n66_s14
8.275
8.737
prelude/n66_s13
8.740
9.257
prelude/decoder/dst_Z_0_s0
9.963
10.518
prelude/registers/register_file[0]_register_file[0]_0_0_s0
10.934
=====
SETUP
6.505
10.931
17.436
clk_ibuf
0.000
4.230
prelude/pc_1_s0
7.471
7.703
prelude/n66_s14
8.275
8.728
prelude/decoder/src_a_Z_2_s1
8.939
9.456
prelude/decoder/dst_Z_2_s0
9.887
10.258
prelude/registers/register_file[0]_register_file[0]_0_1_s
10.931
=====
SETUP
6.505
10.931
17.436
clk_ibuf
0.000
4.230
prelude/pc_1_s0
7.471
7.703
prelude/n66_s14
8.275
8.728
prelude/decoder/src_a_Z_2_s1
8.939
9.456
prelude/decoder/dst_Z_2_s0
9.887
10.258
prelude/registers/register_file[0]_register_file[0]_0_0_s
10.931
=====
SETUP
6.577
10.859
17.436
clk_ibuf
0.000
4.230
prelude/pc_1_s0
7.471
7.703
prelude/n66_s14
8.275
8.728
prelude/registers/register_file[0]_ER_CL_s121
8.939
9.456
prelude/decoder/dst_Z_1_s0
9.873
10.428
prelude/registers/register_file[0]_register_file[0]_0_0_s0
10.859
=====
SETUP
6.577
10.859
17.436
clk_ibuf
0.000
4.230
prelude/pc_1_s0
7.471
7.703
prelude/n66_s14
8.275
8.728
prelude/registers/register_file[0]_ER_CL_s121
8.939
9.456
prelude/decoder/dst_Z_1_s0
9.873
10.428
prelude/registers/register_file[0]_register_file[0]_0_1_s
10.859
=====
SETUP
6.727
10.710
17.436
clk_ibuf
0.000
4.230
prelude/pc_1_s0
7.471
7.703
prelude/n66_s14
8.275
8.737
prelude/n66_s13
8.740
9.257
prelude/decoder/dst_Z_0_s0
9.963
10.533
prelude/registers/register_file[0]_register_file[0]_0_1_s0
10.710
=====
SETUP
6.727
10.710
17.436
clk_ibuf
0.000
4.230
prelude/pc_1_s0
7.471
7.703
prelude/n66_s14
8.275
8.737
prelude/n66_s13
8.740
9.257
prelude/decoder/dst_Z_0_s0
9.963
10.533
prelude/registers/register_file[0]_register_file[0]_0_1_s
10.710
=====
SETUP
6.748
10.688
17.436
clk_ibuf
0.000
4.230
prelude/pc_1_s0
7.471
7.703
prelude/n66_s14
8.275
8.728
prelude/decoder/src_a_Z_2_s1
8.939
9.456
prelude/decoder/dst_Z_2_s0
9.887
10.258
prelude/registers/register_file[0]_register_file[0]_0_1_s0
10.688
=====
SETUP
6.759
10.678
17.436
clk_ibuf
0.000
4.230
prelude/pc_1_s0
7.471
7.703
prelude/n66_s14
8.275
8.737
prelude/n66_s13
8.740
9.257
prelude/registers/register_file[0]_ER_CL_s122
9.963
10.533
prelude/registers/register_file[0]_ER_CL_s33
10.678
=====
SETUP
6.815
10.621
17.436
clk_ibuf
0.000
4.230
prelude/pc_1_s0
7.471
7.703
prelude/n66_s14
8.275
8.728
prelude/registers/register_file[0]_ER_CL_s121
8.939
9.456
prelude/decoder/dst_Z_1_s0
9.873
10.443
prelude/registers/register_file[0]_register_file[0]_0_1_s0
10.621
=====
SETUP
6.991
10.446
17.436
clk_ibuf
0.000
4.230
prelude/pc_1_s0
7.471
7.703
prelude/n66_s14
8.275
8.728
prelude/decoder/src_a_Z_2_s1
8.939
9.456
prelude/decoder/dst_Z_2_s0
9.887
10.258
prelude/registers/register_file[0]_register_file[0]_0_0_s0
10.446
=====
SETUP
7.051
10.385
17.436
clk_ibuf
0.000
4.230
prelude/pc_1_s0
7.471
7.703
prelude/n66_s14
8.275
8.737
prelude/n66_s13
8.740
9.257
prelude/registers/register_file[0]_ER_CL_s125
9.692
10.241
prelude/registers/register_file[0]_ER_CL_s92
10.385
=====
SETUP
7.057
10.380
17.436
clk_ibuf
0.000
4.230
prelude/pc_6_s0
7.471
7.703
prelude/n66_s16
7.860
8.415
prelude/registers/register_file[0]_ER_CL_s129
9.127
9.697
prelude/registers/register_file[0]_ER_CL_s27
10.380
=====
SETUP
7.198
10.238
17.436
clk_ibuf
0.000
4.230
prelude/pc_6_s0
7.471
7.703
prelude/n66_s16
7.860
8.415
prelude/registers/register_file[0]_ER_CL_s120
9.127
9.697
prelude/registers/register_file[0]_ER_CL_s29
10.238
=====
SETUP
7.591
9.845
17.436
clk_ibuf
0.000
4.230
prelude/pc_1_s0
7.471
7.703
prelude/n66_s14
8.275
8.728
prelude/registers/register_file[0]_ER_CL_s121
8.939
9.488
prelude/registers/register_file[0]_ER_CL_s31
9.845
=====
SETUP
7.952
9.485
17.436
clk_ibuf
0.000
4.230
prelude/pc_6_s0
7.471
7.703
prelude/n66_s16
7.860
8.415
prelude/registers/register_file[0]_ER_CL_s128
8.878
9.340
prelude/registers/register_file[0]_ER_CL_s86
9.485
=====
SETUP
8.008
9.428
17.436
clk_ibuf
0.000
4.230
prelude/pc_6_s0
7.471
7.703
prelude/n66_s16
7.860
8.415
prelude/registers/register_file[0]_ER_CL_s124
8.670
9.240
prelude/registers/register_file[0]_ER_CL_s90
9.428
=====
HOLD
0.425
5.754
5.328
clk_ibuf
0.000
3.126
prelude/pc_6_s0
5.317
5.519
prelude/next_pc_6_s
5.522
5.754
prelude/pc_6_s0
5.754
=====
HOLD
0.428
5.756
5.328
clk_ibuf
0.000
3.126
prelude/pc_2_s0
5.317
5.519
prelude/next_pc_2_s
5.524
5.756
prelude/pc_2_s0
5.756
=====
HOLD
0.429
5.757
5.328
clk_ibuf
0.000
3.126
prelude/pc_0_s0
5.317
5.519
prelude/n94_s2
5.525
5.757
prelude/pc_0_s0
5.757
=====
HOLD
0.542
5.871
5.328
clk_ibuf
0.000
3.126
prelude/pc_7_s0
5.317
5.518
prelude/next_pc_7_s
5.639
5.871
prelude/pc_7_s0
5.871
=====
HOLD
0.542
5.871
5.328
clk_ibuf
0.000
3.126
prelude/pc_4_s0
5.317
5.518
prelude/next_pc_4_s
5.639
5.871
prelude/pc_4_s0
5.871
=====
HOLD
0.547
5.876
5.328
clk_ibuf
0.000
3.126
prelude/pc_5_s0
5.317
5.518
prelude/next_pc_5_s
5.644
5.876
prelude/pc_5_s0
5.876
=====
HOLD
0.549
5.877
5.328
clk_ibuf
0.000
3.126
prelude/pc_3_s0
5.317
5.518
prelude/next_pc_3_s
5.645
5.877
prelude/pc_3_s0
5.877
=====
HOLD
0.557
5.885
5.328
clk_ibuf
0.000
3.126
prelude/pc_0_s0
5.317
5.518
prelude/next_pc_1_s
5.653
5.885
prelude/pc_1_s0
5.885
=====
HOLD
0.778
6.106
5.328
clk_ibuf
0.000
3.126
prelude/registers/register_file[0]_ER_init_s
5.317
5.518
prelude/registers/register_file[0]_ER_init_s19
5.635
5.867
prelude/registers/register_file[0]_ER_init_s
6.106
=====
HOLD
0.802
6.130
5.328
clk_ibuf
0.000
3.126
prelude/pc_2_s0
5.317
5.519
prelude/registers/register_file[0]_ER_CL_s128
5.768
6.003
prelude/registers/register_file[0]_ER_CL_s86
6.130
=====
HOLD
0.955
6.283
5.328
clk_ibuf
0.000
3.126
prelude/pc_0_s0
5.317
5.519
prelude/registers/register_file[0]_ER_CL_s124
5.773
6.157
prelude/registers/register_file[0]_ER_CL_s90
6.283
=====
HOLD
0.994
6.322
5.328
clk_ibuf
0.000
3.126
prelude/pc_0_s0
5.317
5.519
prelude/registers/register_file[0]_ER_CL_s121
5.670
6.061
prelude/registers/register_file[0]_ER_CL_s31
6.322
=====
HOLD
1.004
6.332
5.328
clk_ibuf
0.000
3.126
prelude/registers/register_file[0]_ER_init_s3
5.317
5.518
prelude/registers/register_file[0]_ER_init_s21
5.635
5.979
prelude/registers/register_file[0]_ER_init_s3
6.332
=====
HOLD
1.204
6.532
5.328
clk_ibuf
0.000
3.126
prelude/pc_0_s0
5.317
5.519
prelude/registers/register_file[0]_ER_CL_s120
5.914
6.149
prelude/registers/register_file[0]_ER_CL_s29
6.532
=====
HOLD
1.236
6.564
5.327
clk_ibuf
0.000
3.126
prelude/pc_0_s0
5.317
5.518
prelude/n66_s13
5.653
5.888
prelude/decoder/dst_Z_1_s0
6.137
6.427
prelude/registers/register_file[0]_register_file[0]_0_1_s0
6.564
=====
HOLD
1.301
6.628
5.327
clk_ibuf
0.000
3.126
prelude/pc_0_s0
5.317
5.519
prelude/registers/register_file[0]_ER_CL_s124
5.773
6.117
prelude/decoder/dst_Z_2_s0
6.128
6.492
prelude/registers/register_file[0]_register_file[0]_0_0_s0
6.628
=====
HOLD
1.309
6.636
5.327
clk_ibuf
0.000
3.126
prelude/pc_0_s0
5.317
5.519
prelude/registers/register_file[0]_ER_CL_s120
5.914
6.146
prelude/decoder/dst_Z_0_s0
6.271
6.503
prelude/registers/register_file[0]_register_file[0]_0_1_s0
6.636
=====
HOLD
1.309
6.636
5.327
clk_ibuf
0.000
3.126
prelude/pc_0_s0
5.317
5.519
prelude/registers/register_file[0]_ER_CL_s120
5.914
6.146
prelude/decoder/dst_Z_0_s0
6.271
6.503
prelude/registers/register_file[0]_register_file[0]_0_1_s
6.636
=====
HOLD
1.337
6.665
5.328
clk_ibuf
0.000
3.126
prelude/pc_0_s0
5.317
5.518
prelude/n66_s13
5.653
5.888
prelude/registers/register_file[0]_ER_CL_s125
6.154
6.538
prelude/registers/register_file[0]_ER_CL_s92
6.665
=====
HOLD
1.370
6.698
5.327
clk_ibuf
0.000
3.126
prelude/pc_0_s0
5.317
5.518
prelude/n66_s13
5.653
5.888
prelude/decoder/dst_Z_1_s0
6.137
6.447
prelude/registers/register_file[0]_register_file[0]_0_0_s
6.698
=====
HOLD
1.385
6.713
5.327
clk_ibuf
0.000
3.126
prelude/pc_0_s0
5.317
5.518
prelude/n66_s13
5.653
5.888
prelude/decoder/dst_Z_1_s0
6.137
6.427
prelude/registers/register_file[0]_register_file[0]_0_0_s0
6.713
=====
HOLD
1.385
6.713
5.327
clk_ibuf
0.000
3.126
prelude/pc_0_s0
5.317
5.518
prelude/n66_s13
5.653
5.888
prelude/decoder/dst_Z_1_s0
6.137
6.427
prelude/registers/register_file[0]_register_file[0]_0_1_s
6.713
=====
HOLD
1.395
6.724
5.328
clk_ibuf
0.000
3.126
prelude/pc_2_s0
5.317
5.519
prelude/registers/register_file[0]_ER_CL_s129
5.905
6.215
prelude/registers/register_file[0]_ER_CL_s27
6.724
=====
HOLD
1.435
6.762
5.327
clk_ibuf
0.000
3.126
prelude/pc_0_s0
5.317
5.519
prelude/registers/register_file[0]_ER_CL_s120
5.914
6.146
prelude/decoder/dst_Z_0_s0
6.271
6.506
prelude/registers/register_file[0]_register_file[0]_0_0_s0
6.762
=====
HOLD
1.443
6.771
5.327
clk_ibuf
0.000
3.126
prelude/pc_0_s0
5.317
5.519
prelude/registers/register_file[0]_ER_CL_s120
5.914
6.146
prelude/decoder/dst_Z_0_s0
6.271
6.506
prelude/registers/register_file[0]_register_file[0]_0_0_s
6.771
