#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Dec 23 17:53:06 2022
# Process ID: 6108
# Current directory: D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17296 D:\Universita\tesi magistrale\reti_neurali\vhdl_rete_mnist\vhdl_rete_mnist.xpr
# Log file: D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vivado.log
# Journal file: D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist\vivado.jou
# Running On: DESKTOP-RQNE9R3, OS: Windows, CPU Frequency: 3093 MHz, CPU Physical cores: 2, Host memory: 8571 MB
#-----------------------------------------------------------
start_gui
open_project {D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Programmi/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Programmi/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Programmi/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Programmi/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Programmi/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Programmi/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Programmi/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Programmi/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Programmi/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0'.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.gen/sources_1'.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Runs 36-271] Incremental checkpoint part, xczu7ev-ffvc1156-2-e, does not match run part, xc7z010clg400-1.
CRITICAL WARNING: [Runs 36-271] Incremental checkpoint part, xczu7ev-ffvc1156-2-e, does not match run part, xc7z010clg400-1.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programmi/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 1764.512 ; gain = 391.480
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'rete_mnist_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Programmi/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'rete_mnist_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj rete_mnist_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/perceptron.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'perceptron'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/layer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'layer'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/rete_mnist.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rete_mnist'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sim_1/new/rete_mnist_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rete_mnist_tb'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1783.305 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot rete_mnist_tb_behav xil_defaultlib.rete_mnist_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Programmi/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot rete_mnist_tb_behav xil_defaultlib.rete_mnist_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 90 elements; expected 82 [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sim_1/new/rete_mnist_tb.vhd:44]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit rete_mnist_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1783.305 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'rete_mnist_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Programmi/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'rete_mnist_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj rete_mnist_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/layer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'layer'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/rete_mnist.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rete_mnist'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sim_1/new/rete_mnist_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rete_mnist_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot rete_mnist_tb_behav xil_defaultlib.rete_mnist_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Programmi/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot rete_mnist_tb_behav xil_defaultlib.rete_mnist_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111011111101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111011111110000...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="01")(576,577)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="11")(578,579)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=122)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000101110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000101110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000101110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000001000101110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=33)(0,6)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111011111101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111011111110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101011")(768,775)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(776,783)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111111")(784,791)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-113)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11010100")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(8,15)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111111")(16,23)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=7,b=-84)(0,2)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010010010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-39)(0,3)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111010001110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100010000000")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100010000001")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110010110")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(1392,1407)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-56)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000101110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000000100...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="01")(960,961)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="11")(962,963)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=80)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100010011010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100010011010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000100011100111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001001000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(768,771)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(772,775)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(776,779)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=103)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000010001001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000100011101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111101110101001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101110101001101...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="01")(1344,1345)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="11")(1346,1347)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-191)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111101110101001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101110101001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000100000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-199)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001001001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111100000010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111000000010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111010001110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100010000000")(7...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100010000001")(7...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110010110")(8...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(816,831)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-339)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011000000100000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100010000000")(3...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100010000001")(4...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110010110")(4...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(432,447)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-127)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001111010000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001001000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111010001110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100010000000")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100010000001")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110010110")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(1584,1599)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-250)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011011101100101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011101100101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000101110001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-264)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111101110110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000101110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000101110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000001000101110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=462)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(576,579)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(580,583)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(584,587)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=49)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001111001110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001111101110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11010100111111010100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11010100101111010100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011010010110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=-468)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100010011011011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000011111101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000111111101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100111011100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111011100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(1152,1155)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(1156,1159)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(1160,1163)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-127)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001111010000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000000001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000011101000")(3...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000111101000")(4...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001101001")(4...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=-34)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111101001010110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111001010110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010110101000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000011100011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000000001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101000")(768,775)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-246)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011111100101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111101110101001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101110101001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100010011010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100010011010100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100010000000")(9...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100010000001")(9...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110010110")(9...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(1008,1023)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-135)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111110111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000011111101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000111111101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100111011100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111011100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011101111010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011101111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011011010011010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011111010011010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000011100011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000011100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001111010000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111010001110...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(1920,1921)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="11")(1922,1923)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-98)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000110001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(384,387)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(388,391)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(392,395)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=368)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000001110...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(1536,1537)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="11")(1538,1539)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-315)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111101001010110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111001010110010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=193)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001111010000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111110111010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011010010110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-241)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010111")(768,775)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(776,783)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=98)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001111010000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111101001010110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111001010110010...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(1152,1153)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="11")(1154,1155)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-254)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000001110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-150)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111110111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100111100011101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111100011101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100111100011101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111100011101000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-12)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="01")(384,385)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="11")(386,387)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=203)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001111010000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(1152,1155)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-66)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111101110101001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101110101001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000101110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000001110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101000")(960,967)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(968,975)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111111")(976,983)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-306)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000100010111")(3...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000100010111")(4...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=348)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100111011100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111011100010111...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="01")(1152,1153)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-345)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(384,385)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-80)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001001000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000100011100111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011100000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(1344,1347)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(1348,1351)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(1352,1355)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-522)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010001010111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010001010110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001001000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100111100011101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111100011101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=4)(0,7)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111101001010110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111001010110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111101110101001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101110101001101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010111")(1536,1543...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(1544,1551...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111111")(1552,1559...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-138)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111011111101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111011111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100111100011101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111100011101000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-423)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010001010110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010001010110010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-249)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110111001110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110111011110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001001000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000011101000")(5...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000111101000")(5...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001101001")(6...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(624,639)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-173)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111100000010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111000000010111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000010110010")(3...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010010010110010")(4...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-83)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011101111010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011101111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100000001000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-198)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=365)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111101110101001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101110101001101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000100010111")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000100010111")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110010110")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(1968,1983)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-183)(0,7)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=4)(0,6)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111011111101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111011111110000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-136)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001101001001000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000000010...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(768,771)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-120)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010001000000")(9...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010001000010")(9...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001101001")(9...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=67)(0,6)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110000110001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110000010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100101111010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100111111010100...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-106)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111110111010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011010010110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-72)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=-175)(0,3)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111110111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000011100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000011100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000100000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011101111010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011101111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001001001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001000001111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=69)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001000001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001001000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-59)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(768,769)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="11")(770,771)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-100)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111000101110001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-82)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000001110...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(2304,2307)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(2308,2311)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(2312,2315)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=22)(0,7)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010000")(3...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100011000")(4...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-97)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100000001000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=451)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100101100100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001001000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011000000100000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=1020)(0,7)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111101110101001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101110101001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001110000010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001110000110001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011010010110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=146)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-535)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=27)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111100000010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111000000010111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=1240)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100111011100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111011100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000011100011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000000001000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-344)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100101111010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100111111010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111000101110001...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(1344,1347)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=272)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010011111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-15)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011011101100101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011101100101011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000101110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000001000101110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-43)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110111001110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110111011110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111011111101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111011111110000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-147)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000100011101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100111011100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111011100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111110111010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011010010110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=2)(0,6)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000100010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000101110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111100000010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111000000010111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=207)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000010110010")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010010010110010")(2...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110010110")(2...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(240,255)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-2)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=128)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(1728,1729)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="11")(1730,1731)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-35)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011011010011010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011111010011010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001111010000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=80)(0,6)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111101110110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000011111101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000111111101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=62)(0,6)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010001010110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010001010110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100111011100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111011100010111...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="01")(1536,1537)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=225)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000100011100111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000111...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(960,961)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-108)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111000101110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111110000101110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-170)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000100...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=202)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010110101000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-1042)(0,6)...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=167)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010001010110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010001010110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111110111010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011010010110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-121)(0,7)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101000")(384,391)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(392,399)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111111")(400,407)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-87)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100111100011101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111100011101000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-208)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110111110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100010011011011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000001011...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=287)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=177)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000011100011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111000101110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111110000101110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-229)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-117)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-72)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100010011011011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001000100011101000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00011000100011101000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=111)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111110111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001111001110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001111101110001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=292)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111000101110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111110111010001110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-45)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111111100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000100011100111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011100000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010111")(384,391)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(392,399)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=26)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000100010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100101111010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100111111010100...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=216)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="01")(768,769)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-232)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100111011100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111011100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001001001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011011101100101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011101100101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111011111101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111011111110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101000")(1920,1927...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(1928,1935...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111111")(1936,1943...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-565)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010001010111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010001010110000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=26)(0,6)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000110001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000110001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001111010000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000000001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-62)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100010011010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100010011010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000001111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(2112,2115)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(2116,2119)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(2120,2123)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=126)(0,7)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001001000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000011100011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000011100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100000001000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=71)(0,6)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=420)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011101111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101011")(192,199)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(200,207)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111111")(208,215)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=7,b=666)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000011100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000011100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100111100011101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111100011101000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000100010111")(9...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000100010111")(9...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=351)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000011100011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000011100010000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=521)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000011100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000011100010111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-167)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101000")(576,583)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(584,591)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111111")(592,599)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=149)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110111001110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110111011110000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-86)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110000110001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110000010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001111010000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101000100000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101000100000010111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-209)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000100...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=199)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000100010001110")(3...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001100010001110")(4...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-186)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(960,963)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(964,967)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(968,971)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=58)(0,6)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000100011100111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111110111010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011010010110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-173)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011111100101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=109)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011010000101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011000000101011...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-648)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001111001110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001111101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000110001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000100001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010111")(576,583)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(584,591)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-19)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001111010000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000101110001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=72)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000100011100111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000011111101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000111111101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001001000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111000101110001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010111")(1920,1927...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(1928,1935...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=639)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(576,577)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-543)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000100010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111101110101001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101110101001101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=108)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010001110...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(192,195)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(196,199)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(200,203)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=-305)(0,4)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=101)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010110101001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101001101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000100010111")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000100010111")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110010110")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(1200,1215)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-263)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-705)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010001110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-101)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-15)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111110111010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=61)(0,6)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=182)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000100000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111011111101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111011111110000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=137)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010001010111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010001010110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010110101001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101001101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=231)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100010000000")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100010000001")(2...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-1)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=429)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000100000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000100011100111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-497)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111101001010110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111001010110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010111")(1152,1159...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(1160,1167...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111111")(1168,1175...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=163)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-89)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010110101000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001111001110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001111101110001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010001000000")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010001000010")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001101001")(1...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-3)(0,6)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000011010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011100000001")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011110000001")(1...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-60)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001101001001000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001101000001000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(384,387)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(388,391)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=-175)(0,4)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100110100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000100011101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011101000...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(2112,2113)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="11")(2114,2115)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-107)(0,7)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000011111101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000111111101000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-24)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=42)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101011")(384,391)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-55)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010001000000")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010001000010")(2...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001101001")(2...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=105)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=-698)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011011101100101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011101100101011...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-210)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000101110000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=142)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000100011101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100000001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101000")(1728,1735...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(1736,1743...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111111")(1744,1751...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-129)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011011010011010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011111010011010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000100011100111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011011101100101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011101100101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100111011100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111011100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=42)(0,7)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100010011011011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100010011010000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=68)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100101100101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000101100101011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100010000000")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100010000001")(1...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=66)(0,6)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111000000010000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-251)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001101110110110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001101110111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000011100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000011100010111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010111")(1728,1735...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(1736,1743...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=122)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010110101000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011011101100101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011101100101011...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=305)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(576,579)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-94)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-204)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-71)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000100010111")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000100010111")(1...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=508)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000011111101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000111111101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100101100101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000101100101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111010001110...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(2496,2499)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(2500,2503)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(2504,2507)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-111)(0,7)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=625)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-274)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=108)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-32)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=215)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000100010111")(5...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000100010111")(5...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110010110")(6...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-170)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001101001001000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000000010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011100000001")(7...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011110000001")(7...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001101001")(8...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=428)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111011100010111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11100111011100010111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-13)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000100011100111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100101100100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111101110101001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101110101001101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-313)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010001010111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000001101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=166)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111011111101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111011111110000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-962)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=134)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000001111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=367)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-73)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110000010000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=134)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110111001110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110111011110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000100000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010111")(2496,2503...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(2504,2511...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111111")(2512,2519...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=45)(0,7)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=4)(0,5)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110000110001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110000010001110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-63)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111000000010000...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="01")(1920,1921)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-161)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111110111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110111001110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110111011110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111100000010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111000000010111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=98)(0,6)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111011101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11010100")(768,775)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-227)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111110111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000000100...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=385)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010101100000010")(3...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010101101000010")(4...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=-592)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011101111010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011101111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000100011101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000001111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-90)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110000010000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=578)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111011111101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111011111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000100000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="01")(2688,2689)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="11")(2690,2691)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=185)(0,7)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001001000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001000000010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=-201)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11010100")(1152,1159...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-54)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010110101000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=64)(0,6)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000101110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000001000101110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-33)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101000")(1152,1159...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(1160,1167...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-175)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000011101000")(7...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000111101000")(7...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-275)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-73)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-185)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=144)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000101110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000001000101110001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=410)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=0)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001110")(384,391)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=396)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-42)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111110111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000001110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=418)(0,7)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010001010111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000001101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=1095)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000101110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010001000000")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010001000010")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001101001")(1...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-365)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010001010111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000001101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=353)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000011101000")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000111101000")(2...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=7,b=-380)(0,4)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-265)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-203)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-109)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=62)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111101001010110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111001010110010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111110111010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011010010110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-387)(0,7)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11010100")(192,199)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(200,207)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=-277)(0,4)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-3)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000011100011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000101110000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(1728,1731)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(1732,1735)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(1736,1739)\]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000100000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-11)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001111001110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001111101110001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-381)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011000000100000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=161)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011011101100101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011101100101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010001010110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010001010110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110111001110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110111011110000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-1057)(0,6)...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001111010000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010000000...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(192,193)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="11")(194,195)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=-251)(0,3)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111110111010001110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-28)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=653)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-59)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000100011100111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111110111010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011010010110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-112)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001111010000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010001010111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010001010110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=126)(0,7)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010001010110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010001010110010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-1)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(384,387)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-147)(0,4)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111110111010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=-1035)(0,5)...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010001000000")(5...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010001000010")(5...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011101111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-66)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010001010111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111011111101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111011111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000100010111")(2...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000100010111")(2...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110010110")(2...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(2352,2367)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=215)(0,7)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=52)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=-349)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-425)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100101100100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000101100100000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011100000001")(5...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011110000001")(5...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=315)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100111100011101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111100011101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000101110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000001000101110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=457)(0,7)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111111100010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=360)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010001010110010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000010001010110010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=-312)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001101001001000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000000010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-136)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010001010110010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000010001010110010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=252)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010110110110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010111110110010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=104)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010001010111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010001010111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100111011100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111011100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010001010110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010001010110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010110101000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111010001110...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(2688,2691)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(2692,2695)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(2696,2699)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-140)(0,7)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100101111010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100111111010100...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=787)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=154)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=96)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=15)(0,6)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(1344,1347)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(1348,1351)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=41)(0,6)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010001110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-481)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111101110110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=-85)(0,3)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111101110101001101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111101110101001101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=-136)(0,4)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000010000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-83)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001111001110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001111101110001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=267)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010110110110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010111110110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-6)(0,6)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000100010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-146)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111110111010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-151)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111101110110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=141)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000001000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-69)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000010110010")(5...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010010010110010")(5...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=-427)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100011111...]
Compiling architecture layer_1 of entity xil_defaultlib.layer [\layer(0,783)(0,255)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011001000100000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011001000100100")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001101001")(3...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(48,63)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=3)(0,3)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100101100100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000101100100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011010000101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011000000101011...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=14)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010000010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000110001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001101110110110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001101110111110000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-15)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010110110110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010111110110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010110110110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010111110110010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=16)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011000000100000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=9)(0,5)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010101100000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(576,579)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(580,583)\]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100110100000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-35)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001001000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11010100010000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11010100010000101011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011010010110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-14)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001101001001000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000000010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-7)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010101100000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=19)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000011101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010000011100010111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00011000011100010111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-29)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111011101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10110010")(0,7)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=14)(0,2)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001010010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010110101001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101001101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=7)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001000100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010111")(0,7)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=6)(0,2)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110000110001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110000010001110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=3)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001000100...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=10)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010001000000")(3...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010001000010")(4...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=17)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000111110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-14)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-15)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010101110111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11010100")(384,391)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-17)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000111110...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(192,195)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(196,199)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=30)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100110100000100")(3...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100110100100100")(4...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-12)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10110010")(192,199)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-12)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111111100010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-32)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11010100111111010100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11010100101111010100...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-27)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000011100011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000011100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010110101000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=8)(0,5)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001000001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01001101110111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01001101110110110010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=16)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111110111010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=12)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000011010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001110000010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001110000110001110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-20)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-19)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010001010110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010001010110010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000101...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="01")(192,193)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=5)(0,3)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000100...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=13)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(4,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(8,11)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=1)(0,2)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="100010010000"...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011010000101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011000000101011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010001001101")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010010001001101")(2...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=39)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010101100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000001111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=21)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-3)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000011101...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(192,195)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=9)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=17)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001101001001001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001101000001001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001101001001001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001101000001001101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=14)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100110100000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01110001")(384,391)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-5)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100011111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001110")(192,199)\]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-8)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001000100...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=8)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=18)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010101110111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=15)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111110111010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010001001101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010010001001101")(1...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=10)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000010001001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100010011010100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100100010011010100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011010010110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-23)(0,3)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000010001001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-4)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-18)(0,3)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000010001001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=30)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000100010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101000")(192,199)\]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000010001001...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011111100101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010001010111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000001101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-23)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000111110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=23)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000100000001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=25)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001000001110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-18)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000100000001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=13)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000100010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010001000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010001000010")(1...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-2)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011011010011010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011111010011010100...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101111101001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=11)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001000001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100101100100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000101100100000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=12)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01110001")(192,199)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-13)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100010011011011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100010011010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000101110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000001000101110001...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000010001001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01001101")(384,391)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=7)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=1)(0,3)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001000100...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(0,1)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="11")(2,3)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=-6)(0,1)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011",weights...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=12)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001000100...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000100010001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-11)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000100011100111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-10)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001000000000...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="01")(0,1)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=7)(0,1)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111",weights...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000101100101011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100100101100101011...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=6)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111001010110010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111101001010110010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000111110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=9)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=4)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011111100101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000011010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-25)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010110101000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101011000000101011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101011010000101011...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=10)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011111100101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000011010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001101110110110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001101110111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100101100100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000111010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000001111010001110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100110111011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111000001000")(3...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111000011000")(4...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=19)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010110101001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101001101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000011010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010001010110010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000010001010110010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=31)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111101110110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-21)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000111110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=31)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111011100010111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11100111011100010111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=2)(0,5)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111111100010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001000001110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001111010000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=25)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111111100010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=19)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100110100000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-4)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000111110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111110111010...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(4,7)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=-8)(0,2)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="001001100000"...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=5)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000100010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010000010110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101011")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(8,15)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=4)(0,2)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010101101101...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(384,387)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=1)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(192,195)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-4)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100011111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001001001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001000001111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=2)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000010000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000011101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-24)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001011111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-19)(0,3)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001101001001000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001101000001000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-22)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000100010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000100010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=22)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100110100000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-25)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000010001001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-7)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000100010001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011111010011010100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011011010011010100...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=19)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010000011100010111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00011000011100010111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=24)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111011100010111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11100111011100010111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101111100011101000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11100111100011101000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=8)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000100010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-16)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000100010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-9)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-41)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111100000010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111000000010111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-11)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011100000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000011010100")(3...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100001011010100")(4...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=20)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100110111011...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111101110110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-14)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111011101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010011111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-47)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001000001110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-6)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111011101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101111101001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=19)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01110001000100001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01110001000110001110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-1)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010101110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10110010111110110010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10110010110110110010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010011111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000011010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011010000101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011000000101011...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-8)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001001001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001000001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01001101")(576,583)\]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001011111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110111110001...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111110111010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=51)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001000100...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-13)(0,3)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000100010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101000100000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101000100000010111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-33)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101111101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001001000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001000000010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010000000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=4)(0,3)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-9)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010111011111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010111011111101000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=3)(0,5)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100010011010100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100100010011010100...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010101110111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101000")(0,7)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=-10)(0,2)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100001101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=2)(0,3)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-2)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000100...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001000100011101000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00011000100011101000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=0)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000001000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-3)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000100...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-23)(0,3)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101011101111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101011101111010100...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=11)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000100...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=10)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001101001001001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001101000001001101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10110010")(384,391)\]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110111110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010001010110010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000010001010110010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110111110001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=4)(0,1)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111",weights...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-31)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101011101111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101011101111010100...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-30)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001000100...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-15)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=48)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000010000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-3)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000011010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101111101001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=7)(0,3)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10110010001000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10110010001001001101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-23)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000010110010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010010010110010")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110010110")(3...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=12)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010000010110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111110111010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111001010110010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111101001010110010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=1)(0,5)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-13)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000010001001...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101111101001...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111011100010111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11100111011100010111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-17)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100011111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010110110110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010111110110010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111001010110010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111101001010110010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-4)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001000100...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=33)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000100010001110")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001100010001110")(2...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=28)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010101100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000101110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000001000101110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=1)(0,3)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011001000100000")(3...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011001000100100")(4...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-29)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-8)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111110111010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10110010111110110010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10110010110110110010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100011111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000011010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010001001101")(3...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010010001001101")(4...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=5)(0,5)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010101100000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-2)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=7)(0,2)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011110010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=0)(0,2)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010101101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101011000000101011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101011010000101011...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-9)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010011111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-7)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001000100...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001000001110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=-7)(0,1)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011",weights...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-23)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=14)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010101100000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-28)(0,3)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000011101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001000101011")(3...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100001000101011")(4...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-18)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010110101000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=8)(0,5)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010011111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111111100010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100110100000100")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100110100100100")(2...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111000000010000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-2)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011100000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-36)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000011010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-33)(0,2)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011110010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-17)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011001000100000")(5...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011001000100100")(5...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-6)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101000111111101000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101000011111101000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110111110001...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010111011111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010111011111101000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=24)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000010000...]
Compiling architecture layer_2 of entity xil_defaultlib.layer [\layer(0,255)(0,255)_uniq_0\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000100010111")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000100010111")(2...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=2)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011101100101011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011011101100101011...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000100000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=-1)(0,2)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001010010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000011010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-13)(0,3)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111101110110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000011010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001110")(0,7)\]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111010010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000111010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000001111010001110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-10)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101111101001...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011001000100000")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011001000100100")(2...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000100010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101111100011101000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11100111100011101000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=0)(0,5)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=2)(0,3)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000010000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-7)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001000100...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=23)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000100010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=17)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000010001001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101000100000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101000100000010111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111110111010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011100000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-6)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000100010001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=1)(0,3)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000011101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100110100000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=1)(0,5)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010101100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111110111010001110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100110100000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010101110111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111111100010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11010100111111010100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11010100101111010100...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-6)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010011111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000010001001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100101100101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000101100101011...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010000010110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000100010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111011101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001110111011110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001110111001110001...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010000")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100011000")(2...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011100000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000001000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111011101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-15)(0,3)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011111100101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000011010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001110111011110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001110111001110001...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111011101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001000001110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-3)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000100010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=0)(0,3)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000110101001101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000010110101001101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100101100100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000000000100...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000010000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=1)(0,1)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111",weights...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111011101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001000100011101000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00011000100011101000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=18)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000100010001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=15)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010101100000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-3)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100110100000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011111100101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000001000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-10)(0,3)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01001101000001001101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01001101001001001101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001000001110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101111101001...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010101100000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000010001001...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000011101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011101111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000010001001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=15)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000100000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=4)(0,3)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-3)(0,2)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011110010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010111000000010111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010111100000010111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-17)(0,3)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011100000001")(3...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011110000001")(4...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111101110110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=-2)(0,2)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="010001100000"...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110111110001...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000011010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010111000000010111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010111100000010111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011100000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-3)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001000001110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-1)(0,2)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="010001100000"...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=21)(0,2)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011110010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101000111111101000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101000011111101000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001000001110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000001000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000011101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001011111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011100000001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011110000001")(1...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=13)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101000100000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101000100000010111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001000100...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11010100010000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11010100010000101011...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010011111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101111101001...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001000100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01110001")(0,7)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=6)(0,2)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000101101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111111100010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=8)(0,3)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001000100...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001011111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=5)(0,3)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001000100...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000010000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100110100000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=4)(0,2)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="100010010000"...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000110101001101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000010110101001101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-1)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000011010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=5)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000010000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-7)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100110100000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=5)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000100...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-10)(0,3)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111000001...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000011101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001110000010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001110000110001110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111000001...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000011101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000100010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01001101")(0,7)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=9)(0,2)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100110101101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=3)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000010000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000100010001...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100110100000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000100000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011111100101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010000010110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01001101")(192,199)\]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001000000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000100010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001110")(576,583)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=3)(0,5)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010011111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000100010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010000010110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=10)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010011111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=11)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000010000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000010000...]
Compiling architecture layer_3 of entity xil_defaultlib.layer [\layer(0,255)(0,255)_uniq_1\]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010111")(192,199)\]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=7,b=-11)(0,1)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111",weights...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-3)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110111110001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011100000001")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011110000001")(2...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011100000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011111100101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000100010001...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000010001001...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011100000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010000010110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-12)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000100010001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-5)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111110111010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=10)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000111110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=5)(0,2)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="001001100000"...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000111110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=4)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001011111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001000100...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010011111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-7)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010101100000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=9)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-10)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01001101110111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01001101110110110010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000011101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=5)(0,2)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010010010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001000001110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011100000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=12)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000001110001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001100001110001")(1...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=11)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001000001110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000011010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000001000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111110111010001110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000010001001...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001000100...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110111110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010000011100010111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00011000011100010111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001000001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010111011111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010111011111101000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=9)(0,3)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011101111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011100000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000100010001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-4)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000100000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111111100010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000011010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000100000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111000001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=-9)(0,2)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100110101101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000111110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=6)(0,3)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000010001001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=7)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=0)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011101111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-14)(0,3)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000001000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001000101011")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100001000101011")(2...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100110100000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000100010001...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=-9)(0,2)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="010001100000"...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001011111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000100...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011100000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=-3)(0,2)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="100010010000"...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=7,b=-6)(0,1)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111",weights...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=8)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011100000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=-7)(0,2)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="010001100000"...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000011101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011101111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=7,b=-13)(0,1)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011",weights...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000100010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011101111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000100010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100110100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010001010110010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000010001010110010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=7,b=12)(0,1)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111",weights...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101111101001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=-12)(0,2)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="100010010000"...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110111110001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-9)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=3)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011100000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000001000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100110100000...]
Compiling architecture layer_4 of entity xil_defaultlib.layer [\layer(0,255)(0,255)_uniq_2\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=-2,b=-1)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11010100010000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11010100010000101011...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=-1,b=0)(0,5)(8,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011101111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=-2,b=0)(0,5)(17...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111001010110010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111101001010110010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=-2,b=1)(0,5)(25...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100101100101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000101100101011...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=-1,b=-1)(0,4)(3...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010101100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011010000101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011000000101011...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(960,963)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=-2,b=0)(0,6)(41...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=-1,b=-1)(0,4)(5...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=-2,b=0)(0,5)(58...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011101111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01110001")(576,583)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=-2,b=1)(0,5)(66...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000001...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(768,771)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(772,775)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=-2,b=0)(0,5)(74...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000100010001...]
Compiling architecture layer_5 of entity xil_defaultlib.layer [\layer(0,255)(0,81)\]
Compiling architecture behavioral of entity xil_defaultlib.rete_mnist [rete_mnist_default]
Compiling architecture behavioral of entity xil_defaultlib.rete_mnist_tb
Built simulation snapshot rete_mnist_tb_behav
run_program: Time (s): cpu = 00:00:19 ; elapsed = 00:04:09 . Memory (MB): peak = 1805.945 ; gain = 6.125
INFO: [USF-XSim-69] 'elaborate' step finished in '249' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rete_mnist_tb_behav -key {Behavioral:sim_1:Functional:rete_mnist_tb} -tclbatch {rete_mnist_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source rete_mnist_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1827.555 ; gain = 21.609
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rete_mnist_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:33 ; elapsed = 00:04:20 . Memory (MB): peak = 1827.555 ; gain = 27.734
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project {D:/Universita/tesi magistrale/reti_neurali/ip_repo/edit_rete_mnist_ip_v1_0.xpr}
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0'.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Universita/tesi magistrale/reti_neurali/ip_repo/edit_rete_mnist_ip_v1_0.gen/sources_1'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-151] The current board 'digilentinc.com::zybo-z7-10:1.0' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programmi/Xilinx/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 23 19:53:34 2022...
