#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x286b160 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x286b2f0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x2878940 .functor NOT 1, L_0x28a48f0, C4<0>, C4<0>, C4<0>;
L_0x28a4650 .functor XOR 1, L_0x28a44f0, L_0x28a45b0, C4<0>, C4<0>;
L_0x28a47e0 .functor XOR 1, L_0x28a4650, L_0x28a4710, C4<0>, C4<0>;
v0x289fb70_0 .net *"_ivl_10", 0 0, L_0x28a4710;  1 drivers
v0x289fc70_0 .net *"_ivl_12", 0 0, L_0x28a47e0;  1 drivers
v0x289fd50_0 .net *"_ivl_2", 0 0, L_0x28a1b70;  1 drivers
v0x289fe10_0 .net *"_ivl_4", 0 0, L_0x28a44f0;  1 drivers
v0x289fef0_0 .net *"_ivl_6", 0 0, L_0x28a45b0;  1 drivers
v0x28a0020_0 .net *"_ivl_8", 0 0, L_0x28a4650;  1 drivers
v0x28a0100_0 .net "a", 0 0, v0x289c250_0;  1 drivers
v0x28a01a0_0 .net "b", 0 0, v0x289c2f0_0;  1 drivers
v0x28a0240_0 .net "c", 0 0, v0x289c390_0;  1 drivers
v0x28a02e0_0 .var "clk", 0 0;
v0x28a0380_0 .net "d", 0 0, v0x289c4d0_0;  1 drivers
v0x28a0420_0 .net "q_dut", 0 0, L_0x28a4210;  1 drivers
v0x28a04c0_0 .net "q_ref", 0 0, L_0x28a0b60;  1 drivers
v0x28a0560_0 .var/2u "stats1", 159 0;
v0x28a0600_0 .var/2u "strobe", 0 0;
v0x28a06a0_0 .net "tb_match", 0 0, L_0x28a48f0;  1 drivers
v0x28a0760_0 .net "tb_mismatch", 0 0, L_0x2878940;  1 drivers
v0x28a0820_0 .net "wavedrom_enable", 0 0, v0x289c5c0_0;  1 drivers
v0x28a08c0_0 .net "wavedrom_title", 511 0, v0x289c660_0;  1 drivers
L_0x28a1b70 .concat [ 1 0 0 0], L_0x28a0b60;
L_0x28a44f0 .concat [ 1 0 0 0], L_0x28a0b60;
L_0x28a45b0 .concat [ 1 0 0 0], L_0x28a4210;
L_0x28a4710 .concat [ 1 0 0 0], L_0x28a0b60;
L_0x28a48f0 .cmp/eeq 1, L_0x28a1b70, L_0x28a47e0;
S_0x286b480 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x286b2f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x2856ea0 .functor NOT 1, v0x289c250_0, C4<0>, C4<0>, C4<0>;
L_0x286bbe0 .functor XOR 1, L_0x2856ea0, v0x289c2f0_0, C4<0>, C4<0>;
L_0x28789b0 .functor XOR 1, L_0x286bbe0, v0x289c390_0, C4<0>, C4<0>;
L_0x28a0b60 .functor XOR 1, L_0x28789b0, v0x289c4d0_0, C4<0>, C4<0>;
v0x2878bb0_0 .net *"_ivl_0", 0 0, L_0x2856ea0;  1 drivers
v0x2878c50_0 .net *"_ivl_2", 0 0, L_0x286bbe0;  1 drivers
v0x2856ff0_0 .net *"_ivl_4", 0 0, L_0x28789b0;  1 drivers
v0x2857090_0 .net "a", 0 0, v0x289c250_0;  alias, 1 drivers
v0x289b610_0 .net "b", 0 0, v0x289c2f0_0;  alias, 1 drivers
v0x289b720_0 .net "c", 0 0, v0x289c390_0;  alias, 1 drivers
v0x289b7e0_0 .net "d", 0 0, v0x289c4d0_0;  alias, 1 drivers
v0x289b8a0_0 .net "q", 0 0, L_0x28a0b60;  alias, 1 drivers
S_0x289ba00 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x286b2f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x289c250_0 .var "a", 0 0;
v0x289c2f0_0 .var "b", 0 0;
v0x289c390_0 .var "c", 0 0;
v0x289c430_0 .net "clk", 0 0, v0x28a02e0_0;  1 drivers
v0x289c4d0_0 .var "d", 0 0;
v0x289c5c0_0 .var "wavedrom_enable", 0 0;
v0x289c660_0 .var "wavedrom_title", 511 0;
E_0x28660c0/0 .event negedge, v0x289c430_0;
E_0x28660c0/1 .event posedge, v0x289c430_0;
E_0x28660c0 .event/or E_0x28660c0/0, E_0x28660c0/1;
E_0x2866310 .event posedge, v0x289c430_0;
E_0x284f9f0 .event negedge, v0x289c430_0;
S_0x289bd50 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x289ba00;
 .timescale -12 -12;
v0x289bf50_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x289c050 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x289ba00;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x289c7c0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x286b2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x28a0c90 .functor NOT 1, v0x289c250_0, C4<0>, C4<0>, C4<0>;
L_0x28a0d00 .functor NOT 1, v0x289c2f0_0, C4<0>, C4<0>, C4<0>;
L_0x28a0d90 .functor AND 1, L_0x28a0c90, L_0x28a0d00, C4<1>, C4<1>;
L_0x28a0e50 .functor NOT 1, v0x289c390_0, C4<0>, C4<0>, C4<0>;
L_0x28a0ef0 .functor AND 1, L_0x28a0d90, L_0x28a0e50, C4<1>, C4<1>;
L_0x28a1000 .functor AND 1, L_0x28a0ef0, v0x289c4d0_0, C4<1>, C4<1>;
L_0x28a1100 .functor NOT 1, v0x289c250_0, C4<0>, C4<0>, C4<0>;
L_0x28a1170 .functor NOT 1, v0x289c2f0_0, C4<0>, C4<0>, C4<0>;
L_0x28a1230 .functor AND 1, L_0x28a1100, L_0x28a1170, C4<1>, C4<1>;
L_0x28a1340 .functor AND 1, L_0x28a1230, v0x289c390_0, C4<1>, C4<1>;
L_0x28a1460 .functor AND 1, L_0x28a1340, v0x289c4d0_0, C4<1>, C4<1>;
L_0x28a14d0 .functor OR 1, L_0x28a1000, L_0x28a1460, C4<0>, C4<0>;
L_0x28a1650 .functor NOT 1, v0x289c250_0, C4<0>, C4<0>, C4<0>;
L_0x28a16c0 .functor AND 1, L_0x28a1650, v0x289c2f0_0, C4<1>, C4<1>;
L_0x28a15e0 .functor NOT 1, v0x289c390_0, C4<0>, C4<0>, C4<0>;
L_0x28a1800 .functor AND 1, L_0x28a16c0, L_0x28a15e0, C4<1>, C4<1>;
L_0x28a19a0 .functor AND 1, L_0x28a1800, v0x289c4d0_0, C4<1>, C4<1>;
L_0x28a1a60 .functor OR 1, L_0x28a14d0, L_0x28a19a0, C4<0>, C4<0>;
L_0x28a1c10 .functor NOT 1, v0x289c250_0, C4<0>, C4<0>, C4<0>;
L_0x28a1d90 .functor AND 1, L_0x28a1c10, v0x289c2f0_0, C4<1>, C4<1>;
L_0x28a2010 .functor AND 1, L_0x28a1d90, v0x289c390_0, C4<1>, C4<1>;
L_0x28a21e0 .functor NOT 1, v0x289c4d0_0, C4<0>, C4<0>, C4<0>;
L_0x28a2420 .functor AND 1, L_0x28a2010, L_0x28a21e0, C4<1>, C4<1>;
L_0x28a2530 .functor OR 1, L_0x28a1a60, L_0x28a2420, C4<0>, C4<0>;
L_0x28a2710 .functor NOT 1, v0x289c2f0_0, C4<0>, C4<0>, C4<0>;
L_0x28a2780 .functor AND 1, v0x289c250_0, L_0x28a2710, C4<1>, C4<1>;
L_0x28a2920 .functor NOT 1, v0x289c390_0, C4<0>, C4<0>, C4<0>;
L_0x28a2990 .functor AND 1, L_0x28a2780, L_0x28a2920, C4<1>, C4<1>;
L_0x28a2b90 .functor AND 1, L_0x28a2990, v0x289c4d0_0, C4<1>, C4<1>;
L_0x28a2c50 .functor OR 1, L_0x28a2530, L_0x28a2b90, C4<0>, C4<0>;
L_0x28a2e60 .functor NOT 1, v0x289c2f0_0, C4<0>, C4<0>, C4<0>;
L_0x28a2ed0 .functor AND 1, v0x289c250_0, L_0x28a2e60, C4<1>, C4<1>;
L_0x28a30a0 .functor AND 1, L_0x28a2ed0, v0x289c390_0, C4<1>, C4<1>;
L_0x28a3160 .functor NOT 1, v0x289c4d0_0, C4<0>, C4<0>, C4<0>;
L_0x28a32f0 .functor AND 1, L_0x28a30a0, L_0x28a3160, C4<1>, C4<1>;
L_0x28a3400 .functor OR 1, L_0x28a2c50, L_0x28a32f0, C4<0>, C4<0>;
L_0x28a3640 .functor AND 1, v0x289c250_0, v0x289c2f0_0, C4<1>, C4<1>;
L_0x28a36b0 .functor NOT 1, v0x289c390_0, C4<0>, C4<0>, C4<0>;
L_0x28a3860 .functor AND 1, L_0x28a3640, L_0x28a36b0, C4<1>, C4<1>;
L_0x28a3970 .functor AND 1, L_0x28a3860, v0x289c4d0_0, C4<1>, C4<1>;
L_0x28a3b80 .functor OR 1, L_0x28a3400, L_0x28a3970, C4<0>, C4<0>;
L_0x28a3c90 .functor AND 1, v0x289c250_0, v0x289c2f0_0, C4<1>, C4<1>;
L_0x28a3e60 .functor AND 1, L_0x28a3c90, v0x289c390_0, C4<1>, C4<1>;
L_0x28a3f20 .functor NOT 1, v0x289c4d0_0, C4<0>, C4<0>, C4<0>;
L_0x28a4100 .functor AND 1, L_0x28a3e60, L_0x28a3f20, C4<1>, C4<1>;
L_0x28a4210 .functor OR 1, L_0x28a3b80, L_0x28a4100, C4<0>, C4<0>;
v0x289cab0_0 .net *"_ivl_0", 0 0, L_0x28a0c90;  1 drivers
v0x289cb90_0 .net *"_ivl_10", 0 0, L_0x28a1000;  1 drivers
v0x289cc70_0 .net *"_ivl_12", 0 0, L_0x28a1100;  1 drivers
v0x289cd60_0 .net *"_ivl_14", 0 0, L_0x28a1170;  1 drivers
v0x289ce40_0 .net *"_ivl_16", 0 0, L_0x28a1230;  1 drivers
v0x289cf70_0 .net *"_ivl_18", 0 0, L_0x28a1340;  1 drivers
v0x289d050_0 .net *"_ivl_2", 0 0, L_0x28a0d00;  1 drivers
v0x289d130_0 .net *"_ivl_20", 0 0, L_0x28a1460;  1 drivers
v0x289d210_0 .net *"_ivl_22", 0 0, L_0x28a14d0;  1 drivers
v0x289d2f0_0 .net *"_ivl_24", 0 0, L_0x28a1650;  1 drivers
v0x289d3d0_0 .net *"_ivl_26", 0 0, L_0x28a16c0;  1 drivers
v0x289d4b0_0 .net *"_ivl_28", 0 0, L_0x28a15e0;  1 drivers
v0x289d590_0 .net *"_ivl_30", 0 0, L_0x28a1800;  1 drivers
v0x289d670_0 .net *"_ivl_32", 0 0, L_0x28a19a0;  1 drivers
v0x289d750_0 .net *"_ivl_34", 0 0, L_0x28a1a60;  1 drivers
v0x289d830_0 .net *"_ivl_36", 0 0, L_0x28a1c10;  1 drivers
v0x289d910_0 .net *"_ivl_38", 0 0, L_0x28a1d90;  1 drivers
v0x289d9f0_0 .net *"_ivl_4", 0 0, L_0x28a0d90;  1 drivers
v0x289dad0_0 .net *"_ivl_40", 0 0, L_0x28a2010;  1 drivers
v0x289dbb0_0 .net *"_ivl_42", 0 0, L_0x28a21e0;  1 drivers
v0x289dc90_0 .net *"_ivl_44", 0 0, L_0x28a2420;  1 drivers
v0x289dd70_0 .net *"_ivl_46", 0 0, L_0x28a2530;  1 drivers
v0x289de50_0 .net *"_ivl_48", 0 0, L_0x28a2710;  1 drivers
v0x289df30_0 .net *"_ivl_50", 0 0, L_0x28a2780;  1 drivers
v0x289e010_0 .net *"_ivl_52", 0 0, L_0x28a2920;  1 drivers
v0x289e0f0_0 .net *"_ivl_54", 0 0, L_0x28a2990;  1 drivers
v0x289e1d0_0 .net *"_ivl_56", 0 0, L_0x28a2b90;  1 drivers
v0x289e2b0_0 .net *"_ivl_58", 0 0, L_0x28a2c50;  1 drivers
v0x289e390_0 .net *"_ivl_6", 0 0, L_0x28a0e50;  1 drivers
v0x289e470_0 .net *"_ivl_60", 0 0, L_0x28a2e60;  1 drivers
v0x289e550_0 .net *"_ivl_62", 0 0, L_0x28a2ed0;  1 drivers
v0x289e630_0 .net *"_ivl_64", 0 0, L_0x28a30a0;  1 drivers
v0x289e710_0 .net *"_ivl_66", 0 0, L_0x28a3160;  1 drivers
v0x289ea00_0 .net *"_ivl_68", 0 0, L_0x28a32f0;  1 drivers
v0x289eae0_0 .net *"_ivl_70", 0 0, L_0x28a3400;  1 drivers
v0x289ebc0_0 .net *"_ivl_72", 0 0, L_0x28a3640;  1 drivers
v0x289eca0_0 .net *"_ivl_74", 0 0, L_0x28a36b0;  1 drivers
v0x289ed80_0 .net *"_ivl_76", 0 0, L_0x28a3860;  1 drivers
v0x289ee60_0 .net *"_ivl_78", 0 0, L_0x28a3970;  1 drivers
v0x289ef40_0 .net *"_ivl_8", 0 0, L_0x28a0ef0;  1 drivers
v0x289f020_0 .net *"_ivl_80", 0 0, L_0x28a3b80;  1 drivers
v0x289f100_0 .net *"_ivl_82", 0 0, L_0x28a3c90;  1 drivers
v0x289f1e0_0 .net *"_ivl_84", 0 0, L_0x28a3e60;  1 drivers
v0x289f2c0_0 .net *"_ivl_86", 0 0, L_0x28a3f20;  1 drivers
v0x289f3a0_0 .net *"_ivl_88", 0 0, L_0x28a4100;  1 drivers
v0x289f480_0 .net "a", 0 0, v0x289c250_0;  alias, 1 drivers
v0x289f520_0 .net "b", 0 0, v0x289c2f0_0;  alias, 1 drivers
v0x289f610_0 .net "c", 0 0, v0x289c390_0;  alias, 1 drivers
v0x289f700_0 .net "d", 0 0, v0x289c4d0_0;  alias, 1 drivers
v0x289f7f0_0 .net "q", 0 0, L_0x28a4210;  alias, 1 drivers
S_0x289f950 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x286b2f0;
 .timescale -12 -12;
E_0x2865e60 .event anyedge, v0x28a0600_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28a0600_0;
    %nor/r;
    %assign/vec4 v0x28a0600_0, 0;
    %wait E_0x2865e60;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x289ba00;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x289c4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x289c390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x289c2f0_0, 0;
    %assign/vec4 v0x289c250_0, 0;
    %wait E_0x284f9f0;
    %wait E_0x2866310;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x289c4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x289c390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x289c2f0_0, 0;
    %assign/vec4 v0x289c250_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28660c0;
    %load/vec4 v0x289c250_0;
    %load/vec4 v0x289c2f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x289c390_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x289c4d0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x289c4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x289c390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x289c2f0_0, 0;
    %assign/vec4 v0x289c250_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x289c050;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28660c0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x289c4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x289c390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x289c2f0_0, 0;
    %assign/vec4 v0x289c250_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x286b2f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28a02e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28a0600_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x286b2f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x28a02e0_0;
    %inv;
    %store/vec4 v0x28a02e0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x286b2f0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x289c430_0, v0x28a0760_0, v0x28a0100_0, v0x28a01a0_0, v0x28a0240_0, v0x28a0380_0, v0x28a04c0_0, v0x28a0420_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x286b2f0;
T_7 ;
    %load/vec4 v0x28a0560_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x28a0560_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28a0560_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x28a0560_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28a0560_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28a0560_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28a0560_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x286b2f0;
T_8 ;
    %wait E_0x28660c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28a0560_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28a0560_0, 4, 32;
    %load/vec4 v0x28a06a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x28a0560_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28a0560_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28a0560_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28a0560_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x28a04c0_0;
    %load/vec4 v0x28a04c0_0;
    %load/vec4 v0x28a0420_0;
    %xor;
    %load/vec4 v0x28a04c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x28a0560_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28a0560_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x28a0560_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28a0560_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/circuit2/iter6/response1/top_module.sv";
