$date
	Thu Jun  2 13:45:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_fifo $end
$scope module fifo1 $end
$var wire 1 ! clk_w $end
$var wire 1 " rde $end
$var wire 1 # reset $end
$var wire 8 $ wrd [7:0] $end
$var wire 1 % wre $end
$var reg 1 & empty $end
$var reg 1 ' full $end
$var reg 8 ( rdd [7:0] $end
$var reg 3 ) wri [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
x'
x&
0%
bx $
0#
0"
0!
$end
#3000
b10 )
b0 (
0'
1&
1#
#5000
1!
#6000
b10100101 $
0#
#10000
1%
0!
#15000
b1 )
0&
1!
#16000
0%
#20000
0!
#21000
b1011010 $
#25000
b0 )
1%
1!
#30000
0!
#31000
0%
#35000
1!
#36000
b11111111 $
#40000
1%
0!
#45000
1'
1!
#46000
0%
#50000
0!
#51000
b0 $
#55000
1%
1!
#60000
0!
#61000
0%
#65000
1!
#70000
0!
#75000
1!
#80000
0!
#85000
1!
#90000
0!
#95000
1!
#100000
0!
