

================================================================
== Vivado HLS Report for 'scalel'
================================================================
* Date:           Sat May 27 12:28:32 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_adpcm
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.62|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: nbl_read (5)  [1/1] 0.00ns
:1  %nbl_read = call i15 @_ssdm_op_Read.ap_auto.i15(i15 %nbl)

ST_1: wd1 (6)  [1/1] 0.00ns  loc: adpcm.c:519
:2  %wd1 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %nbl_read, i32 6, i32 10)

ST_1: tmp (7)  [1/1] 0.00ns  loc: adpcm.c:521
:3  %tmp = call i4 @_ssdm_op_PartSelect.i4.i15.i32.i32(i15 %nbl_read, i32 11, i32 14)

ST_1: tmp_s (9)  [1/1] 0.00ns  loc: adpcm.c:521
:5  %tmp_s = zext i5 %wd1 to i64

ST_1: ilb_table_addr (10)  [1/1] 0.00ns  loc: adpcm.c:521
:6  %ilb_table_addr = getelementptr [32 x i12]* @ilb_table, i64 0, i64 %tmp_s

ST_1: ilb_table_load (11)  [2/2] 2.39ns  loc: adpcm.c:521
:7  %ilb_table_load = load i12* %ilb_table_addr, align 2


 <State 2>: 5.62ns
ST_2: shift_constant_read (4)  [1/1] 0.00ns
:0  %shift_constant_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %shift_constant)

ST_2: wd2_cast_cast (8)  [1/1] 0.00ns  loc: adpcm.c:521
:4  %wd2_cast_cast = zext i4 %tmp to i5

ST_2: ilb_table_load (11)  [1/2] 2.39ns  loc: adpcm.c:521
:7  %ilb_table_load = load i12* %ilb_table_addr, align 2

ST_2: tmp_21 (12)  [1/1] 0.00ns  loc: adpcm.c:521
:8  %tmp_21 = trunc i5 %shift_constant_read to i4

ST_2: tmp_22 (13)  [1/1] 0.75ns  loc: adpcm.c:521
:9  %tmp_22 = add i4 1, %tmp_21

ST_2: tmp_32_cast_cast (14)  [1/1] 0.00ns  loc: adpcm.c:521
:10  %tmp_32_cast_cast = zext i4 %tmp_22 to i5

ST_2: tmp_23 (15)  [1/1] 0.75ns  loc: adpcm.c:521
:11  %tmp_23 = sub i5 %tmp_32_cast_cast, %wd2_cast_cast

ST_2: tmp_30_cast (16)  [1/1] 0.00ns  loc: adpcm.c:521
:12  %tmp_30_cast = sext i5 %tmp_23 to i12

ST_2: wd3 (17)  [1/1] 3.23ns  loc: adpcm.c:521
:13  %wd3 = lshr i12 %ilb_table_load, %tmp_30_cast

ST_2: tmp_24 (18)  [1/1] 0.00ns  loc: adpcm.c:522
:14  %tmp_24 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %wd3, i3 0)

ST_2: StgValue_19 (19)  [1/1] 0.00ns  loc: adpcm.c:522
:15  ret i15 %tmp_24



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ nbl]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_constant]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ilb_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
nbl_read            (read          ) [ 000]
wd1                 (partselect    ) [ 000]
tmp                 (partselect    ) [ 001]
tmp_s               (zext          ) [ 000]
ilb_table_addr      (getelementptr ) [ 001]
shift_constant_read (read          ) [ 000]
wd2_cast_cast       (zext          ) [ 000]
ilb_table_load      (load          ) [ 000]
tmp_21              (trunc         ) [ 000]
tmp_22              (add           ) [ 000]
tmp_32_cast_cast    (zext          ) [ 000]
tmp_23              (sub           ) [ 000]
tmp_30_cast         (sext          ) [ 000]
wd3                 (lshr          ) [ 000]
tmp_24              (bitconcatenate) [ 000]
StgValue_19         (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="nbl">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nbl"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="shift_constant">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_constant"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ilb_table">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ilb_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i12.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="nbl_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="15" slack="0"/>
<pin id="32" dir="0" index="1" bw="15" slack="0"/>
<pin id="33" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nbl_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="shift_constant_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="5" slack="0"/>
<pin id="38" dir="0" index="1" bw="5" slack="0"/>
<pin id="39" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shift_constant_read/2 "/>
</bind>
</comp>

<comp id="42" class="1004" name="ilb_table_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="12" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="5" slack="0"/>
<pin id="46" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ilb_table_addr/1 "/>
</bind>
</comp>

<comp id="49" class="1004" name="grp_access_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="5" slack="0"/>
<pin id="51" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="52" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ilb_table_load/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="wd1_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="5" slack="0"/>
<pin id="56" dir="0" index="1" bw="15" slack="0"/>
<pin id="57" dir="0" index="2" bw="4" slack="0"/>
<pin id="58" dir="0" index="3" bw="5" slack="0"/>
<pin id="59" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="wd1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="tmp_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="4" slack="0"/>
<pin id="66" dir="0" index="1" bw="15" slack="0"/>
<pin id="67" dir="0" index="2" bw="5" slack="0"/>
<pin id="68" dir="0" index="3" bw="5" slack="0"/>
<pin id="69" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_s_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="5" slack="0"/>
<pin id="76" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="wd2_cast_cast_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="4" slack="1"/>
<pin id="81" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="wd2_cast_cast/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_21_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="5" slack="0"/>
<pin id="84" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_22_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="4" slack="0"/>
<pin id="89" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_32_cast_cast_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="4" slack="0"/>
<pin id="94" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32_cast_cast/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_23_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="0"/>
<pin id="98" dir="0" index="1" bw="4" slack="0"/>
<pin id="99" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_23/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_30_cast_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="5" slack="0"/>
<pin id="104" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_30_cast/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="wd3_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="12" slack="0"/>
<pin id="108" dir="0" index="1" bw="5" slack="0"/>
<pin id="109" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="wd3/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_24_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="15" slack="0"/>
<pin id="114" dir="0" index="1" bw="12" slack="0"/>
<pin id="115" dir="0" index="2" bw="1" slack="0"/>
<pin id="116" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24/2 "/>
</bind>
</comp>

<comp id="120" class="1005" name="tmp_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="1"/>
<pin id="122" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="125" class="1005" name="ilb_table_addr_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="5" slack="1"/>
<pin id="127" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ilb_table_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="6" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="0" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="22" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="20" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="42" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="60"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="30" pin="2"/><net_sink comp="54" pin=1"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="63"><net_src comp="12" pin="0"/><net_sink comp="54" pin=3"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="30" pin="2"/><net_sink comp="64" pin=1"/></net>

<net id="72"><net_src comp="16" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="73"><net_src comp="18" pin="0"/><net_sink comp="64" pin=3"/></net>

<net id="77"><net_src comp="54" pin="4"/><net_sink comp="74" pin=0"/></net>

<net id="78"><net_src comp="74" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="85"><net_src comp="36" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="24" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="82" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="95"><net_src comp="86" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="92" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="79" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="96" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="49" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="102" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="26" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="106" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="28" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="123"><net_src comp="64" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="128"><net_src comp="42" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="49" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: scalel : nbl | {1 }
	Port: scalel : shift_constant | {2 }
	Port: scalel : ilb_table | {1 2 }
  - Chain level:
	State 1
		tmp_s : 1
		ilb_table_addr : 2
		ilb_table_load : 3
	State 2
		tmp_22 : 1
		tmp_32_cast_cast : 2
		tmp_23 : 3
		tmp_30_cast : 4
		wd3 : 5
		tmp_24 : 6
		StgValue_19 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|   lshr   |           wd3_fu_106           |    0    |    26   |
|----------|--------------------------------|---------|---------|
|    add   |          tmp_22_fu_86          |    0    |    4    |
|----------|--------------------------------|---------|---------|
|    sub   |          tmp_23_fu_96          |    0    |    4    |
|----------|--------------------------------|---------|---------|
|   read   |       nbl_read_read_fu_30      |    0    |    0    |
|          | shift_constant_read_read_fu_36 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|partselect|            wd1_fu_54           |    0    |    0    |
|          |            tmp_fu_64           |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |           tmp_s_fu_74          |    0    |    0    |
|   zext   |       wd2_cast_cast_fu_79      |    0    |    0    |
|          |     tmp_32_cast_cast_fu_92     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |          tmp_21_fu_82          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   sext   |       tmp_30_cast_fu_102       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|          tmp_24_fu_112         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |    34   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|ilb_table_addr_reg_125|    5   |
|      tmp_reg_120     |    4   |
+----------------------+--------+
|         Total        |    9   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_49 |  p0  |   2  |   5  |   10   ||    5    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   10   ||  1.571  ||    5    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   34   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    5   |
|  Register |    -   |    9   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |    9   |   39   |
+-----------+--------+--------+--------+
