// Seed: 3000904470
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output uwire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_7 = (id_4) && -1'b0;
endmodule
module module_1 #(
    parameter id_0 = 32'd65
) (
    inout wand _id_0,
    input tri id_1,
    output supply1 id_2,
    input supply1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    output wire id_6,
    input wire id_7,
    input supply1 id_8,
    output wor id_9,
    input wire id_10,
    input wire id_11,
    input wire id_12,
    output supply1 id_13,
    input tri0 id_14,
    input tri1 id_15
);
  logic [-1 : id_0] id_17;
  ;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17
  );
  assign modCall_1.id_7 = 0;
endmodule
