Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Mar 19 22:13:57 2025
| Host         : RM_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file dff_8b_temp_mem_timing_summary_routed.rpt -pb dff_8b_temp_mem_timing_summary_routed.pb -rpx dff_8b_temp_mem_timing_summary_routed.rpx -warn_on_violation
| Design       : dff_8b_temp_mem
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.911        0.000                      0                   92        0.211        0.000                      0                   92        4.500        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.911        0.000                      0                   92        0.211        0.000                      0                   92        4.500        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.911ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.911ns  (required time - arrival time)
  Source:                 DB1/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB1/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.115ns  (logic 2.243ns (43.849%)  route 2.872ns (56.151%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.617     5.138    DB1/clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  DB1/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  DB1/counter_reg[26]/Q
                         net (fo=30, routed)          1.240     6.834    DB1/counter_reg[26]
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.124     6.958 r  DB1/counter[0]_i_13/O
                         net (fo=5, routed)           0.679     7.637    DB1/counter[0]_i_13_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.761 r  DB1/counter[0]_i_6/O
                         net (fo=1, routed)           0.944     8.706    DB1/counter[0]_i_6_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     9.341 r  DB1/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.341    DB1/counter_reg[0]_i_2_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.455 r  DB1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.455    DB1/counter_reg[4]_i_1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.569 r  DB1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.569    DB1/counter_reg[8]_i_1_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.683 r  DB1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.683    DB1/counter_reg[12]_i_1_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.797 r  DB1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.797    DB1/counter_reg[16]_i_1_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.911 r  DB1/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.920    DB1/counter_reg[20]_i_1_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.254 r  DB1/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.254    DB1/counter_reg[24]_i_1_n_6
    SLICE_X61Y25         FDCE                                         r  DB1/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.501    14.842    DB1/clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  DB1/counter_reg[25]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X61Y25         FDCE (Setup_fdce_C_D)        0.062    15.165    DB1/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -10.254    
  -------------------------------------------------------------------
                         slack                                  4.911    

Slack (MET) :             4.998ns  (required time - arrival time)
  Source:                 DB1/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB1/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 2.129ns (42.646%)  route 2.863ns (57.354%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.617     5.138    DB1/clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  DB1/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  DB1/counter_reg[26]/Q
                         net (fo=30, routed)          1.240     6.834    DB1/counter_reg[26]
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.124     6.958 r  DB1/counter[0]_i_13/O
                         net (fo=5, routed)           0.679     7.637    DB1/counter[0]_i_13_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.761 r  DB1/counter[0]_i_6/O
                         net (fo=1, routed)           0.944     8.706    DB1/counter[0]_i_6_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     9.341 r  DB1/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.341    DB1/counter_reg[0]_i_2_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.455 r  DB1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.455    DB1/counter_reg[4]_i_1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.569 r  DB1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.569    DB1/counter_reg[8]_i_1_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.683 r  DB1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.683    DB1/counter_reg[12]_i_1_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.797 r  DB1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.797    DB1/counter_reg[16]_i_1_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.131 r  DB1/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.131    DB1/counter_reg[20]_i_1_n_6
    SLICE_X61Y24         FDCE                                         r  DB1/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.501    14.842    DB1/clk_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  DB1/counter_reg[21]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X61Y24         FDCE (Setup_fdce_C_D)        0.062    15.129    DB1/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -10.131    
  -------------------------------------------------------------------
                         slack                                  4.998    

Slack (MET) :             5.006ns  (required time - arrival time)
  Source:                 DB1/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB1/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 2.148ns (42.787%)  route 2.872ns (57.213%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.617     5.138    DB1/clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  DB1/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  DB1/counter_reg[26]/Q
                         net (fo=30, routed)          1.240     6.834    DB1/counter_reg[26]
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.124     6.958 r  DB1/counter[0]_i_13/O
                         net (fo=5, routed)           0.679     7.637    DB1/counter[0]_i_13_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.761 r  DB1/counter[0]_i_6/O
                         net (fo=1, routed)           0.944     8.706    DB1/counter[0]_i_6_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     9.341 r  DB1/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.341    DB1/counter_reg[0]_i_2_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.455 r  DB1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.455    DB1/counter_reg[4]_i_1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.569 r  DB1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.569    DB1/counter_reg[8]_i_1_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.683 r  DB1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.683    DB1/counter_reg[12]_i_1_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.797 r  DB1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.797    DB1/counter_reg[16]_i_1_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.911 r  DB1/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.920    DB1/counter_reg[20]_i_1_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.159 r  DB1/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.159    DB1/counter_reg[24]_i_1_n_5
    SLICE_X61Y25         FDCE                                         r  DB1/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.501    14.842    DB1/clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  DB1/counter_reg[26]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X61Y25         FDCE (Setup_fdce_C_D)        0.062    15.165    DB1/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -10.159    
  -------------------------------------------------------------------
                         slack                                  5.006    

Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 DB1/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB1/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.971ns  (logic 2.108ns (42.404%)  route 2.863ns (57.596%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.617     5.138    DB1/clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  DB1/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  DB1/counter_reg[26]/Q
                         net (fo=30, routed)          1.240     6.834    DB1/counter_reg[26]
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.124     6.958 r  DB1/counter[0]_i_13/O
                         net (fo=5, routed)           0.679     7.637    DB1/counter[0]_i_13_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.761 r  DB1/counter[0]_i_6/O
                         net (fo=1, routed)           0.944     8.706    DB1/counter[0]_i_6_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     9.341 r  DB1/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.341    DB1/counter_reg[0]_i_2_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.455 r  DB1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.455    DB1/counter_reg[4]_i_1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.569 r  DB1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.569    DB1/counter_reg[8]_i_1_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.683 r  DB1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.683    DB1/counter_reg[12]_i_1_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.797 r  DB1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.797    DB1/counter_reg[16]_i_1_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.110 r  DB1/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.110    DB1/counter_reg[20]_i_1_n_4
    SLICE_X61Y24         FDCE                                         r  DB1/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.501    14.842    DB1/clk_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  DB1/counter_reg[23]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X61Y24         FDCE (Setup_fdce_C_D)        0.062    15.129    DB1/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -10.110    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.022ns  (required time - arrival time)
  Source:                 DB1/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB1/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.004ns  (logic 2.132ns (42.604%)  route 2.872ns (57.396%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.617     5.138    DB1/clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  DB1/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  DB1/counter_reg[26]/Q
                         net (fo=30, routed)          1.240     6.834    DB1/counter_reg[26]
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.124     6.958 r  DB1/counter[0]_i_13/O
                         net (fo=5, routed)           0.679     7.637    DB1/counter[0]_i_13_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.761 r  DB1/counter[0]_i_6/O
                         net (fo=1, routed)           0.944     8.706    DB1/counter[0]_i_6_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     9.341 r  DB1/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.341    DB1/counter_reg[0]_i_2_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.455 r  DB1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.455    DB1/counter_reg[4]_i_1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.569 r  DB1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.569    DB1/counter_reg[8]_i_1_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.683 r  DB1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.683    DB1/counter_reg[12]_i_1_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.797 r  DB1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.797    DB1/counter_reg[16]_i_1_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.911 r  DB1/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.920    DB1/counter_reg[20]_i_1_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.143 r  DB1/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.143    DB1/counter_reg[24]_i_1_n_7
    SLICE_X61Y25         FDCE                                         r  DB1/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.501    14.842    DB1/clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  DB1/counter_reg[24]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X61Y25         FDCE (Setup_fdce_C_D)        0.062    15.165    DB1/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -10.143    
  -------------------------------------------------------------------
                         slack                                  5.022    

Slack (MET) :             5.093ns  (required time - arrival time)
  Source:                 DB1/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB1/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 2.034ns (41.533%)  route 2.863ns (58.467%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.617     5.138    DB1/clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  DB1/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  DB1/counter_reg[26]/Q
                         net (fo=30, routed)          1.240     6.834    DB1/counter_reg[26]
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.124     6.958 r  DB1/counter[0]_i_13/O
                         net (fo=5, routed)           0.679     7.637    DB1/counter[0]_i_13_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.761 r  DB1/counter[0]_i_6/O
                         net (fo=1, routed)           0.944     8.706    DB1/counter[0]_i_6_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     9.341 r  DB1/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.341    DB1/counter_reg[0]_i_2_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.455 r  DB1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.455    DB1/counter_reg[4]_i_1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.569 r  DB1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.569    DB1/counter_reg[8]_i_1_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.683 r  DB1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.683    DB1/counter_reg[12]_i_1_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.797 r  DB1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.797    DB1/counter_reg[16]_i_1_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.036 r  DB1/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.036    DB1/counter_reg[20]_i_1_n_5
    SLICE_X61Y24         FDCE                                         r  DB1/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.501    14.842    DB1/clk_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  DB1/counter_reg[22]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X61Y24         FDCE (Setup_fdce_C_D)        0.062    15.129    DB1/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -10.036    
  -------------------------------------------------------------------
                         slack                                  5.093    

Slack (MET) :             5.109ns  (required time - arrival time)
  Source:                 DB1/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB1/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.881ns  (logic 2.018ns (41.342%)  route 2.863ns (58.658%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.617     5.138    DB1/clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  DB1/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  DB1/counter_reg[26]/Q
                         net (fo=30, routed)          1.240     6.834    DB1/counter_reg[26]
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.124     6.958 r  DB1/counter[0]_i_13/O
                         net (fo=5, routed)           0.679     7.637    DB1/counter[0]_i_13_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.761 r  DB1/counter[0]_i_6/O
                         net (fo=1, routed)           0.944     8.706    DB1/counter[0]_i_6_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     9.341 r  DB1/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.341    DB1/counter_reg[0]_i_2_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.455 r  DB1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.455    DB1/counter_reg[4]_i_1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.569 r  DB1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.569    DB1/counter_reg[8]_i_1_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.683 r  DB1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.683    DB1/counter_reg[12]_i_1_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.797 r  DB1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.797    DB1/counter_reg[16]_i_1_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.020 r  DB1/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.020    DB1/counter_reg[20]_i_1_n_7
    SLICE_X61Y24         FDCE                                         r  DB1/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.501    14.842    DB1/clk_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  DB1/counter_reg[20]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X61Y24         FDCE (Setup_fdce_C_D)        0.062    15.129    DB1/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                  5.109    

Slack (MET) :             5.114ns  (required time - arrival time)
  Source:                 DB1/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB1/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.878ns  (logic 2.015ns (41.306%)  route 2.863ns (58.694%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.617     5.138    DB1/clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  DB1/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  DB1/counter_reg[26]/Q
                         net (fo=30, routed)          1.240     6.834    DB1/counter_reg[26]
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.124     6.958 r  DB1/counter[0]_i_13/O
                         net (fo=5, routed)           0.679     7.637    DB1/counter[0]_i_13_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.761 r  DB1/counter[0]_i_6/O
                         net (fo=1, routed)           0.944     8.706    DB1/counter[0]_i_6_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     9.341 r  DB1/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.341    DB1/counter_reg[0]_i_2_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.455 r  DB1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.455    DB1/counter_reg[4]_i_1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.569 r  DB1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.569    DB1/counter_reg[8]_i_1_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.683 r  DB1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.683    DB1/counter_reg[12]_i_1_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.017 r  DB1/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.017    DB1/counter_reg[16]_i_1_n_6
    SLICE_X61Y23         FDCE                                         r  DB1/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.503    14.844    DB1/clk_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  DB1/counter_reg[17]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X61Y23         FDCE (Setup_fdce_C_D)        0.062    15.131    DB1/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -10.017    
  -------------------------------------------------------------------
                         slack                                  5.114    

Slack (MET) :             5.135ns  (required time - arrival time)
  Source:                 DB1/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB1/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 1.994ns (41.052%)  route 2.863ns (58.948%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.617     5.138    DB1/clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  DB1/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  DB1/counter_reg[26]/Q
                         net (fo=30, routed)          1.240     6.834    DB1/counter_reg[26]
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.124     6.958 r  DB1/counter[0]_i_13/O
                         net (fo=5, routed)           0.679     7.637    DB1/counter[0]_i_13_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.761 r  DB1/counter[0]_i_6/O
                         net (fo=1, routed)           0.944     8.706    DB1/counter[0]_i_6_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     9.341 r  DB1/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.341    DB1/counter_reg[0]_i_2_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.455 r  DB1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.455    DB1/counter_reg[4]_i_1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.569 r  DB1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.569    DB1/counter_reg[8]_i_1_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.683 r  DB1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.683    DB1/counter_reg[12]_i_1_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.996 r  DB1/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.996    DB1/counter_reg[16]_i_1_n_4
    SLICE_X61Y23         FDCE                                         r  DB1/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.503    14.844    DB1/clk_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  DB1/counter_reg[19]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X61Y23         FDCE (Setup_fdce_C_D)        0.062    15.131    DB1/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -9.996    
  -------------------------------------------------------------------
                         slack                                  5.135    

Slack (MET) :             5.209ns  (required time - arrival time)
  Source:                 DB1/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB1/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 1.920ns (40.140%)  route 2.863ns (59.860%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.617     5.138    DB1/clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  DB1/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  DB1/counter_reg[26]/Q
                         net (fo=30, routed)          1.240     6.834    DB1/counter_reg[26]
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.124     6.958 r  DB1/counter[0]_i_13/O
                         net (fo=5, routed)           0.679     7.637    DB1/counter[0]_i_13_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.761 r  DB1/counter[0]_i_6/O
                         net (fo=1, routed)           0.944     8.706    DB1/counter[0]_i_6_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     9.341 r  DB1/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.341    DB1/counter_reg[0]_i_2_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.455 r  DB1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.455    DB1/counter_reg[4]_i_1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.569 r  DB1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.569    DB1/counter_reg[8]_i_1_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.683 r  DB1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.683    DB1/counter_reg[12]_i_1_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.922 r  DB1/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.922    DB1/counter_reg[16]_i_1_n_5
    SLICE_X61Y23         FDCE                                         r  DB1/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.503    14.844    DB1/clk_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  DB1/counter_reg[18]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X61Y23         FDCE (Setup_fdce_C_D)        0.062    15.131    DB1/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -9.922    
  -------------------------------------------------------------------
                         slack                                  5.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 DB1/button_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB1/button_d2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.583     1.466    DB1/clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  DB1/button_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  DB1/button_d1_reg[3]/Q
                         net (fo=1, routed)           0.110     1.740    DB1/button_d1[3]
    SLICE_X64Y26         FDRE                                         r  DB1/button_d2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.851     1.978    DB1/clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  DB1/button_d2_reg[3]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.063     1.529    DB1/button_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 DFF1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFF2/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.795%)  route 0.166ns (47.205%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.582     1.465    DFF1/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  DFF1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  DFF1/q_reg/Q
                         net (fo=11, routed)          0.166     1.772    DB1/Q[1]
    SLICE_X64Y24         LUT6 (Prop_lut6_I4_O)        0.045     1.817 r  DB1/q_i_1/O
                         net (fo=1, routed)           0.000     1.817    DFF2/q_reg_3
    SLICE_X64Y24         FDCE                                         r  DFF2/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.850     1.977    DFF2/clk_IBUF_BUFG
    SLICE_X64Y24         FDCE                                         r  DFF2/q_reg/C
                         clock pessimism             -0.499     1.478    
    SLICE_X64Y24         FDCE (Hold_fdce_C_D)         0.120     1.598    DFF2/q_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 DFF6/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFF7/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.063%)  route 0.117ns (35.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.582     1.465    DFF6/clk_IBUF_BUFG
    SLICE_X64Y25         FDCE                                         r  DFF6/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  DFF6/q_reg/Q
                         net (fo=7, routed)           0.117     1.746    DFF6/q_reg_0[0]
    SLICE_X65Y25         LUT6 (Prop_lut6_I4_O)        0.045     1.791 r  DFF6/q_i_1__4/O
                         net (fo=1, routed)           0.000     1.791    DFF7/q_reg_2
    SLICE_X65Y25         FDCE                                         r  DFF7/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.850     1.977    DFF7/clk_IBUF_BUFG
    SLICE_X65Y25         FDCE                                         r  DFF7/q_reg/C
                         clock pessimism             -0.499     1.478    
    SLICE_X65Y25         FDCE (Hold_fdce_C_D)         0.092     1.570    DFF7/q_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 DB1/button_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFF0/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.158%)  route 0.145ns (43.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.583     1.466    DB1/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  DB1/button_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  DB1/button_out_reg[3]/Q
                         net (fo=3, routed)           0.145     1.752    DB1/button_out_reg_n_0_[3]
    SLICE_X63Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.797 r  DB1/q_i_1__5/O
                         net (fo=1, routed)           0.000     1.797    DFF0/q_reg_1
    SLICE_X63Y23         FDCE                                         r  DFF0/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.851     1.978    DFF0/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  DFF0/q_reg/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y23         FDCE (Hold_fdce_C_D)         0.092     1.558    DFF0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 DB1/button_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB1/button_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.585     1.468    DB1/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  DB1/button_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  DB1/button_d1_reg[0]/Q
                         net (fo=1, routed)           0.172     1.781    DB1/button_d1[0]
    SLICE_X63Y21         FDRE                                         r  DB1/button_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.854     1.981    DB1/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  DB1/button_d2_reg[0]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.072     1.540    DB1/button_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 DB1/button_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB1/button_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.585     1.468    DB1/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  DB1/button_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  DB1/button_d1_reg[1]/Q
                         net (fo=1, routed)           0.176     1.786    DB1/button_d1[1]
    SLICE_X63Y21         FDRE                                         r  DB1/button_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.854     1.981    DB1/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  DB1/button_d2_reg[1]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.075     1.543    DB1/button_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 DFF3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFF3/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.582     1.465    DFF3/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  DFF3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  DFF3/q_reg/Q
                         net (fo=10, routed)          0.168     1.774    DB1/Q[3]
    SLICE_X63Y24         LUT6 (Prop_lut6_I5_O)        0.045     1.819 r  DB1/q_i_1__0/O
                         net (fo=1, routed)           0.000     1.819    DFF3/q_reg_1
    SLICE_X63Y24         FDCE                                         r  DFF3/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.850     1.977    DFF3/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  DFF3/q_reg/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y24         FDCE (Hold_fdce_C_D)         0.091     1.556    DFF3/q_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 seven_seg/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.585     1.468    seven_seg/clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  seven_seg/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  seven_seg/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.121     1.731    seven_seg/refresh_counter_reg_n_0_[10]
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.842 r  seven_seg/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.842    seven_seg/refresh_counter_reg[8]_i_1_n_5
    SLICE_X62Y22         FDCE                                         r  seven_seg/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.853     1.980    seven_seg/clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  seven_seg/refresh_counter_reg[10]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y22         FDCE (Hold_fdce_C_D)         0.105     1.573    seven_seg/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 DB1/button_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB1/button_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.227ns (60.258%)  route 0.150ns (39.742%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.585     1.468    DB1/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  DB1/button_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  DB1/button_d2_reg[1]/Q
                         net (fo=7, routed)           0.150     1.746    DB1/button_d2[1]
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.099     1.845 r  DB1/button_out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.845    DB1/button_out[1]_i_1_n_0
    SLICE_X63Y22         FDCE                                         r  DB1/button_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.853     1.980    DB1/clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  DB1/button_out_reg[1]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X63Y22         FDCE (Hold_fdce_C_D)         0.091     1.572    DB1/button_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 DFF6/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFF6/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.447%)  route 0.197ns (48.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.582     1.465    DFF6/clk_IBUF_BUFG
    SLICE_X64Y25         FDCE                                         r  DFF6/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  DFF6/q_reg/Q
                         net (fo=7, routed)           0.197     1.826    DB1/Q[6]
    SLICE_X64Y25         LUT6 (Prop_lut6_I3_O)        0.045     1.871 r  DB1/q_i_1__3/O
                         net (fo=1, routed)           0.000     1.871    DFF6/q_reg_5
    SLICE_X64Y25         FDCE                                         r  DFF6/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.850     1.977    DFF6/clk_IBUF_BUFG
    SLICE_X64Y25         FDCE                                         r  DFF6/q_reg/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y25         FDCE (Hold_fdce_C_D)         0.120     1.585    DFF6/q_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y21   DB1/button_d1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y21   DB1/button_d1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y21   DB1/button_d1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26   DB1/button_d1_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26   DB1/button_d1_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y21   DB1/button_d2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y21   DB1/button_d2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y21   DB1/button_d2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26   DB1/button_d2_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   DB1/button_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   DB1/button_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   DB1/button_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   DB1/button_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   DB1/button_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   DB1/button_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   DB1/button_d1_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   DB1/button_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   DB1/button_d1_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   DB1/button_d1_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   DB1/button_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   DB1/button_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   DB1/button_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   DB1/button_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   DB1/button_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   DB1/button_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   DB1/button_d1_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   DB1/button_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   DB1/button_d1_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   DB1/button_d1_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DFF2/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.728ns  (logic 5.758ns (45.243%)  route 6.969ns (54.757%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.618     5.139    DFF2/clk_IBUF_BUFG
    SLICE_X64Y24         FDCE                                         r  DFF2/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.518     5.657 r  DFF2/q_reg/Q
                         net (fo=11, routed)          1.038     6.696    DFF2/q_reg_0[0]
    SLICE_X62Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.820 r  DFF2/LED_BCD1_carry_i_2/O
                         net (fo=1, routed)           0.000     6.820    seven_seg/S[2]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.218 r  seven_seg/LED_BCD1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.218    seven_seg/LED_BCD1_carry_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.531 r  seven_seg/LED_BCD1_carry__0/O[3]
                         net (fo=8, routed)           0.999     8.530    DFF6/led_out_OBUF[6]_inst_i_6_0[3]
    SLICE_X60Y26         LUT6 (Prop_lut6_I0_O)        0.306     8.836 r  DFF6/led_out_OBUF[6]_inst_i_15/O
                         net (fo=2, routed)           1.082     9.918    DFF6/led_out_OBUF[6]_inst_i_15_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.042 r  DFF6/led_out_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.956    10.998    DFF6/led_out_OBUF[6]_inst_i_6_n_0
    SLICE_X62Y27         LUT4 (Prop_lut4_I0_O)        0.124    11.122 f  DFF6/led_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.629    11.751    DFF6/refresh_counter_reg[19]_0
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.118    11.869 r  DFF6/led_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.265    14.134    led_out_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.733    17.867 r  led_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.867    led_out[0]
    U7                                                                r  led_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFF2/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.524ns  (logic 5.754ns (45.942%)  route 6.770ns (54.058%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.618     5.139    DFF2/clk_IBUF_BUFG
    SLICE_X64Y24         FDCE                                         r  DFF2/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.518     5.657 r  DFF2/q_reg/Q
                         net (fo=11, routed)          1.038     6.696    DFF2/q_reg_0[0]
    SLICE_X62Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.820 r  DFF2/LED_BCD1_carry_i_2/O
                         net (fo=1, routed)           0.000     6.820    seven_seg/S[2]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.218 r  seven_seg/LED_BCD1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.218    seven_seg/LED_BCD1_carry_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.531 r  seven_seg/LED_BCD1_carry__0/O[3]
                         net (fo=8, routed)           0.999     8.530    DFF6/led_out_OBUF[6]_inst_i_6_0[3]
    SLICE_X60Y26         LUT6 (Prop_lut6_I0_O)        0.306     8.836 r  DFF6/led_out_OBUF[6]_inst_i_15/O
                         net (fo=2, routed)           1.082     9.918    DFF6/led_out_OBUF[6]_inst_i_15_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.042 r  DFF6/led_out_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.956    10.998    DFF6/led_out_OBUF[6]_inst_i_6_n_0
    SLICE_X62Y27         LUT4 (Prop_lut4_I0_O)        0.124    11.122 f  DFF6/led_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.633    11.755    seven_seg/led_out[1]_0
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.119    11.874 r  seven_seg/led_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.062    13.936    led_out_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.728    17.663 r  led_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.663    led_out[2]
    U5                                                                r  led_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFF2/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.318ns  (logic 5.793ns (47.032%)  route 6.524ns (52.968%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.618     5.139    DFF2/clk_IBUF_BUFG
    SLICE_X64Y24         FDCE                                         r  DFF2/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.518     5.657 r  DFF2/q_reg/Q
                         net (fo=11, routed)          1.038     6.696    DFF2/q_reg_0[0]
    SLICE_X62Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.820 r  DFF2/LED_BCD1_carry_i_2/O
                         net (fo=1, routed)           0.000     6.820    seven_seg/S[2]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.218 r  seven_seg/LED_BCD1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.218    seven_seg/LED_BCD1_carry_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.531 r  seven_seg/LED_BCD1_carry__0/O[3]
                         net (fo=8, routed)           1.060     8.591    DFF6/led_out_OBUF[6]_inst_i_6_0[3]
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.306     8.897 f  DFF6/led_out_OBUF[6]_inst_i_12/O
                         net (fo=4, routed)           0.893     9.790    DFF6/q_reg_2
    SLICE_X63Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.914 r  DFF6/led_out_OBUF[6]_inst_i_8/O
                         net (fo=2, routed)           0.798    10.712    seven_seg/led_out_OBUF[6]_inst_i_1
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.124    10.836 r  seven_seg/led_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.889    11.725    seven_seg/refresh_counter_reg[19]_0
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.154    11.879 r  seven_seg/led_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.846    13.725    led_out_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.732    17.457 r  led_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.457    led_out[5]
    W6                                                                r  led_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFF2/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.201ns  (logic 5.535ns (45.369%)  route 6.665ns (54.631%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.618     5.139    DFF2/clk_IBUF_BUFG
    SLICE_X64Y24         FDCE                                         r  DFF2/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.518     5.657 r  DFF2/q_reg/Q
                         net (fo=11, routed)          1.038     6.696    DFF2/q_reg_0[0]
    SLICE_X62Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.820 r  DFF2/LED_BCD1_carry_i_2/O
                         net (fo=1, routed)           0.000     6.820    seven_seg/S[2]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.218 r  seven_seg/LED_BCD1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.218    seven_seg/LED_BCD1_carry_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.531 r  seven_seg/LED_BCD1_carry__0/O[3]
                         net (fo=8, routed)           0.999     8.530    DFF6/led_out_OBUF[6]_inst_i_6_0[3]
    SLICE_X60Y26         LUT6 (Prop_lut6_I0_O)        0.306     8.836 r  DFF6/led_out_OBUF[6]_inst_i_15/O
                         net (fo=2, routed)           1.082     9.918    DFF6/led_out_OBUF[6]_inst_i_15_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.042 r  DFF6/led_out_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.956    10.998    DFF6/led_out_OBUF[6]_inst_i_6_n_0
    SLICE_X62Y27         LUT4 (Prop_lut4_I0_O)        0.124    11.122 f  DFF6/led_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.633    11.755    seven_seg/led_out[1]_0
    SLICE_X65Y26         LUT4 (Prop_lut4_I3_O)        0.124    11.879 r  seven_seg/led_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.957    13.836    led_out_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    17.340 r  led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.340    led_out[1]
    V5                                                                r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFF2/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.160ns  (logic 5.567ns (45.779%)  route 6.593ns (54.221%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.618     5.139    DFF2/clk_IBUF_BUFG
    SLICE_X64Y24         FDCE                                         r  DFF2/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.518     5.657 r  DFF2/q_reg/Q
                         net (fo=11, routed)          1.038     6.696    DFF2/q_reg_0[0]
    SLICE_X62Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.820 r  DFF2/LED_BCD1_carry_i_2/O
                         net (fo=1, routed)           0.000     6.820    seven_seg/S[2]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.218 r  seven_seg/LED_BCD1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.218    seven_seg/LED_BCD1_carry_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.531 r  seven_seg/LED_BCD1_carry__0/O[3]
                         net (fo=8, routed)           0.999     8.530    DFF6/led_out_OBUF[6]_inst_i_6_0[3]
    SLICE_X60Y26         LUT6 (Prop_lut6_I0_O)        0.306     8.836 r  DFF6/led_out_OBUF[6]_inst_i_15/O
                         net (fo=2, routed)           1.082     9.918    DFF6/led_out_OBUF[6]_inst_i_15_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.042 r  DFF6/led_out_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.956    10.998    DFF6/led_out_OBUF[6]_inst_i_6_n_0
    SLICE_X62Y27         LUT4 (Prop_lut4_I0_O)        0.124    11.122 f  DFF6/led_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.629    11.751    DFF6/refresh_counter_reg[19]_0
    SLICE_X65Y26         LUT4 (Prop_lut4_I0_O)        0.124    11.875 r  DFF6/led_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.889    13.763    led_out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    17.299 r  led_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.299    led_out[3]
    V8                                                                r  led_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFF2/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.088ns  (logic 5.542ns (45.844%)  route 6.547ns (54.156%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.618     5.139    DFF2/clk_IBUF_BUFG
    SLICE_X64Y24         FDCE                                         r  DFF2/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.518     5.657 r  DFF2/q_reg/Q
                         net (fo=11, routed)          1.038     6.696    DFF2/q_reg_0[0]
    SLICE_X62Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.820 r  DFF2/LED_BCD1_carry_i_2/O
                         net (fo=1, routed)           0.000     6.820    seven_seg/S[2]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.218 r  seven_seg/LED_BCD1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.218    seven_seg/LED_BCD1_carry_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.531 r  seven_seg/LED_BCD1_carry__0/O[3]
                         net (fo=8, routed)           1.060     8.591    DFF6/led_out_OBUF[6]_inst_i_6_0[3]
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.306     8.897 f  DFF6/led_out_OBUF[6]_inst_i_12/O
                         net (fo=4, routed)           0.893     9.790    DFF6/q_reg_2
    SLICE_X63Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.914 r  DFF6/led_out_OBUF[6]_inst_i_8/O
                         net (fo=2, routed)           0.798    10.712    seven_seg/led_out_OBUF[6]_inst_i_1
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.124    10.836 f  seven_seg/led_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.894    11.730    DFF6/led_out[0]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.124    11.854 r  DFF6/led_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.863    13.717    led_out_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    17.228 r  led_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.228    led_out[6]
    W7                                                                r  led_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFF2/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.996ns  (logic 5.566ns (46.401%)  route 6.430ns (53.599%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.618     5.139    DFF2/clk_IBUF_BUFG
    SLICE_X64Y24         FDCE                                         r  DFF2/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.518     5.657 r  DFF2/q_reg/Q
                         net (fo=11, routed)          1.038     6.696    DFF2/q_reg_0[0]
    SLICE_X62Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.820 r  DFF2/LED_BCD1_carry_i_2/O
                         net (fo=1, routed)           0.000     6.820    seven_seg/S[2]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.218 r  seven_seg/LED_BCD1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.218    seven_seg/LED_BCD1_carry_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.531 r  seven_seg/LED_BCD1_carry__0/O[3]
                         net (fo=8, routed)           1.060     8.591    DFF6/led_out_OBUF[6]_inst_i_6_0[3]
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.306     8.897 f  DFF6/led_out_OBUF[6]_inst_i_12/O
                         net (fo=4, routed)           0.893     9.790    DFF6/q_reg_2
    SLICE_X63Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.914 r  DFF6/led_out_OBUF[6]_inst_i_8/O
                         net (fo=2, routed)           0.798    10.712    seven_seg/led_out_OBUF[6]_inst_i_1
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.124    10.836 r  seven_seg/led_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.889    11.725    seven_seg/refresh_counter_reg[19]_0
    SLICE_X65Y26         LUT4 (Prop_lut4_I0_O)        0.124    11.849 r  seven_seg/led_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.751    13.600    led_out_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    17.135 r  led_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.135    led_out[4]
    U8                                                                r  led_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.778ns  (logic 4.355ns (55.989%)  route 3.423ns (44.011%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.618     5.139    seven_seg/clk_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  seven_seg/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  seven_seg/refresh_counter_reg[19]/Q
                         net (fo=12, routed)          1.756     7.352    seven_seg/LED_activating_counter[1]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.152     7.504 r  seven_seg/anode_sel_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.667     9.171    anode_sel_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.747    12.918 r  anode_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.918    anode_sel[2]
    V4                                                                r  anode_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.513ns  (logic 4.313ns (57.409%)  route 3.200ns (42.591%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.618     5.139    seven_seg/clk_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  seven_seg/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  seven_seg/refresh_counter_reg[19]/Q
                         net (fo=12, routed)          1.483     7.079    seven_seg/LED_activating_counter[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.150     7.229 r  seven_seg/anode_sel_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.716     8.945    anode_sel_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.707    12.652 r  anode_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.652    anode_sel[0]
    U2                                                                r  anode_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.392ns  (logic 4.090ns (55.333%)  route 3.302ns (44.667%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.618     5.139    seven_seg/clk_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  seven_seg/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  seven_seg/refresh_counter_reg[19]/Q
                         net (fo=12, routed)          1.624     7.220    seven_seg/LED_activating_counter[1]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.124     7.344 r  seven_seg/anode_sel_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.677     9.021    anode_sel_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    12.531 r  anode_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.531    anode_sel[3]
    W4                                                                r  anode_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seven_seg/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.315ns  (logic 1.386ns (59.880%)  route 0.929ns (40.120%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.582     1.465    seven_seg/clk_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  seven_seg/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  seven_seg/refresh_counter_reg[19]/Q
                         net (fo=12, routed)          0.600     2.207    seven_seg/LED_activating_counter[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.045     2.252 r  seven_seg/anode_sel_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.580    anode_sel_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.780 r  anode_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.780    anode_sel[1]
    U4                                                                r  anode_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.381ns  (logic 1.467ns (61.603%)  route 0.914ns (38.397%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.582     1.465    seven_seg/clk_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  seven_seg/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  seven_seg/refresh_counter_reg[19]/Q
                         net (fo=12, routed)          0.276     1.882    DFF6/LED_activating_counter[1]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.045     1.927 r  DFF6/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.247     2.174    seven_seg/led_out[1]
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.045     2.219 r  seven_seg/led_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.391     2.611    led_out_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.846 r  led_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.846    led_out[4]
    U8                                                                r  led_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.386ns  (logic 1.397ns (58.565%)  route 0.989ns (41.436%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.582     1.465    seven_seg/clk_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  seven_seg/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  seven_seg/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.660     2.266    seven_seg/LED_activating_counter[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.045     2.311 r  seven_seg/anode_sel_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.640    anode_sel_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.851 r  anode_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.851    anode_sel[3]
    W4                                                                r  anode_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.414ns  (logic 1.455ns (60.281%)  route 0.959ns (39.719%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.582     1.465    seven_seg/clk_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  seven_seg/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  seven_seg/refresh_counter_reg[19]/Q
                         net (fo=12, routed)          0.600     2.207    seven_seg/LED_activating_counter[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.044     2.251 r  seven_seg/anode_sel_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.358     2.609    anode_sel_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.270     3.879 r  anode_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.879    anode_sel[0]
    U2                                                                r  anode_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.420ns  (logic 1.443ns (59.616%)  route 0.977ns (40.384%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.582     1.465    seven_seg/clk_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  seven_seg/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  seven_seg/refresh_counter_reg[19]/Q
                         net (fo=12, routed)          0.276     1.882    DFF6/LED_activating_counter[1]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.045     1.927 r  DFF6/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.246     2.173    DFF6/refresh_counter_reg[19]
    SLICE_X65Y26         LUT4 (Prop_lut4_I3_O)        0.045     2.218 r  DFF6/led_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.455     2.673    led_out_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.885 r  led_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.885    led_out[6]
    W7                                                                r  led_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.459ns  (logic 1.523ns (61.931%)  route 0.936ns (38.069%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.582     1.465    seven_seg/clk_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  seven_seg/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  seven_seg/refresh_counter_reg[19]/Q
                         net (fo=12, routed)          0.276     1.882    DFF6/LED_activating_counter[1]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.045     1.927 f  DFF6/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.247     2.174    seven_seg/led_out[1]
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.042     2.216 r  seven_seg/led_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.413     2.629    led_out_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.295     3.924 r  led_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.924    led_out[5]
    W6                                                                r  led_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.473ns  (logic 1.483ns (59.964%)  route 0.990ns (40.036%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.582     1.465    seven_seg/clk_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  seven_seg/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  seven_seg/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.655     2.261    seven_seg/LED_activating_counter[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.045     2.306 r  seven_seg/anode_sel_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.641    anode_sel_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.297     3.938 r  anode_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.938    anode_sel[2]
    V4                                                                r  anode_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.496ns  (logic 1.467ns (58.782%)  route 1.029ns (41.218%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.582     1.465    seven_seg/clk_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  seven_seg/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  seven_seg/refresh_counter_reg[19]/Q
                         net (fo=12, routed)          0.276     1.882    DFF6/LED_activating_counter[1]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.045     1.927 r  DFF6/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.309     2.236    DFF6/refresh_counter_reg[19]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.045     2.281 r  DFF6/led_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.444     2.725    led_out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.962 r  led_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.962    led_out[3]
    V8                                                                r  led_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.503ns  (logic 1.437ns (57.400%)  route 1.066ns (42.600%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.582     1.465    seven_seg/clk_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  seven_seg/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  seven_seg/refresh_counter_reg[19]/Q
                         net (fo=12, routed)          0.276     1.882    DFF6/LED_activating_counter[1]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.045     1.927 r  DFF6/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.308     2.235    seven_seg/led_out[1]
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.045     2.280 r  seven_seg/led_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.482     2.762    led_out_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.968 r  led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.968    led_out[1]
    V5                                                                r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.644ns  (logic 1.519ns (57.447%)  route 1.125ns (42.553%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.582     1.465    seven_seg/clk_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  seven_seg/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  seven_seg/refresh_counter_reg[19]/Q
                         net (fo=12, routed)          0.276     1.882    DFF6/LED_activating_counter[1]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.045     1.927 r  DFF6/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.308     2.235    seven_seg/led_out[1]
    SLICE_X65Y26         LUT4 (Prop_lut4_I3_O)        0.045     2.280 r  seven_seg/led_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.541     2.821    led_out_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.288     4.109 r  led_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.109    led_out[2]
    U5                                                                r  led_out[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DB1/counter_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.467ns  (logic 1.453ns (26.575%)  route 4.014ns (73.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=60, routed)          4.014     5.467    DB1/reset_IBUF
    SLICE_X61Y25         FDCE                                         f  DB1/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.501     4.842    DB1/clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  DB1/counter_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DB1/counter_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.467ns  (logic 1.453ns (26.575%)  route 4.014ns (73.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=60, routed)          4.014     5.467    DB1/reset_IBUF
    SLICE_X61Y25         FDCE                                         f  DB1/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.501     4.842    DB1/clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  DB1/counter_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DB1/counter_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.467ns  (logic 1.453ns (26.575%)  route 4.014ns (73.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=60, routed)          4.014     5.467    DB1/reset_IBUF
    SLICE_X61Y25         FDCE                                         f  DB1/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.501     4.842    DB1/clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  DB1/counter_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DFF5/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.455ns  (logic 1.453ns (26.632%)  route 4.002ns (73.368%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=60, routed)          4.002     5.455    DFF5/reset_IBUF
    SLICE_X65Y25         FDCE                                         f  DFF5/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.502     4.843    DFF5/clk_IBUF_BUFG
    SLICE_X65Y25         FDCE                                         r  DFF5/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DFF6/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.455ns  (logic 1.453ns (26.632%)  route 4.002ns (73.368%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=60, routed)          4.002     5.455    DFF6/reset_IBUF
    SLICE_X64Y25         FDCE                                         f  DFF6/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.502     4.843    DFF6/clk_IBUF_BUFG
    SLICE_X64Y25         FDCE                                         r  DFF6/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DFF7/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.455ns  (logic 1.453ns (26.632%)  route 4.002ns (73.368%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=60, routed)          4.002     5.455    DFF7/reset_IBUF
    SLICE_X65Y25         FDCE                                         f  DFF7/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.502     4.843    DFF7/clk_IBUF_BUFG
    SLICE_X65Y25         FDCE                                         r  DFF7/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seven_seg/refresh_counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.415ns  (logic 1.453ns (26.828%)  route 3.962ns (73.172%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=60, routed)          3.962     5.415    seven_seg/reset_IBUF
    SLICE_X62Y24         FDCE                                         f  seven_seg/refresh_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.502     4.843    seven_seg/clk_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  seven_seg/refresh_counter_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seven_seg/refresh_counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.415ns  (logic 1.453ns (26.828%)  route 3.962ns (73.172%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=60, routed)          3.962     5.415    seven_seg/reset_IBUF
    SLICE_X62Y24         FDCE                                         f  seven_seg/refresh_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.502     4.843    seven_seg/clk_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  seven_seg/refresh_counter_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seven_seg/refresh_counter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.415ns  (logic 1.453ns (26.828%)  route 3.962ns (73.172%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=60, routed)          3.962     5.415    seven_seg/reset_IBUF
    SLICE_X62Y24         FDCE                                         f  seven_seg/refresh_counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.502     4.843    seven_seg/clk_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  seven_seg/refresh_counter_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seven_seg/refresh_counter_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.415ns  (logic 1.453ns (26.828%)  route 3.962ns (73.172%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=60, routed)          3.962     5.415    seven_seg/reset_IBUF
    SLICE_X62Y24         FDCE                                         f  seven_seg/refresh_counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.502     4.843    seven_seg/clk_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  seven_seg/refresh_counter_reg[19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_input[1]
                            (input port)
  Destination:            DB1/button_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.503ns  (logic 0.219ns (14.591%)  route 1.284ns (85.409%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  button_input[1] (IN)
                         net (fo=0)                   0.000     0.000    button_input[1]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  button_input_IBUF[1]_inst/O
                         net (fo=1, routed)           1.284     1.503    DB1/D[1]
    SLICE_X63Y21         FDRE                                         r  DB1/button_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.854     1.981    DB1/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  DB1/button_d1_reg[1]/C

Slack:                    inf
  Source:                 button_input[0]
                            (input port)
  Destination:            DB1/button_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.565ns  (logic 0.222ns (14.180%)  route 1.343ns (85.820%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  button_input[0] (IN)
                         net (fo=0)                   0.000     0.000    button_input[0]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  button_input_IBUF[0]_inst/O
                         net (fo=1, routed)           1.343     1.565    DB1/D[0]
    SLICE_X63Y21         FDRE                                         r  DB1/button_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.854     1.981    DB1/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  DB1/button_d1_reg[0]/C

Slack:                    inf
  Source:                 button_input[2]
                            (input port)
  Destination:            DB1/button_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.625ns  (logic 0.221ns (13.572%)  route 1.405ns (86.428%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  button_input[2] (IN)
                         net (fo=0)                   0.000     0.000    button_input[2]
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  button_input_IBUF[2]_inst/O
                         net (fo=1, routed)           1.405     1.625    DB1/D[2]
    SLICE_X63Y21         FDRE                                         r  DB1/button_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.854     1.981    DB1/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  DB1/button_d1_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DB1/counter_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.674ns  (logic 0.221ns (13.202%)  route 1.453ns (86.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=60, routed)          1.453     1.674    DB1/reset_IBUF
    SLICE_X61Y19         FDPE                                         f  DB1/counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.854     1.981    DB1/clk_IBUF_BUFG
    SLICE_X61Y19         FDPE                                         r  DB1/counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DB1/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.674ns  (logic 0.221ns (13.202%)  route 1.453ns (86.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=60, routed)          1.453     1.674    DB1/reset_IBUF
    SLICE_X61Y19         FDCE                                         f  DB1/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.854     1.981    DB1/clk_IBUF_BUFG
    SLICE_X61Y19         FDCE                                         r  DB1/counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DB1/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.674ns  (logic 0.221ns (13.202%)  route 1.453ns (86.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=60, routed)          1.453     1.674    DB1/reset_IBUF
    SLICE_X61Y19         FDCE                                         f  DB1/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.854     1.981    DB1/clk_IBUF_BUFG
    SLICE_X61Y19         FDCE                                         r  DB1/counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DB1/counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.674ns  (logic 0.221ns (13.202%)  route 1.453ns (86.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=60, routed)          1.453     1.674    DB1/reset_IBUF
    SLICE_X61Y19         FDCE                                         f  DB1/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.854     1.981    DB1/clk_IBUF_BUFG
    SLICE_X61Y19         FDCE                                         r  DB1/counter_reg[3]/C

Slack:                    inf
  Source:                 button_input[3]
                            (input port)
  Destination:            DB1/button_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.697ns  (logic 0.219ns (12.922%)  route 1.478ns (87.078%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  button_input[3] (IN)
                         net (fo=0)                   0.000     0.000    button_input[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  button_input_IBUF[3]_inst/O
                         net (fo=1, routed)           1.478     1.697    DB1/D[3]
    SLICE_X64Y26         FDRE                                         r  DB1/button_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.851     1.978    DB1/clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  DB1/button_d1_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seven_seg/refresh_counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.744ns  (logic 0.221ns (12.672%)  route 1.523ns (87.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=60, routed)          1.523     1.744    seven_seg/reset_IBUF
    SLICE_X62Y20         FDCE                                         f  seven_seg/refresh_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.855     1.982    seven_seg/clk_IBUF_BUFG
    SLICE_X62Y20         FDCE                                         r  seven_seg/refresh_counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seven_seg/refresh_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.744ns  (logic 0.221ns (12.672%)  route 1.523ns (87.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=60, routed)          1.523     1.744    seven_seg/reset_IBUF
    SLICE_X62Y20         FDCE                                         f  seven_seg/refresh_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.855     1.982    seven_seg/clk_IBUF_BUFG
    SLICE_X62Y20         FDCE                                         r  seven_seg/refresh_counter_reg[1]/C





