<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: Icm Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_icm-members.xhtml">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">Icm Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_e70___i_c_m.xhtml">Integrity Check Monitor</a> &#124; <a class="el" href="group___s_a_m_s70___i_c_m.xhtml">Integrity Check Monitor</a> &#124; <a class="el" href="group___s_a_m_v71___i_c_m.xhtml">Integrity Check Monitor</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_icm.xhtml" title="Icm hardware registers. ">Icm</a> hardware registers.  
 <a href="struct_icm.xhtml#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="same70_2component_2component__icm_8h_source.xhtml">component_icm.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a42f6c1d3c45b22401f6346004540d461"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_icm.xhtml#a42f6c1d3c45b22401f6346004540d461">ICM_CFG</a></td></tr>
<tr class="memdesc:a42f6c1d3c45b22401f6346004540d461"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_icm.xhtml" title="Icm hardware registers. ">Icm</a> Offset: 0x00) Configuration Register  <a href="#a42f6c1d3c45b22401f6346004540d461">More...</a><br /></td></tr>
<tr class="separator:a42f6c1d3c45b22401f6346004540d461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabb9961e474021e890fe7ee4494d2cbf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_icm.xhtml#aabb9961e474021e890fe7ee4494d2cbf">ICM_CTRL</a></td></tr>
<tr class="memdesc:aabb9961e474021e890fe7ee4494d2cbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_icm.xhtml" title="Icm hardware registers. ">Icm</a> Offset: 0x04) Control Register  <a href="#aabb9961e474021e890fe7ee4494d2cbf">More...</a><br /></td></tr>
<tr class="separator:aabb9961e474021e890fe7ee4494d2cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea53ec12b94dd8948deb581174dec991"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_icm.xhtml#aea53ec12b94dd8948deb581174dec991">ICM_SR</a></td></tr>
<tr class="memdesc:aea53ec12b94dd8948deb581174dec991"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_icm.xhtml" title="Icm hardware registers. ">Icm</a> Offset: 0x08) Status Register  <a href="#aea53ec12b94dd8948deb581174dec991">More...</a><br /></td></tr>
<tr class="separator:aea53ec12b94dd8948deb581174dec991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae34fb3a7247c3e1767039c333a02fd1d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_icm.xhtml#ae34fb3a7247c3e1767039c333a02fd1d">Reserved1</a> [1]</td></tr>
<tr class="separator:ae34fb3a7247c3e1767039c333a02fd1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a226cbcbbce5c30073fed8d87d81395e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_icm.xhtml#a226cbcbbce5c30073fed8d87d81395e1">ICM_IER</a></td></tr>
<tr class="memdesc:a226cbcbbce5c30073fed8d87d81395e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_icm.xhtml" title="Icm hardware registers. ">Icm</a> Offset: 0x10) Interrupt Enable Register  <a href="#a226cbcbbce5c30073fed8d87d81395e1">More...</a><br /></td></tr>
<tr class="separator:a226cbcbbce5c30073fed8d87d81395e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e0e9e297a2c402d0ba980579b452b65"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_icm.xhtml#a6e0e9e297a2c402d0ba980579b452b65">ICM_IDR</a></td></tr>
<tr class="memdesc:a6e0e9e297a2c402d0ba980579b452b65"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_icm.xhtml" title="Icm hardware registers. ">Icm</a> Offset: 0x14) Interrupt Disable Register  <a href="#a6e0e9e297a2c402d0ba980579b452b65">More...</a><br /></td></tr>
<tr class="separator:a6e0e9e297a2c402d0ba980579b452b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a906ff299eb3dc94377c75964e687d3d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_icm.xhtml#a906ff299eb3dc94377c75964e687d3d7">ICM_IMR</a></td></tr>
<tr class="memdesc:a906ff299eb3dc94377c75964e687d3d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_icm.xhtml" title="Icm hardware registers. ">Icm</a> Offset: 0x18) Interrupt Mask Register  <a href="#a906ff299eb3dc94377c75964e687d3d7">More...</a><br /></td></tr>
<tr class="separator:a906ff299eb3dc94377c75964e687d3d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f9838089e03a43f7242de7649bb20fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_icm.xhtml#a6f9838089e03a43f7242de7649bb20fa">ICM_ISR</a></td></tr>
<tr class="memdesc:a6f9838089e03a43f7242de7649bb20fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_icm.xhtml" title="Icm hardware registers. ">Icm</a> Offset: 0x1C) Interrupt Status Register  <a href="#a6f9838089e03a43f7242de7649bb20fa">More...</a><br /></td></tr>
<tr class="separator:a6f9838089e03a43f7242de7649bb20fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad82efad8c6f9e75fd36dc3b5efd7c937"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_icm.xhtml#ad82efad8c6f9e75fd36dc3b5efd7c937">ICM_UASR</a></td></tr>
<tr class="memdesc:ad82efad8c6f9e75fd36dc3b5efd7c937"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_icm.xhtml" title="Icm hardware registers. ">Icm</a> Offset: 0x20) Undefined Access Status Register  <a href="#ad82efad8c6f9e75fd36dc3b5efd7c937">More...</a><br /></td></tr>
<tr class="separator:ad82efad8c6f9e75fd36dc3b5efd7c937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a708a812dd1cdd6d52926abeb8b060f90"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_icm.xhtml#a708a812dd1cdd6d52926abeb8b060f90">Reserved2</a> [3]</td></tr>
<tr class="separator:a708a812dd1cdd6d52926abeb8b060f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c368d0b5b5729e3327f9c08da881548"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_icm.xhtml#a3c368d0b5b5729e3327f9c08da881548">ICM_DSCR</a></td></tr>
<tr class="memdesc:a3c368d0b5b5729e3327f9c08da881548"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_icm.xhtml" title="Icm hardware registers. ">Icm</a> Offset: 0x30) Region Descriptor Area Start Address Register  <a href="#a3c368d0b5b5729e3327f9c08da881548">More...</a><br /></td></tr>
<tr class="separator:a3c368d0b5b5729e3327f9c08da881548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b8f5e61dc6905c6d078257f6c1c24d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_icm.xhtml#a5b8f5e61dc6905c6d078257f6c1c24d7">ICM_HASH</a></td></tr>
<tr class="memdesc:a5b8f5e61dc6905c6d078257f6c1c24d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_icm.xhtml" title="Icm hardware registers. ">Icm</a> Offset: 0x34) Region Hash Area Start Address Register  <a href="#a5b8f5e61dc6905c6d078257f6c1c24d7">More...</a><br /></td></tr>
<tr class="separator:a5b8f5e61dc6905c6d078257f6c1c24d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3532322a30b21f26e8948bdc21661c9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_icm.xhtml#a3532322a30b21f26e8948bdc21661c9b">ICM_UIHVAL</a> [8]</td></tr>
<tr class="memdesc:a3532322a30b21f26e8948bdc21661c9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_icm.xhtml" title="Icm hardware registers. ">Icm</a> Offset: 0x38) User Initial Hash Value 0 Register  <a href="#a3532322a30b21f26e8948bdc21661c9b">More...</a><br /></td></tr>
<tr class="separator:a3532322a30b21f26e8948bdc21661c9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab06d5acf58c5ed9c6190b70d83339dc3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_icm.xhtml#ab06d5acf58c5ed9c6190b70d83339dc3">Reserved3</a> [37]</td></tr>
<tr class="separator:ab06d5acf58c5ed9c6190b70d83339dc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96755d3784601f9689cc98093ea5c8cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_icm.xhtml#a96755d3784601f9689cc98093ea5c8cf">ICM_ADDRSIZE</a></td></tr>
<tr class="memdesc:a96755d3784601f9689cc98093ea5c8cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_icm.xhtml" title="Icm hardware registers. ">Icm</a> Offset: 0xEC) Address Size Register  <a href="#a96755d3784601f9689cc98093ea5c8cf">More...</a><br /></td></tr>
<tr class="separator:a96755d3784601f9689cc98093ea5c8cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fc1fdcc7c38025a3d203e34657a6faa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_icm.xhtml#a8fc1fdcc7c38025a3d203e34657a6faa">ICM_IPNAME</a> [2]</td></tr>
<tr class="memdesc:a8fc1fdcc7c38025a3d203e34657a6faa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_icm.xhtml" title="Icm hardware registers. ">Icm</a> Offset: 0xF0) IP Name 1 Register  <a href="#a8fc1fdcc7c38025a3d203e34657a6faa">More...</a><br /></td></tr>
<tr class="separator:a8fc1fdcc7c38025a3d203e34657a6faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a371a106a2f1ae04f942140591bc054dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_icm.xhtml#a371a106a2f1ae04f942140591bc054dc">ICM_FEATURES</a></td></tr>
<tr class="memdesc:a371a106a2f1ae04f942140591bc054dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_icm.xhtml" title="Icm hardware registers. ">Icm</a> Offset: 0xF8) Feature Register  <a href="#a371a106a2f1ae04f942140591bc054dc">More...</a><br /></td></tr>
<tr class="separator:a371a106a2f1ae04f942140591bc054dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a918d2811d0901da5feca89c6e07449fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_icm.xhtml#a918d2811d0901da5feca89c6e07449fa">ICM_VERSION</a></td></tr>
<tr class="memdesc:a918d2811d0901da5feca89c6e07449fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_icm.xhtml" title="Icm hardware registers. ">Icm</a> Offset: 0xFC) Version Register  <a href="#a918d2811d0901da5feca89c6e07449fa">More...</a><br /></td></tr>
<tr class="separator:a918d2811d0901da5feca89c6e07449fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_icm.xhtml" title="Icm hardware registers. ">Icm</a> hardware registers. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a96755d3784601f9689cc98093ea5c8cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96755d3784601f9689cc98093ea5c8cf">&sect;&nbsp;</a></span>ICM_ADDRSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Icm::ICM_ADDRSIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_icm.xhtml" title="Icm hardware registers. ">Icm</a> Offset: 0xEC) Address Size Register </p>

</div>
</div>
<a id="a42f6c1d3c45b22401f6346004540d461"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42f6c1d3c45b22401f6346004540d461">&sect;&nbsp;</a></span>ICM_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Icm::ICM_CFG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_icm.xhtml" title="Icm hardware registers. ">Icm</a> Offset: 0x00) Configuration Register </p>

</div>
</div>
<a id="aabb9961e474021e890fe7ee4494d2cbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabb9961e474021e890fe7ee4494d2cbf">&sect;&nbsp;</a></span>ICM_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Icm::ICM_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_icm.xhtml" title="Icm hardware registers. ">Icm</a> Offset: 0x04) Control Register </p>

</div>
</div>
<a id="a3c368d0b5b5729e3327f9c08da881548"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c368d0b5b5729e3327f9c08da881548">&sect;&nbsp;</a></span>ICM_DSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Icm::ICM_DSCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_icm.xhtml" title="Icm hardware registers. ">Icm</a> Offset: 0x30) Region Descriptor Area Start Address Register </p>

</div>
</div>
<a id="a371a106a2f1ae04f942140591bc054dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a371a106a2f1ae04f942140591bc054dc">&sect;&nbsp;</a></span>ICM_FEATURES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Icm::ICM_FEATURES</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_icm.xhtml" title="Icm hardware registers. ">Icm</a> Offset: 0xF8) Feature Register </p>

</div>
</div>
<a id="a5b8f5e61dc6905c6d078257f6c1c24d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b8f5e61dc6905c6d078257f6c1c24d7">&sect;&nbsp;</a></span>ICM_HASH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Icm::ICM_HASH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_icm.xhtml" title="Icm hardware registers. ">Icm</a> Offset: 0x34) Region Hash Area Start Address Register </p>

</div>
</div>
<a id="a6e0e9e297a2c402d0ba980579b452b65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e0e9e297a2c402d0ba980579b452b65">&sect;&nbsp;</a></span>ICM_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Icm::ICM_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_icm.xhtml" title="Icm hardware registers. ">Icm</a> Offset: 0x14) Interrupt Disable Register </p>

</div>
</div>
<a id="a226cbcbbce5c30073fed8d87d81395e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a226cbcbbce5c30073fed8d87d81395e1">&sect;&nbsp;</a></span>ICM_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Icm::ICM_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_icm.xhtml" title="Icm hardware registers. ">Icm</a> Offset: 0x10) Interrupt Enable Register </p>

</div>
</div>
<a id="a906ff299eb3dc94377c75964e687d3d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a906ff299eb3dc94377c75964e687d3d7">&sect;&nbsp;</a></span>ICM_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Icm::ICM_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_icm.xhtml" title="Icm hardware registers. ">Icm</a> Offset: 0x18) Interrupt Mask Register </p>

</div>
</div>
<a id="a8fc1fdcc7c38025a3d203e34657a6faa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fc1fdcc7c38025a3d203e34657a6faa">&sect;&nbsp;</a></span>ICM_IPNAME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Icm::ICM_IPNAME[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_icm.xhtml" title="Icm hardware registers. ">Icm</a> Offset: 0xF0) IP Name 1 Register </p>

</div>
</div>
<a id="a6f9838089e03a43f7242de7649bb20fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f9838089e03a43f7242de7649bb20fa">&sect;&nbsp;</a></span>ICM_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Icm::ICM_ISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_icm.xhtml" title="Icm hardware registers. ">Icm</a> Offset: 0x1C) Interrupt Status Register </p>

</div>
</div>
<a id="aea53ec12b94dd8948deb581174dec991"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea53ec12b94dd8948deb581174dec991">&sect;&nbsp;</a></span>ICM_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Icm::ICM_SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_icm.xhtml" title="Icm hardware registers. ">Icm</a> Offset: 0x08) Status Register </p>

</div>
</div>
<a id="ad82efad8c6f9e75fd36dc3b5efd7c937"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad82efad8c6f9e75fd36dc3b5efd7c937">&sect;&nbsp;</a></span>ICM_UASR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Icm::ICM_UASR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_icm.xhtml" title="Icm hardware registers. ">Icm</a> Offset: 0x20) Undefined Access Status Register </p>

</div>
</div>
<a id="a3532322a30b21f26e8948bdc21661c9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3532322a30b21f26e8948bdc21661c9b">&sect;&nbsp;</a></span>ICM_UIHVAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Icm::ICM_UIHVAL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_icm.xhtml" title="Icm hardware registers. ">Icm</a> Offset: 0x38) User Initial Hash Value 0 Register </p>

</div>
</div>
<a id="a918d2811d0901da5feca89c6e07449fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a918d2811d0901da5feca89c6e07449fa">&sect;&nbsp;</a></span>ICM_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Icm::ICM_VERSION</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_icm.xhtml" title="Icm hardware registers. ">Icm</a> Offset: 0xFC) Version Register </p>

</div>
</div>
<a id="ae34fb3a7247c3e1767039c333a02fd1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae34fb3a7247c3e1767039c333a02fd1d">&sect;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Icm::Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a708a812dd1cdd6d52926abeb8b060f90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a708a812dd1cdd6d52926abeb8b060f90">&sect;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Icm::Reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab06d5acf58c5ed9c6190b70d83339dc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab06d5acf58c5ed9c6190b70d83339dc3">&sect;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Icm::Reserved3[37]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>src/hal/x4m0x_s70/libraries/libchip/include/same70/component/<a class="el" href="same70_2component_2component__icm_8h_source.xhtml">component_icm.h</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
