<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="ram_2port_161/sim/ram_2048x512_8192x128_ram_2port_161_himwlxy.v"
   type="VERILOG"
   library="ram_2048x512_8192x128_ram_2port_161" />
 <file
   path="sim/ram_2048x512_8192x128.v"
   type="VERILOG"
   hasInlineConfiguration="true" />
 <topLevel name="ram_2048x512_8192x128" />
 <deviceFamily name="arria10" />
</simPackage>
