vendor_name = ModelSim
source_file = 1, D:/Users/teo/Documents/CS/2A/cours/architecture_des_systemes_numeriques/projet/CPU_Teo/CPU_tb.vhd
source_file = 1, D:/Users/teo/Documents/CS/2A/cours/architecture_des_systemes_numeriques/projet/CPU_Teo/ALU_tb.vhd
source_file = 1, D:/Users/teo/Documents/CS/2A/cours/architecture_des_systemes_numeriques/projet/CPU_Teo/ALU.vhd
source_file = 1, D:/Users/teo/Documents/CS/2A/cours/architecture_des_systemes_numeriques/projet/CPU_Teo/RF.vhd
source_file = 1, D:/Users/teo/Documents/CS/2A/cours/architecture_des_systemes_numeriques/projet/CPU_Teo/Decode.vhd
source_file = 1, D:/Users/teo/Documents/CS/2A/cours/architecture_des_systemes_numeriques/projet/CPU_Teo/Fetch.vhd
source_file = 1, D:/Users/teo/Documents/CS/2A/cours/architecture_des_systemes_numeriques/projet/CPU_Teo/RAM.vhd
source_file = 1, D:/Users/teo/Documents/CS/2A/cours/architecture_des_systemes_numeriques/projet/CPU_Teo/ROM.vhd
source_file = 1, D:/Users/teo/Documents/CS/2A/cours/architecture_des_systemes_numeriques/projet/CPU_Teo/CPU.bdf
source_file = 1, D:/Users/teo/Documents/CS/2A/cours/architecture_des_systemes_numeriques/projet/CPU_Teo/Stack.vhd
source_file = 1, D:/Users/teo/Documents/CS/2A/cours/architecture_des_systemes_numeriques/projet/CPU_Teo/Stack_tb.vhd
source_file = 1, D:/Users/teo/Documents/CS/2A/cours/architecture_des_systemes_numeriques/projet/CPU_Teo/Decode_tb.vhd
source_file = 1, D:/Users/teo/Documents/CS/2A/cours/architecture_des_systemes_numeriques/projet/CPU_Teo/RF_tb.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/Users/teo/Documents/CS/2A/cours/architecture_des_systemes_numeriques/projet/CPU_Teo/db/CPU.cbx.xml
design_name = hard_block
design_name = CPU
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, CPU, 1
instance = comp, \clk~input\, clk~input, CPU, 1
instance = comp, \rst~input\, rst~input, CPU, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, CPU, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, CPU, 1
