--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Datapath1.twx Datapath1.ncd -o Datapath1.twr Datapath1.pcf
-ucf Datapath1.ucf

Design file:              Datapath1.ncd
Physical constraint file: Datapath1.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clock = PERIOD TIMEGRP "clock" 105 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 442047 paths analyzed, 8997 endpoints analyzed, 282 failing endpoints
 282 timing errors detected. (282 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.377ns.
--------------------------------------------------------------------------------

Paths for end point ex_mem/aluOutOut_1 (SLICE_X35Y13.A1), 3172 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_wb/writeRegisterOut_4 (FF)
  Destination:          ex_mem/aluOutOut_1 (FF)
  Requirement:          9.523ns
  Data Path Delay:      11.648ns (Levels of Logic = 10)
  Clock Path Skew:      0.024ns (0.384 - 0.360)
  Source Clock:         clock_BUFGP falling at 4.761ns
  Destination Clock:    clock_BUFGP falling at 14.284ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_wb/writeRegisterOut_4 to ex_mem/aluOutOut_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y20.BMUX    Tshcko                0.461   mem_wb/writeRegisterOut<1>
                                                       mem_wb/writeRegisterOut_4
    SLICE_X27Y20.B3      net (fanout=19)       0.718   mem_wb/writeRegisterOut<4>
    SLICE_X27Y20.B       Tilo                  0.259   srcBEX<9>
                                                       hazards/Mmux_forwardAEX12
    SLICE_X29Y17.B5      net (fanout=2)        1.468   hazards/Mmux_forwardAEX11
    SLICE_X29Y17.B       Tilo                  0.259   N6
                                                       hazards/Mmux_forwardAEX13_1
    SLICE_X29Y17.C6      net (fanout=2)        0.290   hazards/Mmux_forwardAEX13
    SLICE_X29Y17.C       Tilo                  0.259   N6
                                                       Mmux_aluOperand1121
    SLICE_X29Y17.D3      net (fanout=18)       0.519   Mmux_aluOperand112
    SLICE_X29Y17.DMUX    Tilo                  0.313   N6
                                                       Mmux_aluOperand1122_1
    SLICE_X31Y21.A3      net (fanout=12)       1.346   Mmux_aluOperand1122
    SLICE_X31Y21.A       Tilo                  0.259   N118
                                                       alu/Sh1241
    SLICE_X31Y22.C4      net (fanout=3)        0.638   alu/Sh124
    SLICE_X31Y22.C       Tilo                  0.259   alu/Sh128
                                                       alu/Sh14911
    SLICE_X31Y17.C5      net (fanout=4)        0.572   alu/Sh1491
    SLICE_X31Y17.C       Tilo                  0.259   N144
                                                       alu/Sh1492
    SLICE_X32Y10.C1      net (fanout=3)        1.693   alu/Sh149
    SLICE_X32Y10.C       Tilo                  0.205   alu/Mmux_result222
                                                       alu/Mmux_result226
    SLICE_X32Y10.B4      net (fanout=1)        0.278   alu/Mmux_result226
    SLICE_X32Y10.B       Tilo                  0.205   alu/Mmux_result222
                                                       alu/Mmux_result227
    SLICE_X35Y13.A1      net (fanout=2)        1.161   aluOut<1>
    SLICE_X35Y13.CLK     Tas                   0.227   ex_mem/aluOutOut<3>
                                                       ex_mem/Mmux_aluOutOut[31]_GND_10_o_mux_7_OUT121
                                                       ex_mem/aluOutOut_1
    -------------------------------------------------  ---------------------------
    Total                                     11.648ns (2.965ns logic, 8.683ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_wb/writeRegisterOut_3 (FF)
  Destination:          ex_mem/aluOutOut_1 (FF)
  Requirement:          9.523ns
  Data Path Delay:      11.530ns (Levels of Logic = 10)
  Clock Path Skew:      0.024ns (0.384 - 0.360)
  Source Clock:         clock_BUFGP falling at 4.761ns
  Destination Clock:    clock_BUFGP falling at 14.284ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_wb/writeRegisterOut_3 to ex_mem/aluOutOut_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y20.AMUX    Tshcko                0.461   mem_wb/writeRegisterOut<1>
                                                       mem_wb/writeRegisterOut_3
    SLICE_X27Y20.B4      net (fanout=19)       0.600   mem_wb/writeRegisterOut<3>
    SLICE_X27Y20.B       Tilo                  0.259   srcBEX<9>
                                                       hazards/Mmux_forwardAEX12
    SLICE_X29Y17.B5      net (fanout=2)        1.468   hazards/Mmux_forwardAEX11
    SLICE_X29Y17.B       Tilo                  0.259   N6
                                                       hazards/Mmux_forwardAEX13_1
    SLICE_X29Y17.C6      net (fanout=2)        0.290   hazards/Mmux_forwardAEX13
    SLICE_X29Y17.C       Tilo                  0.259   N6
                                                       Mmux_aluOperand1121
    SLICE_X29Y17.D3      net (fanout=18)       0.519   Mmux_aluOperand112
    SLICE_X29Y17.DMUX    Tilo                  0.313   N6
                                                       Mmux_aluOperand1122_1
    SLICE_X31Y21.A3      net (fanout=12)       1.346   Mmux_aluOperand1122
    SLICE_X31Y21.A       Tilo                  0.259   N118
                                                       alu/Sh1241
    SLICE_X31Y22.C4      net (fanout=3)        0.638   alu/Sh124
    SLICE_X31Y22.C       Tilo                  0.259   alu/Sh128
                                                       alu/Sh14911
    SLICE_X31Y17.C5      net (fanout=4)        0.572   alu/Sh1491
    SLICE_X31Y17.C       Tilo                  0.259   N144
                                                       alu/Sh1492
    SLICE_X32Y10.C1      net (fanout=3)        1.693   alu/Sh149
    SLICE_X32Y10.C       Tilo                  0.205   alu/Mmux_result222
                                                       alu/Mmux_result226
    SLICE_X32Y10.B4      net (fanout=1)        0.278   alu/Mmux_result226
    SLICE_X32Y10.B       Tilo                  0.205   alu/Mmux_result222
                                                       alu/Mmux_result227
    SLICE_X35Y13.A1      net (fanout=2)        1.161   aluOut<1>
    SLICE_X35Y13.CLK     Tas                   0.227   ex_mem/aluOutOut<3>
                                                       ex_mem/Mmux_aluOutOut[31]_GND_10_o_mux_7_OUT121
                                                       ex_mem/aluOutOut_1
    -------------------------------------------------  ---------------------------
    Total                                     11.530ns (2.965ns logic, 8.565ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_wb/memToRegOut (FF)
  Destination:          ex_mem/aluOutOut_1 (FF)
  Requirement:          9.523ns
  Data Path Delay:      11.522ns (Levels of Logic = 9)
  Clock Path Skew:      0.018ns (0.384 - 0.366)
  Source Clock:         clock_BUFGP falling at 4.761ns
  Destination Clock:    clock_BUFGP falling at 14.284ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_wb/memToRegOut to ex_mem/aluOutOut_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y16.AQ      Tcko                  0.447   mem_wb/memToRegOut
                                                       mem_wb/memToRegOut
    SLICE_X15Y26.D3      net (fanout=1026)     2.157   mem_wb/memToRegOut
    SLICE_X15Y26.D       Tilo                  0.259   resultWB<21>
                                                       Mmux_resultWB141
    SLICE_X30Y21.A6      net (fanout=3)        1.371   resultWB<21>
    SLICE_X30Y21.A       Tilo                  0.203   alu/Sh259
                                                       srcBEX<21>1
    SLICE_X30Y21.B6      net (fanout=3)        0.126   srcBEX<21>
    SLICE_X30Y21.B       Tilo                  0.203   alu/Sh259
                                                       Mmux_aluOperand2141
    SLICE_X30Y19.A2      net (fanout=11)       1.079   aluOperand2<21>
    SLICE_X30Y19.A       Tilo                  0.203   alu/Sh2
                                                       alu/Sh1201
    SLICE_X31Y18.C2      net (fanout=3)        0.600   alu/Sh120
    SLICE_X31Y18.C       Tilo                  0.259   alu/Sh116
                                                       alu/Sh14111
    SLICE_X31Y17.C1      net (fanout=2)        0.587   alu/Sh1411
    SLICE_X31Y17.C       Tilo                  0.259   N144
                                                       alu/Sh1492
    SLICE_X32Y10.C1      net (fanout=3)        1.693   alu/Sh149
    SLICE_X32Y10.C       Tilo                  0.205   alu/Mmux_result222
                                                       alu/Mmux_result226
    SLICE_X32Y10.B4      net (fanout=1)        0.278   alu/Mmux_result226
    SLICE_X32Y10.B       Tilo                  0.205   alu/Mmux_result222
                                                       alu/Mmux_result227
    SLICE_X35Y13.A1      net (fanout=2)        1.161   aluOut<1>
    SLICE_X35Y13.CLK     Tas                   0.227   ex_mem/aluOutOut<3>
                                                       ex_mem/Mmux_aluOutOut[31]_GND_10_o_mux_7_OUT121
                                                       ex_mem/aluOutOut_1
    -------------------------------------------------  ---------------------------
    Total                                     11.522ns (2.470ns logic, 9.052ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point fetch/pcOut_7 (SLICE_X12Y24.A6), 4160 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bank/banco_0_185 (FF)
  Destination:          fetch/pcOut_7 (FF)
  Requirement:          4.761ns
  Data Path Delay:      6.586ns (Levels of Logic = 5)
  Clock Path Skew:      -0.067ns (0.421 - 0.488)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP falling at 4.761ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bank/banco_0_185 to fetch/pcOut_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y36.DQ       Tcko                  0.447   bank/banco_0<185>
                                                       bank/banco_0_185
    SLICE_X3Y36.D2       net (fanout=3)        0.594   bank/banco_0<185>
    SLICE_X3Y36.D        Tilo                  0.259   bank/banco_0<184>
                                                       bank/Mmux_readData1_952
    SLICE_X18Y36.D6      net (fanout=1)        1.197   bank/Mmux_readData1_952
    SLICE_X18Y36.CMUX    Topdc                 0.368   bank/Mmux_readData1_717
                                                       bank/Mmux_readData1_417
                                                       bank/Mmux_readData1_2_f7_16
    SLICE_X15Y35.D6      net (fanout=2)        0.751   readData1<25>
    SLICE_X15Y35.D       Tilo                  0.259   branchSrcA<25>
                                                       Mmux_branchSrcA181
    SLICE_X12Y22.A3      net (fanout=1)        1.230   branchSrcA<25>
    SLICE_X12Y22.CMUX    Topac                 0.530   if_id/instructionOut<7>
                                                       Mcompar_n0007_lut<8>
                                                       Mcompar_n0007_cy<10>
    SLICE_X12Y24.A6      net (fanout=40)       0.610   n0007
    SLICE_X12Y24.CLK     Tas                   0.341   fetch/pcOut<3>
                                                       fetch/Mmux_pcOut[7]_GND_14_o_mux_1_OUT8
                                                       fetch/pcOut_7
    -------------------------------------------------  ---------------------------
    Total                                      6.586ns (2.204ns logic, 4.382ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bank/banco_0_282 (FF)
  Destination:          fetch/pcOut_7 (FF)
  Requirement:          4.761ns
  Data Path Delay:      6.484ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.421 - 0.452)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP falling at 4.761ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bank/banco_0_282 to fetch/pcOut_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.AQ      Tcko                  0.391   bank/banco_0<285>
                                                       bank/banco_0_282
    SLICE_X17Y35.A4      net (fanout=3)        0.798   bank/banco_0<282>
    SLICE_X17Y35.A       Tilo                  0.259   bank/Mmux_readData1_956
                                                       bank/Mmux_readData1_956
    SLICE_X20Y37.D3      net (fanout=1)        0.927   bank/Mmux_readData1_956
    SLICE_X20Y37.CMUX    Topdc                 0.338   bank/Mmux_readData1_718
                                                       bank/Mmux_readData1_418
                                                       bank/Mmux_readData1_2_f7_17
    SLICE_X13Y27.A6      net (fanout=2)        1.186   readData1<26>
    SLICE_X13Y27.A       Tilo                  0.259   branchSrcA<17>
                                                       Mmux_branchSrcA191
    SLICE_X12Y22.A1      net (fanout=1)        0.845   branchSrcA<26>
    SLICE_X12Y22.CMUX    Topac                 0.530   if_id/instructionOut<7>
                                                       Mcompar_n0007_lut<8>
                                                       Mcompar_n0007_cy<10>
    SLICE_X12Y24.A6      net (fanout=40)       0.610   n0007
    SLICE_X12Y24.CLK     Tas                   0.341   fetch/pcOut<3>
                                                       fetch/Mmux_pcOut[7]_GND_14_o_mux_1_OUT8
                                                       fetch/pcOut_7
    -------------------------------------------------  ---------------------------
    Total                                      6.484ns (2.118ns logic, 4.366ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bank/banco_0_939 (FF)
  Destination:          fetch/pcOut_7 (FF)
  Requirement:          4.761ns
  Data Path Delay:      6.496ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.334 - 0.347)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP falling at 4.761ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bank/banco_0_939 to fetch/pcOut_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y10.AMUX    Tshcko                0.488   resultWB<11>
                                                       bank/banco_0_939
    SLICE_X17Y6.A5       net (fanout=3)        0.839   bank/banco_0<939>
    SLICE_X17Y6.A        Tilo                  0.259   bank/Mmux_readData1_96
                                                       bank/Mmux_readData1_96
    SLICE_X6Y11.C5       net (fanout=1)        1.048   bank/Mmux_readData1_96
    SLICE_X6Y11.CMUX     Tilo                  0.361   bank/Mmux_readData1_72
                                                       bank/Mmux_readData1_32
                                                       bank/Mmux_readData1_2_f7_1
    SLICE_X11Y19.C6      net (fanout=2)        1.017   readData1<11>
    SLICE_X11Y19.C       Tilo                  0.259   branchSrcA<11>
                                                       Mmux_branchSrcA31
    SLICE_X12Y20.D1      net (fanout=1)        0.653   branchSrcA<11>
    SLICE_X12Y20.COUT    Topcyd                0.260   Mcompar_n0007_cy<3>
                                                       Mcompar_n0007_lut<3>
                                                       Mcompar_n0007_cy<3>
    SLICE_X12Y21.CIN     net (fanout=1)        0.003   Mcompar_n0007_cy<3>
    SLICE_X12Y21.COUT    Tbyp                  0.076   Mcompar_n0007_cy<7>
                                                       Mcompar_n0007_cy<7>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   Mcompar_n0007_cy<7>
    SLICE_X12Y22.CMUX    Tcinc                 0.279   if_id/instructionOut<7>
                                                       Mcompar_n0007_cy<10>
    SLICE_X12Y24.A6      net (fanout=40)       0.610   n0007
    SLICE_X12Y24.CLK     Tas                   0.341   fetch/pcOut<3>
                                                       fetch/Mmux_pcOut[7]_GND_14_o_mux_1_OUT8
                                                       fetch/pcOut_7
    -------------------------------------------------  ---------------------------
    Total                                      6.496ns (2.323ns logic, 4.173ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point fetch/pcOut_2 (SLICE_X12Y24.C6), 4160 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bank/banco_0_185 (FF)
  Destination:          fetch/pcOut_2 (FF)
  Requirement:          4.761ns
  Data Path Delay:      6.581ns (Levels of Logic = 5)
  Clock Path Skew:      -0.067ns (0.421 - 0.488)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP falling at 4.761ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bank/banco_0_185 to fetch/pcOut_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y36.DQ       Tcko                  0.447   bank/banco_0<185>
                                                       bank/banco_0_185
    SLICE_X3Y36.D2       net (fanout=3)        0.594   bank/banco_0<185>
    SLICE_X3Y36.D        Tilo                  0.259   bank/banco_0<184>
                                                       bank/Mmux_readData1_952
    SLICE_X18Y36.D6      net (fanout=1)        1.197   bank/Mmux_readData1_952
    SLICE_X18Y36.CMUX    Topdc                 0.368   bank/Mmux_readData1_717
                                                       bank/Mmux_readData1_417
                                                       bank/Mmux_readData1_2_f7_16
    SLICE_X15Y35.D6      net (fanout=2)        0.751   readData1<25>
    SLICE_X15Y35.D       Tilo                  0.259   branchSrcA<25>
                                                       Mmux_branchSrcA181
    SLICE_X12Y22.A3      net (fanout=1)        1.230   branchSrcA<25>
    SLICE_X12Y22.CMUX    Topac                 0.530   if_id/instructionOut<7>
                                                       Mcompar_n0007_lut<8>
                                                       Mcompar_n0007_cy<10>
    SLICE_X12Y24.C6      net (fanout=40)       0.605   n0007
    SLICE_X12Y24.CLK     Tas                   0.341   fetch/pcOut<3>
                                                       fetch/Mmux_pcOut[7]_GND_14_o_mux_1_OUT31
                                                       fetch/pcOut_2
    -------------------------------------------------  ---------------------------
    Total                                      6.581ns (2.204ns logic, 4.377ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bank/banco_0_282 (FF)
  Destination:          fetch/pcOut_2 (FF)
  Requirement:          4.761ns
  Data Path Delay:      6.479ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.421 - 0.452)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP falling at 4.761ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bank/banco_0_282 to fetch/pcOut_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.AQ      Tcko                  0.391   bank/banco_0<285>
                                                       bank/banco_0_282
    SLICE_X17Y35.A4      net (fanout=3)        0.798   bank/banco_0<282>
    SLICE_X17Y35.A       Tilo                  0.259   bank/Mmux_readData1_956
                                                       bank/Mmux_readData1_956
    SLICE_X20Y37.D3      net (fanout=1)        0.927   bank/Mmux_readData1_956
    SLICE_X20Y37.CMUX    Topdc                 0.338   bank/Mmux_readData1_718
                                                       bank/Mmux_readData1_418
                                                       bank/Mmux_readData1_2_f7_17
    SLICE_X13Y27.A6      net (fanout=2)        1.186   readData1<26>
    SLICE_X13Y27.A       Tilo                  0.259   branchSrcA<17>
                                                       Mmux_branchSrcA191
    SLICE_X12Y22.A1      net (fanout=1)        0.845   branchSrcA<26>
    SLICE_X12Y22.CMUX    Topac                 0.530   if_id/instructionOut<7>
                                                       Mcompar_n0007_lut<8>
                                                       Mcompar_n0007_cy<10>
    SLICE_X12Y24.C6      net (fanout=40)       0.605   n0007
    SLICE_X12Y24.CLK     Tas                   0.341   fetch/pcOut<3>
                                                       fetch/Mmux_pcOut[7]_GND_14_o_mux_1_OUT31
                                                       fetch/pcOut_2
    -------------------------------------------------  ---------------------------
    Total                                      6.479ns (2.118ns logic, 4.361ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bank/banco_0_939 (FF)
  Destination:          fetch/pcOut_2 (FF)
  Requirement:          4.761ns
  Data Path Delay:      6.491ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.334 - 0.347)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP falling at 4.761ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bank/banco_0_939 to fetch/pcOut_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y10.AMUX    Tshcko                0.488   resultWB<11>
                                                       bank/banco_0_939
    SLICE_X17Y6.A5       net (fanout=3)        0.839   bank/banco_0<939>
    SLICE_X17Y6.A        Tilo                  0.259   bank/Mmux_readData1_96
                                                       bank/Mmux_readData1_96
    SLICE_X6Y11.C5       net (fanout=1)        1.048   bank/Mmux_readData1_96
    SLICE_X6Y11.CMUX     Tilo                  0.361   bank/Mmux_readData1_72
                                                       bank/Mmux_readData1_32
                                                       bank/Mmux_readData1_2_f7_1
    SLICE_X11Y19.C6      net (fanout=2)        1.017   readData1<11>
    SLICE_X11Y19.C       Tilo                  0.259   branchSrcA<11>
                                                       Mmux_branchSrcA31
    SLICE_X12Y20.D1      net (fanout=1)        0.653   branchSrcA<11>
    SLICE_X12Y20.COUT    Topcyd                0.260   Mcompar_n0007_cy<3>
                                                       Mcompar_n0007_lut<3>
                                                       Mcompar_n0007_cy<3>
    SLICE_X12Y21.CIN     net (fanout=1)        0.003   Mcompar_n0007_cy<3>
    SLICE_X12Y21.COUT    Tbyp                  0.076   Mcompar_n0007_cy<7>
                                                       Mcompar_n0007_cy<7>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   Mcompar_n0007_cy<7>
    SLICE_X12Y22.CMUX    Tcinc                 0.279   if_id/instructionOut<7>
                                                       Mcompar_n0007_cy<10>
    SLICE_X12Y24.C6      net (fanout=40)       0.605   n0007
    SLICE_X12Y24.CLK     Tas                   0.341   fetch/pcOut<3>
                                                       fetch/Mmux_pcOut[7]_GND_14_o_mux_1_OUT31
                                                       fetch/pcOut_2
    -------------------------------------------------  ---------------------------
    Total                                      6.491ns (2.323ns logic, 4.168ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock = PERIOD TIMEGRP "clock" 105 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point uartMod/fifo_rx/Mram_FIFO21/DP (SLICE_X34Y31.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.214ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uartMod/fifo_rx/write_pointer_0 (FF)
  Destination:          uartMod/fifo_rx/Mram_FIFO21/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.216ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uartMod/fifo_rx/write_pointer_0 to uartMod/fifo_rx/Mram_FIFO21/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y31.AQ      Tcko                  0.198   uartMod/fifo_rx/write_pointer<2>
                                                       uartMod/fifo_rx/write_pointer_0
    SLICE_X34Y31.D3      net (fanout=6)        0.190   uartMod/fifo_rx/write_pointer<0>
    SLICE_X34Y31.CLK     Tah         (-Th)     0.172   uartMod/fifo_rx/data_out<7>
                                                       uartMod/fifo_rx/Mram_FIFO21/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.216ns (0.026ns logic, 0.190ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Paths for end point uartMod/fifo_rx/Mram_FIFO22/DP (SLICE_X34Y31.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.214ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uartMod/fifo_rx/write_pointer_0 (FF)
  Destination:          uartMod/fifo_rx/Mram_FIFO22/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.216ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uartMod/fifo_rx/write_pointer_0 to uartMod/fifo_rx/Mram_FIFO22/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y31.AQ      Tcko                  0.198   uartMod/fifo_rx/write_pointer<2>
                                                       uartMod/fifo_rx/write_pointer_0
    SLICE_X34Y31.D3      net (fanout=6)        0.190   uartMod/fifo_rx/write_pointer<0>
    SLICE_X34Y31.CLK     Tah         (-Th)     0.172   uartMod/fifo_rx/data_out<7>
                                                       uartMod/fifo_rx/Mram_FIFO22/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.216ns (0.026ns logic, 0.190ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Paths for end point uartMod/fifo_rx/Mram_FIFO21/SP (SLICE_X34Y31.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.214ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uartMod/fifo_rx/write_pointer_0 (FF)
  Destination:          uartMod/fifo_rx/Mram_FIFO21/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.216ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uartMod/fifo_rx/write_pointer_0 to uartMod/fifo_rx/Mram_FIFO21/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y31.AQ      Tcko                  0.198   uartMod/fifo_rx/write_pointer<2>
                                                       uartMod/fifo_rx/write_pointer_0
    SLICE_X34Y31.D3      net (fanout=6)        0.190   uartMod/fifo_rx/write_pointer<0>
    SLICE_X34Y31.CLK     Tah         (-Th)     0.172   uartMod/fifo_rx/data_out<7>
                                                       uartMod/fifo_rx/Mram_FIFO21/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.216ns (0.026ns logic, 0.190ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock = PERIOD TIMEGRP "clock" 105 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.399ns (period - min period limit)
  Period: 9.523ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y9.CLKAWRCLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------
Slack: 6.399ns (period - min period limit)
  Period: 9.523ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y9.CLKBRDCLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------
Slack: 6.399ns (period - min period limit)
  Period: 9.523ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: instructionMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: instructionMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y10.CLKAWRCLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    9.476|    6.473|    6.688|   11.659|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 282  Score: 195660  (Setup/Max: 195660, Hold: 0)

Constraints cover 442047 paths, 0 nets, and 16905 connections

Design statistics:
   Minimum period:  13.377ns{1}   (Maximum frequency:  74.755MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 30 20:36:20 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 274 MB



