<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Kitty\Documents\LCD\src\gowin_rpll\gowin_rpll.v<br>
C:\Users\Kitty\Documents\LCD\src\gowin_sp\gowin_sp.v<br>
C:\Users\Kitty\Documents\LCD\src\lcd.v<br>
C:\Users\Kitty\Documents\LCD\src\main.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>GowinSynthesis V1.9.8.09 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Jan 28 18:45:47 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>TOP</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.734s, Elapsed time = 0h 0m 0.853s, Peak memory usage = 236.004MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.03s, Peak memory usage = 236.004MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.018s, Peak memory usage = 236.004MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.064s, Peak memory usage = 236.004MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.009s, Peak memory usage = 236.004MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.012s, Peak memory usage = 236.004MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 236.004MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 236.004MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.05s, Peak memory usage = 236.004MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.014s, Peak memory usage = 236.004MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.014s, Peak memory usage = 236.004MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 9s, Elapsed time = 0h 0m 9s, Peak memory usage = 236.004MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.03s, Peak memory usage = 236.004MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.082s, Peak memory usage = 236.004MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 10s, Elapsed time = 0h 0m 10s, Peak memory usage = 236.004MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>22</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>22</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>20</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>36</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>270</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>27</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>56</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>186</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT5</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>MUX </b></td>
<td>95</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMUX2</td>
<td>95</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTADDALU18X18</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSPX9</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>367(367 LUTs, 0 ALUs) / 8640</td>
<td>4%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>36 / 6693</td>
<td>1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6693</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>36 / 6693</td>
<td>1%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>24 / 26</td>
<td>92%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>XTAL_IN</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>XTAL_IN_ibuf/I </td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.986</td>
<td>200.6</td>
<td>0.000</td>
<td>2.493</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>4.986</td>
<td>200.6</td>
<td>0.000</td>
<td>2.493</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>29.915</td>
<td>33.4</td>
<td>0.000</td>
<td>14.957</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>14.957</td>
<td>66.9</td>
<td>0.000</td>
<td>7.479</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>33.4(MHz)</td>
<td>39.0(MHz)</td>
<td>17</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.277</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.376</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.653</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/add_54_s18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.700</td>
<td>1.700</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.063</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>VGAMod_inst/PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>2.521</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>VGAMod_inst/PixelCount_0_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/n206_s10/I1</td>
</tr>
<tr>
<td>4.100</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>VGAMod_inst/n206_s10/F</td>
</tr>
<tr>
<td>4.580</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/n206_s8/I1</td>
</tr>
<tr>
<td>5.679</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>VGAMod_inst/n206_s8/F</td>
</tr>
<tr>
<td>6.159</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s66/I2</td>
</tr>
<tr>
<td>6.981</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>VGAMod_inst/add_54_s66/F</td>
</tr>
<tr>
<td>7.461</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s63/I1</td>
</tr>
<tr>
<td>8.560</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>VGAMod_inst/add_54_s63/F</td>
</tr>
<tr>
<td>9.040</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s93/I1</td>
</tr>
<tr>
<td>10.139</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>VGAMod_inst/add_54_s93/F</td>
</tr>
<tr>
<td>10.619</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s55/I0</td>
</tr>
<tr>
<td>11.651</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>VGAMod_inst/add_54_s55/F</td>
</tr>
<tr>
<td>12.131</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s53/I0</td>
</tr>
<tr>
<td>13.163</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>VGAMod_inst/add_54_s53/F</td>
</tr>
<tr>
<td>13.643</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s87/I1</td>
</tr>
<tr>
<td>14.742</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>VGAMod_inst/add_54_s87/F</td>
</tr>
<tr>
<td>15.222</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s84/I0</td>
</tr>
<tr>
<td>16.254</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s84/F</td>
</tr>
<tr>
<td>16.734</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s47/I0</td>
</tr>
<tr>
<td>17.766</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>VGAMod_inst/add_54_s47/F</td>
</tr>
<tr>
<td>18.246</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s24/I1</td>
</tr>
<tr>
<td>19.345</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>VGAMod_inst/add_54_s24/F</td>
</tr>
<tr>
<td>19.825</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s45/I2</td>
</tr>
<tr>
<td>20.647</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>VGAMod_inst/add_54_s45/F</td>
</tr>
<tr>
<td>21.127</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s112/I1</td>
</tr>
<tr>
<td>22.226</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>VGAMod_inst/add_54_s112/F</td>
</tr>
<tr>
<td>22.706</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s21/I1</td>
</tr>
<tr>
<td>23.805</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>VGAMod_inst/add_54_s21/F</td>
</tr>
<tr>
<td>24.285</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s37/I0</td>
</tr>
<tr>
<td>25.317</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s37/F</td>
</tr>
<tr>
<td>25.797</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s20/I1</td>
</tr>
<tr>
<td>26.896</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s20/F</td>
</tr>
<tr>
<td>27.376</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s18/C[1]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.614</td>
<td>1.700</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.977</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>VGAMod_inst/add_54_s18/CLK</td>
</tr>
<tr>
<td>31.653</td>
<td>-0.324</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>VGAMod_inst/add_54_s18</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 16.695, 65.953%; route: 8.160, 32.236%; tC2Q: 0.458, 1.811%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.277</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.376</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.653</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/add_54_s18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.700</td>
<td>1.700</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.063</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>VGAMod_inst/PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>2.521</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>VGAMod_inst/PixelCount_0_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/n206_s10/I1</td>
</tr>
<tr>
<td>4.100</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>VGAMod_inst/n206_s10/F</td>
</tr>
<tr>
<td>4.580</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/n206_s8/I1</td>
</tr>
<tr>
<td>5.679</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>VGAMod_inst/n206_s8/F</td>
</tr>
<tr>
<td>6.159</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s66/I2</td>
</tr>
<tr>
<td>6.981</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>VGAMod_inst/add_54_s66/F</td>
</tr>
<tr>
<td>7.461</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s63/I1</td>
</tr>
<tr>
<td>8.560</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>VGAMod_inst/add_54_s63/F</td>
</tr>
<tr>
<td>9.040</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s93/I1</td>
</tr>
<tr>
<td>10.139</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>VGAMod_inst/add_54_s93/F</td>
</tr>
<tr>
<td>10.619</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s55/I0</td>
</tr>
<tr>
<td>11.651</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>VGAMod_inst/add_54_s55/F</td>
</tr>
<tr>
<td>12.131</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s53/I0</td>
</tr>
<tr>
<td>13.163</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>VGAMod_inst/add_54_s53/F</td>
</tr>
<tr>
<td>13.643</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s87/I1</td>
</tr>
<tr>
<td>14.742</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>VGAMod_inst/add_54_s87/F</td>
</tr>
<tr>
<td>15.222</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s84/I0</td>
</tr>
<tr>
<td>16.254</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s84/F</td>
</tr>
<tr>
<td>16.734</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s47/I0</td>
</tr>
<tr>
<td>17.766</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>VGAMod_inst/add_54_s47/F</td>
</tr>
<tr>
<td>18.246</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s24/I1</td>
</tr>
<tr>
<td>19.345</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>VGAMod_inst/add_54_s24/F</td>
</tr>
<tr>
<td>19.825</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s45/I2</td>
</tr>
<tr>
<td>20.647</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>VGAMod_inst/add_54_s45/F</td>
</tr>
<tr>
<td>21.127</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s112/I1</td>
</tr>
<tr>
<td>22.226</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>VGAMod_inst/add_54_s112/F</td>
</tr>
<tr>
<td>22.706</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s36/I0</td>
</tr>
<tr>
<td>23.738</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>VGAMod_inst/add_54_s36/F</td>
</tr>
<tr>
<td>24.218</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s33/I1</td>
</tr>
<tr>
<td>25.317</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s33/F</td>
</tr>
<tr>
<td>25.797</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s19/I1</td>
</tr>
<tr>
<td>26.896</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s19/F</td>
</tr>
<tr>
<td>27.376</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s18/C[0]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.614</td>
<td>1.700</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.977</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>VGAMod_inst/add_54_s18/CLK</td>
</tr>
<tr>
<td>31.653</td>
<td>-0.324</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>VGAMod_inst/add_54_s18</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 16.695, 65.953%; route: 8.160, 32.236%; tC2Q: 0.458, 1.811%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.118</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.670</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/add_54_s18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.700</td>
<td>1.700</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.063</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>VGAMod_inst/LineCount_0_s1/CLK</td>
</tr>
<tr>
<td>2.521</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>VGAMod_inst/LineCount_0_s1/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/LCD_DEN_d_s8/I1</td>
</tr>
<tr>
<td>4.100</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/LCD_DEN_d_s8/F</td>
</tr>
<tr>
<td>4.580</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/LCD_DEN_d_s5/I1</td>
</tr>
<tr>
<td>5.679</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>VGAMod_inst/LCD_DEN_d_s5/F</td>
</tr>
<tr>
<td>6.159</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/n102_s12/I0</td>
</tr>
<tr>
<td>7.191</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>VGAMod_inst/n102_s12/F</td>
</tr>
<tr>
<td>7.671</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/n103_s11/I1</td>
</tr>
<tr>
<td>8.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>VGAMod_inst/n103_s11/F</td>
</tr>
<tr>
<td>9.250</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/n104_s15/I1</td>
</tr>
<tr>
<td>10.349</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>VGAMod_inst/n104_s15/F</td>
</tr>
<tr>
<td>10.829</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/n106_s15/I3</td>
</tr>
<tr>
<td>11.455</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/n106_s15/F</td>
</tr>
<tr>
<td>11.935</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/n106_s11/I1</td>
</tr>
<tr>
<td>13.034</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>VGAMod_inst/n106_s11/F</td>
</tr>
<tr>
<td>13.514</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/n108_s17/I1</td>
</tr>
<tr>
<td>14.613</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/n108_s17/F</td>
</tr>
<tr>
<td>15.093</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/n108_s13/I3</td>
</tr>
<tr>
<td>15.719</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>VGAMod_inst/n108_s13/F</td>
</tr>
<tr>
<td>16.199</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/n111_s17/I1</td>
</tr>
<tr>
<td>17.298</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/n111_s17/F</td>
</tr>
<tr>
<td>17.778</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/n111_s20/I1</td>
</tr>
<tr>
<td>18.877</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>VGAMod_inst/n111_s20/F</td>
</tr>
<tr>
<td>19.357</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/n111_s10/I1</td>
</tr>
<tr>
<td>20.456</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>VGAMod_inst/n111_s10/F</td>
</tr>
<tr>
<td>20.936</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/n112_s17/I0</td>
</tr>
<tr>
<td>21.968</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>VGAMod_inst/n112_s17/F</td>
</tr>
<tr>
<td>22.448</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/n114_s24/I0</td>
</tr>
<tr>
<td>23.480</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/n114_s24/F</td>
</tr>
<tr>
<td>23.960</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/n114_s21/I1</td>
</tr>
<tr>
<td>25.059</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/n114_s21/F</td>
</tr>
<tr>
<td>25.539</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/n114_s19/I1</td>
</tr>
<tr>
<td>26.638</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/n114_s19/F</td>
</tr>
<tr>
<td>27.118</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>VGAMod_inst/add_54_s18/A0[0]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.614</td>
<td>1.700</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.977</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>VGAMod_inst/add_54_s18/CLK</td>
</tr>
<tr>
<td>31.670</td>
<td>-0.307</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>VGAMod_inst/add_54_s18</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 16.437, 65.603%; route: 8.160, 32.568%; tC2Q: 0.458, 1.829%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.670</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/LineCount_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/add_54_s18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.700</td>
<td>1.700</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.063</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>VGAMod_inst/LineCount_0_s1/CLK</td>
</tr>
<tr>
<td>2.521</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>VGAMod_inst/LineCount_0_s1/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/LCD_DEN_d_s8/I1</td>
</tr>
<tr>
<td>4.100</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/LCD_DEN_d_s8/F</td>
</tr>
<tr>
<td>4.580</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/LCD_DEN_d_s5/I1</td>
</tr>
<tr>
<td>5.679</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>VGAMod_inst/LCD_DEN_d_s5/F</td>
</tr>
<tr>
<td>6.159</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/n102_s12/I0</td>
</tr>
<tr>
<td>7.191</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>VGAMod_inst/n102_s12/F</td>
</tr>
<tr>
<td>7.671</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/n103_s11/I1</td>
</tr>
<tr>
<td>8.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>VGAMod_inst/n103_s11/F</td>
</tr>
<tr>
<td>9.250</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/n104_s15/I1</td>
</tr>
<tr>
<td>10.349</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>VGAMod_inst/n104_s15/F</td>
</tr>
<tr>
<td>10.829</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/n106_s15/I3</td>
</tr>
<tr>
<td>11.455</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/n106_s15/F</td>
</tr>
<tr>
<td>11.935</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/n106_s11/I1</td>
</tr>
<tr>
<td>13.034</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>VGAMod_inst/n106_s11/F</td>
</tr>
<tr>
<td>13.514</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/n108_s17/I1</td>
</tr>
<tr>
<td>14.613</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/n108_s17/F</td>
</tr>
<tr>
<td>15.093</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/n108_s13/I3</td>
</tr>
<tr>
<td>15.719</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>VGAMod_inst/n108_s13/F</td>
</tr>
<tr>
<td>16.199</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/n111_s17/I1</td>
</tr>
<tr>
<td>17.298</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/n111_s17/F</td>
</tr>
<tr>
<td>17.778</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/n111_s20/I1</td>
</tr>
<tr>
<td>18.877</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>VGAMod_inst/n111_s20/F</td>
</tr>
<tr>
<td>19.357</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/n111_s10/I1</td>
</tr>
<tr>
<td>20.456</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>VGAMod_inst/n111_s10/F</td>
</tr>
<tr>
<td>20.936</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/n112_s17/I0</td>
</tr>
<tr>
<td>21.968</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>VGAMod_inst/n112_s17/F</td>
</tr>
<tr>
<td>22.448</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/n113_s10/I0</td>
</tr>
<tr>
<td>23.480</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/n113_s10/F</td>
</tr>
<tr>
<td>23.960</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/n113_s11/I0</td>
</tr>
<tr>
<td>24.992</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/n113_s11/F</td>
</tr>
<tr>
<td>25.472</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/n113_s8/I2</td>
</tr>
<tr>
<td>26.294</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/n113_s8/F</td>
</tr>
<tr>
<td>26.774</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>VGAMod_inst/add_54_s18/A0[1]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.614</td>
<td>1.700</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.977</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>VGAMod_inst/add_54_s18/CLK</td>
</tr>
<tr>
<td>31.670</td>
<td>-0.307</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>VGAMod_inst/add_54_s18</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 16.093, 65.124%; route: 8.160, 33.021%; tC2Q: 0.458, 1.855%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.653</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGAMod_inst/PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGAMod_inst/add_54_s18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.700</td>
<td>1.700</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.063</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>VGAMod_inst/PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>2.521</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>VGAMod_inst/PixelCount_0_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/n206_s10/I1</td>
</tr>
<tr>
<td>4.100</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>VGAMod_inst/n206_s10/F</td>
</tr>
<tr>
<td>4.580</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/n206_s8/I1</td>
</tr>
<tr>
<td>5.679</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>VGAMod_inst/n206_s8/F</td>
</tr>
<tr>
<td>6.159</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s66/I2</td>
</tr>
<tr>
<td>6.981</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>VGAMod_inst/add_54_s66/F</td>
</tr>
<tr>
<td>7.461</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s63/I1</td>
</tr>
<tr>
<td>8.560</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>VGAMod_inst/add_54_s63/F</td>
</tr>
<tr>
<td>9.040</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s93/I1</td>
</tr>
<tr>
<td>10.139</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>VGAMod_inst/add_54_s93/F</td>
</tr>
<tr>
<td>10.619</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s55/I0</td>
</tr>
<tr>
<td>11.651</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>VGAMod_inst/add_54_s55/F</td>
</tr>
<tr>
<td>12.131</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s53/I0</td>
</tr>
<tr>
<td>13.163</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>VGAMod_inst/add_54_s53/F</td>
</tr>
<tr>
<td>13.643</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s87/I1</td>
</tr>
<tr>
<td>14.742</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>VGAMod_inst/add_54_s87/F</td>
</tr>
<tr>
<td>15.222</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s84/I0</td>
</tr>
<tr>
<td>16.254</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s84/F</td>
</tr>
<tr>
<td>16.734</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s47/I0</td>
</tr>
<tr>
<td>17.766</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>VGAMod_inst/add_54_s47/F</td>
</tr>
<tr>
<td>18.246</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s24/I1</td>
</tr>
<tr>
<td>19.345</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>VGAMod_inst/add_54_s24/F</td>
</tr>
<tr>
<td>19.825</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s45/I2</td>
</tr>
<tr>
<td>20.647</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>VGAMod_inst/add_54_s45/F</td>
</tr>
<tr>
<td>21.127</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s112/I1</td>
</tr>
<tr>
<td>22.226</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>VGAMod_inst/add_54_s112/F</td>
</tr>
<tr>
<td>22.706</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s21/I1</td>
</tr>
<tr>
<td>23.805</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>VGAMod_inst/add_54_s21/F</td>
</tr>
<tr>
<td>24.285</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VGAMod_inst/add_54_s18/C[2]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.614</td>
<td>1.700</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.977</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>VGAMod_inst/add_54_s18/CLK</td>
</tr>
<tr>
<td>31.653</td>
<td>-0.324</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>VGAMod_inst/add_54_s18</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 14.564, 65.538%; route: 7.200, 32.400%; tC2Q: 0.458, 2.062%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
