// Seed: 3873696110
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input wire id_0,
    input tri  id_1,
    input tri0 id_2,
    input tri1 id_3
);
  assign #1 id_5 = 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
macromodule module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  id_4 :
  assert property (@(posedge id_4) 1)
  else;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
  supply1 id_5 = 1'b0;
  wire id_6;
  supply0 id_7 = id_4;
  wire id_8;
endmodule
