Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 
Reading design: Processor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Processor.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Processor"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Processor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/Mult4.vhd" into library work
Parsing entity <Mult4>.
Parsing architecture <Behavioral> of entity <mult4>.
Parsing VHDL file "/home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/Mult3.vhd" into library work
Parsing entity <Mult3>.
Parsing architecture <Behavioral> of entity <mult3>.
Parsing VHDL file "/home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/Mult2.vhd" into library work
Parsing entity <Mult2>.
Parsing architecture <Behavioral> of entity <mult2>.
Parsing VHDL file "/home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/Mult1.vhd" into library work
Parsing entity <Mult1>.
Parsing architecture <Behavioral> of entity <mult1>.
Parsing VHDL file "/home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/ModDiv.vhd" into library work
Parsing entity <ModDiv>.
Parsing architecture <Behavioral> of entity <moddiv>.
Parsing VHDL file "/home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/Mem_RE.vhd" into library work
Parsing entity <Mem_RE>.
Parsing architecture <Behavioral> of entity <mem_re>.
Parsing VHDL file "/home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/MemIns.vhd" into library work
Parsing entity <MemIns>.
Parsing architecture <Behavioral> of entity <memins>.
Parsing VHDL file "/home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/MemDonne.vhd" into library work
Parsing entity <MemDonne>.
Parsing architecture <Behavioral> of entity <memdonne>.
Parsing VHDL file "/home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/LI_DI.vhd" into library work
Parsing entity <LI_DI>.
Parsing architecture <Behavioral> of entity <li_di>.
Parsing VHDL file "/home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/LC_RW.vhd" into library work
Parsing entity <LC_RW>.
Parsing architecture <Behavioral> of entity <lc_rw>.
Parsing VHDL file "/home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/LC_En.vhd" into library work
Parsing entity <LC_En>.
Parsing architecture <Behavioral> of entity <lc_en>.
Parsing VHDL file "/home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/LC_Dec.vhd" into library work
Parsing entity <LC_Dec>.
Parsing architecture <Behavioral> of entity <lc_dec>.
Parsing VHDL file "/home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/EX_Mem.vhd" into library work
Parsing entity <EX_Mem>.
Parsing architecture <Behavioral> of entity <ex_mem>.
Parsing VHDL file "/home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/DI_EX.vhd" into library work
Parsing entity <DI_EX>.
Parsing architecture <Behavioral> of entity <di_ex>.
Parsing VHDL file "/home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/BancReg.vhd" into library work
Parsing entity <BancReg>.
Parsing architecture <Behavioral> of entity <bancreg>.
Parsing VHDL file "/home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "/home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/Processor.vhd" into library work
Parsing entity <Processor>.
Parsing architecture <Behavioral> of entity <processor>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Processor> (architecture <Behavioral>) from library <work>.

Elaborating entity <MemIns> (architecture <Behavioral>) from library <work>.

Elaborating entity <ModDiv> (architecture <Behavioral>) from library <work>.

Elaborating entity <LI_DI> (architecture <Behavioral>) from library <work>.

Elaborating entity <BancReg> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "/home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/BancReg.vhd" Line 61: reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/BancReg.vhd" Line 62: reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/BancReg.vhd" Line 64: data should be on the sensitivity list of the process

Elaborating entity <Mult1> (architecture <Behavioral>) from library <work>.

Elaborating entity <DI_EX> (architecture <Behavioral>) from library <work>.

Elaborating entity <LC_Dec> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "/home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/ALU.vhd" Line 57: ctrl should be on the sensitivity list of the process

Elaborating entity <Mult2> (architecture <Behavioral>) from library <work>.

Elaborating entity <EX_Mem> (architecture <Behavioral>) from library <work>.

Elaborating entity <Mult3> (architecture <Behavioral>) from library <work>.

Elaborating entity <LC_RW> (architecture <Behavioral>) from library <work>.

Elaborating entity <MemDonne> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "/home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/MemDonne.vhd" Line 56: mem should be on the sensitivity list of the process

Elaborating entity <Mult4> (architecture <Behavioral>) from library <work>.

Elaborating entity <Mem_RE> (architecture <Behavioral>) from library <work>.

Elaborating entity <LC_En> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Processor>.
    Related source file is "/home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/Processor.vhd".
INFO:Xst:3210 - "/home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/Processor.vhd" line 258: Output port <N> of the instance <U07> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/Processor.vhd" line 258: Output port <O> of the instance <U07> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/Processor.vhd" line 258: Output port <Z> of the instance <U07> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/Processor.vhd" line 258: Output port <C> of the instance <U07> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Processor> synthesized.

Synthesizing Unit <MemIns>.
    Related source file is "/home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/MemIns.vhd".
WARNING:Xst:647 - Input <Adr<7:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'memory', unconnected in block 'MemIns', is tied to its initial value.
    Found 8x32-bit single-port Read Only RAM <Mram_memory> for signal <memory>.
    Found 32-bit register for signal <DummyQ>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <MemIns> synthesized.

Synthesizing Unit <ModDiv>.
    Related source file is "/home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/ModDiv.vhd".
    Summary:
	no macro.
Unit <ModDiv> synthesized.

Synthesizing Unit <LI_DI>.
    Related source file is "/home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/LI_DI.vhd".
    Summary:
	no macro.
Unit <LI_DI> synthesized.

Synthesizing Unit <BancReg>.
    Related source file is "/home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/BancReg.vhd".
WARNING:Xst:647 - Input <AA<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AB<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AW<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <QBp>.
    Found 8-bit register for signal <QAp>.
    Found 1-bit 4-to-1 multiplexer for signal <AA[1]_Reg[3][7]_wide_mux_2_OUT<7>> created at line 57.
    Found 1-bit 4-to-1 multiplexer for signal <AA[1]_Reg[3][7]_wide_mux_2_OUT<6>> created at line 57.
    Found 1-bit 4-to-1 multiplexer for signal <AA[1]_Reg[3][7]_wide_mux_2_OUT<5>> created at line 57.
    Found 1-bit 4-to-1 multiplexer for signal <AA[1]_Reg[3][7]_wide_mux_2_OUT<4>> created at line 57.
    Found 1-bit 4-to-1 multiplexer for signal <AA[1]_Reg[3][7]_wide_mux_2_OUT<3>> created at line 57.
    Found 1-bit 4-to-1 multiplexer for signal <AA[1]_Reg[3][7]_wide_mux_2_OUT<2>> created at line 57.
    Found 1-bit 4-to-1 multiplexer for signal <AA[1]_Reg[3][7]_wide_mux_2_OUT<1>> created at line 57.
    Found 1-bit 4-to-1 multiplexer for signal <AA[1]_Reg[3][7]_wide_mux_2_OUT<0>> created at line 57.
    Found 1-bit 4-to-1 multiplexer for signal <AB[1]_Reg[3][7]_wide_mux_3_OUT<7>> created at line 57.
    Found 1-bit 4-to-1 multiplexer for signal <AB[1]_Reg[3][7]_wide_mux_3_OUT<6>> created at line 57.
    Found 1-bit 4-to-1 multiplexer for signal <AB[1]_Reg[3][7]_wide_mux_3_OUT<5>> created at line 57.
    Found 1-bit 4-to-1 multiplexer for signal <AB[1]_Reg[3][7]_wide_mux_3_OUT<4>> created at line 57.
    Found 1-bit 4-to-1 multiplexer for signal <AB[1]_Reg[3][7]_wide_mux_3_OUT<3>> created at line 57.
    Found 1-bit 4-to-1 multiplexer for signal <AB[1]_Reg[3][7]_wide_mux_3_OUT<2>> created at line 57.
    Found 1-bit 4-to-1 multiplexer for signal <AB[1]_Reg[3][7]_wide_mux_3_OUT<1>> created at line 57.
    Found 1-bit 4-to-1 multiplexer for signal <AB[1]_Reg[3][7]_wide_mux_3_OUT<0>> created at line 57.
WARNING:Xst:737 - Found 1-bit latch for signal <QAn<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QAn<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QAn<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QAn<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QAn<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QAn<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QAn<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QAn<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QBn<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QBn<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QBn<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QBn<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QBn<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QBn<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QBn<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QBn<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg<3><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg<3><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg<3><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg<3><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg<3><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg<3><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg<3><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg<3><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg<2><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg<2><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg<2><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg<2><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg<2><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg<2><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg<2><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg<2><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg<1><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg<1><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg<1><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg<1><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg<1><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg<1><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg<1><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg<1><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg<0><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg<0><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg<0><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg<0><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg<0><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg<0><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg<0><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg<0><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred  48 Latch(s).
	inferred  16 Multiplexer(s).
Unit <BancReg> synthesized.

Synthesizing Unit <Mult1>.
    Related source file is "/home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/Mult1.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mult1> synthesized.

Synthesizing Unit <DI_EX>.
    Related source file is "/home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/DI_EX.vhd".
    Summary:
	no macro.
Unit <DI_EX> synthesized.

Synthesizing Unit <LC_Dec>.
    Related source file is "/home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/LC_Dec.vhd".
    Summary:
	no macro.
Unit <LC_Dec> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "/home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/ALU.vhd".
    Found 9-bit adder for signal <GND_62_o_GND_62_o_add_0_OUT> created at line 59.
    Found 9-bit subtractor for signal <GND_62_o_GND_62_o_sub_2_OUT<8:0>> created at line 72.
    Found 8x8-bit multiplier for signal <n0071> created at line 85.
    Found 8-bit 4-to-1 multiplexer for signal <S> created at line 57.
    Found 1-bit 4-to-1 multiplexer for signal <C> created at line 57.
    Found 1-bit 4-to-1 multiplexer for signal <N> created at line 57.
    Found 1-bit 4-to-1 multiplexer for signal <O> created at line 57.
    Found 1-bit 3-to-1 multiplexer for signal <CTRL[1]_A[7]_Mux_10_o> created at line 57.
    Found 1-bit 3-to-1 multiplexer for signal <CTRL[1]_A[7]_Mux_12_o> created at line 57.
    Found 1-bit 3-to-1 multiplexer for signal <CTRL[1]_A[7]_Mux_14_o> created at line 57.
    Found 1-bit 3-to-1 multiplexer for signal <CTRL[1]_A[7]_Mux_16_o> created at line 57.
    Found 1-bit 3-to-1 multiplexer for signal <CTRL[1]_A[7]_Mux_18_o> created at line 57.
    Found 1-bit 3-to-1 multiplexer for signal <CTRL[1]_A[7]_Mux_20_o> created at line 57.
    Found 1-bit 3-to-1 multiplexer for signal <CTRL[1]_A[7]_Mux_22_o> created at line 57.
    Found 1-bit 3-to-1 multiplexer for signal <CTRL[1]_A[7]_Mux_24_o> created at line 57.
WARNING:Xst:737 - Found 1-bit latch for signal <Ze<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Ze<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Ze<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Ze<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Ze<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Ze<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Ze<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Ze<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred  16 Latch(s).
	inferred  13 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <Mult2>.
    Related source file is "/home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/Mult2.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mult2> synthesized.

Synthesizing Unit <EX_Mem>.
    Related source file is "/home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/EX_Mem.vhd".
    Summary:
	no macro.
Unit <EX_Mem> synthesized.

Synthesizing Unit <Mult3>.
    Related source file is "/home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/Mult3.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mult3> synthesized.

Synthesizing Unit <LC_RW>.
    Related source file is "/home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/LC_RW.vhd".
    Summary:
	no macro.
Unit <LC_RW> synthesized.

Synthesizing Unit <MemDonne>.
    Related source file is "/home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/MemDonne.vhd".
WARNING:Xst:647 - Input <Adr<7:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <Qp>.
    Found 1-bit 8-to-1 multiplexer for signal <Adr[2]_Mem[7][7]_wide_mux_10_OUT<7>> created at line 52.
    Found 1-bit 8-to-1 multiplexer for signal <Adr[2]_Mem[7][7]_wide_mux_10_OUT<6>> created at line 52.
    Found 1-bit 8-to-1 multiplexer for signal <Adr[2]_Mem[7][7]_wide_mux_10_OUT<5>> created at line 52.
    Found 1-bit 8-to-1 multiplexer for signal <Adr[2]_Mem[7][7]_wide_mux_10_OUT<4>> created at line 52.
    Found 1-bit 8-to-1 multiplexer for signal <Adr[2]_Mem[7][7]_wide_mux_10_OUT<3>> created at line 52.
    Found 1-bit 8-to-1 multiplexer for signal <Adr[2]_Mem[7][7]_wide_mux_10_OUT<2>> created at line 52.
    Found 1-bit 8-to-1 multiplexer for signal <Adr[2]_Mem[7][7]_wide_mux_10_OUT<1>> created at line 52.
    Found 1-bit 8-to-1 multiplexer for signal <Adr[2]_Mem[7][7]_wide_mux_10_OUT<0>> created at line 52.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<7><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<7><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<7><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<7><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<7><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<7><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<7><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<7><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<6><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<6><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<6><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<6><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<6><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<6><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<6><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<6><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<5><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<5><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<5><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<5><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<5><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<5><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<5><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<5><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<4><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<4><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<4><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<4><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<4><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<4><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<4><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<4><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<3><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<3><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<3><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<3><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<3><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<3><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<3><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<3><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<2><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<2><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<2><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<2><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<2><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<2><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<2><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<2><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<1><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<1><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<1><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<1><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<1><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<1><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<1><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<1><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<0><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<0><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<0><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<0><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<0><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<0><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<0><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem<0><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Qn<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Qn<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Qn<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Qn<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Qn<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Qn<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Qn<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Qn<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred  72 Latch(s).
	inferred   8 Multiplexer(s).
Unit <MemDonne> synthesized.

Synthesizing Unit <Mult4>.
    Related source file is "/home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/Mult4.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mult4> synthesized.

Synthesizing Unit <Mem_RE>.
    Related source file is "/home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/Mem_RE.vhd".
    Summary:
	no macro.
Unit <Mem_RE> synthesized.

Synthesizing Unit <LC_En>.
    Related source file is "/home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/LC_En.vhd".
    Summary:
	no macro.
Unit <LC_En> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x32-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 2
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Registers                                            : 4
 32-bit register                                       : 1
 8-bit register                                        : 3
# Latches                                              : 136
 1-bit latch                                           : 136
# Multiplexers                                         : 41
 1-bit 2-to-1 multiplexer                              : 1
 1-bit 3-to-1 multiplexer                              : 8
 1-bit 4-to-1 multiplexer                              : 19
 1-bit 8-to-1 multiplexer                              : 8
 8-bit 2-to-1 multiplexer                              : 4
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <DummyQ_2> of sequential type is unconnected in block <U01>.
WARNING:Xst:2677 - Node <DummyQ_3> of sequential type is unconnected in block <U01>.
WARNING:Xst:2677 - Node <DummyQ_4> of sequential type is unconnected in block <U01>.
WARNING:Xst:2677 - Node <DummyQ_5> of sequential type is unconnected in block <U01>.
WARNING:Xst:2677 - Node <DummyQ_6> of sequential type is unconnected in block <U01>.
WARNING:Xst:2677 - Node <DummyQ_7> of sequential type is unconnected in block <U01>.

Synthesizing (advanced) Unit <MemIns>.
INFO:Xst:3231 - The small RAM <Mram_memory> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 32-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Adr>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <MemIns> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x32-bit single-port distributed Read Only RAM        : 1
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 2
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Registers                                            : 56
 Flip-Flops                                            : 56
# Multiplexers                                         : 41
 1-bit 2-to-1 multiplexer                              : 1
 1-bit 3-to-1 multiplexer                              : 8
 1-bit 4-to-1 multiplexer                              : 19
 1-bit 8-to-1 multiplexer                              : 8
 8-bit 2-to-1 multiplexer                              : 4
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <DummyQ_31> (without init value) has a constant value of 0 in block <MemIns>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DummyQ_30> (without init value) has a constant value of 0 in block <MemIns>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DummyQ_29> (without init value) has a constant value of 0 in block <MemIns>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DummyQ_28> (without init value) has a constant value of 0 in block <MemIns>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DummyQ_27> (without init value) has a constant value of 0 in block <MemIns>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DummyQ_26> (without init value) has a constant value of 0 in block <MemIns>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DummyQ_25> (without init value) has a constant value of 0 in block <MemIns>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DummyQ_24> (without init value) has a constant value of 0 in block <MemIns>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DummyQ_23> (without init value) has a constant value of 0 in block <MemIns>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DummyQ_22> (without init value) has a constant value of 0 in block <MemIns>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DummyQ_21> (without init value) has a constant value of 0 in block <MemIns>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DummyQ_20> (without init value) has a constant value of 0 in block <MemIns>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DummyQ_19> (without init value) has a constant value of 0 in block <MemIns>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DummyQ_18> (without init value) has a constant value of 0 in block <MemIns>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DummyQ_17> (without init value) has a constant value of 0 in block <MemIns>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DummyQ_16> (without init value) has a constant value of 0 in block <MemIns>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DummyQ_15> (without init value) has a constant value of 0 in block <MemIns>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DummyQ_14> (without init value) has a constant value of 0 in block <MemIns>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DummyQ_13> (without init value) has a constant value of 0 in block <MemIns>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DummyQ_12> (without init value) has a constant value of 0 in block <MemIns>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DummyQ_11> (without init value) has a constant value of 0 in block <MemIns>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DummyQ_10> (without init value) has a constant value of 0 in block <MemIns>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DummyQ_9> (without init value) has a constant value of 0 in block <MemIns>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DummyQ_8> (without init value) has a constant value of 0 in block <MemIns>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DummyQ_7> (without init value) has a constant value of 0 in block <MemIns>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DummyQ_6> (without init value) has a constant value of 0 in block <MemIns>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DummyQ_5> (without init value) has a constant value of 0 in block <MemIns>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DummyQ_4> (without init value) has a constant value of 0 in block <MemIns>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DummyQ_3> (without init value) has a constant value of 0 in block <MemIns>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DummyQ_2> (without init value) has a constant value of 0 in block <MemIns>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DummyQ_1> (without init value) has a constant value of 0 in block <MemIns>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DummyQ_0> (without init value) has a constant value of 0 in block <MemIns>. This FF/Latch will be trimmed during the optimization process.
