$date
	Sun Nov 17 23:13:17 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module task_s_tb $end
$var wire 8 ! out [7:0] $end
$var reg 8 " in1 [7:0] $end
$var reg 8 # in2 [7:0] $end
$scope module obj $end
$var wire 8 $ in1 [7:0] $end
$var wire 8 % in2 [7:0] $end
$var reg 8 & out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b110 &
b11 %
b11 $
b11 #
b11 "
b110 !
$end
#10
b10000000 !
b10000000 &
b10000000 #
b10000000 %
b10000001 "
b10000001 $
#20
b1111111 !
b1111111 &
b1100000 #
b1100000 %
b1100001 "
b1100001 $
#30
