{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Info: Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 06 23:35:18 2014 " "Info: Processing started: Mon Oct 06 23:35:18 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off part6 -c part6 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off part6 -c part6" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "part6 EP2C35F672C6 " "Info (119006): Selected device EP2C35F672C6 for design \"part6\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info (176445): Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info (176445): Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info (169124): Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info (169125): Pin ~ASDO~ is reserved at location E3" {  } { { "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/" { { 0 { 0 ""} 0 61 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info (169125): Pin ~nCSO~ is reserved at location D3" {  } { { "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/" { { 0 { 0 ""} 0 62 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info (169125): Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/" { { 0 { 0 ""} 0 63 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "38 38 " "Critical Warning (169085): No exact pin location assignment(s) for 38 pins of 38 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[0\] " "Info (169086): Pin LEDR\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LEDR[0] } } } { "part6.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/part6.v" 3 0 0 } } { "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/" { { 0 { 0 ""} 0 15 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[1\] " "Info (169086): Pin LEDR\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LEDR[1] } } } { "part6.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/part6.v" 3 0 0 } } { "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/" { { 0 { 0 ""} 0 16 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[2\] " "Info (169086): Pin LEDR\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LEDR[2] } } } { "part6.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/part6.v" 3 0 0 } } { "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/" { { 0 { 0 ""} 0 17 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[3\] " "Info (169086): Pin LEDR\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LEDR[3] } } } { "part6.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/part6.v" 3 0 0 } } { "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/" { { 0 { 0 ""} 0 18 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[4\] " "Info (169086): Pin LEDR\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LEDR[4] } } } { "part6.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/part6.v" 3 0 0 } } { "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/" { { 0 { 0 ""} 0 19 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[5\] " "Info (169086): Pin LEDR\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LEDR[5] } } } { "part6.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/part6.v" 3 0 0 } } { "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/" { { 0 { 0 ""} 0 20 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[6\] " "Info (169086): Pin LEDR\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LEDR[6] } } } { "part6.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/part6.v" 3 0 0 } } { "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/" { { 0 { 0 ""} 0 21 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[7\] " "Info (169086): Pin LEDR\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LEDR[7] } } } { "part6.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/part6.v" 3 0 0 } } { "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/" { { 0 { 0 ""} 0 22 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[8\] " "Info (169086): Pin LEDR\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LEDR[8] } } } { "part6.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/part6.v" 3 0 0 } } { "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/" { { 0 { 0 ""} 0 23 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[9\] " "Info (169086): Pin LEDR\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LEDR[9] } } } { "part6.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/part6.v" 3 0 0 } } { "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/" { { 0 { 0 ""} 0 24 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[10\] " "Info (169086): Pin LEDR\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LEDR[10] } } } { "part6.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/part6.v" 3 0 0 } } { "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/" { { 0 { 0 ""} 0 25 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[11\] " "Info (169086): Pin LEDR\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LEDR[11] } } } { "part6.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/part6.v" 3 0 0 } } { "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/" { { 0 { 0 ""} 0 26 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[12\] " "Info (169086): Pin LEDR\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LEDR[12] } } } { "part6.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/part6.v" 3 0 0 } } { "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/" { { 0 { 0 ""} 0 27 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[13\] " "Info (169086): Pin LEDR\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LEDR[13] } } } { "part6.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/part6.v" 3 0 0 } } { "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/" { { 0 { 0 ""} 0 28 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[14\] " "Info (169086): Pin LEDR\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LEDR[14] } } } { "part6.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/part6.v" 3 0 0 } } { "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/" { { 0 { 0 ""} 0 29 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[15\] " "Info (169086): Pin LEDR\[15\] not assigned to an exact location on the device" {  } { { "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LEDR[15] } } } { "part6.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/part6.v" 3 0 0 } } { "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/" { { 0 { 0 ""} 0 30 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[16\] " "Info (169086): Pin LEDR\[16\] not assigned to an exact location on the device" {  } { { "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LEDR[16] } } } { "part6.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/part6.v" 3 0 0 } } { "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/" { { 0 { 0 ""} 0 31 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[17\] " "Info (169086): Pin LEDR\[17\] not assigned to an exact location on the device" {  } { { "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LEDR[17] } } } { "part6.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/part6.v" 3 0 0 } } { "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/" { { 0 { 0 ""} 0 32 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[0\] " "Info (169086): Pin LEDG\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LEDG[0] } } } { "part6.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/part6.v" 3 0 0 } } { "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/" { { 0 { 0 ""} 0 33 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[1\] " "Info (169086): Pin LEDG\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LEDG[1] } } } { "part6.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/part6.v" 3 0 0 } } { "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/" { { 0 { 0 ""} 0 34 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[2\] " "Info (169086): Pin LEDG\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LEDG[2] } } } { "part6.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/part6.v" 3 0 0 } } { "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/" { { 0 { 0 ""} 0 35 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[3\] " "Info (169086): Pin LEDG\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LEDG[3] } } } { "part6.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/part6.v" 3 0 0 } } { "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/" { { 0 { 0 ""} 0 36 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[4\] " "Info (169086): Pin LEDG\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LEDG[4] } } } { "part6.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/part6.v" 3 0 0 } } { "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/" { { 0 { 0 ""} 0 37 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[5\] " "Info (169086): Pin LEDG\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LEDG[5] } } } { "part6.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/part6.v" 3 0 0 } } { "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/" { { 0 { 0 ""} 0 38 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[6\] " "Info (169086): Pin LEDG\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LEDG[6] } } } { "part6.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/part6.v" 3 0 0 } } { "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/" { { 0 { 0 ""} 0 39 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[7\] " "Info (169086): Pin LEDG\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LEDG[7] } } } { "part6.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/part6.v" 3 0 0 } } { "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/" { { 0 { 0 ""} 0 40 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[8\] " "Info (169086): Pin LEDG\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LEDG[8] } } } { "part6.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/part6.v" 3 0 0 } } { "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/" { { 0 { 0 ""} 0 41 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[9\] " "Info (169086): Pin LEDG\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LEDG[9] } } } { "part6.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/part6.v" 3 0 0 } } { "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/" { { 0 { 0 ""} 0 42 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[10\] " "Info (169086): Pin LEDG\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LEDG[10] } } } { "part6.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/part6.v" 3 0 0 } } { "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/" { { 0 { 0 ""} 0 43 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[11\] " "Info (169086): Pin LEDG\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LEDG[11] } } } { "part6.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/part6.v" 3 0 0 } } { "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/" { { 0 { 0 ""} 0 44 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[12\] " "Info (169086): Pin LEDG\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LEDG[12] } } } { "part6.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/part6.v" 3 0 0 } } { "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/" { { 0 { 0 ""} 0 45 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[13\] " "Info (169086): Pin LEDG\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LEDG[13] } } } { "part6.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/part6.v" 3 0 0 } } { "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/" { { 0 { 0 ""} 0 46 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[14\] " "Info (169086): Pin LEDG\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LEDG[14] } } } { "part6.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/part6.v" 3 0 0 } } { "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/" { { 0 { 0 ""} 0 47 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[15\] " "Info (169086): Pin LEDG\[15\] not assigned to an exact location on the device" {  } { { "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LEDG[15] } } } { "part6.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/part6.v" 3 0 0 } } { "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/" { { 0 { 0 ""} 0 48 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[16\] " "Info (169086): Pin LEDG\[16\] not assigned to an exact location on the device" {  } { { "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LEDG[16] } } } { "part6.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/part6.v" 3 0 0 } } { "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/" { { 0 { 0 ""} 0 49 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[17\] " "Info (169086): Pin LEDG\[17\] not assigned to an exact location on the device" {  } { { "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LEDG[17] } } } { "part6.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/part6.v" 3 0 0 } } { "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/" { { 0 { 0 ""} 0 50 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[0\] " "Info (169086): Pin SW\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SW[0] } } } { "part6.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/part6.v" 2 0 0 } } { "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/" { { 0 { 0 ""} 0 13 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[1\] " "Info (169086): Pin SW\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SW[1] } } } { "part6.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/part6.v" 2 0 0 } } { "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/" { { 0 { 0 ""} 0 14 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "L0\|Q\|combout " "Warning (335094): Node \"L0\|Q\|combout\" is a latch" {  } { { "part6.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/part6.v" 15 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F0\|D1\|Q\|combout " "Warning (335094): Node \"F0\|D1\|Q\|combout\" is a latch" {  } { { "part6.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/part6.v" 15 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F0\|D0\|Q\|combout " "Warning (335094): Node \"F0\|D0\|Q\|combout\" is a latch" {  } { { "part6.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/part6.v" 15 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F1\|D1\|Q\|combout " "Warning (335094): Node \"F1\|D1\|Q\|combout\" is a latch" {  } { { "part6.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/part6.v" 15 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 335093 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "part6.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'part6.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info (332144): No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SW\[1\] (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info (176353): Automatically promoted node SW\[1\] (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDR\[1\] " "Info (176357): Destination node LEDR\[1\]" {  } { { "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LEDR[1] } } } { "part6.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/part6.v" 3 0 0 } } { "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/" { { 0 { 0 ""} 0 16 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SW[1] } } } { "part6.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/part6.v" 2 0 0 } } { "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 3/part6/" { { 0 { 0 ""} 0 14 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info (176219): No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "37 unused 3.3V 1 36 0 " "Info (176211): Number of I/O pins in group: 37 (unused VREF, 3.3V VCCIO, 1 input, 36 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info (176212): I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info (176215): I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info (176214): Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info (170192): Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info (170195): Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info (170201): Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info (170200): Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info (306004): Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "36 " "Warning (306006): Found 36 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Info (306007): Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Info (306007): Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Info (306007): Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Info (306007): Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Info (306007): Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Info (306007): Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Info (306007): Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Info (306007): Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Info (306007): Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Info (306007): Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Info (306007): Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Info (306007): Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Info (306007): Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Info (306007): Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Info (306007): Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Info (306007): Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Info (306007): Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Info (306007): Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Info (306007): Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Info (306007): Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Info (306007): Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Info (306007): Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Info (306007): Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Info (306007): Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Info (306007): Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Info (306007): Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Info (306007): Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[9\] 0 " "Info (306007): Pin \"LEDG\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[10\] 0 " "Info (306007): Pin \"LEDG\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[11\] 0 " "Info (306007): Pin \"LEDG\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[12\] 0 " "Info (306007): Pin \"LEDG\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[13\] 0 " "Info (306007): Pin \"LEDG\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[14\] 0 " "Info (306007): Pin \"LEDG\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[15\] 0 " "Info (306007): Pin \"LEDG\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[16\] 0 " "Info (306007): Pin \"LEDG\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[17\] 0 " "Info (306007): Pin \"LEDG\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info (306005): Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II 32-bit " "Info: Quartus II 32-bit Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "355 " "Info: Peak virtual memory: 355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 06 23:35:35 2014 " "Info: Processing ended: Mon Oct 06 23:35:35 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Info: Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
