# SETTINGS ../simusched tareas.tsk 4 1 2 SchedRR 4 4 6 8 8
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
# CONTEXT CPU 3 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 3 3
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
CPU 2 3 3
BLOCK 3 1
CPU 3 0 0
# CONTEXT CPU 1 3
CPU 3 2 2
CPU 3 3 3
BLOCK 4 3
UNBLOCK 4 1
CPU 4 0 0
CPU 4 4 1
CPU 4 2 2
# CONTEXT CPU 3 4
UNBLOCK 5 3
CPU 5 0 0
CPU 5 4 1
CPU 5 2 2
CPU 5 5 3
BLOCK 6 0
# CONTEXT CPU 0 6
CPU 6 4 1
CPU 6 2 2
CPU 6 5 3
BLOCK 7 2
UNBLOCK 7 0
CPU 7 6 0
CPU 7 4 1
# CONTEXT CPU 2 7
CPU 7 5 3
UNBLOCK 8 2
# CONTEXT CPU 0 8
# CONTEXT CPU 1 8
CPU 8 7 2
CPU 8 5 3
CPU 9 8 0
CPU 9 9 1
CPU 9 7 2
CPU 9 5 3
BLOCK 10 8
# CONTEXT CPU 0 10
CPU 10 9 1
# CONTEXT CPU 2 10
CPU 10 5 3
BLOCK 11 9
BLOCK 11 5
UNBLOCK 11 8
CPU 11 10 0
# CONTEXT CPU 1 11
CPU 11 11 2
# CONTEXT CPU 3 11
UNBLOCK 12 5
UNBLOCK 12 9
CPU 12 10 0
CPU 12 12 1
CPU 12 11 2
CPU 12 13 3
CPU 13 10 0
CPU 13 12 1
CPU 13 11 2
CPU 13 13 3
BLOCK 14 10
BLOCK 14 12
BLOCK 14 11
# CONTEXT CPU 0 14
# CONTEXT CPU 1 14
# CONTEXT CPU 2 14
# CONTEXT CPU 3 14
UNBLOCK 15 10
UNBLOCK 15 11
UNBLOCK 15 12
CPU 15 14 0
CPU 15 1 1
# CONTEXT CPU 2 15
# CONTEXT CPU 3 15
BLOCK 16 14
# CONTEXT CPU 0 16
CPU 16 1 1
# CONTEXT CPU 2 16
# CONTEXT CPU 3 16
UNBLOCK 17 14
# CONTEXT CPU 0 17
CPU 17 1 1
CPU 17 3 2
CPU 17 0 3
# CONTEXT CPU 0 18
# CONTEXT CPU 1 18
CPU 18 3 2
CPU 18 0 3
CPU 19 2 0
# CONTEXT CPU 1 19
CPU 19 3 2
CPU 19 0 3
CPU 20 2 0
# CONTEXT CPU 1 20
CPU 20 3 2
CPU 20 0 3
EXIT 21 0 3
CPU 21 2 0
CPU 21 6 1
CPU 21 3 2
# CONTEXT CPU 3 21
EXIT 22 2 0
# CONTEXT CPU 0 22
CPU 22 6 1
# CONTEXT CPU 2 22
# CONTEXT CPU 3 22
BLOCK 23 6
# CONTEXT CPU 0 23
# CONTEXT CPU 1 23
# CONTEXT CPU 2 23
# CONTEXT CPU 3 23
UNBLOCK 24 6
# CONTEXT CPU 0 24
# CONTEXT CPU 1 24
# CONTEXT CPU 2 24
CPU 24 4 3
BLOCK 25 4
CPU 25 7 0
# CONTEXT CPU 1 25
CPU 25 8 2
# CONTEXT CPU 3 25
UNBLOCK 26 4
CPU 26 7 0
CPU 26 5 1
CPU 26 8 2
# CONTEXT CPU 3 26
CPU 27 7 0
CPU 27 5 1
CPU 27 8 2
# CONTEXT CPU 3 27
BLOCK 28 7
# CONTEXT CPU 0 28
CPU 28 5 1
CPU 28 8 2
CPU 28 9 3
EXIT 29 5 1
UNBLOCK 29 7
# CONTEXT CPU 0 29
# CONTEXT CPU 1 29
CPU 29 8 2
CPU 29 9 3
BLOCK 30 8
# CONTEXT CPU 0 30
# CONTEXT CPU 1 30
# CONTEXT CPU 2 30
CPU 30 9 3
UNBLOCK 31 8
CPU 31 13 0
# CONTEXT CPU 1 31
CPU 31 11 2
CPU 31 9 3
BLOCK 32 13
# CONTEXT CPU 0 32
CPU 32 10 1
CPU 32 11 2
CPU 32 9 3
BLOCK 33 11
UNBLOCK 33 13
# CONTEXT CPU 0 33
CPU 33 10 1
# CONTEXT CPU 2 33
CPU 33 9 3
BLOCK 34 10
BLOCK 34 9
UNBLOCK 34 11
# CONTEXT CPU 0 34
# CONTEXT CPU 1 34
# CONTEXT CPU 2 34
# CONTEXT CPU 3 34
UNBLOCK 35 9
UNBLOCK 35 10
CPU 35 12 0
CPU 35 1 1
# CONTEXT CPU 2 35
# CONTEXT CPU 3 35
BLOCK 36 12
# CONTEXT CPU 0 36
CPU 36 1 1
CPU 36 14 2
# CONTEXT CPU 3 36
BLOCK 37 14
UNBLOCK 37 12
# CONTEXT CPU 0 37
CPU 37 1 1
# CONTEXT CPU 2 37
CPU 37 3 3
EXIT 38 3 3
UNBLOCK 38 14
# CONTEXT CPU 0 38
CPU 38 1 1
# CONTEXT CPU 2 38
# CONTEXT CPU 3 38
EXIT 39 1 1
CPU 39 6 0
# CONTEXT CPU 1 39
# CONTEXT CPU 2 39
# CONTEXT CPU 3 39
CPU 40 6 0
# CONTEXT CPU 1 40
CPU 40 4 2
# CONTEXT CPU 3 40
CPU 41 6 0
# CONTEXT CPU 1 41
CPU 41 4 2
CPU 41 7 3
# CONTEXT CPU 0 42
CPU 42 8 1
# CONTEXT CPU 2 42
CPU 42 7 3
CPU 43 13 0
CPU 43 8 1
CPU 43 11 2
CPU 43 7 3
CPU 44 13 0
CPU 44 8 1
CPU 44 11 2
CPU 44 7 3
BLOCK 45 13
EXIT 45 8 1
EXIT 45 7 3
# CONTEXT CPU 0 45
# CONTEXT CPU 1 45
CPU 45 11 2
# CONTEXT CPU 3 45
UNBLOCK 46 13
# CONTEXT CPU 0 46
CPU 46 10 1
CPU 46 11 2
# CONTEXT CPU 3 46
EXIT 47 11 2
# CONTEXT CPU 0 47
CPU 47 10 1
# CONTEXT CPU 2 47
# CONTEXT CPU 3 47
CPU 48 9 0
CPU 48 10 1
CPU 48 14 2
CPU 48 12 3
EXIT 49 9 0
BLOCK 49 14
BLOCK 49 12
# CONTEXT CPU 0 49
CPU 49 10 1
# CONTEXT CPU 2 49
# CONTEXT CPU 3 49
EXIT 50 10 1
UNBLOCK 50 12
UNBLOCK 50 14
CPU 50 6 0
# CONTEXT CPU 1 50
CPU 50 4 2
# CONTEXT CPU 3 50
CPU 51 6 0
# CONTEXT CPU 1 51
CPU 51 4 2
# CONTEXT CPU 3 51
EXIT 52 4 2
CPU 52 6 0
# CONTEXT CPU 1 52
# CONTEXT CPU 2 52
CPU 52 13 3
EXIT 53 6 0
BLOCK 53 13
CPU 53 -1 0
CPU 53 12 1
CPU 53 14 2
CPU 53 -1 3
BLOCK 54 14
UNBLOCK 54 13
# CONTEXT CPU 0 54
CPU 54 12 1
CPU 54 -1 2
CPU 54 -1 3
BLOCK 55 12
UNBLOCK 55 14
# CONTEXT CPU 0 55
# CONTEXT CPU 1 55
CPU 55 -1 2
CPU 55 -1 3
UNBLOCK 56 12
# CONTEXT CPU 0 56
# CONTEXT CPU 1 56
# CONTEXT CPU 2 56
CPU 56 -1 3
CPU 57 13 0
# CONTEXT CPU 1 57
# CONTEXT CPU 2 57
CPU 57 -1 3
BLOCK 58 13
CPU 58 -1 0
CPU 58 14 1
# CONTEXT CPU 2 58
CPU 58 -1 3
BLOCK 59 14
UNBLOCK 59 13
# CONTEXT CPU 0 59
CPU 59 -1 1
CPU 59 12 2
CPU 59 -1 3
UNBLOCK 60 14
CPU 60 13 0
# CONTEXT CPU 1 60
CPU 60 12 2
CPU 60 -1 3
CPU 61 13 0
CPU 61 14 1
CPU 61 12 2
CPU 61 -1 3
EXIT 62 13 0
BLOCK 62 14
EXIT 62 12 2
CPU 62 -1 0
CPU 62 -1 1
CPU 62 -1 2
CPU 62 -1 3
UNBLOCK 63 14
# CONTEXT CPU 0 63
CPU 63 -1 1
CPU 63 -1 2
CPU 63 -1 3
# CONTEXT CPU 0 64
CPU 64 -1 1
CPU 64 -1 2
CPU 64 -1 3
# CONTEXT CPU 0 65
CPU 65 -1 1
CPU 65 -1 2
CPU 65 -1 3
CPU 66 14 0
CPU 66 -1 1
CPU 66 -1 2
CPU 66 -1 3
BLOCK 67 14
CPU 67 -1 0
CPU 67 -1 1
CPU 67 -1 2
CPU 67 -1 3
UNBLOCK 68 14
# CONTEXT CPU 0 68
CPU 68 -1 1
CPU 68 -1 2
CPU 68 -1 3
CPU 69 14 0
CPU 69 -1 1
CPU 69 -1 2
CPU 69 -1 3
BLOCK 70 14
CPU 70 -1 0
CPU 70 -1 1
CPU 70 -1 2
CPU 70 -1 3
UNBLOCK 71 14
# CONTEXT CPU 0 71
CPU 71 -1 1
CPU 71 -1 2
CPU 71 -1 3
CPU 72 14 0
CPU 72 -1 1
CPU 72 -1 2
CPU 72 -1 3
EXIT 73 14 0
CPU 73 -1 0
CPU 73 -1 1
CPU 73 -1 2
CPU 73 -1 3
