DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
]
instances [
(Instance
name "IO"
duLibraryName "idx_fpga_lib"
duName "subbus_io"
elements [
]
mwi 0
uid 149,0
)
(Instance
name "addrs"
duLibraryName "idx_fpga_lib"
duName "ana_addr"
elements [
]
mwi 0
uid 175,0
)
(Instance
name "cfg_ram"
duLibraryName "idx_fpga_lib"
duName "ana_cfg_ram"
elements [
]
mwi 0
uid 463,0
)
(Instance
name "hwside"
duLibraryName "idx_fpga_lib"
duName "ana_hwside"
elements [
(GiElement
name "DEF_CFG"
type "std_logic_vector(8 DOWNTO 0)"
value "\"000010100\""
)
]
mwi 0
uid 1188,0
)
(Instance
name "data_ram"
duLibraryName "idx_fpga_lib"
duName "ana_data_ram"
elements [
]
mwi 0
uid 2095,0
)
(Instance
name "ctrl_reg"
duLibraryName "idx_fpga_lib"
duName "ana_ctrl_reg"
elements [
]
mwi 0
uid 2382,0
)
]
libraryRefs [
"ieee"
]
)
version "29.1"
appVersion "2009.2 (Build 10)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ana_input\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ana_input\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ana_input"
)
(vvPair
variable "d_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ana_input"
)
(vvPair
variable "date"
value "03/17/2011"
)
(vvPair
variable "day"
value "Thu"
)
(vvPair
variable "day_long"
value "Thursday"
)
(vvPair
variable "dd"
value "17"
)
(vvPair
variable "entity_name"
value "ana_input"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "NORT-NBX200T"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "idx_fpga_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/idx_fpga_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/idx_fpga_lib/work"
)
(vvPair
variable "mm"
value "03"
)
(vvPair
variable "module_name"
value "ana_input"
)
(vvPair
variable "month"
value "Mar"
)
(vvPair
variable "month_long"
value "March"
)
(vvPair
variable "p"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ana_input\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ana_input\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "idx_fpga"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech_6.6b\\win32"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "08:35:10"
)
(vvPair
variable "unit"
value "ana_input"
)
(vvPair
variable "user"
value "nort"
)
(vvPair
variable "version"
value "2009.2 (Build 10)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2011"
)
(vvPair
variable "yy"
value "11"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "100000,102000,117000,103000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "100200,102000,109000,103000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "117000,98000,121000,99000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "117200,98000,120200,99000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "100000,100000,117000,101000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "100200,100000,108100,101000"
st "
Analog Input Circuit
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "96000,100000,100000,101000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "96200,100000,98300,101000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "117000,99000,137000,103000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "117200,99200,130800,101200"
st "
Analog Input Circuit for connection to
subbus interface within FPGA
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "121000,98000,137000,99000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "121200,98000,124400,99000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "96000,98000,117000,100000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "103000,98000,110000,100000"
st "
Harvard University
Anderson Group
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "96000,101000,100000,102000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "96200,101000,98300,102000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "96000,102000,100000,103000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "96200,102000,98900,103000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "100000,101000,117000,102000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "100200,101000,110900,102000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "96000,98000,137000,103000"
)
oxt "14000,66000,55000,71000"
)
*12 (SaComponent
uid 149,0
optionalChildren [
*13 (CptPort
uid 113,0
ps "OnEdgeStrategy"
shape (Triangle
uid 114,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,45625,35000,46375"
)
tg (CPTG
uid 115,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 116,0
va (VaSet
font "arial,8,0"
)
xt "36000,45500,38600,46500"
st "ExpRd"
blo "36000,46300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpRd"
t "std_ulogic"
o 1
)
)
)
*14 (CptPort
uid 117,0
ps "OnEdgeStrategy"
shape (Triangle
uid 118,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,46625,35000,47375"
)
tg (CPTG
uid 119,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 120,0
va (VaSet
font "arial,8,0"
)
xt "36000,46500,38600,47500"
st "ExpWr"
blo "36000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpWr"
t "std_ulogic"
o 2
)
)
)
*15 (CptPort
uid 121,0
ps "OnEdgeStrategy"
shape (Triangle
uid 122,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,49625,35000,50375"
)
tg (CPTG
uid 123,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 124,0
va (VaSet
font "arial,8,0"
)
xt "36000,49500,38800,50500"
st "ExpAck"
blo "36000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ExpAck"
t "std_ulogic"
o 3
)
)
)
*16 (CptPort
uid 125,0
ps "OnEdgeStrategy"
shape (Triangle
uid 126,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,47625,35000,48375"
)
tg (CPTG
uid 127,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 128,0
va (VaSet
font "arial,8,0"
)
xt "36000,47500,38000,48500"
st "F8M"
blo "36000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "F8M"
t "std_ulogic"
o 4
)
)
)
*17 (CptPort
uid 137,0
ps "OnEdgeStrategy"
shape (Triangle
uid 138,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,47625,46750,48375"
)
tg (CPTG
uid 139,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 140,0
va (VaSet
font "arial,8,0"
)
xt "42700,47500,45000,48500"
st "RdEn"
ju 2
blo "45000,48300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RdEn"
t "std_ulogic"
o 5
)
)
)
*18 (CptPort
uid 141,0
ps "OnEdgeStrategy"
shape (Triangle
uid 142,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,46625,46750,47375"
)
tg (CPTG
uid 143,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 144,0
va (VaSet
font "arial,8,0"
)
xt "42700,46500,45000,47500"
st "WrEn"
ju 2
blo "45000,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WrEn"
t "std_ulogic"
o 6
)
)
)
*19 (CptPort
uid 145,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1541,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,48625,46750,49375"
)
tg (CPTG
uid 147,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 148,0
va (VaSet
font "arial,8,0"
)
xt "42800,48500,45000,49500"
st "BdEn"
ju 2
blo "45000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "BdEn"
t "std_ulogic"
o 7
)
)
)
]
shape (Rectangle
uid 150,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "35000,44000,46000,52000"
)
oxt "25000,41000,36000,47000"
ttg (MlTextGroup
uid 151,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*20 (Text
uid 152,0
va (VaSet
font "arial,8,1"
)
xt "37850,50000,43150,51000"
st "idx_fpga_lib"
blo "37850,50800"
tm "BdLibraryNameMgr"
)
*21 (Text
uid 153,0
va (VaSet
font "arial,8,1"
)
xt "37850,51000,42150,52000"
st "subbus_io"
blo "37850,51800"
tm "CptNameMgr"
)
*22 (Text
uid 154,0
va (VaSet
font "arial,8,1"
)
xt "37850,52000,39050,53000"
st "IO"
blo "37850,52800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 155,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 156,0
text (MLText
uid 157,0
va (VaSet
font "Courier New,8,0"
)
xt "40500,44000,40500,44000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 158,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "35250,50250,36750,51750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*23 (SaComponent
uid 175,0
optionalChildren [
*24 (CptPort
uid 159,0
ps "OnEdgeStrategy"
shape (Triangle
uid 160,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,59625,35000,60375"
)
tg (CPTG
uid 161,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 162,0
va (VaSet
font "arial,8,0"
)
xt "36000,59500,41000,60500"
st "Addr : (15:0)"
blo "36000,60300"
)
)
thePort (LogicalPort
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
)
)
)
*25 (CptPort
uid 163,0
ps "OnEdgeStrategy"
shape (Triangle
uid 164,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49000,58625,49750,59375"
)
tg (CPTG
uid 165,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 166,0
va (VaSet
font "arial,8,0"
)
xt "45800,58500,48000,59500"
st "BdEn"
ju 2
blo "48000,59300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "BdEn"
t "std_ulogic"
o 2
)
)
)
*26 (CptPort
uid 167,0
ps "OnEdgeStrategy"
shape (Triangle
uid 168,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49000,60625,49750,61375"
)
tg (CPTG
uid 169,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 170,0
va (VaSet
font "arial,8,0"
)
xt "42100,60500,48000,61500"
st "CfgAddr : (7:0)"
ju 2
blo "48000,61300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CfgAddr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 5
)
)
)
*27 (CptPort
uid 171,0
ps "OnEdgeStrategy"
shape (Triangle
uid 172,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49000,61625,49750,62375"
)
tg (CPTG
uid 173,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 174,0
va (VaSet
font "arial,8,0"
)
xt "42000,61500,48000,62500"
st "AcqAddr : (8:0)"
ju 2
blo "48000,62300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "AcqAddr"
t "std_logic_vector"
b "(8 DOWNTO 0)"
o 6
)
)
)
*28 (CptPort
uid 2364,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2365,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49000,59625,49750,60375"
)
tg (CPTG
uid 2366,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2367,0
va (VaSet
font "arial,8,0"
)
xt "45400,59500,48000,60500"
st "CfgEn"
ju 2
blo "48000,60300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CfgEn"
t "std_ulogic"
o 3
)
)
)
*29 (CptPort
uid 2368,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2369,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49000,62625,49750,63375"
)
tg (CPTG
uid 2370,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2371,0
va (VaSet
font "arial,8,0"
)
xt "45400,62500,48000,63500"
st "CtrlEn"
ju 2
blo "48000,63300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CtrlEn"
t "std_ulogic"
o 4
)
)
)
]
shape (Rectangle
uid 176,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "35000,58000,49000,65000"
)
oxt "25000,55000,39000,59000"
ttg (MlTextGroup
uid 177,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*30 (Text
uid 178,0
va (VaSet
font "arial,8,1"
)
xt "39350,62000,44650,63000"
st "idx_fpga_lib"
blo "39350,62800"
tm "BdLibraryNameMgr"
)
*31 (Text
uid 179,0
va (VaSet
font "arial,8,1"
)
xt "39350,63000,43150,64000"
st "ana_addr"
blo "39350,63800"
tm "CptNameMgr"
)
*32 (Text
uid 180,0
va (VaSet
font "arial,8,1"
)
xt "39350,64000,41850,65000"
st "addrs"
blo "39350,64800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 181,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 182,0
text (MLText
uid 183,0
va (VaSet
font "Courier New,8,0"
)
xt "42000,58000,42000,58000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 184,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "35250,63250,36750,64750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*33 (Net
uid 295,0
decl (Decl
n "ExpRd"
t "std_ulogic"
o 2
suid 3,0
)
declText (MLText
uid 296,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2800,34500,3600"
st "ExpRd     : std_ulogic"
)
)
*34 (PortIoIn
uid 301,0
shape (CompositeShape
uid 302,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 303,0
sl 0
ro 270
xt "25000,45625,26500,46375"
)
(Line
uid 304,0
sl 0
ro 270
xt "26500,46000,27000,46000"
pts [
"26500,46000"
"27000,46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 305,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 306,0
va (VaSet
font "arial,8,0"
)
xt "21400,45500,24000,46500"
st "ExpRd"
ju 2
blo "24000,46300"
tm "WireNameMgr"
)
)
)
*35 (Net
uid 307,0
decl (Decl
n "ExpWr"
t "std_ulogic"
o 3
suid 4,0
)
declText (MLText
uid 308,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3600,34500,4400"
st "ExpWr     : std_ulogic"
)
)
*36 (PortIoIn
uid 313,0
shape (CompositeShape
uid 314,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 315,0
sl 0
ro 270
xt "25000,46625,26500,47375"
)
(Line
uid 316,0
sl 0
ro 270
xt "26500,47000,27000,47000"
pts [
"26500,47000"
"27000,47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 317,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 318,0
va (VaSet
font "arial,8,0"
)
xt "21400,46500,24000,47500"
st "ExpWr"
ju 2
blo "24000,47300"
tm "WireNameMgr"
)
)
)
*37 (Net
uid 331,0
decl (Decl
n "rst"
t "std_ulogic"
o 8
suid 6,0
)
declText (MLText
uid 332,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7600,34500,8400"
st "rst       : std_ulogic"
)
)
*38 (PortIoIn
uid 337,0
shape (CompositeShape
uid 338,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 339,0
sl 0
ro 270
xt "25000,37625,26500,38375"
)
(Line
uid 340,0
sl 0
ro 270
xt "26500,38000,27000,38000"
pts [
"26500,38000"
"27000,38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 341,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 342,0
va (VaSet
font "arial,8,0"
)
xt "22700,37500,24000,38500"
st "rst"
ju 2
blo "24000,38300"
tm "WireNameMgr"
)
)
)
*39 (Net
uid 343,0
decl (Decl
n "ExpAck"
t "std_ulogic"
o 11
suid 7,0
)
declText (MLText
uid 344,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10000,34500,10800"
st "ExpAck    : std_ulogic"
)
)
*40 (Net
uid 361,0
decl (Decl
n "BdEn"
t "std_ulogic"
o 20
suid 8,0
)
declText (MLText
uid 362,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,19000,38000,19800"
st "SIGNAL BdEn      : std_ulogic"
)
)
*41 (Net
uid 367,0
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 9,0
)
declText (MLText
uid 368,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2000,44500,2800"
st "Addr      : std_logic_vector(15 DOWNTO 0)"
)
)
*42 (PortIoIn
uid 373,0
shape (CompositeShape
uid 374,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 375,0
sl 0
ro 270
xt "25000,59625,26500,60375"
)
(Line
uid 376,0
sl 0
ro 270
xt "26500,60000,27000,60000"
pts [
"26500,60000"
"27000,60000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 377,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 378,0
va (VaSet
font "arial,8,0"
)
xt "22000,59500,24000,60500"
st "Addr"
ju 2
blo "24000,60300"
tm "WireNameMgr"
)
)
)
*43 (Net
uid 379,0
decl (Decl
n "CfgAddr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 21
suid 10,0
)
declText (MLText
uid 380,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,19800,47500,20600"
st "SIGNAL CfgAddr   : std_logic_vector(7 DOWNTO 0)"
)
)
*44 (Net
uid 385,0
decl (Decl
n "AcqAddr"
t "std_logic_vector"
b "(8 DOWNTO 0)"
o 18
suid 11,0
)
declText (MLText
uid 386,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,17400,47500,18200"
st "SIGNAL AcqAddr   : std_logic_vector(8 DOWNTO 0)"
)
)
*45 (Net
uid 391,0
decl (Decl
n "WrEn"
t "std_ulogic"
o 31
suid 12,0
)
declText (MLText
uid 392,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,27800,38000,28600"
st "SIGNAL WrEn      : std_ulogic"
)
)
*46 (Net
uid 397,0
decl (Decl
n "RdEn"
t "std_ulogic"
o 28
suid 13,0
)
declText (MLText
uid 398,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,25400,38000,26200"
st "SIGNAL RdEn      : std_ulogic"
)
)
*47 (SaComponent
uid 463,0
optionalChildren [
*48 (CptPort
uid 427,0
ps "OnEdgeStrategy"
shape (Triangle
uid 428,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89000,39625,89750,40375"
)
tg (CPTG
uid 429,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 430,0
va (VaSet
font "arial,8,0"
)
xt "81100,39500,88000,40500"
st "RD_ADDR : (7:0)"
ju 2
blo "88000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "RD_ADDR"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 1
)
)
)
*49 (CptPort
uid 431,0
ps "OnEdgeStrategy"
shape (Triangle
uid 432,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,43625,69000,44375"
)
tg (CPTG
uid 433,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 434,0
va (VaSet
font "arial,8,0"
)
xt "70000,43500,77000,44500"
st "WR_ADDR : (7:0)"
blo "70000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "WR_ADDR"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 2
)
)
)
*50 (CptPort
uid 435,0
ps "OnEdgeStrategy"
shape (Triangle
uid 436,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89000,38625,89750,39375"
)
tg (CPTG
uid 437,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 438,0
va (VaSet
font "arial,8,0"
)
xt "81300,38500,88000,39500"
st "RD_DATA : (8:0)"
ju 2
blo "88000,39300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RD_DATA"
t "std_logic_vector"
b "(8 DOWNTO 0)"
o 3
)
)
)
*51 (CptPort
uid 439,0
ps "OnEdgeStrategy"
shape (Triangle
uid 440,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,39625,69000,40375"
)
tg (CPTG
uid 441,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 442,0
va (VaSet
font "arial,8,0"
)
xt "70000,39500,77200,40500"
st "WR_DATA : (15:0)"
blo "70000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "WR_DATA"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
)
)
)
*52 (CptPort
uid 451,0
ps "OnEdgeStrategy"
shape (Triangle
uid 452,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89000,40625,89750,41375"
)
tg (CPTG
uid 453,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 454,0
va (VaSet
font "arial,8,0"
)
xt "85300,40500,88000,41500"
st "RDEN"
ju 2
blo "88000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "RDEN"
t "std_ulogic"
o 7
)
)
)
*53 (CptPort
uid 459,0
ps "OnEdgeStrategy"
shape (Triangle
uid 460,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,37625,69000,38375"
)
tg (CPTG
uid 461,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 462,0
va (VaSet
font "arial,8,0"
)
xt "70000,37500,72000,38500"
st "RST"
blo "70000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "RST"
t "std_ulogic"
o 11
)
)
)
*54 (CptPort
uid 1656,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1657,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89000,43625,89750,44375"
)
tg (CPTG
uid 1658,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1659,0
va (VaSet
font "arial,8,0"
)
xt "84500,43500,88000,44500"
st "RD_CLK"
ju 2
blo "88000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "RD_CLK"
t "std_ulogic"
o 8
)
)
)
*55 (CptPort
uid 1660,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1661,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,38625,69000,39375"
)
tg (CPTG
uid 1662,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1663,0
va (VaSet
font "arial,8,0"
)
xt "70000,38500,73600,39500"
st "WR_CLK"
blo "70000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "WR_CLK"
t "std_ulogic"
o 9
)
)
)
*56 (CptPort
uid 1780,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2301,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89000,41625,89750,42375"
)
tg (CPTG
uid 1782,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1783,0
va (VaSet
font "arial,8,0"
)
xt "83300,41500,88000,42500"
st "RAM_BUSY"
ju 2
blo "88000,42300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RAM_BUSY"
t "std_ulogic"
o 10
)
)
)
*57 (CptPort
uid 2232,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2233,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,40625,69000,41375"
)
tg (CPTG
uid 2234,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2235,0
va (VaSet
font "arial,8,0"
)
xt "70000,40500,71600,41500"
st "WE"
blo "70000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "WE"
t "std_ulogic"
o 5
)
)
)
*58 (CptPort
uid 2372,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2373,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,41625,69000,42375"
)
tg (CPTG
uid 2374,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2375,0
va (VaSet
font "arial,8,0"
)
xt "70000,41500,72600,42500"
st "CfgEn"
blo "70000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "CfgEn"
t "std_ulogic"
o 6
)
)
)
]
shape (Rectangle
uid 464,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "69000,37000,89000,46000"
)
oxt "59000,32000,76000,41000"
ttg (MlTextGroup
uid 465,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*59 (Text
uid 466,0
va (VaSet
font "arial,8,1"
)
xt "76750,40000,82050,41000"
st "idx_fpga_lib"
blo "76750,40800"
tm "BdLibraryNameMgr"
)
*60 (Text
uid 467,0
va (VaSet
font "arial,8,1"
)
xt "76750,41000,82250,42000"
st "ana_cfg_ram"
blo "76750,41800"
tm "CptNameMgr"
)
*61 (Text
uid 468,0
va (VaSet
font "arial,8,1"
)
xt "76750,42000,80150,43000"
st "cfg_ram"
blo "76750,42800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 469,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 470,0
text (MLText
uid 471,0
va (VaSet
font "Courier New,8,0"
)
xt "77500,34000,77500,34000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 472,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "69250,44250,70750,45750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*62 (Net
uid 1106,0
decl (Decl
n "F30M"
t "std_ulogic"
o 4
suid 15,0
)
declText (MLText
uid 1107,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4400,34500,5200"
st "F30M      : std_ulogic"
)
)
*63 (Net
uid 1120,0
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
suid 16,0
)
declText (MLText
uid 1121,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6800,44500,7600"
st "WData     : std_logic_vector(15 DOWNTO 0)"
)
)
*64 (SaComponent
uid 1188,0
optionalChildren [
*65 (CptPort
uid 1132,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1133,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101250,54625,102000,55375"
)
tg (CPTG
uid 1134,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1135,0
va (VaSet
font "arial,8,0"
)
xt "103000,54500,104900,55500"
st "CLK"
blo "103000,55300"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_logic"
o 1
)
)
)
*66 (CptPort
uid 1136,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1137,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101250,65625,102000,66375"
)
tg (CPTG
uid 1138,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1139,0
va (VaSet
font "arial,8,0"
)
xt "103000,65500,105000,66500"
st "RST"
blo "103000,66300"
)
)
thePort (LogicalPort
decl (Decl
n "RST"
t "std_ulogic"
o 2
)
)
)
*67 (CptPort
uid 1140,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1141,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117000,50625,117750,51375"
)
tg (CPTG
uid 1142,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1143,0
va (VaSet
font "arial,8,0"
)
xt "114100,50500,116000,51500"
st "Row"
ju 2
blo "116000,51300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Row"
t "std_ulogic_vector"
b "(5 DOWNTO 0)"
o 4
)
)
)
*68 (CptPort
uid 1144,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1145,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101250,47625,102000,48375"
)
tg (CPTG
uid 1146,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1147,0
va (VaSet
font "arial,8,0"
)
xt "103000,47500,106300,48500"
st "CfgData"
blo "103000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "CfgData"
t "std_logic_vector"
b "(8 DOWNTO 0)"
o 5
)
)
)
*69 (CptPort
uid 1148,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1149,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101250,57625,102000,58375"
)
tg (CPTG
uid 1150,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1151,0
va (VaSet
font "arial,8,0"
)
xt "103000,57500,106400,58500"
st "AcqData"
blo "103000,58300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "AcqData"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 6
)
)
)
*70 (CptPort
uid 1160,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1161,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117000,51625,117750,52375"
)
tg (CPTG
uid 1162,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1163,0
va (VaSet
font "arial,8,0"
)
xt "113100,51500,116000,52500"
st "RdyOut"
ju 2
blo "116000,52300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RdyOut"
t "std_ulogic"
o 13
)
)
)
*71 (CptPort
uid 1164,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1165,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117000,53625,117750,54375"
)
tg (CPTG
uid 1166,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1167,0
va (VaSet
font "arial,8,0"
)
xt "113900,53500,116000,54500"
st "Conv"
ju 2
blo "116000,54300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Conv"
t "std_ulogic"
o 14
)
)
)
*72 (CptPort
uid 1168,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1169,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117000,58625,117750,59375"
)
tg (CPTG
uid 1170,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1171,0
va (VaSet
font "arial,8,0"
)
xt "114100,58500,116000,59500"
st "CS5"
ju 2
blo "116000,59300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CS5"
t "std_ulogic"
o 15
)
)
)
*73 (CptPort
uid 1172,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1173,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117000,55625,117750,56375"
)
tg (CPTG
uid 1174,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1175,0
va (VaSet
font "arial,8,0"
)
xt "114300,55500,116000,56500"
st "SDI"
ju 2
blo "116000,56300"
)
)
thePort (LogicalPort
decl (Decl
n "SDI"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 16
)
)
)
*74 (CptPort
uid 1176,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1177,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117000,54625,117750,55375"
)
tg (CPTG
uid 1178,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1179,0
va (VaSet
font "arial,8,0"
)
xt "113200,54500,116000,55500"
st "SCK16"
ju 2
blo "116000,55300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SCK16"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 17
)
)
)
*75 (CptPort
uid 1180,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1181,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117000,57625,117750,58375"
)
tg (CPTG
uid 1182,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1183,0
va (VaSet
font "arial,8,0"
)
xt "113900,57500,116000,58500"
st "SDO"
ju 2
blo "116000,58300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SDO"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 18
)
)
)
*76 (CptPort
uid 1184,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1185,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117000,56625,117750,57375"
)
tg (CPTG
uid 1186,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1187,0
va (VaSet
font "arial,8,0"
)
xt "113600,56500,116000,57500"
st "SCK5"
ju 2
blo "116000,57300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SCK5"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 19
)
)
)
*77 (CptPort
uid 1854,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1855,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101250,48625,102000,49375"
)
tg (CPTG
uid 1856,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1857,0
va (VaSet
font "arial,8,0"
)
xt "103000,48500,106600,49500"
st "RD_Addr"
blo "103000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RD_Addr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 7
)
)
)
*78 (CptPort
uid 1858,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1859,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101250,49625,102000,50375"
)
tg (CPTG
uid 1860,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1861,0
va (VaSet
font "arial,8,0"
)
xt "103000,49500,105300,50500"
st "RdEn"
blo "103000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RdEn"
t "std_ulogic"
o 11
)
)
)
*79 (CptPort
uid 1862,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1863,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101250,61625,102000,62375"
)
tg (CPTG
uid 1864,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1865,0
va (VaSet
font "arial,8,0"
)
xt "103000,61500,106700,62500"
st "WR_Addr"
blo "103000,62300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WR_Addr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 8
)
)
)
*80 (CptPort
uid 1866,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1867,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101250,60625,102000,61375"
)
tg (CPTG
uid 1868,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1869,0
va (VaSet
font "arial,8,0"
)
xt "103000,60500,105300,61500"
st "WrEn"
blo "103000,61300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WrEn"
t "std_ulogic"
o 12
)
)
)
*81 (CptPort
uid 2236,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2237,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101250,50625,102000,51375"
)
tg (CPTG
uid 2238,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2239,0
va (VaSet
font "arial,8,0"
)
xt "103000,50500,107800,51500"
st "RAM_BusyR"
blo "103000,51300"
)
)
thePort (LogicalPort
decl (Decl
n "RAM_BusyR"
t "std_ulogic"
o 9
)
)
)
*82 (CptPort
uid 2240,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2241,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101250,62625,102000,63375"
)
tg (CPTG
uid 2242,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2243,0
va (VaSet
font "arial,8,0"
)
xt "103000,62500,107900,63500"
st "RAM_BusyW"
blo "103000,63300"
)
)
thePort (LogicalPort
decl (Decl
n "RAM_BusyW"
t "std_ulogic"
o 10
)
)
)
*83 (CptPort
uid 2444,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2445,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101250,66625,102000,67375"
)
tg (CPTG
uid 2446,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2447,0
va (VaSet
font "arial,8,0"
)
xt "103000,66500,105400,67500"
st "AICtrl"
blo "103000,67300"
)
)
thePort (LogicalPort
decl (Decl
n "AICtrl"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 3
)
)
)
]
shape (Rectangle
uid 1189,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "102000,47000,117000,69000"
)
oxt "92000,44000,107000,55000"
ttg (MlTextGroup
uid 1190,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*84 (Text
uid 1191,0
va (VaSet
font "arial,8,1"
)
xt "106850,53000,112150,54000"
st "idx_fpga_lib"
blo "106850,53800"
tm "BdLibraryNameMgr"
)
*85 (Text
uid 1192,0
va (VaSet
font "arial,8,1"
)
xt "106850,54000,111850,55000"
st "ana_hwside"
blo "106850,54800"
tm "CptNameMgr"
)
*86 (Text
uid 1193,0
va (VaSet
font "arial,8,1"
)
xt "106850,55000,109750,56000"
st "hwside"
blo "106850,55800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1194,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1195,0
text (MLText
uid 1196,0
va (VaSet
font "Courier New,8,0"
)
xt "102000,46200,133500,47000"
st "DEF_CFG = \"000010100\"    ( std_logic_vector(8 DOWNTO 0) )  "
)
header ""
)
elements [
(GiElement
name "DEF_CFG"
type "std_logic_vector(8 DOWNTO 0)"
value "\"000010100\""
)
]
)
viewicon (ZoomableIcon
uid 1197,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "102250,67250,103750,68750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*87 (Net
uid 1210,0
decl (Decl
n "RD_DATA"
t "std_logic_vector"
b "(8 DOWNTO 0)"
o 27
suid 17,0
)
declText (MLText
uid 1211,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,24600,47500,25400"
st "SIGNAL RD_DATA   : std_logic_vector(8 DOWNTO 0)"
)
)
*88 (Net
uid 1216,0
decl (Decl
n "SDI"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 6
suid 18,0
)
declText (MLText
uid 1217,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6000,44500,6800"
st "SDI       : std_ulogic_vector(1 DOWNTO 0)"
)
)
*89 (PortIoIn
uid 1222,0
shape (CompositeShape
uid 1223,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1224,0
sl 0
ro 90
xt "123500,55625,125000,56375"
)
(Line
uid 1225,0
sl 0
ro 90
xt "123000,56000,123500,56000"
pts [
"123500,56000"
"123000,56000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1226,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1227,0
va (VaSet
font "arial,8,0"
)
xt "126000,55500,127700,56500"
st "SDI"
blo "126000,56300"
tm "WireNameMgr"
)
)
)
*90 (Net
uid 1228,0
decl (Decl
n "Row"
t "std_ulogic_vector"
b "(5 DOWNTO 0)"
o 14
suid 19,0
)
declText (MLText
uid 1229,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,12400,44500,13200"
st "Row       : std_ulogic_vector(5 DOWNTO 0)"
)
)
*91 (PortIoOut
uid 1234,0
shape (CompositeShape
uid 1235,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1236,0
sl 0
ro 270
xt "123500,50625,125000,51375"
)
(Line
uid 1237,0
sl 0
ro 270
xt "123000,51000,123500,51000"
pts [
"123000,51000"
"123500,51000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1238,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1239,0
va (VaSet
font "arial,8,0"
)
xt "126000,50500,127900,51500"
st "Row"
blo "126000,51300"
tm "WireNameMgr"
)
)
)
*92 (Net
uid 1240,0
decl (Decl
n "RdyOut"
t "std_ulogic"
o 13
suid 20,0
)
declText (MLText
uid 1241,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11600,34500,12400"
st "RdyOut    : std_ulogic"
)
)
*93 (PortIoOut
uid 1246,0
shape (CompositeShape
uid 1247,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1248,0
sl 0
ro 270
xt "123500,51625,125000,52375"
)
(Line
uid 1249,0
sl 0
ro 270
xt "123000,52000,123500,52000"
pts [
"123000,52000"
"123500,52000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1250,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1251,0
va (VaSet
font "arial,8,0"
)
xt "126000,51500,128900,52500"
st "RdyOut"
blo "126000,52300"
tm "WireNameMgr"
)
)
)
*94 (Net
uid 1252,0
decl (Decl
n "Conv"
t "std_ulogic"
o 10
suid 21,0
)
declText (MLText
uid 1253,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9200,34500,10000"
st "Conv      : std_ulogic"
)
)
*95 (PortIoOut
uid 1258,0
shape (CompositeShape
uid 1259,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1260,0
sl 0
ro 270
xt "123500,53625,125000,54375"
)
(Line
uid 1261,0
sl 0
ro 270
xt "123000,54000,123500,54000"
pts [
"123000,54000"
"123500,54000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1262,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1263,0
va (VaSet
font "arial,8,0"
)
xt "126000,53500,128100,54500"
st "Conv"
blo "126000,54300"
tm "WireNameMgr"
)
)
)
*96 (Net
uid 1264,0
decl (Decl
n "CS5"
t "std_ulogic"
o 9
suid 22,0
)
declText (MLText
uid 1265,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8400,34500,9200"
st "CS5       : std_ulogic"
)
)
*97 (PortIoOut
uid 1270,0
shape (CompositeShape
uid 1271,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1272,0
sl 0
ro 270
xt "123500,58625,125000,59375"
)
(Line
uid 1273,0
sl 0
ro 270
xt "123000,59000,123500,59000"
pts [
"123000,59000"
"123500,59000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1274,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1275,0
va (VaSet
font "arial,8,0"
)
xt "126000,58500,127900,59500"
st "CS5"
blo "126000,59300"
tm "WireNameMgr"
)
)
)
*98 (Net
uid 1276,0
decl (Decl
n "SCK16"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 15
suid 23,0
)
declText (MLText
uid 1277,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,13200,44500,14000"
st "SCK16     : std_ulogic_vector(1 DOWNTO 0)"
)
)
*99 (PortIoOut
uid 1282,0
shape (CompositeShape
uid 1283,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1284,0
sl 0
ro 270
xt "123500,54625,125000,55375"
)
(Line
uid 1285,0
sl 0
ro 270
xt "123000,55000,123500,55000"
pts [
"123000,55000"
"123500,55000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1286,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1287,0
va (VaSet
font "arial,8,0"
)
xt "126000,54500,128800,55500"
st "SCK16"
blo "126000,55300"
tm "WireNameMgr"
)
)
)
*100 (Net
uid 1288,0
decl (Decl
n "SDO"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 17
suid 24,0
)
declText (MLText
uid 1289,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,14800,44500,15600"
st "SDO       : std_ulogic_vector(1 DOWNTO 0)"
)
)
*101 (PortIoOut
uid 1294,0
shape (CompositeShape
uid 1295,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1296,0
sl 0
ro 270
xt "123500,57625,125000,58375"
)
(Line
uid 1297,0
sl 0
ro 270
xt "123000,58000,123500,58000"
pts [
"123000,58000"
"123500,58000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1298,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1299,0
va (VaSet
font "arial,8,0"
)
xt "126000,57500,128100,58500"
st "SDO"
blo "126000,58300"
tm "WireNameMgr"
)
)
)
*102 (Net
uid 1300,0
decl (Decl
n "SCK5"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 16
suid 25,0
)
declText (MLText
uid 1301,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,14000,44500,14800"
st "SCK5      : std_ulogic_vector(1 DOWNTO 0)"
)
)
*103 (PortIoOut
uid 1306,0
shape (CompositeShape
uid 1307,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1308,0
sl 0
ro 270
xt "123500,56625,125000,57375"
)
(Line
uid 1309,0
sl 0
ro 270
xt "123000,57000,123500,57000"
pts [
"123000,57000"
"123500,57000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1310,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1311,0
va (VaSet
font "arial,8,0"
)
xt "126000,56500,128400,57500"
st "SCK5"
blo "126000,57300"
tm "WireNameMgr"
)
)
)
*104 (Net
uid 1336,0
decl (Decl
n "AcqData"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 19
suid 28,0
)
declText (MLText
uid 1337,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,18200,48000,19000"
st "SIGNAL AcqData   : std_logic_vector(31 DOWNTO 0)"
)
)
*105 (PortIoIn
uid 1676,0
shape (CompositeShape
uid 1677,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1678,0
sl 0
ro 270
xt "25000,47625,26500,48375"
)
(Line
uid 1679,0
sl 0
ro 270
xt "26500,48000,27000,48000"
pts [
"26500,48000"
"27000,48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1680,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1681,0
va (VaSet
font "arial,8,0"
)
xt "22000,47500,24000,48500"
st "F8M"
ju 2
blo "24000,48300"
tm "WireNameMgr"
)
)
)
*106 (Net
uid 1688,0
decl (Decl
n "F8M"
t "std_ulogic"
o 5
suid 33,0
)
declText (MLText
uid 1689,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5200,34500,6000"
st "F8M       : std_ulogic"
)
)
*107 (PortIoIn
uid 1698,0
shape (CompositeShape
uid 1699,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1700,0
sl 0
ro 270
xt "85000,47625,86500,48375"
)
(Line
uid 1701,0
sl 0
ro 270
xt "86500,48000,87000,48000"
pts [
"86500,48000"
"87000,48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1702,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1703,0
va (VaSet
font "arial,8,0"
)
xt "81600,47500,84000,48500"
st "F30M"
ju 2
blo "84000,48300"
tm "WireNameMgr"
)
)
)
*108 (Net
uid 1870,0
decl (Decl
n "WR_Addr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 30
suid 37,0
)
declText (MLText
uid 1871,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,27000,47500,27800"
st "SIGNAL WR_Addr   : std_logic_vector(7 DOWNTO 0)"
)
)
*109 (Net
uid 1876,0
decl (Decl
n "WrEn1"
t "std_ulogic"
o 32
suid 38,0
)
declText (MLText
uid 1877,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,28600,38000,29400"
st "SIGNAL WrEn1     : std_ulogic"
)
)
*110 (Net
uid 1894,0
decl (Decl
n "RD_Addr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 26
suid 40,0
)
declText (MLText
uid 1895,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,23800,47500,24600"
st "SIGNAL RD_Addr   : std_logic_vector(7 DOWNTO 0)"
)
)
*111 (Net
uid 1900,0
decl (Decl
n "RdEn1"
t "std_ulogic"
o 29
suid 41,0
)
declText (MLText
uid 1901,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,26200,38000,27000"
st "SIGNAL RdEn1     : std_ulogic"
)
)
*112 (PortIoOut
uid 2007,0
shape (CompositeShape
uid 2008,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2009,0
sl 0
ro 90
xt "25000,49625,26500,50375"
)
(Line
uid 2010,0
sl 0
ro 90
xt "26500,50000,27000,50000"
pts [
"27000,50000"
"26500,50000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2011,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2012,0
va (VaSet
font "arial,8,0"
)
xt "21200,49500,24000,50500"
st "ExpAck"
ju 2
blo "24000,50300"
tm "WireNameMgr"
)
)
)
*113 (SaComponent
uid 2095,0
optionalChildren [
*114 (CptPort
uid 2055,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2056,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,55625,69000,56375"
)
tg (CPTG
uid 2057,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2058,0
va (VaSet
font "arial,8,0"
)
xt "70000,55500,72700,56500"
st "RDEN"
blo "70000,56300"
)
)
thePort (LogicalPort
decl (Decl
n "RDEN"
t "std_ulogic"
o 1
)
)
)
*115 (CptPort
uid 2059,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2060,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88000,60625,88750,61375"
)
tg (CPTG
uid 2061,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2062,0
va (VaSet
font "arial,8,0"
)
xt "84200,60500,87000,61500"
st "WREN"
ju 2
blo "87000,61300"
)
)
thePort (LogicalPort
decl (Decl
n "WREN"
t "std_ulogic"
o 2
)
)
)
*116 (CptPort
uid 2063,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2064,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,57625,69000,58375"
)
tg (CPTG
uid 2065,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2066,0
va (VaSet
font "arial,8,0"
)
xt "70000,57500,77100,58500"
st "RD_DATA : (15:0)"
blo "70000,58300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RD_DATA"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
)
)
)
*117 (CptPort
uid 2067,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2068,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88000,57625,88750,58375"
)
tg (CPTG
uid 2069,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2070,0
va (VaSet
font "arial,8,0"
)
xt "79800,57500,87000,58500"
st "WR_DATA : (31:0)"
ju 2
blo "87000,58300"
)
)
thePort (LogicalPort
decl (Decl
n "WR_DATA"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 4
)
)
)
*118 (CptPort
uid 2071,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2072,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,60625,69000,61375"
)
tg (CPTG
uid 2073,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2074,0
va (VaSet
font "arial,8,0"
)
xt "70000,60500,76900,61500"
st "RD_ADDR : (8:0)"
blo "70000,61300"
)
)
thePort (LogicalPort
decl (Decl
n "RD_ADDR"
t "std_logic_vector"
b "(8 DOWNTO 0)"
o 5
)
)
)
*119 (CptPort
uid 2075,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2076,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88000,61625,88750,62375"
)
tg (CPTG
uid 2077,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2078,0
va (VaSet
font "arial,8,0"
)
xt "80000,61500,87000,62500"
st "WR_ADDR : (7:0)"
ju 2
blo "87000,62300"
)
)
thePort (LogicalPort
decl (Decl
n "WR_ADDR"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 6
)
)
)
*120 (CptPort
uid 2079,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2080,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,54625,69000,55375"
)
tg (CPTG
uid 2081,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2082,0
va (VaSet
font "arial,8,0"
)
xt "70000,54500,73500,55500"
st "RD_CLK"
blo "70000,55300"
)
)
thePort (LogicalPort
decl (Decl
n "RD_CLK"
t "std_ulogic"
o 7
)
)
)
*121 (CptPort
uid 2083,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2084,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88000,54625,88750,55375"
)
tg (CPTG
uid 2085,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2086,0
va (VaSet
font "arial,8,0"
)
xt "83400,54500,87000,55500"
st "WR_CLK"
ju 2
blo "87000,55300"
)
)
thePort (LogicalPort
decl (Decl
n "WR_CLK"
t "std_ulogic"
o 8
)
)
)
*122 (CptPort
uid 2087,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2302,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88000,62625,88750,63375"
)
tg (CPTG
uid 2089,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2090,0
va (VaSet
font "arial,8,0"
)
xt "82300,62500,87000,63500"
st "RAM_BUSY"
ju 2
blo "87000,63300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RAM_BUSY"
t "std_ulogic"
o 9
)
)
)
*123 (CptPort
uid 2091,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2092,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,61625,69000,62375"
)
tg (CPTG
uid 2093,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2094,0
va (VaSet
font "arial,8,0"
)
xt "70000,61500,72000,62500"
st "RST"
blo "70000,62300"
)
)
thePort (LogicalPort
decl (Decl
n "RST"
t "std_ulogic"
o 10
)
)
)
]
shape (Rectangle
uid 2096,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "69000,53000,88000,64000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2097,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*124 (Text
uid 2098,0
va (VaSet
font "arial,8,1"
)
xt "74550,57000,79850,58000"
st "idx_fpga_lib"
blo "74550,57800"
tm "BdLibraryNameMgr"
)
*125 (Text
uid 2099,0
va (VaSet
font "arial,8,1"
)
xt "74550,58000,80450,59000"
st "ana_data_ram"
blo "74550,58800"
tm "CptNameMgr"
)
*126 (Text
uid 2100,0
va (VaSet
font "arial,8,1"
)
xt "74550,59000,78350,60000"
st "data_ram"
blo "74550,59800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2101,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2102,0
text (MLText
uid 2103,0
va (VaSet
font "Courier New,8,0"
)
xt "77500,55000,77500,55000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 2104,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "69250,62250,70750,63750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*127 (Net
uid 2256,0
decl (Decl
n "RAM_BUSYW"
t "std_ulogic"
o 25
suid 50,0
)
declText (MLText
uid 2257,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,23000,38000,23800"
st "SIGNAL RAM_BUSYW : std_ulogic"
)
)
*128 (Net
uid 2258,0
decl (Decl
n "RAM_BUSYR"
t "std_ulogic"
o 24
suid 51,0
)
declText (MLText
uid 2259,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,22200,38000,23000"
st "SIGNAL RAM_BUSYR : std_ulogic"
)
)
*129 (PortIoIn
uid 2307,0
shape (CompositeShape
uid 2308,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2309,0
sl 0
ro 270
xt "58000,39625,59500,40375"
)
(Line
uid 2310,0
sl 0
ro 270
xt "59500,40000,60000,40000"
pts [
"59500,40000"
"60000,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2311,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2312,0
va (VaSet
font "arial,8,0"
)
xt "54300,39500,57000,40500"
st "WData"
ju 2
blo "57000,40300"
tm "WireNameMgr"
)
)
)
*130 (PortIoOut
uid 2313,0
shape (CompositeShape
uid 2314,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2315,0
sl 0
ro 90
xt "59000,57625,60500,58375"
)
(Line
uid 2316,0
sl 0
ro 90
xt "60500,58000,61000,58000"
pts [
"61000,58000"
"60500,58000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2317,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2318,0
va (VaSet
font "arial,8,0"
)
xt "55400,57500,58000,58500"
st "RData"
ju 2
blo "58000,58300"
tm "WireNameMgr"
)
)
)
*131 (Net
uid 2325,0
decl (Decl
n "RData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 12
suid 52,0
)
declText (MLText
uid 2326,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10800,44500,11600"
st "RData     : std_logic_vector(15 DOWNTO 0)"
)
)
*132 (Net
uid 2376,0
decl (Decl
n "CfgEn"
t "std_ulogic"
o 22
suid 54,0
)
declText (MLText
uid 2377,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,20600,38000,21400"
st "SIGNAL CfgEn     : std_ulogic"
)
)
*133 (Blk
uid 2382,0
shape (Rectangle
uid 2383,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "73000,70000,81000,77000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2384,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*134 (Text
uid 2385,0
va (VaSet
font "arial,8,1"
)
xt "74350,71500,79650,72500"
st "idx_fpga_lib"
blo "74350,72300"
tm "BdLibraryNameMgr"
)
*135 (Text
uid 2386,0
va (VaSet
font "arial,8,1"
)
xt "74350,72500,79650,73500"
st "ana_ctrl_reg"
blo "74350,73300"
tm "BlkNameMgr"
)
*136 (Text
uid 2387,0
va (VaSet
font "arial,8,1"
)
xt "74350,73500,77550,74500"
st "ctrl_reg"
blo "74350,74300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2388,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2389,0
text (MLText
uid 2390,0
va (VaSet
font "Courier New,8,0"
)
xt "74350,84500,74350,84500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 2391,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "73250,75250,74750,76750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*137 (Net
uid 2416,0
decl (Decl
n "CtrlEn"
t "std_ulogic"
o 23
suid 55,0
)
declText (MLText
uid 2417,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,21400,38000,22200"
st "SIGNAL CtrlEn    : std_ulogic"
)
)
*138 (Net
uid 2448,0
decl (Decl
n "AICtrl"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 33
suid 56,0
)
declText (MLText
uid 2449,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,16600,47500,17400"
st "SIGNAL AICtrl    : std_logic_vector(7 DOWNTO 0)"
)
)
*139 (Wire
uid 297,0
shape (OrthoPolyLine
uid 298,0
va (VaSet
vasetType 3
)
xt "27000,46000,34250,46000"
pts [
"34250,46000"
"27000,46000"
]
)
start &13
end &34
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 299,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 300,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "30000,45000,32600,46000"
st "ExpRd"
blo "30000,45800"
tm "WireNameMgr"
)
)
on &33
)
*140 (Wire
uid 309,0
shape (OrthoPolyLine
uid 310,0
va (VaSet
vasetType 3
)
xt "27000,47000,34250,47000"
pts [
"34250,47000"
"27000,47000"
]
)
start &14
end &36
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 311,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 312,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "30000,46000,32600,47000"
st "ExpWr"
blo "30000,46800"
tm "WireNameMgr"
)
)
on &35
)
*141 (Wire
uid 363,0
shape (OrthoPolyLine
uid 364,0
va (VaSet
vasetType 3
)
xt "46750,49000,53000,59000"
pts [
"49750,59000"
"53000,59000"
"53000,49000"
"46750,49000"
]
)
start &25
end &19
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 365,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 366,0
va (VaSet
font "arial,8,0"
)
xt "50000,58000,52200,59000"
st "BdEn"
blo "50000,58800"
tm "WireNameMgr"
)
)
on &40
)
*142 (Wire
uid 369,0
shape (OrthoPolyLine
uid 370,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "27000,60000,34250,60000"
pts [
"34250,60000"
"27000,60000"
]
)
start &24
end &42
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 371,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 372,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "28250,59000,30250,60000"
st "Addr"
blo "28250,59800"
tm "WireNameMgr"
)
)
on &41
)
*143 (Wire
uid 381,0
shape (OrthoPolyLine
uid 382,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "49750,44000,68250,61000"
pts [
"49750,61000"
"55000,61000"
"55000,44000"
"68250,44000"
]
)
start &26
end &49
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 383,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 384,0
va (VaSet
font "arial,8,0"
)
xt "50000,60000,55900,61000"
st "CfgAddr : (7:0)"
blo "50000,60800"
tm "WireNameMgr"
)
)
on &43
)
*144 (Wire
uid 387,0
shape (OrthoPolyLine
uid 388,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "49750,61000,68250,62000"
pts [
"49750,62000"
"59000,62000"
"59000,61000"
"68250,61000"
]
)
start &27
end &118
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 389,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 390,0
va (VaSet
font "arial,8,0"
)
xt "50000,61000,56000,62000"
st "AcqAddr : (8:0)"
blo "50000,61800"
tm "WireNameMgr"
)
)
on &44
)
*145 (Wire
uid 393,0
optionalChildren [
*146 (BdJunction
uid 2414,0
ps "OnConnectorStrategy"
shape (Circle
uid 2415,0
va (VaSet
vasetType 1
)
xt "52600,46600,53400,47400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 394,0
va (VaSet
vasetType 3
)
xt "46750,41000,68250,47000"
pts [
"46750,47000"
"53000,47000"
"53000,41000"
"68250,41000"
]
)
start &18
end &57
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 395,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 396,0
va (VaSet
font "arial,8,0"
)
xt "48000,46000,50300,47000"
st "WrEn"
blo "48000,46800"
tm "WireNameMgr"
)
)
on &45
)
*147 (Wire
uid 399,0
shape (OrthoPolyLine
uid 400,0
va (VaSet
vasetType 3
)
xt "46750,48000,68250,56000"
pts [
"46750,48000"
"56000,48000"
"56000,56000"
"68250,56000"
]
)
start &17
end &114
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 401,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 402,0
va (VaSet
font "arial,8,0"
)
xt "48000,47000,50300,48000"
st "RdEn"
blo "48000,47800"
tm "WireNameMgr"
)
)
on &46
)
*148 (Wire
uid 1108,0
optionalChildren [
*149 (BdJunction
uid 1202,0
ps "OnConnectorStrategy"
shape (Circle
uid 1203,0
va (VaSet
vasetType 1
)
xt "91600,54600,92400,55400"
radius 400
)
)
*150 (BdJunction
uid 1722,0
ps "OnConnectorStrategy"
shape (Circle
uid 1723,0
va (VaSet
vasetType 1
)
xt "91600,47600,92400,48400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1109,0
va (VaSet
vasetType 3
)
xt "88750,44000,92000,55000"
pts [
"88750,55000"
"92000,55000"
"92000,44000"
"89750,44000"
]
)
start &121
end &54
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1110,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1111,0
va (VaSet
font "arial,8,0"
)
xt "89000,54000,91400,55000"
st "F30M"
blo "89000,54800"
tm "WireNameMgr"
)
)
on &62
)
*151 (Wire
uid 1114,0
optionalChildren [
*152 (BdJunction
uid 1886,0
ps "OnConnectorStrategy"
shape (Circle
uid 1887,0
va (VaSet
vasetType 1
)
xt "65600,61600,66400,62400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1115,0
va (VaSet
vasetType 3
)
xt "66000,38000,68250,62000"
pts [
"68250,62000"
"66000,62000"
"66000,38000"
]
)
start &123
end *153 (BdJunction
uid 2339,0
ps "OnConnectorStrategy"
shape (Circle
uid 2340,0
va (VaSet
vasetType 1
)
xt "65600,37600,66400,38400"
radius 400
)
)
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1116,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1117,0
va (VaSet
font "arial,8,0"
)
xt "66000,61000,67300,62000"
st "rst"
blo "66000,61800"
tm "WireNameMgr"
)
)
on &37
)
*154 (Wire
uid 1122,0
optionalChildren [
*155 (Ripper
uid 2398,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"64000,40000"
"63000,41000"
]
uid 2399,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63000,40000,64000,41000"
)
)
]
shape (OrthoPolyLine
uid 1123,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "60000,40000,68250,40000"
pts [
"68250,40000"
"60000,40000"
]
)
start &51
end &129
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1124,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1125,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "94750,38000,97450,39000"
st "WData"
blo "94750,38800"
tm "WireNameMgr"
)
)
on &63
)
*156 (Wire
uid 1198,0
optionalChildren [
*157 (BdJunction
uid 2438,0
ps "OnConnectorStrategy"
shape (Circle
uid 2439,0
va (VaSet
vasetType 1
)
xt "91600,54600,92400,55400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1199,0
va (VaSet
vasetType 3
)
xt "92000,55000,101250,55000"
pts [
"101250,55000"
"92000,55000"
]
)
start &65
end &149
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1200,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1201,0
va (VaSet
font "arial,8,0"
)
xt "98250,54000,100650,55000"
st "F30M"
blo "98250,54800"
tm "WireNameMgr"
)
)
on &62
)
*158 (Wire
uid 1212,0
shape (OrthoPolyLine
uid 1213,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "89750,39000,101250,48000"
pts [
"89750,39000"
"96000,39000"
"96000,48000"
"101250,48000"
]
)
start &50
end &68
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1214,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1215,0
va (VaSet
font "arial,8,0"
)
xt "90000,38000,96700,39000"
st "RD_DATA : (8:0)"
blo "90000,38800"
tm "WireNameMgr"
)
)
on &87
)
*159 (Wire
uid 1218,0
shape (OrthoPolyLine
uid 1219,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "117750,56000,123000,56000"
pts [
"117750,56000"
"123000,56000"
]
)
start &73
end &89
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1220,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1221,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "127250,59000,128950,60000"
st "SDI"
blo "127250,59800"
tm "WireNameMgr"
)
)
on &88
)
*160 (Wire
uid 1230,0
shape (OrthoPolyLine
uid 1231,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "117750,51000,123000,51000"
pts [
"117750,51000"
"123000,51000"
]
)
start &67
end &91
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1232,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1233,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "119750,47000,121650,48000"
st "Row"
blo "119750,47800"
tm "WireNameMgr"
)
)
on &90
)
*161 (Wire
uid 1242,0
shape (OrthoPolyLine
uid 1243,0
va (VaSet
vasetType 3
)
xt "117750,52000,123000,52000"
pts [
"117750,52000"
"123000,52000"
]
)
start &70
end &93
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1244,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1245,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "119750,51000,122650,52000"
st "RdyOut"
blo "119750,51800"
tm "WireNameMgr"
)
)
on &92
)
*162 (Wire
uid 1254,0
shape (OrthoPolyLine
uid 1255,0
va (VaSet
vasetType 3
)
xt "117750,54000,123000,54000"
pts [
"117750,54000"
"123000,54000"
]
)
start &71
end &95
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1256,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1257,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "119750,52000,121850,53000"
st "Conv"
blo "119750,52800"
tm "WireNameMgr"
)
)
on &94
)
*163 (Wire
uid 1266,0
shape (OrthoPolyLine
uid 1267,0
va (VaSet
vasetType 3
)
xt "117750,59000,123000,59000"
pts [
"117750,59000"
"123000,59000"
]
)
start &72
end &97
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1268,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1269,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "119750,53000,121650,54000"
st "CS5"
blo "119750,53800"
tm "WireNameMgr"
)
)
on &96
)
*164 (Wire
uid 1278,0
shape (OrthoPolyLine
uid 1279,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "117750,55000,123000,55000"
pts [
"117750,55000"
"123000,55000"
]
)
start &74
end &99
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1280,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1281,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "119750,54000,122550,55000"
st "SCK16"
blo "119750,54800"
tm "WireNameMgr"
)
)
on &98
)
*165 (Wire
uid 1290,0
shape (OrthoPolyLine
uid 1291,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "117750,58000,123000,58000"
pts [
"117750,58000"
"123000,58000"
]
)
start &75
end &101
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1292,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1293,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "119750,55000,121850,56000"
st "SDO"
blo "119750,55800"
tm "WireNameMgr"
)
)
on &100
)
*166 (Wire
uid 1302,0
shape (OrthoPolyLine
uid 1303,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "117750,57000,123000,57000"
pts [
"117750,57000"
"123000,57000"
]
)
start &76
end &103
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1304,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1305,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "119750,56000,122150,57000"
st "SCK5"
blo "119750,56800"
tm "WireNameMgr"
)
)
on &102
)
*167 (Wire
uid 1338,0
shape (OrthoPolyLine
uid 1339,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88750,58000,101250,58000"
pts [
"101250,58000"
"95000,58000"
"88750,58000"
]
)
start &69
end &117
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1340,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1341,0
va (VaSet
font "arial,8,0"
)
xt "95000,57000,101400,58000"
st "AcqData : (31:0)"
blo "95000,57800"
tm "WireNameMgr"
)
)
on &104
)
*168 (Wire
uid 1682,0
optionalChildren [
*169 (BdJunction
uid 1714,0
ps "OnConnectorStrategy"
shape (Circle
uid 1715,0
va (VaSet
vasetType 1
)
xt "29600,47600,30400,48400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1683,0
va (VaSet
vasetType 3
)
xt "27000,48000,34250,48000"
pts [
"27000,48000"
"34250,48000"
]
)
start &105
end &16
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1686,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1687,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "29000,47000,31000,48000"
st "F8M"
blo "29000,47800"
tm "WireNameMgr"
)
)
on &106
)
*170 (Wire
uid 1704,0
shape (OrthoPolyLine
uid 1705,0
va (VaSet
vasetType 3
)
xt "87000,48000,92000,48000"
pts [
"87000,48000"
"92000,48000"
]
)
start &107
end &150
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1708,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1709,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "112000,41000,114400,42000"
st "F30M"
blo "112000,41800"
tm "WireNameMgr"
)
)
on &62
)
*171 (Wire
uid 1710,0
optionalChildren [
*172 (BdJunction
uid 1720,0
ps "OnConnectorStrategy"
shape (Circle
uid 1721,0
va (VaSet
vasetType 1
)
xt "64600,38600,65400,39400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1711,0
va (VaSet
vasetType 3
)
xt "30000,39000,68250,48000"
pts [
"30000,48000"
"30000,39000"
"68250,39000"
]
)
start &169
end &55
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1712,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1713,0
va (VaSet
font "arial,8,0"
)
xt "61000,38000,63000,39000"
st "F8M"
blo "61000,38800"
tm "WireNameMgr"
)
)
on &106
)
*173 (Wire
uid 1716,0
optionalChildren [
*174 (BdJunction
uid 2430,0
ps "OnConnectorStrategy"
shape (Circle
uid 2431,0
va (VaSet
vasetType 1
)
xt "64600,54600,65400,55400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1717,0
va (VaSet
vasetType 3
)
xt "65000,39000,68250,55000"
pts [
"65000,39000"
"65000,55000"
"68250,55000"
]
)
start &172
end &120
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1718,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1719,0
va (VaSet
font "arial,8,0"
)
xt "66000,54000,68000,55000"
st "F8M"
blo "66000,54800"
tm "WireNameMgr"
)
)
on &106
)
*175 (Wire
uid 1872,0
shape (OrthoPolyLine
uid 1873,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88750,62000,101250,62000"
pts [
"101250,62000"
"95000,62000"
"88750,62000"
]
)
start &79
end &119
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1874,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1875,0
va (VaSet
font "arial,8,0"
)
xt "94250,61000,100550,62000"
st "WR_Addr : (7:0)"
blo "94250,61800"
tm "WireNameMgr"
)
)
on &108
)
*176 (Wire
uid 1878,0
shape (OrthoPolyLine
uid 1879,0
va (VaSet
vasetType 3
)
xt "88750,61000,101250,61000"
pts [
"101250,61000"
"95000,61000"
"88750,61000"
]
)
start &80
end &115
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1880,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1881,0
va (VaSet
font "arial,8,0"
)
xt "97250,60000,99950,61000"
st "WrEn1"
blo "97250,60800"
tm "WireNameMgr"
)
)
on &109
)
*177 (Wire
uid 1882,0
optionalChildren [
*178 (BdJunction
uid 2464,0
ps "OnConnectorStrategy"
shape (Circle
uid 2465,0
va (VaSet
vasetType 1
)
xt "65600,65600,66400,66400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1883,0
va (VaSet
vasetType 3
)
xt "66000,62000,101250,66000"
pts [
"66000,62000"
"66000,66000"
"101250,66000"
]
)
start &152
end &66
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1884,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1885,0
va (VaSet
font "arial,8,0"
)
xt "98250,62000,99550,63000"
st "rst"
blo "98250,62800"
tm "WireNameMgr"
)
)
on &37
)
*179 (Wire
uid 1896,0
shape (OrthoPolyLine
uid 1897,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "89750,40000,101250,49000"
pts [
"101250,49000"
"95000,49000"
"95000,40000"
"89750,40000"
]
)
start &77
end &48
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1898,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1899,0
va (VaSet
font "arial,8,0"
)
xt "96000,48000,102200,49000"
st "RD_Addr : (7:0)"
blo "96000,48800"
tm "WireNameMgr"
)
)
on &110
)
*180 (Wire
uid 1902,0
shape (OrthoPolyLine
uid 1903,0
va (VaSet
vasetType 3
)
xt "89750,41000,101250,50000"
pts [
"101250,50000"
"94000,50000"
"94000,41000"
"89750,41000"
]
)
start &78
end &52
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1904,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1905,0
va (VaSet
font "arial,8,0"
)
xt "99000,49000,101700,50000"
st "RdEn1"
blo "99000,49800"
tm "WireNameMgr"
)
)
on &111
)
*181 (Wire
uid 1977,0
shape (OrthoPolyLine
uid 1978,0
va (VaSet
vasetType 3
)
xt "27000,50000,34250,50000"
pts [
"34250,50000"
"27000,50000"
]
)
start &15
end &112
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1983,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1984,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "41000,49000,43800,50000"
st "ExpAck"
blo "41000,49800"
tm "WireNameMgr"
)
)
on &39
)
*182 (Wire
uid 2049,0
optionalChildren [
&153
]
shape (OrthoPolyLine
uid 2050,0
va (VaSet
vasetType 3
)
xt "27000,38000,68250,38000"
pts [
"68250,38000"
"27000,38000"
]
)
start &53
end &38
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2051,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2052,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "67250,37000,68550,38000"
st "rst"
blo "67250,37800"
tm "WireNameMgr"
)
)
on &37
)
*183 (Wire
uid 2246,0
shape (OrthoPolyLine
uid 2247,0
va (VaSet
vasetType 3
)
xt "89750,42000,101250,51000"
pts [
"89750,42000"
"93000,42000"
"93000,51000"
"101250,51000"
]
)
start &56
end &81
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2248,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2249,0
va (VaSet
font "arial,8,0"
)
xt "95000,50000,100300,51000"
st "RAM_BUSYR"
blo "95000,50800"
tm "WireNameMgr"
)
)
on &128
)
*184 (Wire
uid 2252,0
shape (OrthoPolyLine
uid 2253,0
va (VaSet
vasetType 3
)
xt "88750,63000,101250,63000"
pts [
"88750,63000"
"101250,63000"
]
)
start &122
end &82
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2254,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2255,0
va (VaSet
font "arial,8,0"
)
xt "90750,62000,96150,63000"
st "RAM_BUSYW"
blo "90750,62800"
tm "WireNameMgr"
)
)
on &127
)
*185 (Wire
uid 2319,0
shape (OrthoPolyLine
uid 2320,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "61000,58000,68250,58000"
pts [
"68250,58000"
"61000,58000"
]
)
start &116
end &130
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2323,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2324,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "68250,57000,70850,58000"
st "RData"
blo "68250,57800"
tm "WireNameMgr"
)
)
on &131
)
*186 (Wire
uid 2378,0
shape (OrthoPolyLine
uid 2379,0
va (VaSet
vasetType 3
)
xt "49750,42000,68250,60000"
pts [
"49750,60000"
"54000,60000"
"54000,42000"
"68250,42000"
]
)
start &28
end &58
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2380,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2381,0
va (VaSet
font "arial,8,0"
)
xt "50000,59000,52600,60000"
st "CfgEn"
blo "50000,59800"
tm "WireNameMgr"
)
)
on &132
)
*187 (Wire
uid 2392,0
shape (OrthoPolyLine
uid 2393,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63000,41000,73000,73000"
pts [
"63000,41000"
"63000,73000"
"73000,73000"
]
)
start &155
end &133
sat 32
eat 1
sty 1
sl "(7 DOWNTO 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2396,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2397,0
va (VaSet
font "arial,8,0"
)
xt "67000,72000,71700,73000"
st "WData(7:0)"
blo "67000,72800"
tm "WireNameMgr"
)
)
on &63
)
*188 (Wire
uid 2408,0
shape (OrthoPolyLine
uid 2409,0
va (VaSet
vasetType 3
)
xt "53000,47000,73000,74000"
pts [
"53000,47000"
"62000,47000"
"62000,74000"
"73000,74000"
]
)
start &146
end &133
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2412,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2413,0
va (VaSet
font "arial,8,0"
)
xt "70000,73000,72300,74000"
st "WrEn"
blo "70000,73800"
tm "WireNameMgr"
)
)
on &45
)
*189 (Wire
uid 2418,0
shape (OrthoPolyLine
uid 2419,0
va (VaSet
vasetType 3
)
xt "49750,63000,73000,75000"
pts [
"49750,63000"
"61000,63000"
"61000,75000"
"73000,75000"
]
)
start &29
end &133
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2422,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2423,0
va (VaSet
font "arial,8,0"
)
xt "51750,62000,54350,63000"
st "CtrlEn"
blo "51750,62800"
tm "WireNameMgr"
)
)
on &137
)
*190 (Wire
uid 2424,0
shape (OrthoPolyLine
uid 2425,0
va (VaSet
vasetType 3
)
xt "65000,55000,73000,72000"
pts [
"65000,55000"
"65000,72000"
"73000,72000"
]
)
start &174
end &133
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2428,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2429,0
va (VaSet
font "arial,8,0"
)
xt "70000,71000,72000,72000"
st "F8M"
blo "70000,71800"
tm "WireNameMgr"
)
)
on &106
)
*191 (Wire
uid 2432,0
shape (OrthoPolyLine
uid 2433,0
va (VaSet
vasetType 3
)
xt "81000,55000,92000,72000"
pts [
"92000,55000"
"92000,72000"
"81000,72000"
]
)
start &157
end &133
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2436,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2437,0
va (VaSet
font "arial,8,0"
)
xt "83000,71000,85400,72000"
st "F30M"
blo "83000,71800"
tm "WireNameMgr"
)
)
on &62
)
*192 (Wire
uid 2450,0
shape (OrthoPolyLine
uid 2451,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "81000,67000,101250,73000"
pts [
"101250,67000"
"93000,67000"
"93000,73000"
"81000,73000"
]
)
start &83
end &133
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2454,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2455,0
va (VaSet
font "arial,8,0"
)
xt "98250,66000,100650,67000"
st "AICtrl"
blo "98250,66800"
tm "WireNameMgr"
)
)
on &138
)
*193 (Wire
uid 2458,0
shape (OrthoPolyLine
uid 2459,0
va (VaSet
vasetType 3
)
xt "66000,66000,73000,71000"
pts [
"66000,66000"
"66000,71000"
"73000,71000"
]
)
start &178
end &133
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2462,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2463,0
va (VaSet
font "arial,8,0"
)
xt "71000,70000,72300,71000"
st "rst"
blo "71000,70800"
tm "WireNameMgr"
)
)
on &37
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *194 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*195 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*196 (MLText
uid 43,0
va (VaSet
font "arial,8,0"
)
xt "0,1000,10900,4000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*197 (Text
uid 45,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*198 (Text
uid 46,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*199 (MLText
uid 47,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*200 (Text
uid 48,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*201 (MLText
uid 49,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*202 (Text
uid 50,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*203 (MLText
uid 51,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1281,800"
viewArea "62407,45712,126942,85309"
cachedDiagramExtent "0,0,137000,103000"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\proteus\\Ansel,winspool,"
fileName "ANSEL"
toPrinter 1
xMargin 48
yMargin 48
paperWidth 783
paperHeight 1013
windowsPaperWidth 783
windowsPaperHeight 1013
paperType "Letter"
windowsPaperName "Letter"
windowsPaperType 1
scale 50
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 2465,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*204 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*205 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*206 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*207 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*208 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*209 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*210 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*211 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*212 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*213 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*214 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*215 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*216 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*217 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*218 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*219 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*220 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*221 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*222 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*223 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*224 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "20000,15600,27100,16600"
st "Diagram Signals:"
blo "20000,16400"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 56,0
usingSuid 1
emptyRow *225 (LEmptyRow
)
uid 54,0
optionalChildren [
*226 (RefLabelRowHdr
)
*227 (TitleRowHdr
)
*228 (FilterRowHdr
)
*229 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*230 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*231 (GroupColHdr
tm "GroupColHdrMgr"
)
*232 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*233 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*234 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*235 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*236 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*237 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*238 (LeafLogPort
port (LogicalPort
decl (Decl
n "ExpRd"
t "std_ulogic"
o 2
suid 3,0
)
)
uid 405,0
)
*239 (LeafLogPort
port (LogicalPort
decl (Decl
n "ExpWr"
t "std_ulogic"
o 3
suid 4,0
)
)
uid 407,0
)
*240 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_ulogic"
o 8
suid 6,0
)
)
uid 411,0
)
*241 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ExpAck"
t "std_ulogic"
o 11
suid 7,0
)
)
uid 413,0
)
*242 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "BdEn"
t "std_ulogic"
o 20
suid 8,0
)
)
uid 415,0
)
*243 (LeafLogPort
port (LogicalPort
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 9,0
)
)
uid 417,0
)
*244 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CfgAddr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 21
suid 10,0
)
)
uid 419,0
)
*245 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "AcqAddr"
t "std_logic_vector"
b "(8 DOWNTO 0)"
o 18
suid 11,0
)
)
uid 421,0
)
*246 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WrEn"
t "std_ulogic"
o 31
suid 12,0
)
)
uid 423,0
)
*247 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RdEn"
t "std_ulogic"
o 28
suid 13,0
)
)
uid 425,0
)
*248 (LeafLogPort
port (LogicalPort
decl (Decl
n "F30M"
t "std_ulogic"
o 4
suid 15,0
)
)
uid 1350,0
)
*249 (LeafLogPort
port (LogicalPort
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
suid 16,0
)
)
uid 1352,0
)
*250 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RD_DATA"
t "std_logic_vector"
b "(8 DOWNTO 0)"
o 27
suid 17,0
)
)
uid 1354,0
)
*251 (LeafLogPort
port (LogicalPort
decl (Decl
n "SDI"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 6
suid 18,0
)
)
uid 1356,0
)
*252 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "Row"
t "std_ulogic_vector"
b "(5 DOWNTO 0)"
o 14
suid 19,0
)
)
uid 1358,0
)
*253 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RdyOut"
t "std_ulogic"
o 13
suid 20,0
)
)
uid 1360,0
)
*254 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "Conv"
t "std_ulogic"
o 10
suid 21,0
)
)
uid 1362,0
)
*255 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "CS5"
t "std_ulogic"
o 9
suid 22,0
)
)
uid 1364,0
)
*256 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "SCK16"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 15
suid 23,0
)
)
uid 1366,0
)
*257 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "SDO"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 17
suid 24,0
)
)
uid 1368,0
)
*258 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "SCK5"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 16
suid 25,0
)
)
uid 1370,0
)
*259 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "AcqData"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 19
suid 28,0
)
)
uid 1376,0
)
*260 (LeafLogPort
port (LogicalPort
decl (Decl
n "F8M"
t "std_ulogic"
o 5
suid 33,0
)
)
uid 1672,0
scheme 0
)
*261 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WR_Addr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 30
suid 37,0
)
)
uid 1906,0
)
*262 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WrEn1"
t "std_ulogic"
o 32
suid 38,0
)
)
uid 1908,0
)
*263 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RD_Addr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 26
suid 40,0
)
)
uid 1910,0
)
*264 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RdEn1"
t "std_ulogic"
o 29
suid 41,0
)
)
uid 1912,0
)
*265 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RAM_BUSYW"
t "std_ulogic"
o 25
suid 50,0
)
)
uid 2274,0
)
*266 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RAM_BUSYR"
t "std_ulogic"
o 24
suid 51,0
)
)
uid 2276,0
)
*267 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 12
suid 52,0
)
)
uid 2305,0
scheme 0
)
*268 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CfgEn"
t "std_ulogic"
o 22
suid 54,0
)
)
uid 2440,0
)
*269 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CtrlEn"
t "std_ulogic"
o 23
suid 55,0
)
)
uid 2442,0
)
*270 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "AICtrl"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 33
suid 56,0
)
)
uid 2456,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*271 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *272 (MRCItem
litem &225
pos 33
dimension 20
)
uid 69,0
optionalChildren [
*273 (MRCItem
litem &226
pos 0
dimension 20
uid 70,0
)
*274 (MRCItem
litem &227
pos 1
dimension 23
uid 71,0
)
*275 (MRCItem
litem &228
pos 2
hidden 1
dimension 20
uid 72,0
)
*276 (MRCItem
litem &238
pos 0
dimension 20
uid 406,0
)
*277 (MRCItem
litem &239
pos 1
dimension 20
uid 408,0
)
*278 (MRCItem
litem &240
pos 2
dimension 20
uid 412,0
)
*279 (MRCItem
litem &241
pos 3
dimension 20
uid 414,0
)
*280 (MRCItem
litem &242
pos 17
dimension 20
uid 416,0
)
*281 (MRCItem
litem &243
pos 4
dimension 20
uid 418,0
)
*282 (MRCItem
litem &244
pos 18
dimension 20
uid 420,0
)
*283 (MRCItem
litem &245
pos 19
dimension 20
uid 422,0
)
*284 (MRCItem
litem &246
pos 20
dimension 20
uid 424,0
)
*285 (MRCItem
litem &247
pos 21
dimension 20
uid 426,0
)
*286 (MRCItem
litem &248
pos 6
dimension 20
uid 1351,0
)
*287 (MRCItem
litem &249
pos 7
dimension 20
uid 1353,0
)
*288 (MRCItem
litem &250
pos 22
dimension 20
uid 1355,0
)
*289 (MRCItem
litem &251
pos 9
dimension 20
uid 1357,0
)
*290 (MRCItem
litem &252
pos 10
dimension 20
uid 1359,0
)
*291 (MRCItem
litem &253
pos 11
dimension 20
uid 1361,0
)
*292 (MRCItem
litem &254
pos 12
dimension 20
uid 1363,0
)
*293 (MRCItem
litem &255
pos 13
dimension 20
uid 1365,0
)
*294 (MRCItem
litem &256
pos 14
dimension 20
uid 1367,0
)
*295 (MRCItem
litem &257
pos 15
dimension 20
uid 1369,0
)
*296 (MRCItem
litem &258
pos 16
dimension 20
uid 1371,0
)
*297 (MRCItem
litem &259
pos 23
dimension 20
uid 1377,0
)
*298 (MRCItem
litem &260
pos 5
dimension 20
uid 1673,0
)
*299 (MRCItem
litem &261
pos 24
dimension 20
uid 1907,0
)
*300 (MRCItem
litem &262
pos 25
dimension 20
uid 1909,0
)
*301 (MRCItem
litem &263
pos 26
dimension 20
uid 1911,0
)
*302 (MRCItem
litem &264
pos 27
dimension 20
uid 1913,0
)
*303 (MRCItem
litem &265
pos 28
dimension 20
uid 2275,0
)
*304 (MRCItem
litem &266
pos 29
dimension 20
uid 2277,0
)
*305 (MRCItem
litem &267
pos 8
dimension 20
uid 2306,0
)
*306 (MRCItem
litem &268
pos 30
dimension 20
uid 2441,0
)
*307 (MRCItem
litem &269
pos 31
dimension 20
uid 2443,0
)
*308 (MRCItem
litem &270
pos 32
dimension 20
uid 2457,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*309 (MRCItem
litem &229
pos 0
dimension 20
uid 74,0
)
*310 (MRCItem
litem &231
pos 1
dimension 50
uid 75,0
)
*311 (MRCItem
litem &232
pos 2
dimension 100
uid 76,0
)
*312 (MRCItem
litem &233
pos 3
dimension 50
uid 77,0
)
*313 (MRCItem
litem &234
pos 4
dimension 100
uid 78,0
)
*314 (MRCItem
litem &235
pos 5
dimension 100
uid 79,0
)
*315 (MRCItem
litem &236
pos 6
dimension 50
uid 80,0
)
*316 (MRCItem
litem &237
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *317 (LEmptyRow
)
uid 83,0
optionalChildren [
*318 (RefLabelRowHdr
)
*319 (TitleRowHdr
)
*320 (FilterRowHdr
)
*321 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*322 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*323 (GroupColHdr
tm "GroupColHdrMgr"
)
*324 (NameColHdr
tm "GenericNameColHdrMgr"
)
*325 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*326 (InitColHdr
tm "GenericValueColHdrMgr"
)
*327 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*328 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*329 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *330 (MRCItem
litem &317
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*331 (MRCItem
litem &318
pos 0
dimension 20
uid 98,0
)
*332 (MRCItem
litem &319
pos 1
dimension 23
uid 99,0
)
*333 (MRCItem
litem &320
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*334 (MRCItem
litem &321
pos 0
dimension 20
uid 102,0
)
*335 (MRCItem
litem &323
pos 1
dimension 50
uid 103,0
)
*336 (MRCItem
litem &324
pos 2
dimension 100
uid 104,0
)
*337 (MRCItem
litem &325
pos 3
dimension 100
uid 105,0
)
*338 (MRCItem
litem &326
pos 4
dimension 50
uid 106,0
)
*339 (MRCItem
litem &327
pos 5
dimension 50
uid 107,0
)
*340 (MRCItem
litem &328
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
