// Seed: 1867492554
module module_0 ();
  assign id_1 = ~id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  wire id_2;
  wire id_3;
  wire id_4 = 1 - 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  generate
    wire id_4;
  endgenerate
  always id_1 = id_3;
  always id_2 <= 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
endmodule
