timestamp 1384681231
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use PMOS_S_36030836_X1_Y1_1676780981_1676780980 PMOS_S_36030836_X1_Y1_1676780981_1676780980_0 -1 0 516 0 1 1512
use NMOS_S_96839798_X1_Y1_1676780980_1676780980 NMOS_S_96839798_X1_Y1_1676780980_1676780980_0 -1 0 516 0 -1 1512
node "m1_312_1400#" 1 187.929 312 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 12992 576 0 0 0 0 0 0 0 0
node "li_405_571#" 483 958.752 405 571 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 94100 3864 7616 496 0 0 0 0 0 0 0 0 0 0
substrate "SUB" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "li_405_571#" "m1_312_1400#" 22.6859
cap "NMOS_S_96839798_X1_Y1_1676780980_1676780980_0/a_147_525#" "PMOS_S_36030836_X1_Y1_1676780981_1676780980_0/w_0_0#" 18.7641
cap "PMOS_S_36030836_X1_Y1_1676780981_1676780980_0/a_230_483#" "NMOS_S_96839798_X1_Y1_1676780980_1676780980_0/a_147_525#" 13.4008
cap "PMOS_S_36030836_X1_Y1_1676780981_1676780980_0/w_0_0#" "PMOS_S_36030836_X1_Y1_1676780981_1676780980_0/a_200_252#" 3.51789
cap "NMOS_S_96839798_X1_Y1_1676780980_1676780980_0/a_147_525#" "PMOS_S_36030836_X1_Y1_1676780981_1676780980_0/a_200_252#" 207.929
cap "PMOS_S_36030836_X1_Y1_1676780981_1676780980_0/a_230_483#" "PMOS_S_36030836_X1_Y1_1676780981_1676780980_0/a_200_252#" 23.3652
cap "PMOS_S_36030836_X1_Y1_1676780981_1676780980_0/w_0_0#" "PMOS_S_36030836_X1_Y1_1676780981_1676780980_0/a_200_252#" 333.041
cap "NMOS_S_96839798_X1_Y1_1676780980_1676780980_0/a_147_525#" "PMOS_S_36030836_X1_Y1_1676780981_1676780980_0/w_0_0#" 30.5211
cap "PMOS_S_36030836_X1_Y1_1676780981_1676780980_0/a_200_252#" "PMOS_S_36030836_X1_Y1_1676780981_1676780980_0/a_230_483#" 43.6139
cap "NMOS_S_96839798_X1_Y1_1676780980_1676780980_0/a_147_525#" "PMOS_S_36030836_X1_Y1_1676780981_1676780980_0/a_230_483#" 1.1722
cap "NMOS_S_96839798_X1_Y1_1676780980_1676780980_0/a_147_525#" "PMOS_S_36030836_X1_Y1_1676780981_1676780980_0/a_200_252#" 6.2118
cap "PMOS_S_36030836_X1_Y1_1676780981_1676780980_0/w_0_0#" "PMOS_S_36030836_X1_Y1_1676780981_1676780980_0/a_230_483#" 7.81892
merge "NMOS_S_96839798_X1_Y1_1676780980_1676780980_0/a_230_525#" "PMOS_S_36030836_X1_Y1_1676780981_1676780980_0/a_230_483#" -205.364 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_36030836_X1_Y1_1676780981_1676780980_0/a_230_483#" "m1_312_1400#"
merge "NMOS_S_96839798_X1_Y1_1676780980_1676780980_0/a_200_252#" "PMOS_S_36030836_X1_Y1_1676780981_1676780980_0/a_200_252#" -634.335 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7616 -496 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_36030836_X1_Y1_1676780981_1676780980_0/a_200_252#" "li_405_571#"
merge "NMOS_S_96839798_X1_Y1_1676780980_1676780980_0/a_147_525#" "PMOS_S_36030836_X1_Y1_1676780981_1676780980_0/SUB" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_36030836_X1_Y1_1676780981_1676780980_0/SUB" "SUB"
