$2003
7-bit hi-voltage transceiver ULN200X
NO
16
1B
2B
3B
4B
5B
6B
7B
NC
COM
7C
6C
5C
4C
3C
2C
1C
#
1101010GVHLHLHLL
0110101GVLHLHLLH
1010101GVLHLHLHL
0101010GVHLHLHLH
$2803
NO
8-bit hi-voltage transceiver ULN2803
18
1B
2B
3B
4B
5B
6B
7B
8B
GND
COM
8C
7C
6C
5C
4C
3C
2C
1C
#
11010101GVLHLHLHLL
01101001GVLHHLHLLH
10101010GVHLHLHLHL
01010101GVLHLHLHLH
$62083
8-bit hi-voltage transceiver TD62083
NO
18
18
1B
2B
3B
4B
5B
6B
7B
8B
GND
COM
8C
7C
6C
5C
4C
3C
2C
1C
#
11010101GVLHLHLHLL
01101001GVLHHLHLLH
10101010GVHLHLHLHL
01010101GVLHLHLHLH
$0013
3 three-input majority elements
561LP13
14
XA0
XA1
XB0
XB1
XC1
XC2
GND
YC
XC2
YB
XB2
YA
XA2
VCC
#
000000GL0L0L0V
101010GL0L0L0V
000000GL1L1L1V
010101GL0L0L0V
111111GH1H1H1V
010101GH1H1H1V
101010GH1H1H1V
111111GH0H0H0V
$14502
Hex inverter
561LN1
16
D3
Q2
D1
E0
Q1
D2
Q2
GND
Q4
D4
Q5
EI
D5
Q6
D6
VCC
#
1010010G0101101V
0100101G1010010V
1010010G0100101V
0000000G0001000V
$14516
Binary, four-digit, reversible counter
561IE11
16
SE
Q3
S3
S0
~CI
Q0
~CO
GND
~R
UD
Q1
S1
S2
Q2
C
VCC
#
0L001L1G0XL111CV
0L010H1G01L101CV
0L100L0G00L010CV
0H11XH1G0XH110CV
1L10XL1G1XL110CV
$14555
Two two-bit switch decoders with gating 
561ID6
16
~EA
AA
BA
QA0
QA1
QA2
QA3
GND
QB3
QB2
QB1
QB0
BB
AB
~EB
VCC
#
1XXLLLLGLLLLXX1V
000HLLLGLLLH000V
010LHLLGLLHL010V
001LLHLGLHLL100V
011LLLHGHLLL110V
$14556
Two two-bit switch invert decoders with gating
561ID7
16
~EA
AA
BA
QA0
QA1
QA2
QA3
GND
QB3
QB2
QB1
QB0
BB
AB
~EB
VCC
#
1XXHHHHGHHHHXX1V
000LHHHGHHHL000V
010HLHHGHHLH010V
001HHLHGHLHH100V
011HHHLGLHHH110V
$14585
Digital comparator
561IP2
16
B2
A2
QAB
A>B
A<B
A=B
A1
GND
B1
A0
B0
QA<
QA>
B3
A3
VCC
#
01L0110G101LL01V
01L0110G101HL10V
01L0110G101LL11V
10L0110G101HL00V
11L0111G001LL11V
00L0110G101HL00V
11L0111G110LL11V
00L0111G101HL11V
11L0100G011HL00V
11L0101G100HL00V
00H0110G000HL11V
00H0111G111HL11V
11H0110G000HL00V
11H0111G111HL00V
00L0101G100HL11V
11L0100G011HL11V
$4000
Dual 3-input NOR gate and inverter
176LP4
14
NC
NC
A1
B1
C1
Y1
GND
A2
Y2
Y3
C3
B3
A3
VCC
#
00000HG1LH000V
00000HG0HH000V
00001LG0HL100V
00010LG0HL010V
00011LG0HL110V
00100LG0HL001V
00101LG0HL101V
00110LG0HL011V
00111LG0HL111V
$4001
Quad 2-input NOR gate
561LE5
14
A1
B1
Y1
Y2
A2
B2
GND
B3
A3
Y3
Y4
B4
A4
VCC
#
00HH00G00HH00V
01LL01G01LL01V
10LL10G10LL10V
11LL11G11LL11V
$4002
Dual 4-input NOR gates
561LE6
14 
Y1
A1
B1
C1
D1
NC
GND
NC
D2
C2
B2
A2
Y2
VCC
#
L00010G01100LV
L00010G01000LV
L00010G01111LV
L00110G00011LV
L11000G01111LV
L01000G00100LV
L11110G01111LV
H00000G00000HV
L10100G01010LV
L01010G00101LV
$4006
18-stage Shift Register
561IR1
14
D1
D14
CLK
D2
D3
D4
GND
D44
D45
D34
D24
D25
D14
VCC
#
0XC000GXXXXXXV
0XC001GXXXXXXV
0XC010GXXXXXXV
0XC011GXXXXXXV
0XC100GHLLLLLV
0XC101GLHHLLLV
0XC110GHLHLLLV
0XC111GLHLHLLV
1XC000GHLLHHLV
1XC001GLHHHHLV
1XC010GHLHHHLV
1XC011GLHLLHHV
1XC100GHLLLLHV
1XC101GLHHLLHV
1XC110GHLHLLHV
1XC111GLHLHLHV
$4007
Dual Transistor Pair
176LP1
14
P2
PS2
G2
NS2
D2
G1
GND
D1
NS3
G3
PS3
D3
P1
VCC
#
H110L1GL011LXV
H100H0GH011LXV
H100H0GH001HXV
$4008
4 Full-bit adder
561IM1
16
A4
B3
A3
B2
A2
B1
A1
GND
C1
S1
S2
S3
S4
C0
B4
VCC
#
0000000G0000000V
1010101G0111110V
0101010G0111111V
1111111G0000001V
0000000G1111110V
1010101G1000000V
0101010G1000001V
1111111G1111111V
$4009
Hex inverters with level sH ouT
176PU2
16  
VCC
Y1
A1
Y2
A2
Y3
A3
GND
A4
Y4
A5
Y5
NC
A4
Y4
VCC
#
VH0H0H0G0H0HX0HV
VL1L1L1G1L1LX1LV
$4010
Hex buffers with level sh out
176PU3
16
VCC
Y1
A1
Y2
A2
Y3
A3
GND
A4
Y4
A5
Y5
NC
A4
Y4
VCC
#  
VH1H1H1G1H1HX1HV
VL0L0L0G0L0LX0LV
$40106
Hex inverters with schmitt-trigger inputs
NO
14 
0H0H0HGH0H0H0V
1L1L1LGL1L1L1V
$4011
Quad 2-input NAND gates
561LA7
14
A1
B1
Y1
Y2
A2
B2
GND
A3
B3
Y3
Y4
B4
A4
VCC
# 
00HL11G11LH00V
10HH10G10HH10V
01HH01G01HH01V
11LH00G00HL11V
$4012
Dual 4-input NAND gates
561LA8
14
Y1
A1
B1
C1
D1
NC
GND
NC
D2
C2
B2
A2
Y2
VCC
# 
H0000XGX0000HV
H1010XGX1010HV
H0101XGX0101HV
L1111XGX1111LV
$4013
Dual D flip-flop with set and reset
561TM2
14
Q1
~Q1
CLK1
R1
D1
S1
GND
S2
D2
R2
CLK2
~Q2
Q2
VCC
# 
LHC100G001CHLV
HLC001G100CLHV
LHC000G000CHLV
HLC010G010CLHV
X01X01G10X10XV
X10X10G01X01XV
X11X11G11X11XV
011011G110110V
$4014
8-stage Parallel Shift Reg
NO
16
P8
Q6
Q8
P4
P3
P2
P1
GND
PS
CL
SI
Q7
P5
P6
P7
VCC
#
0LL0000G1CXL000V
0LL0001G1CXL000V
1HH0001G1CXL010V
1HH1011G1CXH011V
0LH0000G0C0H000V
0HH0000G0C0L111V
0LL0000G0C1H111V
0HH0000G0C1L000V
1HL1111G0C0H111V
0LH0000G0X0H000V
1LH1111G0X1H111V
0LH0101G0X0H101V
$4015
Dual 4-bit serial-in parallel-out sreg
561IR2
16
CLKB
QB4
QA3
QA2
QA1
RSTA
DA
GND
CLKA
QA4
QB3
QB2
QB1
RSTB
DB
VCC
# 
CLLLL10GCLLLL10V
CLLLH01GCLLLH01V
CLLHH01GCLLHH01V
CLHHH01GCLHHH01V
CHHHL00GCHHHL00V
$4016
Quad analog switches 
176KT1
14
A1
B1
A2
B2
CTL2
CTL4
GND
B4
A4
B3
A3
CTL3
CTL1
VCC
# 
0HH000G0HH000V
1HH100G1HH100V
0LL011G0LL011V
1HH111G1HH111V
$40161
4-bit synchronous binary counter
561IE21
16
~RST
CLK
P0
P1
P2
P3
PEN
GND
~LD
TEN
Q3
Q2
Q1
Q0
C0
VCC
# 
0C10110G10XXXXXV
0C10110G11LLLLLV
1C10110G00HHLHLV
1000001G11HHLHLV
1C00001G11HHHLLV
1C00001G11HHHHHV
1C00001G11LLLLLV
1C00001G11LLLHLV
1100001G11LLHLLV
1000001G11LLHLLV
0000001G11LLLLLV
1C00001G11XXXXXV
$40162
4-bit synchronous decade counter
NO
16
~RST
CLK
P0
P1
P2
P3
PEN
GND
~LD
TEN
Q3
Q2
Q1
Q0
C0
VCC
# 
0C11100G10XXXXXV 
1C11100G00LHHHLV 
1000001G11LHHHLV 
1C00001G11HLLLLV 
1C00001G11HLLHHV 
1C00001G11LLLLLV 
1C00001G11LLLHLV 
1C00001G11LLHLLV 
1100001G11LLHHLV 
0100001G11LLHHLV 
0000001G11LLHHLV 
0100001G11LLLLLV 
1C00001G11XXXXXV 
$4017
4-bit asynchronous decade counter
561IE8
16
Q5
Q1
Q0
Q2
Q6
Q7
Q3
GND
Q8
Q4
Q9
CO
~EN
CLK
RST
VCC
# 
LLHLLLLGLLLH0C1V 
LHLLLLLGLLLH0C0V 
LLLHLLLGLLLH0C0V 
LLLLLLHGLLLH0C0V 
LLLLLLLGLHLH0C0V 
HLLLLLLGLLLL0C0V 
LLLLHLLGLLLL0C0V 
LLLLLHLGLLLL0C0V 
LLLLLLLGHLLL0C0V 
LLLLLLLGLLHL0C0V 
LLHLLLLGLLLH0C0V 
LLHLLLLGLLLH1C0V 
$40174
6-bit D flip-flop with reset
NO
16
~RST
Q1
D1
D2
Q2
D3
Q3
GND
CLK
Q4
D4
Q5
D5
D6
Q6
VCC
# 
1H11H1HGCH1H11HV 
1L00L0LGCL0L00LV 
0L00L0LGCL0L00LV 
0L11L1LGCL1L11LV 
$40175
NO
Quad D-type flip-flop 
16
~RST
Q1
~Q1
D1
D2
~Q2
Q2
GND
CLK
Q3
~Q3
D3
D4
~Q4
Q4
VCC
# 
1HL11LHGCHL11LHV 
1LH00HLGCLH00HLV 
0LH00HLGCLH00HLV 
0LH11HLGCLH11HLV 
$4018
5-stage Johnson counter with preset inputs
561IR19
16
D
P0
P1
~Q1
~Q0
~Q2
P2
GND
P3
LOAD
~Q3
P4
~Q4
CLK
RST
VCC
# 
100HHH0G10H1HC1V 
100HLH0G10H1HC0V 
100LLH0G10H1HC0V 
100LLL0G10H1HC0V 
100LLL0G10L1HC0V 
000LLL0G10L1LC0V 
000HHH0G11L1LC0V 
000HHH0G00H0LC0V 
100HHH0G00H0HC0V 
100HLH0G00H0HC0V 
100HHH0G10H1HC1V 
100HLH0G10H1HC0V 
100LLH0G10H1HC0V 
100LLL0G10H1HC0V 
100LLL0G10L1HC0V 
000LLL0G10L1LC0V 
000HHH0G11L1LC0V 
000HHH0G00H0LC0V 
100HHH0G00H0HC0V 
100HLH0G00H0HC0V
011HHH1G10H1H00V
011LLL1G1CL1L00V
011HHH1G10H1H0CV
111HLH1G10H1HC0V
111LLH1G10H1HC0V
111LLL1G10H1HC0V
111LLL1G10L1HC0V
111LLL1G10L1LC0V
011LHL1G10L1LC0V
011HHL1G10L1LC0V
011HHH1G10L1LC0V
011HHH1G10H1LC0V
011HHH1G10H1HC0V
$4019
8-to-4 line noninverting data selector/multiplexer
561LS2
16
B4
A3
B3
A2
B2
A1
B1
GND
SA
Q1
Q2
Q3
Q4
SB
A4
VCC
# 
1111111G1HHHH11V
1111111G0HHHH11V
1111111G0LLLL01V
0000000G1LLLH11V
1010101G1LLLL00V
1010101G0HHHH10V
$40192
4-bit synchronous decade up/down counter
NO
16
P1
Q1
Q0
DOWN
UP
Q2
Q3
GND
P3
P2
~LD
~CO
~BO
RST
P0
VCC
# 
1XX11XXG011HH11V
1HH11HLG010HH01V
0HH10HLG001HH00V
0LL11LHG001HH00V
0LL10LHG001HH00V
0LH11LHG001HH00V
0LH10LHG001LH00V
0LL11LLG001HH00V
0LL10LLG001HH00V
0LH11LLG001HH00V
0LH01LLG001HH00V
0LL11LLG001HH00V
0LL01LLG001HL00V
0LH11HLG001HH00V
$40193
4-bit synchronous binary up/down counter
NO
16
P1
Q1
Q0
DOWN
UP
Q2
Q3
GND
P3
P2
~LD
~CO
~BO
RST
P0
VCC
# 
0XX11XXG111HH11V
0LH11HHG110HH01V
0LH10HHG001HH00V
0HL11HHG001HH00V
0HL10HHG001HH00V
0HH11HHG001HH00V
0HH10HHG001LH00V
0LL11LLG001HH00V
0LL10LLG001HH00V
0LH11LLG001HH00V
0LH01LLG001HH00V
0LL11LLG001HH00V
0LL01LLG001HL00V
0HH11HHG001HH00V
$4020
14-bit Async Bin Counter
561IE16
16
Q12
Q13
Q14
Q6
Q5
Q7
Q4
GND
Q1
~CLK
RST
Q9
Q8
Q10
Q11
VCC
#
LLLLLLLGL01LLLLV
LLLLLLLGL00LLLLV
LLLLLLLGLC0LLLLV
LLLLLLLGHC0LLLLV
LLLLLLLGHC0LLLLV
LLLLLLLGLC0LLLLV
LLLLLLLGLC0LLLLV
LLLLLLLGHC0LLLLV
LLLLLLLGLC0LLLLV
LLLLLLLGLC0LLLLV
LLLLLLLGHC0LLLLV
LLLLLLLGHC0LLLLV
LLLLLLLGLC0LLLLV
LLLLLLLGLC0LLLLV
LLLLLLLGHC0LLLLV
LLLLLLLGHC0LLLLV
LLLLLLLGLC0LLLLV
LLLLLLHGLC0LLLLV
LLLLLLHGHC0LLLLV
LLLLLLHGHC0LLLLV
LLLLLLHGLC0LLLLV
LLLLLLHGLC0LLLLV
LLLLLLHGHC0LLLLV
LLLLLLHGHC0LLLLV
LLLLLLHGLC0LLLLV
LLLLLLHGLC0LLLLV
$4021
8-bit static shift register.
NO
16
P8
Q6
Q8
P4
P3
P2
P1
GND
PS
CL
SID
Q7
P5
P6
P7
VCC
#
1HH0H11G1C0L110V
1HL0H11G0C0H110V
1LH0H11G0C1H110V
1HH0H10G1C1L110V
0LL0000G1XXL000V
0HL0000G1XXL010V
1HH1010G1XXL010V
0LL0101G1XXH001V
0LH1010G0C0L110V
0LL0011G0C0L001V
1HL0101G0C0L000V
0LL0000G0C1H111V
0HH1111G0C1L010V
$4022
3-bit asynchronous binary counter
561IE9
16
Q1
Q0
Q2
Q5
Q6
NC
Q3
GND
NC
Q7
Q4
CO
~EN
CLK
RST
VCC
# 
LHLLLXLGXLLH0C1V
HLLLLXLGXLLH0C0V
LLHLLXLGXLLH0C0V
LLLLLXHGXLLH0C0V
LLLLLXLGXLHL0C0V
LLLHLXLGXLLL0C0V
LLLLHXLGXLLL0C0V
LLLLLXLGXHLL0C0V
LHLLLXLGXLLH0C0V
LHLLLXLGXLLH1C0V
$4023
Triple 3-input NAND gates
561LA9
14
A2
B2
A1
B1
C1
Y1
GND
C2
Y2
Y3
C3
B3
A3
VCC
# 
00000HG0HH000V
00100HG1HH100V
10010HG0HH010V
10110HG1HH110V
01001HG0HH001V
01101HG1HH101V
11011HG0HH011V
11111LG1LL111V
$4024
7-bit asynchronous binary counter with reset
176IE1
14
~CLK
RST
Q7
Q6
Q5
Q4
GND
NC
Q3
NC
Q2
Q1
NC
VCC
# 
C1XXXXGXXXXXXV
C0LLLLGXLXLHXV
C0LLLLGXLXHLXV
C0LLLLGXLXHHXV
C0LLLLGXHXLLXV
C0LLLLGXHXLHXV
C0LLLLGXHXHLXV
C0LLLLGXHXHHXV
C0LLLHGXLXLLXV
C0LLLHGXLXLHXV
C0LLLHGXLXHLXV
C0LLLHGXLXHHXV
C0LLLHGXHXLLXV
C1LLLLGXLXLLXV
$4025
Triple 3-input NOR gates
561LE10
14
A2
B2
A1
B1
C1
Y1
GND
C2
Y2
Y3
C3
B3
A3
VCC
# 
00000HG0HH000V
00100LG1LL100V
10010LG0LL010V
10110LG1LL110V
01001LG0LL001V
01101LG1LL101V
11011LG0LL011V
11111LG1LL111V
$4026
10 counter and decoder for vdi
176IE4
14
CL
CLI
IEN
OEN
CAR
F
G
GND
D
A
E
B
C
COU
R
VCC
#
HLLC1HGLLLLLLV
HLLC0HGHHLLHHV
LLHC0HGHLLHLLV
LLHC0HGHLLLLHV
LLHC0HGLHLLHHV
LHHC0HGLLHLLHV
HLLC0HGLLLLLLV
HLLC0HGHHLLHHV
LLHC0HGHLLHLLV
LLHC0HGLLLLLHV
$4027
Dual J-K flip-flops with set and reset
561TV1
16 
Q2
~Q2
CLK2
R2
K2
J2
S2
VCC
S1
J1
K1
R1
CLK1
~Q1
Q1
VCC
#
HL00101G10100LHV
LH01010G01010HLV
HLC0010G00000HLV
LHC0100G00000HLV
HLC0110G00000HLV
LHC0110G00000HLV
LH00000G0100CLHV
LH00000G0010CHLV
LH00000G0110CLHV
LH00000G0110CHLV
$4028
1-of-10 noninverting decoder/demultiplexer
561ID1
16
S4
S2
S0
S7
S9
S5
S6
GND
S8
A0
A3
A2
A1
S1
S3
VCC
# 
LLHLLLLGL0000LLV
LLLLLLLGL1000HLV
LLHLLLLGL0000LLV
LLLLLLLGL1001LHV
HLLLLLLGL0010LLV
LLLLLHLGL1010LLV
LLLLLLHGL0011LLV
LLLHLLLGL1011LLV
LLLLLLLGH0100LLV
LLLLHLLGL1100LLV
$4029
4-bit synchronous binary/decade counter
561IE14
16
LD
Q3
P3
P0
CI
Q0
CO
GND
B/D
U/D
Q1
P1
P2
Q2
CLK
VCC
# 
1L000LHG01L00LCV
0L000HHG01L00LCV
0L000LHG01H00LCV
0L000HHG01H00LCV
0L000LHG01L00HCV
0L000HHG01L00HCV
0L000LHG01H00HCV
0L000HHG01H00HCV
0H000LHG01L00LCV
0H000HLG00L00LCV
0H000LHG00L00LCV
0L000HHG00H00HCV
0L000LHG00H00HCV
0L000HHG00L00HCV
0L000LHG00L00HCV
0L000HHG00H00LCV
0L000LHG00H00LCV
0L000HHG00L00LCV
0L001LHG00L00LCV
0L000LLG00L00LCV
0H000HHG00L00LCV
CL000LHG01H11HCV
$4030
Quad 2-input XOR gate 
561LP2
14
A1
B1
Y1
Y2
A2
B2
GND
B4
A4
Y4
Y3
B3
A3
VCC
# 
10HH10G10HH10V
01HH01G01HH01V
00LL00G00LL00V
11LL11G11LL11V
$4031
64-bit serial register with multiplexed inputs
176IR4
16
Rec
CLKI
NC
NC
NC
Q63
~Q63
GND
CLKI
MODE
NC
NC
NC
NC
DIN
VCC
# 
0CXXXHLGX0XXXX1V
0CXXXLHGX0XXXX0V
1CXXXHLGX1XXXX0V
0CXXXLHGX1XXXX0V
$4032
Triple Serial Adder
NO
16
S3
I3
CLK
S2
R
I1
GND
S1
A1
B1
B2
A2
B3
A3
VCC
#
H1CH101GH000000V
L1CL111GL010101V
H1CH111GH111111V
L0CL010GL000000V
L0CL010GL000000V
H0CH010GH101010V
H0CH010GL111010V
H0CL010GH101101V
$4033
Decimal Counter 7-segment
176IE5
16
CLK
CI
RIN
ROT
CAR
F
G
GND
D
A
E
B
C
TST
RST
VCC
#
C01HHHLGHHHHH01V
C01HHLLGLLLHH00V
C01HHLHGHHHHL00V
C01HHLHGHHLHH00V
C01HHHHGLLLHH00V
C01HLHHGHHLLH00V
C01HLHHGHHHLH00V
C01HLLLGLHLHH00V
C01HLHHGHHHHH00V
C01HLHHGHHLHH00V
C01HHHLGHHHHH00V
C11HHHLGHHHHH00V
C01HHLLGLLLHH00V
C01HHHHGHHHHH10V
C01HHHHGHHHHH10V
C01HHHHGLLLHH00V
C01HLHHGHHLLH00V
C00HLHHGHHHLH00V
C00HLLLGLHLHH00V
C00HLHHGHHHHH00V
C00HLHHGHHLHH00V
$4035
4-bit serial-parallel register with output inv
561IR9
16
Q1
TCM
~K
J
RST
CLK
PS
GND
P1
P2
P3
P4
Q4
Q3
Q2
VCC
#
H1110C1G1011000V
H1000C1G1100100V
H0110C1G0011000V
H0000C1G0100100V
L1XX110G1100100V
L1XX101G0000LLLV
H0XX101G0000HHHV
H1XX0C1G1111HHHV
L1XX0C1G0000LLLV
H1110C0G0000LLLV
H1110C0G0000LLHV
H1110C0G0000LHHV
H1110C0G0000HHHV
H1100C0G0000HHHV
L1000C0G0000HHHV
L1000C0G0000HHLV
L1000C0G0000HLLV
L1000C0G0000LLLV
$4036
Registr 8-4bit
561IR11
24
D0
R0A
R1A
R2A
R1B
R2B
R0B
QOA
QOB
Q1B
Q1A
GND
Q2A
Q2B
Q3B
Q3A
W2
W1
W0
C
D3
D2
D1
VCC
#
11111111111G1111000C111V
1011001HHHLGHHHL110C010V
0011001HHHLGHHHL101C110V
$4038
Triple Serial Adder
NO
16
S3
I3
CLK
S2
I2
CAR
I1
GND
S1
A1
B1
B2
A2
B3
A3
VCC
#
H1CH101GH000000V
L1CL111GL010101V
H1CH111GH111111V
H0CH010GH000000V
H0CH010GH000000V
L0CL010GL101010V
L0CL010GL111010V
$4040
12-bit asynchronous binary counter with reset
561IE20
16
Q12
Q6
Q5
Q7
Q4
Q3
Q2
GND
Q1
~CLK
RST
Q9
Q8
Q10
Q11
VCC
# 
XXXXXXXGXC1XXXXV
LLLLLLLGHC0LLLLV
LLLLLLHGLC0LLLLV
LLLLLLHGHC0LLLLV
LLLLLHLGLC0LLLLV
LLLLLHLGHC0LLLLV
LLLLLHHGLC0LLLLV
LLLLLHHGHC0LLLLV
LLLLHLLGLC0LLLLV
LLLLHLLGHC0LLLLV
LLLLHLHGLC0LLLLV
LLLLHLHGHC0LLLLV
LLLLHHLGLC0LLLLV
LLLLHHLGHC0LLLLV
LLLLHHHGLC0LLLLV
$4041
Quad buffers with complementary outputs
NO
14
~Q1
Q1
D1
~Q2
Q2
D2
GND
~Q4
Q4
D4
~Q3
Q3
I3
VCC
# 
HL1HL1GHL1HL1V
LH0LH0GLH0LH0V
$4042
4-bit transparent latch
561TM3
16
Q4
Q1
~Q1
D1
CLK
POL
D2
GND
~Q2
Q2
Q3
~Q3
D3
D4
~Q4
VCC
# 
HHL1001GLHHL11LV
HHL1101GLHHL11LV
LLH0110GHLLH00HV
$4043
Quad 3-state S-R latches
561TR2
16
Q4
Q1
R1
S1
EN
S2
R2
GND
Q2
Q3
R3
S3
NC
S4
R4
VCC
# 
LL10101GLL10001V
HH01110GHH01010V
HH00100GHH00000V
HH11111GHH11111V
$4044
Quad 3-state S-R latches with overriding reset
NO
16
Q4
NC
S1
R1
EN
R2
S2
GND
Q2
Q3
S3
R3
Q1
R4
S4
VCC
# 
HX01110GHH01H10V
HX11111GHH11H11V
LX10101GLL10L01V
$4048
3-state 8-input multifunction gate.
NO
16
J
EN
H
G
F
E
KB
GND
KC
KA
D
C
B
A
EXP
VCC
# 
H100000G0000000V
L110100G0010100V
H110100G1010100V
L100000G1000000V
$4049
Hex inverters with high-to-low level shifter inputs 
561LN2
14
VCC
~Q1
A1
~Q2
A2
~Q3
A3
GND
A6
~Q6
A5
~Q5
NC
A4
~Q4
NC
# 
0H0H0HGH0H0H0V
H0H0H0G0H0H0HV
$4050
6 channel level converter
561PU4
16
VDD
A1
A
B1
B
C1
GND
D
D1
E
E1
NC
F
F1
NC
#
V110011G11000110
V001100G11110000
V111100G00000110
$4051
8-channel analog multiplexer/demultiplexer
561KP2
16
Y4
Y6
YIO
Y7
Y5
~EN
VEE
GND
S2
S1
S0
Y3
Y0
Y1
Y2
VCC
# 
11L1100G0001011V
11L1100G0011101V
11L1100G0101110V
11L1100G0110111V
01L1100G1001111V
11L1000G1011111V
10L1100G1101111V
11L0100G1111111V
00H0000G0000100V
00H0000G0010010V
00H0000G0100001V
00H0000G0111100V
10H0000G1000000V
00H0100G1010000V
01H0000G1100000V               
00H1000G1110000V
11H1110G0001011V
$4052
8 channel multiplexer
561KP1
16
D1A
1
D2
INH
VEE
GND
B
A
D3
OI2
D4
VCC
#
11H1100G0000L01V
11H1100G0100L01V
11H1100G1000H01V
11H1100G1100L01V
11H1110G0000H01V
$4053
Triple 2-to-1 line analog multiplexer/demultiplexer
561IK1
16
Y1
Y0
Z1
Z
Z0
~EN
VEE
GND
C
B
A
X0
X1
X
Y
VCC
#
010X100G00010XXV
010H100G00010HHV
011H000G10010HHV
100H100G01010HHV
010H100G00101HHV
$4054
4 Seg LCD Driver
561UM1
16
CL4
DIS
Q4
Q3
Q2
Q1
VEF
GND
I1
CL1
I2
CL2
I3
CL3
I4
VCC
#
C0LLLL0G0C0C0C0V
C0HHHH0G1C1C1C1V
01LLLL0G1010101V
$4055
BCD LCD Driver
561ID4
16
DIS
DD
DC
DB
DA
R
VEE
GND
A
B
C
D
F
G
F
VCC
#
1000000GHHHHHLHV
0000000GHHHHHLHV
1000010GLLLLLHLV
1000100GLHHLLLLV
1000110GHLLHHHHV
1010000GHHLHHHLV
1010010GLLHLLLHV
1010100GHHHHLHLV
1010110GLLLLHLHV
1100000GLHHLLHHV
1100010GHLLHHLLV
1100100GHLHHLHHV
1100110GLHLLHLLV
1110000GHLHHHHHV
1110010GLHLLLLLV
1110100GHHHLLLLV
1110110GLLLHHHHV
1001000GHHHHHHHV
1001010GLLLLLLLV
1001100GHHHHLHHV
1001110GLLLLHLLV
$4056
BCD LCD Driver
NO
16
DIS
DD
DC
DB
DA
R
VEE
GND
A
B
C
D
F
G
F
VCC
#
1000000GHHHHHLHV
0000000GHHHHHLHV
1000010GLLLLLHLV
1000100GLHHLLLLV
1000110GHLLHHHHV
1010000GHHLHHHLV
1010010GLLHLLLHV
1010100GHHHHLHLV
1010110GLLLLHLHV
1100000GLHHLLHHV
1100010GHLLHHLLV
1100100GHLHHLHHV
1100110GLHLLHLLV
1110000GHLHHHHHV
1110010GLHLLLLLV
1110100GHHHLLLLV
1110110GLLLHHHHV
1001000GHHHHHHHV
1001010GLLLLLLLV
1001100GHHHHLHHV
1001110GLLLLHLLV
$4066
Quad analog switches
561KT3
14
A1
Q1
A2
Q2
S2
S3
GND
A3
Q3
A4
Q4
S4
S1
VCC
# 
0HH000G0HH000V
1HH100G1HH100V
0LL011G0LL011V
1HH111G1HH111V
$4068
8-input AND/NAND gate with complementary outputs
NO
14
~Q
A0
A1
A2
A3
NC
GND
NC
A4
A5
A6
A7
Q
VCC
# 
011110G01111LV
010100G01010HV
001010G00101HV
000110G00011HV
011000G01100HV
000000G01111HV
000000G00000HV
011110G01110HV
011010G01111HV
001110G00111HV
$4069
Hex inverters
561LN2
14
A1
~Y1
A2
~Y2
A3
~Y3
GND
~Y4
A4
~Y5
A5
~Y6
A6
VCC
# 
0H0H0HGH0H0H0V
1L1L1LGL1L1L1V
$4070
Quad 2-input XOR gates
561LP2
14
A1
B1
Y1
Y2
A2
B2
GND
B3
A3
Y3
Y4
A4
B4
VCC
# 
00LL00G00LL00V
10HH10G10HH10V
01HH01G01HH01V
11LL11G11LL11V
$4071
Quad 2-input OR gates
NO
14
A1
B1
Y1
Y2
A2
B2
GND
B3
A3
Y3
Y4
A4
B4
VCC
# 
00LH11G11HL00V
10HH10G10HH10V
01HH01G01HH01V
11HL00G00LH11V
$4072
Dual 4-input OR gates
NO
14
Y1
A1
B1
C1
D1
NC
GND
NC
D2
C2
B2
A2
Y2
VCC
# 
L00000G00000LV
H10000G01000HV
H01000G00100HV
H11000G01100HV
H00100G00010HV
H10100G01010HV
H01100G00110HV
H11100G01110HV
H00010G00001HV
H10010G01001HV
H11110G01111HV
$4073
Triple 3-input AND gates
NO
14
A1
B1
A2
B2
C2
Y2
GND
C1
Y1
Y3
C3
B3
A3
VCC
# 
00000LG0LL000V
00100LG1LL100V
10010LG0LL010V
10110LG1LL110V
11001LG0LL001V
01101LG1LL101V
11001LG0LL011V
11111HG1HH111V
$4075
Triple 3-input OR gates
NO
14
A1
B1
A2
B2
C2
Y2
GND
C1
Y1
Y3
C3
B3
A3
VCC
# 
00000LG0LL000V
00110HG1HH100V
10010HG0HH010V
10110HG1HH110V
11001HG0HH001V
01101HG1HH101V
11011HG0HH011V
11111HG1HH100V
$4076
4-bit 3-state D flip-flop with reset
561IR14
16
OE1
OE2
Q1
Q2
Q3
Q4
CLK
GND
IE2
IE1
D4
D3
D2
D1
RST
VCC
#
00HHHHCG0011110V
00HLHLCG0001010V
00LHLHCG0010100V
$4077
Quad 2-input XNOR gates
NO
14
A1
B1
Y1
Y2
A2
B2
GND
B4
A4
Y4
Y3
B3
A3
VCC
# 
00HH00G00HH00V
10LL10G10LL10V
01LL01G01LL01V
11HH11G11HH11V
$4078
8-input OR/NOR gate with complementary outputs
NO
14
~Y
A1
A2
A3
A4
NC
GND
NC
A5
A6
A7
A8
Y
VCC
# 
111110G01111LV
010100G01010LV
001010G00101LV
000110G00011LV
011000G01100LV
000000G01111LV
000000G00000HV
111110G01110LV
011010G01111LV
001110G00111LV
$4081
Quad 2-input AND gates
561LI2
14
A1
B1
Y1
Y2
A2
B2
GND
B4
A4
Y4
Y3
B3
Y3
VCC
# 
00LH11G11HL00V
10LL10G10LL10V
01LL01G01LL01V
11HL00G00LH11V
$4082
Dual 4-input AND gates
NO
14
Y1
A1
B1
C1
D1
NC
GND
NC
D2
C2
B2
A2
Y2
VCC
# 
L00000G00000LV
L10000G01000LV
L01000G00100LV
L11000G01100LV
L00100G00010LV
L10100G01010LV
L01100G00110LV
L11100G01110LV
L00010G10111LV
L10010G01001LV
H11110G01111HV
$4085
Dual 2-2-in AND-OR-Invert
NO
14
B2
A2
ABO
A>I
A<i
ABI
A1
GND
B1
A0
B0
A<O
A>O
B3
A3
VCC
#
00HL11G000000V
00HL01G010101V
00LH00G000011V
00LL00G001111V
01LH00G101001V
11LL10G010111V
$4086
4-wide, 2-in AND-OR-Invert
NO
14
A
B
J
NC
E
F
GND
G
H
INH
EN
C
D
VCC
#
00LX00G000000V
10LX10G100010V
01HX01G010101V
11LX11G111011V
00LX00G001100V
00LX11G001011V
$4093
Quad 2-input NAND gates with schmitt-trigger inputs
561TL1
14
A1
B1
Y1
Y2
A2
B2
GND
B4
A4
Y4
Y3
B3
A3
VCC
# 
00HH00G00HH00V
10HH10G10HH10V
01HH01G01HH01V
11LL11G11LL11V
$4094
8-bit 3-state serial-in shift register
561PR1
16
STR
D
CLK
Q1
Q2
Q3
Q4
GND
QS~
QS
Q8
Q7
Q6
Q5
OE
VCC
# 
1X0XXXXGXXXXXX1V
11CHXXXGXXXXXX1V
10CLHXXGXXXXXX1V
11CHLHXGXXXXXX1V
10CLHLHGXXXXXX1V
11CHLHLGXXXXXH1V
10CLHLHGXXXXHL1V
11CHLHLGXXXHLH1V
10CLHLHGXXHLHL1V
11CHLHLGLXLHLH1V
10CLHLHGHXHLHL1V
01CLHLHGLXHLHL1V
110HLHLGLXLHLH1V
100HHHHGLXHHHH0V
$4095
Gated J-K Flip-Flop
NO
14
NC
RST
J1
J2
J3
~Q
GND
Q
K3
K2
K1
CLK
SET
VCC
#
X0XXXLGHXXXX1V
X1XXXHGLXXXX0V
X1XXXLGLXXXX1V
X0001HGL111C0V
X0010HGL011C0V
X0100HGL001C0V
X0110HGL111C0V
X0111LGH010C0V
X0111HGL111C0V
X0111LGH001C0V
$4096
Gated J-K Flip-Flop-INV
NO
14
NC
RST
J1
J2
~J3
~Q
GND
Q
~K3
K2
K1
CLK
SET
VCC
#
X0XXXLGHXXXX1V
X1XXXHGLXXXX0V
X1XXXLGLXXXX1V
X0000HGL011C0V
X0011HGL111C0V
X0101HGL101C0V
X0111HGL011C0V
X0110LGH110C0V
X0110HGL011C0V
X0110LGH101C0V
$4097
2 8-channel analog multiplexers-demultiplexers
NO
24
CMX
X7
X6
X5
X4
X3
X2
X1
X0
A
B
GND
INH
C
Y7
Y6
CMY
Y7
Y6
Y5
Y4
Y3
Y2
Y1
Y0
VCC
#
01000000011G01HL1LLLLLLV
00100000001G01LH1LLLLLLV
00010000010G01LL1HLLLLLV
00001000000G01LL1LHLLLLV
00000100011G00LL1LLHLLLV
00000010001G00LL1LLLHLLV
00000001010G00LL1LLLLHLV
00000000100G00LL1LLLLLHV
1HLLLLLLL11G01100000000V
1LHLLLLLL01G01010000000V
1LLHLLLLL10G01000100000V
1LLLHLLLL00G01000010000V
1LLLLHLLL11G00000001000V
1LLLLLHLL01G00000000100V
1LLLLLLHL10G00000000010V
1LLLLLLLH00G00000000001V
$4098
Dual monostable multivibrator
561AG1
16
CIN1
RIN1
RST1
TG1+
TG1-
Q1
~Q1
GND
~Q2
Q2
TG2-
TG2+
RST2
RIN2
CIN2
VCC
# 
01000LHGHL00010V
01101LHGHL10110V
01111XXGXX11110V
01111XXGXX11110V
01111HLGLH11110V
00111LHGHL11100V
01101LHGHL10110V
01111LHGHL11110V
01110HLGLH01110V
00110LHGHL01100V
01111LHGHL11110V
$4099
8bit Adressable Latch
NO
16
Q7
CL
D
~E
A0
A1
A2
GND
Q0
Q1
Q2
Q3
Q4
Q5
Q6
VCC
#
L111000GLLLLLLLV
L101000GLLLLLLLV
L110000GHLLLLLLV
L110001GLLLLHLLV
L110010GLLHLLLLV
L110100GLHLLLLLV
H110111GLLLLLLLV
L111111GLLLLLLLV
L011000GLLLLLLLV
L010001GLLLLHLLV
L000010GHLLLHLLV
L010010GHLHLHLLV
$40101
9-bit Parity Gen/Checker
561IP6
14
D1
D2
D3
D4
D9
ODD
GND
INH
EVE
D5
D6
D7
D8
VCC
#
00000LG0H0000V
00000LG1L0000V
10100LG0H0000V
10011LG0H0010V
00111HG0L1100V
01001HG0L1101V
01111HG0L0111V
11000HG0L1000V
10001LG0H0110V
$40104
BiDir Univ. Shift-Register
NO
16
OE
SHR
D0
D1
D2
D3
SHL
GND
SL0
SL1
CLK
Q3
Q2
Q1
Q0
VCC
@
#
1100000G00CLLLLV
1111110G11CHHHHV
1111110G01CLHHHV
1111110G01CLLHHV
1111110G01CLLLHV
1111110G01CLLLLV
1111110G10CLLLHV
1111110G10CLLHHV
1111110G10CLHHHV
1111110G10CHHHHV
$40106
Hex Schmitt Inverter 
NO
14
A1
Y1
A2
Y2
A3
Y3
GND
Y4
A4
Y5
A5
Y6
A6
VCC
#
0H0H0HGH0H0H0V
1L1L1LGL1L1L1V
$40107
two two-input buffers-drivers 2 AND NOT
561LA10
14
NC
NC
A
B
~C
NC
GND
NC
~F
E
D
NC
NC
VCC
#
XX101XGX101XXV
XX011XGX110XXV
XX110XGX011XXV
XX001XGX100XXV
$40109
Quad Level Shifter
561PU6
16
VVA
EA
A
E
F
B
EB
GND
EC
C
G
NC
H
D
ED
VVB
#
V10LL01G10LXL01V
V11HH11G11HXH11V
V0XHHX0G0XHXHX0V
V11HL01G11HXL01V
V10LH11G10LXH11V
V10LL01G11HXL01V
$40116
8-bit level converter
561PU4
24
NC
VDA
X1
X2
X3
X4
X5
X6
X7
X8
E
GND
GND
EN
Y8
Y7
Y6
Y5
Y4
Y3
Y3
Y2
VDB
NC
#
XV101010100GG0LHLHLHLHVX
XV010101010GG0HLHLHLHLVX
XV111111110GG1HHHHHHHHVX
XV000000001GG1HHHHHHHHVX
$40147
10-to-4 (BCD) Prio Encoder
NO
16
STA
STB
1A
2A
3A
4A
GND
4B
3B
2B
1B
DAB
DAA
VCC
#
XXXXXHHGL0XXXL1V
XXXX0HHGHX111L1V
XXX0XLLGLX111H1V
XX0XXLLGHX111H1V
X0XXXLHGLX111H1V
0XXXXLHGHX111H1V
XXXXXHLGLX110H1V
XXXXXHLGHX10XH1V
XXXXXHHGLX0XXH1V
XXXXXHHGHXXXXH0V
$40160
4-bit Async Dec Counter
NO
16
~CR
CLK
P1
P2
P3
P4
PE
GND
~LD
TE
Q4
Q3
Q2
Q1
CAR
VCC
#
0XXXXXXGXXLLLLLV
1C1010XG0XLHLHLV
1C0101XG0XHLHLLV
1CXXXX1G11HLHHHV
1CXXXX1G11LHHLLV
1CXXXX1G11LHHHLV
1CXXXX1G11HLLLLV
1XXXXX0G1XHLLLLV
1XXXXXXG10HLLLLV
1XXXXXXG10HLLLLV
$40161
4-bit Async Bin Counter
561IE21
16
~CR
CLK
P1
P2
P3
P4
PE
GND
~LD
TE
Q4
Q3
Q2
Q1
CAR
VCC
#
#
0C10110G10XXXXXV
1C10110G00HHLHLV
1000001G11HHLHLV
1C00001G11HHHLLV
1C00001G11HHHHHV
1C00001G11LLLLLV
$40162
4-bit Sync Dec Counter
NO
16
~CR
CLK
P1
P2
P3
P4
PE
GND
~LD
TE
Q4
Q3
Q2
Q1
CAR
VCC
#
0C11100G10XXXXXV
1C11100G00LHHHLV
1000001G11LHHHLV
1C00001G11HLLLLV
1C00001G11HLLHHV
1C00001G11LLLLLV
1C00001G11LLLHLV
1C00001G11LLHLLV
$40163
4-bit Sync Bin Counter
NO
~CR
CLK
P1
P2
P3
P4
PE
GND
~LD
TE
Q4
Q3
Q2
Q1
CAR
VCC
#
0CXXXXXGXXLLLLLV
1C1010XG0XLHLHLV
1CXXXX1G11LHHLLV
1CXXXX1G11LHHHLV
1C0111XG0XHHHLLV
1CXXXX1G11HHHHHV
1CXXXX1G11LLLLLV
1CXXXX1G11LLLHLV
1XXXXX0G1XLLLHLV
1XXXXXXG10LLLHLV
$40174
Hex D-type Flip-Flop
NO
16
CLE
Q1
D1
D2
Q2
D3
Q3
GND
CL
Q4
D4
Q5
D5
D6
Q6
VCC
#
1H11H1HGCH1H11HV
1L00L0LGCL0L00LV
0L00L0LGCL0L00LV
0L11L1LGCL1L11LV
$40175
Quad D-type Flip-Flop
NO
16
CLE
Q1
~Q1
D1
D2
~Q2
Q2
GND
CL
Q3
~Q3
D3
D4
~Q4
Q4
VCC
#
1HL11LHGCHL11LHV
1LH00HLGCLH00HLV
0LH00HLGCLH00HLV
0LH11HLGCLH11HLV
$40192
4-bit Up/Down BCD Counter
NO
16
DB
QB
QA
CDW
CUP
QC
QD
GND
DD
DC
LD
CAR
BOR
CLR
DA
VCC
#
1XX11XXG011HH11V
1HH11HLG010HH01V
0HH10HLG001HH00V
0LL11LHG001HH00V
0LL10LHG001HH00V
0LH11LHG001HH00V
0LH10LHG001LH00V
0LL11LLG001HH00V
0LL10LLG001HH00V
0LH11LLG001HH00V
0LH01LLG001HH00V
0LL11LLG001HH00V
0LL01LLG001HL00V
0LH11HLG001HH00V
$40193
Up/Down Bin Counter
NO
16
DB
QB
QA
CDW
CUP
QC
QD
GND
DD
DC
LD
CAR
BOR
CLR
DA
VCC
#
0XX11XXG111HH11V
0LH11HHG110HH01V
0LH10HHG001HH00V
0HL11HHG001HH00V
0HL10HHG001HH00V
0HH11HHG001HH00V
0HH10HHG001LH00V
0LL11LLG001HH00V
0LL10LLG001HH00V
0LH11LLG001HH00V
0LH01LLG001HH00V
0LL11LLG001HH00V
0LL01LLG001HL00V
0HH11HHG001HH00V
$40194
4-bit bidirectional shift register
NO
16
RST
SHR
D0
D1
D2
D3
SHL
GND
SE0
SE1
CLK
Q3
Q2
Q1
Q0
VCC
#
0X1100XG11CLLHHV
0X1100XG10CLHHLV
0X1100XG10CHHLLV
0X1100XG01CLHHLV
0X1100XG01CLLHHV
$4501
Triple Gate Logic
NO
16
I1A
I2A
I3A
I4A
I1C
I2C
I3C
GND
I4C
OUC
I1B
I2B
OUA
AND
NAN
VCC
#
0000000G0H00H1LV
1111111G1L11L0HV
$4502
Hex Inverting Buffer
NO
16
D3
Q3
D1
3ST
Q1
D2
Q2
GND
Q4
D4
Q5
INH
D5
Q6
D6
VCC
#
XHX1HXHGHXHXXHXV
1L10L1LGL1L01L1V
0H00H0HGH0H00H0V
1L10L0HGH0H00L1V
XLX0LXLGLXL1XLXV
$4503
2/4-bit 3-state noninverting buffer/line driver
561LN3
16
~EN1
A1
Y1
A2
Y2
A3
Y3
GND
Y4
A4
Y5
A5
Y6
A6
~EN2
VCC
# 
10H1H0HGH1L0H10V
11H0H1HGH0H1L00V
00L1H0LGH1H1H01V
01H0L1HGL0H0H11V
$4504
Hex Level Shifter
NO
16
VDA
AOU
AIN
BOU
BIN
COT
CIN
GND
DIN
DOT
BIN
EOT
SLT
FIN
FOT
VDB
#
VH1H1H1G1H1H01HV
VH1H1H1G1H1H11HV
VL0L0L0G0L0L10LV
VH1L0H1G0L1H10LV
VL0L0H1G1H0L10LV
$4506
Dual And-Or-Inv Gates
NO
16
AA
BA
CA
DA
EA
INH
ZB
GND
AB
BB
CB
DB
EB
DIS
ZA
VCC
#
000010HG000010HV
110000LG110000LV
001100LG001100LV
000000LG000000LV
000001LG000000LV
000000HG000001HV
$4510
4-bit synchronous decade up/down counter
NO
16
LD
Q4
A4
A1
~CI
Q1
~CO
GND
RST
U/D
Q2
A2
A3
Q3
CLK
VCC
# 
1L010HHG01L01HCV
0L000LHG01H00HCV
0L000HHG01H00HCV
0L000LHG00H00HCV
0L000HHG00L00HCV
$4511
BCD-7 Segment Latch Decoder Driver
NO
16
A2
A3
~LT
~BL
STR
A4
A1
GND
QE
QD
QC
QB
QA
QG
QF
VCC
# 
0001000GHHHHHHHV
0011001GLLHHLLLV
0111001GLHHLHHHV
0011000GHHHHHLHV
0010000GLLLLLLLV
$4512
8-to-1 line 3-state data selector/multiplexer
NO
16
I0
I1
I2
I3
I4
I5
I6
GND
I7
INH
S0
S1
S2
Q
~EN
VCC
# 
0111111G10000L0V
1000000G00000H0V
1011111G10100L0V
0100000G00100H0V
1101111G10010L0V
0010000G00010H0V
1110111G10110L0V
0001000G00110H0V
1111011G10001L0V
0000100G00001H0V
1111101G10101L0V
0000010G00100H1V
1111110G10011L0V
0000001G00011H0V
1111111G00111L0V
0000000G10111H0V
0000000G11111L0V
1111111G00111H1V
$4513
binary code converter LDO
NO
18
DB
DC
LT
BI
LE
DD
DA
RBI
GND
RBO
E
D
C
B
A
G
F
VCC
#
XX0XXXXXGXHHHHHHHV
XX10XXXXGXLLLLLLLV
00110010GXLLLLLLLV
00110000G0HHHHHLHV
0011001XG0HLHHLLLV
1011000XG0HHLHHHLV
0111000XG0LLHHLHHV
0111000XG0LLHHLHHV
0111001XG0LHHLHHHV
1111000XG0HHLHLHHV
1111001XG0LLHHHLLV
0011010XG1HHHHHHHV
0011011XG0LHHHHHHV
$4518
Dual 4-bit asynchronous decade counters
NO
16
CLK1
EN1
Q0
Q1
Q2
Q3
RST1
GND
CLK2
EN2
Q0
Q1
Q2
Q3
RST2
VCC
# 
C1XXXX1GC1XXXX1V
C0XXXX0GC0XXXX0V
C1LLLL1GC1LLLL1V
C0LLLL0GC0LLLL0V
C1HLLL0GC1HLLL0V
C0LHLL0GC0LHLL0V
C1XXXX0GC1XXXX0V
$4519
4 - BIT AND/OR SELECTOR
NO
16
B3
A2
B2
A1
B1
A0
B0
GND
SA
Q0
Q1
Q2
Q3
SB
A3
VCC
# 
0111111G0LLLL01V
0011001G0HLHL11V
0101100G1HHLH10V
1010110G1LLLH11V
1001001G1LLHL10V
1110011G1HHHL10V
$4520
Dual binary counter
561IE10
16
CLK1
EN1
Q0
Q1
Q2
Q3
RST1
GND
CLK2
EN2
Q0
Q1
Q2
Q3
RST2
VCC
# 
C1XXXX1GC1XXXX1V
C1HLLL0GC1HLLL0V
C1LHLL0GC1LHLL0V
C1HHLL0GC1HHLL0V
C1LLHL0GC1LLHL0V
C1HLHL0GC1HLHL0V
C1LHHL0GC1LHHL0V
C1HHHL0GC1HHHL0V
$4529
dual 4-channel or single 8-channel analog data selector
NO
16
ENX
X0
X1
X2
X3
A0
A1
GND
Z
W
Y3
Y2
Y1
Y0
ENY
VCC
# 
1101000GHH01011V
1101010GLL01011V
1010111GHH10100V
0010101GLL10101V
$4531
Checking digital codes for parity
561SA1
16
D6
D5
D4
D3
D2
D1
D0
GND
Q
W
D11
D10
D9
D8
D7
VCC
#
0000000GL000000V
0000000GH000000V
0000010GH000000V
0000011GL000000V
0000100GH000000V
0000101GL000000V
0000110GL000000V
0000111GH000000V
0000000GL111000V
0000001GH111000V
0000010GH111000V
0000011GL111000V
0000100GH111000V
0000101GL111000V
0000110GL111000V
0000111GH111000V
$4532
8-to-3 line noninverting priority encoder
NO
16
A4
A5
A6
A7
E1
Q2
Q1
GND
Q0
A0
A1
A2
A3
GS
E0
VCC
# 
00000LLGL0000LLV
00001LLGL0000LHV
00011HHGH0000HLV
00101HHGL0000HLV
01001HLGH0000HLV
10001HLGL0000HLV
00001LHGH0001HLV
00001LHGL0010HLV
00001LLGH0100HLV
00001LLGL1000HLV
$4543
BCD to 7-segment decoder/LCD driver with input latch
NO
16
LEN
A2
A1
A3
A0
PI
BL
GND
QA
QB
QC
QD
QE
QG
QF
VCC
# 
1001000GHHHHHHHV
1000100GLHHLLLLV
1110000GHLHHHHHV
1011000GLLLLLLLV
00XXLLLGH00C0L0V
00XXLLHGL00C0L0V
00XXLLHGL01C0L0V
00XXLLHGH0C10L0V
00XXLLHGHXX00L0V
00XXLHLGLCXX0L0V
00XXLHLGL1XX0L0V
00XXLHLGH00C0L0V
00XXLHHGL00C0L0V
00XXLHHGH00C0L0V
00XXHLLGL00C0L0V
00XXLLLGL00C1L0V
00XXLLLGH00C0L0V
10XXLLHGL00C0L0V
11XXLLHGH00C0L1V
$4544
register-converter of decimal code into a 7-segment driver
NO
18
LD
DC
DB
DD
DA
PH
BI
RBO
GND
RGB
QA
QB
QC
QD
QE
QG
QF
VCC
# 
1000000XGXHHHHHLHV
1000100XGXLHHLLLLV
1010000XGXHHLHHHLV
1010100XGXHHHHLHLV
1001000XGXLHHLLHHV
1100100XGXHLHHLHHV
1110000XGXHLHHHHHV
1110100XGXHHHLLHLV
1001000XGXHHHHHLLV
1001100XGXHHHHLHHV
$4547
converter of decimal code into a 7-segment driver HI-voltage
NO
16
DB
DC
NC
~BI
NC
DD
DA
GND
E
D
C
B
A
G
F
VCC
#
00X1X00GHHHHHLHV
00X1X01GLLHHLLLV
10X1X00GHHLHHHLV
10X1X01GLHHHHHLV
01X1X00GLLHHLHHV
01X1X01GLHHLHHHV
11X1X00GHHHLHHHV
11X1X01GLLHHHLLV
00X1X10GHHHHHHHV
00X1X11GLHHHHHHV
$4551
four 2-channel analog multiplexers-demultiplexers
NO
16
W1
X0
X1
X
Y
Y0
VEE
GND
CNT
Y1
Z0
Z1
Z
W
W0
VCC
#
101LL00G0101LL0V
101HH00G1101HH0V
$4555
2 decoders of a 2-bit binary code into a 8-bit code
561ID6
16
E1
A1
B1
Q0
Q1
Q2
Q3
GND
Q32
Q22
Q12
Q02
B2
A2
E2
VCC
#
000HLLLGLLLH000V
010LHLLGLLHL010V
001LLHLGLHLL100V
011LLLHGHLLL110V
000HLLLGLLLH000V
010LHLLGLLHL010V
001LLHLGLHLL100V
011LLLHGHLLL110V
1XXLLLLGLLLLXX1V
000HLLLGLLHL010V
010LHLLGLHLL100V
001LLHLGHLLL110V
011LLLHGLLLH000V
$4556
2 invert decoders of a 2-bit binary code into a 8-bit code
561ID7
16
E1
A1
B1
Q0
Q1
Q2
Q3
GND
Q32
Q22
Q12
Q02
B2
A2
E2
VCC
#
000LHHHGHHHL000V
010HLHHGHHLH010V
001HHLHGHLHH100V
011HHHLGLHHH110V
$4558
decimal code to seven-segment converter
NO
16
DB
DC
EN
RBO
RBI
DD
DA
GND
E
D
C
B
A
G
F
VCC
#
0011100GHHHHHLHV
0011X01GLLHHHLHV
1011X00GHHLHLHHV
1011X01GLHHHLHHV
0111X00GLLHHHHLV
0111X01GLHHLHHLV
1111X00GHHHLHHHV
1111X01GLLHHHLLV
0011X10GHHHHHHHV
0011X11GLHHHHHHV
$4560
decimal adder
NO
16
A2
B2
A3
B3
A4
B4
CI
GND
COT
S4
S3
S2
S1
B1
A1
VCC
#
0000000GLLLLL00V
0000001GLLLLH00V
0100000GLLLHH10V
0110001GLHLLL10V
1011000GHLLLH01V
1111000GLHHLL11V
0001100GHLHLH10V
1010010GHLHLL00V
0000111GHHLLH11V
0011X11GLHHHHHHV
$4561
decimal adder and complementer
NO
14
A1
A2
A3
A4
CMP
~CP
GND
Z
F4
F3
F2
F1
VCC
#
000010G0HLLHV
000110G0LLLHV
001010G0HHHLV
101110G0LHHLV
110010G0HLHLV
110110G0LLHLV
111010G0HHLLV
111110G0LHLLV
100010G0HLLLV
100110G0LLLLV
101010G0HHHLV
101110G0LHHLV
110010G0HLHLV
110110G0LLHLV
111010G0HHHLV
111110G0LHLLV
$4572
CMOS Hex Inverter
NO
16 
~Y1
A1
~Y2
A2
~Y3
A3
B3
GND
~Y4
A4
~Y5
A5
~Y6
A6
B6
VCC
#
H0H0H00GH0H0H00V
H0H0L10GH0H0H10V
L1L1L01GL1L1H01V
L1L1L11GL1L1L11V
$4584
Hex Schmitt Inverter
NO
16
I1
OU1
I2
OU2
I3
OU3
GND
OU4
I4
OU5
I5
OU6
IN6
VCC
#
1L1L1LGL1L1L1V
0H0H0HGH0H0H0V
1L0H1LGH0L1H0V
0H1L0HGL1H0L1V
1L1L0HGH0L1L1V
$4585
4-bit Digital Comparator
561IP2
16
B2
A2
QA
A>
A<
AB
A1
GND
B1
A0
B0
QA<
QA>
B3
A3
VCC
#
XXLXXXXGXXXLH01V
01LXXXXGXXXLH00V
00LXXX1G0XXLH00V
00LXXX0G010LH00V
00H0010G000LL00V
00H0110G000HL00V
00H1010G000LL00V
00LXXX0G001HL00V
00LXXX0G1XXHL00V
10LXXX0G0XXHL00V
00LXXX0G0XXHL10V
$7400
Quad 2-input NAND gates
(155-1531)LA3
14
A1
B1
Y1
A2
B2
Y2
GND
Y3
A3
B3
Y4
A4
B4
VCC
# 
00H00HGH00H00V
10H10HGH10H10V
01H01HGH01H01V
11L11LGL11L11V
11L00HGH00H00V
00H00HGH00H00V
01H00HGH00H00V
10H00HGH00H00V
00H11LGH00H00V
00H00HGH00H00V
00H01HGH00H00V
00H10HGH00H00V
00H00HGL11H00V
00H00HGH00H00V
00H00HGH01H00V
00H00HGH10H00V
00H00HGH00L11V
00H00HGH00H00V
00H00HGH00H10V
00H00HGH00H01V
$7401
Quad 2-input open-collector NAND gates
(155-1531)LA8
14
Y1
A1
B1
Y2
A2
B2
GND
A3
B3
Y3
A4
B4
Y4
VCC
# 
H00H00G00H00HV
H10H10G10H10HV
H01H01G01H01HV
L11L11G11L11LV
$7402
Quad 2-input NOR gates
(155-1531)LE1
14
Y1
A1
B1
Y2
A2
B2
GND
A3
B3
Y3
A4
B4
Y4
VCC
# 
H00H00G00H00HV
L10L10G10L10LV
L01L01G01L01LV
L11L11G11L11LV
$7403
Quad 2-input open-collector NAND gates
(155-1531)LA9
14
A1
B1
Y1
A2
B2
Y2
GND
Y3
A3
B3
Y4
A4
B4
VCC
# 
00H00HGH00H00V
10H10HGH10H10V
01H01HGH01H01V
11H11HGH11H11V
$7404
Hex inverters
(155-1531)LN1
14
A1
Y1
A2
Y2
A3
Y3
GND
Y4
A4
Y5
A5
Y6
A6
VCC
# 
0H0H0HGH0H0H0V
1L1L1LGL1L1L1V
$7405
Hex open-collector inverters
(155-1531)LN2
14
A1
Y1
A2
Y2
A3
Y3
GND
Y4
A4
Y5
A5
Y6
A6
VCC
# 
0H0H0HGH0H0H0V
1L1L1LGL1L1L1V
$7406
Hex open-collector high-voltage inverters
(155-1531)LN3
14
A1
Y1
A2
Y2
A3
Y3
GND
Y4
A4
Y5
A5
Y6
A6
VCC
# 
0H0H0HGH0H0H0V
1L1L1LGL1L1L1V
$7407
Hex open-collector high-voltage buffers
(155-1531)LP9
14
A1
Y1
A2
Y2
A3
Y3
GND
Y4
A4
Y5
A5
Y6
A6
VCC
# 
1H1H1HGH1H1H1V
0L0L0LGL0L0L0V
$7408
Quad 2-input AND gates
(155-1531)LI1
14
A1
B1
Y1
A2
B2
Y2
GND
Y3
A3
B3
Y4
A4
B4
VCC
# 
00L00LGL00L00V
01L01LGL01L01V
10L10LGL10L10V
11H11HGH11H11V
$7409
Quad 2-input open-collector AND gates
(155-1531)LI2
14
A1
B1
Y1
A2
B2
Y2
GND
Y3
A3
B3
Y4
A4
B4
VCC
#
~R
J
K
C
~S
Q
~Q
GND
~Q
Q
~S
C
K
J
~R
VCC
# 
11H11HGH11H11V
10L10LGL10L10V
01L01LGL01L01V
00L00LGL00L00V
$7410
Triple 3-input NAND gates
(155-1531)LA4
14
A1
B1
A2
B2
C2
Y2
GND
Y3
C3
B3
A3
Y1
C1
VCC
# 
00000HGH000H0V
00100HGH100H1V
10010HGH010H0V
10110HGH110H1V
01001HGH001H0V
01101HGH101H1V
11011HGH011H0V
11111LGL111L1V
$74101
Dual high-speed JK trigger
NO
14
J1A
J1B
J2A
J2B
~PR
Q
GND
~Q
K1A
K1B
K2A
K2B
CLK
VCC
#
00001LGH1111CV
11111HGL0000CV
00000HGL0000CV
11111LGH1111CV
11111HGL1111CV
$74102
Dual high-speed JK trigger
NO
14
NC
~CR
J1
J2
J3
~Q
GND
Q
K1
K2
K3
CLK
~PR
VCC
#
X1000HGL111C1V
X1111LGH000C1V
X1111HGL111C1V
X1111LGH111C1V
$74103
Dual high-speed JK trigger
NO
14
CL1
~R1
1K
VCC
CL2
~R2
2J
~2Q
2Q
2K
GND
1Q
~1Q
1J
#
C10VC10HL0GLH0
C11VC10HL1GLH0
C10VC11HL0GLH1
C11VC11LH1GHL1
C11VC11HL1GLH1
$74104
Dual high-speed JK trigger
NO
14
JK
~PR
K1
J1
J2
Q
GND
~Q
CLK
K2
K3
J3
~R
VCC
#
01000LGHC0001V
01000LGHC1101V
11111HGLC1111V
11111LGHC1111V
$74106
Dual high-speed JK trigger
NO
14
CL1
~P1
~R1
1J
VCC
CL2
~P2
~R2
2J
~2Q
2Q
2K
GND
~1Q
1Q
1K
#
C110VC110LH0GLH0
C110VC110LH1GLH1
C111VC111HL0GHL0
C111VC111LH1GLH1
C111VC111HL1GHL1
$74107
Dual negative-edge-triggered J-K flip-flops with reset
(155-1531)TV6
14
1J
1Q
~1Q
1J
~2Q
2Q
GND
2K
CLK
~P2
2J
~CR
~P1
VCC
#
0LH0HLG0C1011V
0LH0HLG1C1011V
1HL1LHG0C1111V
1LH1HLG1C1111V
$74108
Dual negative-edge-triggered J-K flip-flops with reset
14
1J
1Q
~1Q
1J
~2Q
2Q
GND
2K
C
~2P
2J
~R
~1P
VCC
#
0LH0HLG0C1011V
0LH0HLG1C1011V
1HL1LHG0C1111V
1LH1HLG1C1111V
$74109
Dual J-/K flip-flops with set and reset
155TV15
16
~1R
1J
~1K
1CL
~1P
1Q
~1Q
GND
~2Q
2Q
~2P
2CL
~2K
2J
~2R
VCC
#
000C1LHGHL1C000V
011C1LHGHL1C110V
100C0HLGLH0C001V
111C0HLGLH1C111V
100C1LHGHL1C001V
110C1HLGLH1C011V
101C1HLGLH1C101V
111C1HLGLH1C111V
$74110
J-/K flip-flops trigger
NO
14
NC
~CR
J1
J2
J3 
~Q
GND
Q
K1
K2
K3
CLK
~PR
VCC
#
X1000HGL000C1V
X1000HGL111C1V
X1111LGH000C1V
X1111HGL111C1V
$7411
Triple 3-input AND gates
(155-1531)LI3
14
A1
B1
A2
B2
C2
Y2
GND
Y3
C3
B3
A3
Y1
C1
VCC
# 
00000LGL000L0V
00001LGL001L1V
01010LGL010L0V
10100LGL100L0V
11110LGL110L0V
01011LGL011L1V
10101LGL101L1V
11111HGH111H1V
$74111
Dual negative-edge-triggered J-K flip-flops trigger
NO
16
1K
~1P
~1R
1J
1CL
~1Q
1Q
GND
2Q
~2Q
2CL
2J
~2R
~2P
2K
VCC
#
0110CHLGLHC0110V
1110CHLGLHC0111V
0111CLHGHLC1110V
1111CHLGLHC1111V
$74112
Dual negative-edge-triggered J-K flip-flops with set and reset
(155-1531)TV9
16
C
K
J
~S
Q
~Q
~Q
GND
Q
~S
J
K
C
~R
~R
VCC
# 
C000HLLGH000C11V
C110HLLGH011C11V
C001LHHGL100C00V
C111LHHGL100C00V
C001LHHGL100C11V
C011HLLGH110C11V
C101LHHGL101C11V
C111HLLGH111C11V
$74113
Dual negative-edge-triggered J-K flip-flop with set
(155-1531)TV10
14
C
K
J
~S
Q
~Q
GND
~Q
Q
~S
J
K
C
VCC
# 
C000HLGLH000CV
C110HLGLH011CV
C001HLGLH100CV
C011HLGLH000CV
C101LHGHL101CV
C111HLGLH111CV
$74114
Dual J-K Flip-Flop
(155-1531)TV11
14
~R
1K
1J
~1P
1Q
~1Q
GND
~2Q
2Q
~2P
2J
2K
CLK
VCC
#
1XX0HLGLH0XXXV
0XX1LHGHL1XXXV
1001LHGHL100CV
1101LHGLH110CV
1011HLGHL101CV
1111LHGLH111CV
1XX1LHGLH1XXHV
$74115
Dual J-K Flip-Flop
NO
14
1K
~1R
J1
1CL
~1Q
1Q
GND
2Q
~2Q
2CL
2J
~2R
2K
VCC
#
010CHLGLHC010V
110CHLGLHC011V
011CLHGHLC110V
111CHLGLHC111V
$74118
6 RS triggers with a common reset input
NO
16
~S1
Q1
Q2
~S2
Q3
~S3
NC
GND
~R
~S4
Q4
~S5
Q5
Q6
~S6
VCC
#
0HH0H0XGX0H0HH0V
1LL1L1XG01L1LL1V
0HH0H0XG00H0HH0V
1HH1H1XG11H1HH1V
$7412
Triple 3-input open-collector NAND gates 
(155-1531)LA10
14
A1
B1
A2
B2
C2
Y2
GND
Y3
C3
B3
A3
Y1
C1
VCC
# 
00000HGH000H0V
00100HGH100H1V
10010HGH010H0V
10110HGH110H1V
01001HGH001H0V
01101HGH101H1V
11011HGH011H0V
11111LGL111L1V
$74123
Dual retriggerable monostable multivibrators
(155-1531)AG3
16
A
B
CLR
~Q
Q
CEXT
RCEXT
GND
A
B
CLR
~Q
Q
CEXT
RCEXT
VCC
# 
000HLLHG000HLLHV
110HLLHG110HLLHV
010HLLHG010HLLHV
111HLLHG111HLLHV
000HLLHG000HLLHV
101HLLHG101HLLHV
$74125
Quad 3-state noninverting buffer with active low enables
(155-1531)LP8
14 
~G1
A1
Y1
~G2
A2
Y2
GND
Y3
A3
~G3
Y4
A4
~G4
VCC
#
01H01HGH10H10V
00L00LGL00L00V
10H10HGH01H01V
11H11HGH11H11V
10H11HGH01H11V
11H10HGH11H01V
11H10HGH01H11V
10H11HGH11H01V
$74126
Quad 3-state noninverting buffer with active high enables
(155-1531)LP14
14
G1
A1
Y1
G2
A2
Y2
GND
Y3
A3
G3
Y4
A4
G4
VCC
# 
11H11HGH11H11V
10L10LGL01L01V
00H00HGH00H00V
01H01HGH10H10V
00Z00ZGZ00Z00V
10L00ZGZ00Z00V
11H00ZGZ00Z00V
00Z10LGZ00Z00V
00Z11HGZ00Z00V
00Z00ZGL01Z00V
00Z00ZGH11Z00V
00Z00ZGZ00L01V
00Z00ZGZ00H11V
$74128
Quad 2-input NOR
(155-1531)LE6
14
1Y
1A
1B
2Y
2A
2B
GND
3A
3B
3Y
4A
4B
4Y
VCC
#
H00H00G00H00HV
L10L10G10L10LV
L01L01G01L01LV
L11L11G11L11LV
H00L10G11L00HV
L11L10G00H00HV
$7413
Dual 4-input NAND gates with schmitt-trigger inputs
(155-1531)TL1
14
A1
B1
NC
C1
D1
Y1
GND
Y2
A2
B2
NC
C2
D2
VCC
# 
00000HGH00000V
10000HGH10000V
01000HGH01000V
11000HGH11000V
00010HGH00010V
10010HGH10010V
01010HGH01010V
11010HGH11010V
11111LGL11111V
$74131
Quad 2-input AND
NO
14
1A
1B
1Y
2A
2B
2Y
GND
3Y
3A
3B
4Y
4A
4B
VC
#
XXXXXXHGHHHHHHHV
XXXXXLHGHHHHHHHV
000C10HGHHHHHHLV
100C10HGHHHHHLHV
010C10HGHHHHLHHV
110C10HGHHHLHHHV
001C10HGHHLHHHHV
101C10HGHLHHHHHV
011C10HGLHHHHHHV
111C10LGHHHHHHHV
XXX010LGHHHHHHHV
XXX110LGHHHHHHHV
$74132
Quad 2-input NAND gates with schmitt-trigger inputs
(155-1531)TP3
14
A1
B1
Y1
A2
B2
Y2
GND
Y3
A3
B3
Y4
A4
B4
VCC
# 
00H00HGH00H00V
10H10HGH10H10V
01H01HGH01H01V
11L11LGL11L11V
$74133
13-input NAND gate
NO
16
A1
A2
A3
A4
A5
A6
A7
GND
Y
A8
A9
A10
A11
A12
A13
VCC
# 
0000000GH000000V
1000000GH000000V
1100000GH000000V
0000000GH111000V
1111000GH000000V
1111100GH000000V
0000000GH111111V
1111111GH000000V
1111111GH100000V
1111111GH110000V
1111111GH111000V
1111111GH111100V
1111111GH111110V
1111111GL111111V
$74134
logical element AND-NOT with 12 inputs
(155-1531)LA19
16
A
B
C
D
E
F
G
GND
Y
H
I
J
K
L
~E
VCC
#
0101110GH10101HV
1111111GL11111LV
0000111GH00111HV
1111000GH11000HV
$74135
Quad XOR/XNOR
NO
16
1A
1B
1Q
12C
2A
2B
2Q
GND
3Q
3A
3B
34C
4Q
4A
4B
VCC
#
00L000LGL000L00V
01H001HGH100H10V
10H010HGH010H01V
11L011LGL110L11V
00H100HGH001H00V
01L101LGL101L10V
10L110LGL011L01V
11H111HGH111H11V
11L010HGL011L10V
00L011LGH100L11V
$74136
Quad 2-input open-collector XOR gates
(155-1531)LP12
14
A1
B1
Y1
A2
B2
Y2
GND
Y3
A3
B3
Y4
A4
B4
VCC
# 
00L00LGL00L00V
10H10HGH10H10V
01H01HGH01H01V
11L11LGL11L11V
$74137
1-of-8 inverting decoder/demultiplexer with address latches
NO
16
A0
A1
A2
~GL
~G2
G1
Y7
GND
Y6
Y5
Y4
Y3
Y2
Y1
Y0
VCC
# 
111111HGHHHHHHHV
000010HGHHHHHHHV
111110HGHHHHHHHV
000000HGHHHHHHHV
000001HGHHHHHHLV
100001HGHHHHHLHV
010001HGHHHHLHHV
110001HGHHHLHHHV
001001HGHHLHHHHV
101001HGHLHHHHHV
011001HGLHHHHHHV
111001LGHHHHHHHV
$74138
1-of-8 inverting decoder/demultiplexer
(155-1531)ID7
16
A0
A1
A2
E1
E2
E3
O7
GND
O6
O5
O4
O3
O2
O1
O0
VCC
# 
111111HGHHHHHHHV
000110HGHHHHHHHV
111110HGHHHHHHHV
000000HGHHHHHHHV
000001HGHHHHHHLV
100001HGHHHHHLHV
010001HGHHHHLHHV
110001HGHHHLHHHV
001001HGHHLHHHHV
101001HGHLHHHHHV
011001HGLHHHHHHV
111001LGHHHHHHHV
$74139
Dual 1-of-4 inverting decoder/demultiplexer
(155-1531)ID14
16
E
A0
A1
O0
O1
O2
O3
GND
O3
O2
O1
O0
A1
A0
E
VCC
# 
101HHHHGHHHH011V
110HHHHGHHHH101V
000LHHHGHHHL000V
010HLHHGHHLH010V
001HHLHGHLHH100V
011HHHLGLHHH110V
$7414
Hex inverters with schmitt-trigger inputs
(155-1531)TL2
14
A1
Y1
A2
Y2
A3
Y3
GND
Y4
A4
Y5
A5
Y6
A6
VCC
# 
0H0H0HGH0H0H0V
1L1L1LGL1L1L1V
$74140
Dual 4-input NAND gates/50R line drivers
(155-1531)LA16
14
A1
B1
NC
C1
D1
Y1
GND
Y2
A2
B2
NC
C2
D2
VCC
# 
00000HGH00000V
10000HGH10000V
01000HGH01000V
11000HGH11000V
00010HGH00010V
10010HGH10010V
01010HGH01010V
11010HGH11010V
11111LGL11111V
$74141
High voltage decoder 
155ID1
16
Q8
Q9
A
D
VCC
B
C
Q2
Q3
Q7
Q6
GND
Q4
Q5
Q1
Q0
#
HH00V00HHHHGHHHL
HH10V00HHHHGHHLH 
HH00V10LHHHGHHHH 
HH10V10HLHHGHHHH 
HH00V01HHHHGLHHH 
HH10V01HHHHGHLHH 
HH00V11HHHLGHHHH 
HH10V11HHLHGHHHH 
LH01V00HHHHGHHHH 
HL11V00HHHHGHHHH 
HH01V10HHHHGHHHH
$74142
HiVoltage decimal counter, buffer register, and decoder
NO
16
~R
Q7
Q6
Q4
Q5
Q3
Q2
GND
Q1
Q0
Q8
Q9
STR
~Q
CLK
VCC
#
1LLLLLLGLHLL01CV
1LLLLLLGHLLL01CV
1LLLLLHGLLLL01CV
1LLLLHLGLLLL01CV
1LLHLLLGLLLL01CV
1LLLHLLGLLLL01CV
1LHLLLLGLLLL01CV
1HLLLLLGLLLL01CV
1LLLLLLGLLHL00CV
1LLLLLLGLLLH00CV
1LLLLLLGLHLL01CV
1LLLLLLGLHLL11CV
$74145
1-of-10 decoder/driver open-collector
(155-1531)ID10
16
Q0
Q1
Q2
Q3
Q4
Q5
Q6
GND
Q7
Q8
Q9
D
C
B
A
VCC
#
LHHHHHHGHHH0000V
HLHHHHHGHHH0001V
HHLHHHHGHHH0010V
HHHLHHHGHHH0011V
HHHHLHHGHHH0100V
HHHHHLHGHHH0101V
HHHHHHLGHHH0110V
HHHHHHHGLHH0111V
HHHHHHHGHLH1000V
HHHHHHHGHHL1001V
HHHHHHHGHHH1010V
HHHHHHHGHHH1011V
HHHHHHHGHHH1100V
HHHHHHHGHHH1101V
HHHHHHHGHHH1110V
HHHHHHHGHHH1111V
$74147
10-to-4 line inverting priority encoder 
(155-1531)IV3
16
E4
E5
E6
E7
E8
S2
S1
GND
S0
E9
E1
E2
E3
S3
NC
VCC
# 
11111HHGH1111H0V
11111HHGL0111L0V
11110HHGH1111L0V
11101LLGL1111H0V
11011LLGH1111H0V
10111LHGL1111H0V
01111LHGH1111H0V
11111HLGL1110H0V
11111HLGH1101H0V
11111HHGL1011H0V
$74148
10-to-4 line inverting priority encoder 
(155-1531)IV1
16
I4
I5
I6
I7
EI
S2
S1
GND
S0
IO
I1
I2
I3
GS
EO
VCC
# 
01011HHGH0101HHV
11110HHGH1111HLV
10100LLGL0101LHV
01010LLGH1010LHV
10110LHGL0101LHV
01110LHGH1010LHV
11110HLGL1010LHV
11110HLGH0101LHV
11110HHGL1011LHV
11110HHGH0111LHV
$7415
Triple 3-input open-collector AND gates
(155-1531)LI4
14
A1
B1
A2
B2
C2
Y2
GND
Y3
A3
B3
C3
Y1
C1
VCC
# 
00000LGL000L0V
00100LGL100L1V
10010LGL010L0V
10110LGL110L1V
01001LGL001L0V
01101LGL101L1V
11011LGL011L0V
11111HGH111H1V
$74151
8-to-1 line data selector/multiplexer with complementary outputs 
(155-1531)KP7
16
I3
I2
I1
I0
Z
~Z
~E
GND
S2
S1
S0
I7
I6
I5
I4
VCC
# 
0101LH1G1010101V
1010LH1G0101010V
1110LH0G0001111V
0001HL0G0000000V
1101LH0G0011111V
0010HL0G0010000V
1011LH0G0101111V
0100HL0G0100000V
0111LH0G0111111V
1000HL0G0110000V
1111LH0G1001110V
0000HL0G1000001V
1111LH0G1011101V
0000HL0G1010010V
1111LH0G1101011V
0000HL0G1100100V
1111LH0G1110111V
0000HL0G1111000V
$74152
8-to-3 Selector/Mux 
(155-1531)KP5
14
D4
D3
D2
D1
D0
~Q
GND
A2
A1
A0
D7
D6
D5
VCC
#
XXXX0HG000XXXV
XXXX1LG000XXXV
XXX0XHG001XXXV
XXX1XLG001XXXV
XX0XXHG010XXXV
XX1XXLG010XXXV
X0XXXHG011XXXV
X1XXXLG011XXXV
0XXXXHG100XXXV
1XXXXLG100XXXV
XXXXXHG101XX0V
XXXXXLG101XX1V
XXXXXHG110X0XV
XXXXXLG110X1XV
XXXXXHG1110XXV
XXXXXLG1111XXV
$74153
8-to-2 line noninverting data selector/multiplexer 
(155-1531)KP2
16
EA
S1
I3A
I2A
I1A
I0A
ZA
GND
ZB
I0B
I1B
I2B
I3B
S0
EB
VCC
# 
100101LGL101011V
111010LGL010101V
001010LGL101001V
000101HGL010101V
000101LGL101011V
011010HGL010111V
011010LGL101001V
010101HGL010101V
010101LGL101011V
011010HGL010111V
100101LGL010100V
101010LGH101000V
100101LGL101010V
101010LGH010110V
110101LGL100100V
111010LGH011000V
110101LGL101010V
111010LGH010110V
$74155
dual decoder-demultiplexer 2 by 4 
(155-1531)ID4
16
IB
ENA
ADRA
O3A
O2A
O1A
O0A
GND
O0B
O1B
O2B
O3B
ADRB
ENB
IB
VCC
#
000HHHHGLHHH000V
000HHHHGHLHH100V
001HHHHGHHLH000V
001HHHHGHHHL100V
000HHHHGLHHH000V
000HHHHGHLHH100V
001HHHHGHHLH000V
001HHHHGHHHL100V
$74156
Quad 2:1 Selector/Mux
(155-1531)ID5
16
1D
~1G
A1
1Q3
1Q2
1Q1
1Q0
GND
2Q0
2Q1
2Q2
2Q3
A0
~2G
2D
VCC
#
X1XHHHHGHHHHX1XV
000HHHHGLHHH000V
000HHHHGHLHH100V
001HHHHGHHLH000V
001HHHHGHHHL100V
100HHHLGHHHH001V
100HHLHGHHHH101V
101HLHHGHHHH001V
101LHHHGHHHH101V
$74157
8-to-4 line noninverting data selector/multiplexer 
(155-1531)KP16
16 
S
I0A
I1A
ZA
I0B
I1B
ZB
GND
ZD
I1D
I0D
ZC
I1C
I0C
EN
VCC
#
111H11HGH11H110V
101L01LGL10L101V
000L00LGL00L000V
001L01LGL10L100V
010H10HGH01H010V
011H11HGH11H110V
100L00LGL00L000V
110L10LGL01L010V
101H01HGH10H100V
010L10LGL01L011V
$74158
4-of-8 inverting decoder/demultiplexer
(155-1531)KP18
16
S
I0A
I1A
ZA
I0B
I1B
ZB
GND
ZD
I1D
I0D
ZC
I1C
I0C
E
VCC
# 
010H10HGH10H101V
101H01HGH01H011V
000H00HGH00H000V
001H01HGH10H100V
010L10LGL01L010V
011L11LGL11L110V
100H00HGH00H000V
110H10HGH01H010V
101L01LGL10L100V
111L11LGL11L110V
$7416
Hex open-collector high-voltage inverters 
(155-1531)LN5
14
A1
Y1
A2
Y2
A3
Y3
GND
Y4
A4
Y5
A5
Y6
A6
VCC
#
0H0H0HGH0H0H0V
1L1L1LGL1L1L1V
$74160
4-bit synchronous decade counter 
(155-1531)IE9
16
~CLR
CLK
D0
D1
D2
D3
CEP
GND
~LD
CET
Q3
Q2
Q1
Q0
CET
VCC
#
0C00000G00LLLLLV
0C00001G11LLLLLV
1C11101G01LLLLLV
1C00001G11KLLHLV
1C11101G11LLHLLV
1C00001G11LLHHLV
1C00001G11LHLLLV
1C00001G11LHLHLV
1C00001G11LHHLLV
1C00001G11LHHHLV
1C00001G11HLLLLV
1100001G11HLLHHV
1000001G11HLLHHV
0000001G11LLLLLV
$74161
4-bit synchronous binary counter 
(155-1531)IE10
16
~CLR
CLK
D0
D1
D2
D3
CEP
GND
~LD
CET
Q3
Q2
Q1
Q0
TC
VCC
#  
0100000G00LLLLLV
0100001G11LLLLLV
1C00001G10LLLLLV
1C00000G11LLLLLV
1C00000G10LLLLLV
1C00000G00LLLLLV
1C00111G01HHLLLV
$74162
4-bit synchronous decade counter
(155-1531)IE11
16
~CLR
CLK
D0
D1
D2
D3
CEP
GND
~LD
CET
Q3
Q2
Q1
Q0
TC
VCC
# 
0100000G00XXXXXV
0C00000G00LLLLLV
0C00000G00LLLLLV
0C10000G11LLLLLV
1C00001G10LLLLLV
1C00000G11LLLLLV
0C00000G11LLLLLV
1C11100G00LHHHLV
1C00111G11HLLLLV
1C00001G11HLLHHV
1C00001G11LLLLLV
1C00001G11LLLHLV
1C00001G11LLHLLV
1100001G11LLHHLV
0100001G11LLHHLV
0000001G11LLHHLV
0100001G11LLLLLV
1C00001G11XXXXXV
$74163
4-bit synchronous binary counter
(155-1531)IE18
16
~CLR
CLK
D0
D1
D2
D3
CEP
GND
~LD
CET
Q3
Q2
Q1
Q0
TC
VCC
#  
0100000G00XXXXXV
1000000G00XXXXXV
0C00000G00LLLLLV
0C10000G11LLLLLV
1C00111G01HHLLLV
1C00001G11HHLHLV
1C00001G11HHHLLV
1C00001G11HHHHHV
1C00001G11LLLLLV
1C00001G11LLLHLV
1C00001G11LLHLLV
1C00001G11LLHHLV
1C00001G11LHLLLV
1100001G11LHLHLV
0100001G11LHLHLV
0000001G11LHLHLV
0100001G11LLLLLV
$74164
8-bit serial-in parallel-out shift register
(155-1531)IR8
14
SA
SB
QA
QB
QC
QD
GND
CLK
CLR
QE
QF
QG
QH
VCC
# 
00LLLLGC0LLLLV
11LLLLGC0LLLLV
00LLLLGC1LLLLV
11HLLLGC1LLLLV
11HHLLGC1LLLLV
00LHHLGC1LLLLV
01LLHHGC1LLLLV
10LLLHGC1HLLLV
$74165
8-bit parallel-in serial-out shift register
(155-1531)IR9
16
~LD
CLK
D4
D5
D6
D7
~Q7
GND
Q7
DS
D0
D1
D2
D3
~EN
VCC
# 
001010HGL010100V
1CXXXXLGH0XXXX0V
1CXXXXHGL0XXXX0V
1CXXXXLGH0XXXX0V
1CXXXXHGL0XXXX0V
1CXXXXLGH0XXXX0V
1CXXXXHGL0XXXX0V
1CXXXXLGH0XXXX0V
1CXXXXHGL0XXXX0V
000101LGH101010V
1CXXXXHGL1XXXX0V
1CXXXXLGH1XXXX0V
1CXXXXHGL1XXXX0V
1CXXXXLGH1XXXX0V
1CXXXXHGL1XXXX0V
1CXXXXLGH1XXXX0V
1CXXXXHGL1XXXX0V
1CXXXXLGH1XXXX0V
1CXXXXLGH1XXXX1V
$74166
8-bit parallel-in serial-out shift register
(155-1531)IR10
16
DS
A
B
C
D
CE
CLK
GND
CLR
E
F
G
QH
H
PE
VCC
# 
000000CG0000L00V
111110CG0111L11V
000000CG1000L00V
111110CG1111L11V
000000CG1000L00V
111110CG1111H10V
100000CG1000H01V
111110CG1111H11V
000000CG1000H01V
011110CG1111H11V
100001CG1000H01V
011111CG1111H10V
$74168
4bit Dec U/D Counter
(155-1531)IE16
16
U/D
CLK
D0
D1
D2
D3
CEP
GND
~PE
CET
Q3
Q2
Q1
Q0
~TC
VCC
#
XC1010XG0XLHLHHV
1CXXXX0G10LHHLHV
1CXXXX0G10LHHHHV
1CXXXX0G10HLLLHV
1CXXXX0G10HLLHHV
1CXXXX0G10LLLLLV
1CXXXX0G10LLLHHV
1CXXXX0G10LLHLHV
1CXXXX0G10LLHHHV
1CXXXX0G10LHLLHV
XXXXXX1G1XLHLLHV
0CXXXX0G10LLHHHV
0CXXXX0G10LLHLHV
0CXXXX0G10LLLHHV
XXXXXXXG11LLLHHV
$7417
Hex open-collector high-voltage buffers
155LP4
14
A1
Y1
A2
Y2
A3
Y3
GND
Y4
A4
Y5
A5
Y6
A6
VCC
# 
1H1H1HGH1H1H1V
0L0L0LGL0L0L0V
$74170
4-by-4 Registers oc 
(155-1531)IR32
16
D2
D3
D4
RB
RA
Q4
Q3
GND
Q2
Q1
~RE
~WE
WB
WA
D1
VCC
#
110XXHHGHH10000V
111XXHHGHH10010V
100XXHHGHH10101V
010XXHHGHH10110V
010XXHHGHH10001V
XXX00LHGLH01XXXV
XXX01HHGHH01XXXV
XXX10LHGHH01XXXV
XXX11HHGHH01XXXV
XXX00LHGLH01XXXV
XXXXXHHGHH11XXXV
$74173
4-bit 3-state D flip-flop with reset 
(155-1531)IR15
16
OE1
OE2
Q0
Q1
Q2
Q3
CP
GND
E1
E2
D3
D2
D1
D0
RST
VCC
#
00LLLLCG0000001V
00LLLLCG1111111V
00LHLHCG0010100V
00LHLHCG1001010V
00LHLHCG0101010V
00LHLHCG1101010V
00HLHLCG0001010V
00HLHLCG1010100V
00HLHLCG0110100V
00HLHLCG1110100V
00LHLHCG0010100V
00LLHHCG0011000V
00LLLLCG1111111V
00HHLLCG0000110V
00LLLLCG1111111V
$74174
6-bit D flip-flop with reset
(155-1531)TM9
16
~RST
Q0
D0
D1
Q1
D2
Q2
GND
CLK
Q3
D3
Q4
D4
D5
Q5
VCC
# 
0L00L0LGCL0L00LV
0L11L1LGCL1L11LV
1H10L1HGCL0H10LV
1L01H0LGCH1L01HV
1H11H1HGCH1H11HV
0L11L1LGCL1L11LV
$74175
4-bit D flip-flop with complementary outputs and reset 
(155-1531)TM8
16
~RST
Q0
~Q0
D0
D1
~Q1
Q1
GND
CLK
Q2
~Q2
D2
D3
~Q3
Q3
VCC
# 
0LH00HLGCLH00HLV
0LH11HLGCLH11HLV
1HL11LHGCHL11LHV
1LH00HLGCLH00HLV
$7418
Dual 4-input NAND gates with schmitt-trigger inputs
NO
14
A1
B1
NC
C1
D1
Y1
GND
Y2
A2
B2
NC
C2
D2
Y2
VCC
# 
00000HGH00000V
10000HGH10000V
01000HGH01000V
11000HGH11000V
00010HGH00010V
10010HGH10010V
01010HGH01010V
11010HGH11010V
11111LGL11111V
$74180
8-bit schemes for checking for parity
155IP2
14
IG
IH
IEVN
IODD
OEVN
OODD
GND
IA
IB
IC
ID
IE
IF
VCC
#
1110LHG101010V
0110LHG111111V
1101LHG000000V
0101HLG110110V
1011LLG110000V
1100HHG110011V
0010HLG100111V
1110HLG011000V
0110HLG010011V
1010LHG101011V
1110LHG010101V
0001LHG110011V
1101LHG001100V
0101LHG101010V
$74182
Look-ahead carry generator 
(155-1531)IP4
16
G1
P1
G0
P0
G3
P3
P
GND
CN+Z
G
CN+Y
CN+X
CN
G2
P2
VCC
# 
110011HGHHLH100V
101010LGLHLL010V
$74183
Dual Carry-Save Adder
(155-1531)IM5
14
1A
NC
1B
1CN
1C1
1EE
GND
2EE
NC
2C1
2CN
2B
2A
VCC
#
0X00LLGLXL000V
1X00LHGHXL001V
0X10LHGHXL010V
1X10HLGLXH011V
0X01LHGHXL100V
1X01HLGLXH101V
0X11HLGLXH110V
1X11HHGHXH111V
0X11HLGHXL001V
$74184
6-bit binary-decimal code to binary 
155PR6
16
Q1
Q2
Q3
Q4
Q5
Q6
Q7
GND
Q8
A
B
C
D
E
~E
VCC
#
LLLLLXXGX000000V
HLLLLXXGX100000V
LHLLLXXGX010000V
HHLLLXXGX110000V
LLHLLXXGX001000V
HLHLLXXGX100100V
LHHLLXXGX010100V
HHHLLXXGX110100V
LLLHLXXGX000100V
HLLHLXXGX101100V
LHLHLXXGX010010V
HHLHLXXGX110010V
LLHHLXXGX000010V
HLHHLXXGX100010V
LHHHLXXGX011010V
HHHHLXXGX110110V
LLLLHXXGX000110V
HLLLHXXGX100110V
LHLLHXXGX010110V
HHLLHXXGX111110V
$74185
6-bit binary to binary-decimal 
155PR7
16
Q1
Q2
Q3
Q4
Q5
Q6
Q7
GND
Q8
A
B
C
D
E
~E
VCC
#
LLLLLLHGH000000V
HLLLLLHGH100000V
LHLLLLHGH010000V
HHLLLLHGH110000V
LLHLLLHGH001000V
LLLHLLHGH101000V
HLLHLLHGH011000V
LHLHLLHGH111000V
HHLHLLHGH000100V
LLHHLLHGH100100V
$7419
Hex Inverter
NO
14
1A
1Y
2A
2Y
3A
3Y
GND
4Y
4A
5Y
5A
6Y
6A
VCC
#
0H0H0HGH0H0H0V
1L1L1LGL1L1L1V
0H1L0HG1L0H1LV
1L1L0HG0H1L0HV
$74190
4-bit synchronous decade up/down counter
(155-1531)IE12
16
I1
Q1
Q0
EN
D/U
Q2
Q3
GND
I3
I2
LD
MXMO
RIPO
CLK
I0
VCC
# 
0LL00LLG000LHC0V
0LL10LLG001LHC0V
0LH00LLG001LHC0V
0HL00LLG001LHC0V
0HH00LLG001LHC0V
0LL00HLG001LHC0V
0HH01LLG001LHC0V
0HL01LLG001LHC0V
0LH01LLG001LHC0V
$74191
4-bit synchronous binary up/down counter
(155-1531)IE13
16
I1
Q1
Q0
EN
D/U
Q2
Q3
GND
I3
I2
LD
MXMO
RIPO
CLK
I0
VCC
# 
0LL00LLG000LHC0V
0LL10LLG001LHC0V
0LH00LLG001LHC0V
0HL00LLG001LHC0V
0HH00LLG001LHC0V
0LL00HLG001LHC0V
0HH01LLG001LHC0V
0HL01LLG001LHC0V
0LH01LLG001LHC0V
$74192
4-bit synchronous decade up/down counter 
(155-1531)IE6
16
I1
Q1
Q0
EN
D/U
Q2
Q3
GND
I3
I2
LD
MXMO
RIPC
CLK
I0
VCC
# 
0LL11LLG1011110V
0LL11LLG1011100V
0LL11LHG1001100V
0LL11LHG1011100V
0LL10LHG1011100V
0LH11LHG1011100V
0LH10LHG1010100V
$74193
4-bit synchronous binary up/down counter 
(155-1531)IE7
16
I1
Q1
Q0
EN
D/U
Q2
Q3
GND
I3
I2
LD
MXMO
RIPO
CLK
I0
VCC
#
1HL11LHG100HH00V
0LH11HLG010HH01V
1HH11HHG110HH01V
1LHC1LHG111HH01V
$74194
4-bit bidirectional universal shift register
(155-1531)IR11
16
MR
DSR
P0
P1
P2
P3
DSL
GND
S0
S1
CP
Q3
Q2
Q1
Q0
VCC
# 
0000000G00CLLLLV
0111111G11CLLLLV
1000000G00CLLLLV
1111111G11CHHHHV
1011110G11CHHHHV
1100001G11CLLLLV
1111110G10CLLLHV
1100001G10CLLHHV
1100001G10CLHHHV
1100001G10CHHHHV
1000000G10CHHHLV
1011111G10CHHLLV
1000001G01CHHHLV
1111111G01CHHHHV
1000000G01CLHHHV
1111110G01CLLHHV
1000000G00CLLHHV
1111111G00CLLHHV
1111111G01CHLLHV
1111111G01CHHLLV
1111111G01CHHHLV
1111111G01CHHHHV
0111111G11CLLLLV
$74195
4-bit universal shift register with J-/K inputs
(155-1531)IR12
16
~RST
J
~K
P0
P1
P2
P3
GND
~PE
CP
~Q3
Q3
Q2
Q1
Q0
VCC
# 
0000000G0CHLLLLV
1000000G0CHLLLLV
1000000G1CHLLLLV
1010000G1CHLLLLV
1000000G1CHLLLLV
1110000G1CHLLLHV
1100000G1CHLLHLV
$7420
Dual 4-input NAND gates 
(155-1531)LA1
14
A1
B1
NC
C1
D1
Y1
GND
Y2
A2
B2
NC
C2
D2
VCC
# 
00000HGH00000V
10000HGH10000V
01000HGH01000V
11000HGH11000V
00010HGH00010V
10010HGH10010V
01010HGH01010V
11010HGH11010V
11111LGL11111V
$7421
Dual 4-input AND gates
(155-1531)LI6
14
A1
B1
NC
C1
D1
Y1
GND
Y2
A2
B2
NC
C2
D2
VCC
# 
11X11HGH11X11V
01X01LGL01X01V
10X10LGL10X10V
00X00LGL00X00V
00X00LGL00X00V
10X00LGL10X00V
01X00LGL01X00V
11X00LGL11X00V
00X10LGL00X10V
10X10LGL10X10V
01X10LGL01X10V
11X10LGL11X10V
00X11LGL00X11V
10X11LGL10X11V
01X11LGL01X11V
11X11HGH11X11V
$7422
Dual 4-input open-collector NAND gates 
(155-1531)LA7
14
A1
B1
Y1
A2
B2
Y2
GND
Y3
A3
B3
Y4
A4
B4
VCC
# 
00000HGH00000V
10000HGH10000V
01000HGH01000V
11000HGH11000V
00010HGH00010V
10010HGH10010V
01010HGH01010V
11010HGH11010V
00001HGH00001V
10001HGH10001V
01001HGH01001V
11001HGH11001V
00011HGH00011V
10011HGH10011V
01011HGH01011V
11011LGL11011V
$7423
two separate logical elements OR-NOT 
(155-1531)LE2
14
N2
1A
1B
1ST
1C
1D
1Y
GND
2Y
2A
2B
2ST
2C
2D
~N1
VCC
#
X10100LGL00101XV
X01100LGL00110XV
X10110LGL01101XV
X00100LGL00100XV
X00000HGH00000XV
X10011HGH11001XV
$74237
1-of-8 noninverting decoder/demultiplexer 
NO
16
A0
A1
A2
~LE
~E1
E2
Y7
GND
Y6
Y5
Y4
Y3
Y2
Y1
Y0
VCC
# 
000010XGXXXXXXXV
000110LGLLLLLLLV
000001LGLLLLLLHV
100001LGLLLLLHLV
010001LGLLLLHLLV
110001LGLLLHLLLV
001001LGLLHLLLLV
101001LGLHLLLLLV
011001LGHLLLLLLV
111001HGLLLLLLLV
$74238
1-of-8 Decoder/Demux
(155-1531)ID19
16
A0
A1
A2
~E1
~E2
~E3
GND
Y7
Y6
Y5
Y4
Y3
Y2
Y1
Y0
VCC
#
000010XGXXXXXXXV
000110LGLLLLLLLV
000001LGLLLLLLHV
100001LGLLLLLHLV
010001LGLLLLHLLV
110001LGLLLHLLLV
001001LGLLHLLLLV
101001LGLHLLLLLV
011001LGHLLLLLLV
111001HGLLLLLLLV
$7424
four separate logic elements AND-NOT on Schmitt triggers
NO 
14
1A
1B
1Y
2A
2B
2Y
GND
3Y
3A
3B
4Y
4A
4B
VCC
#
01H10HGL11L11V
00H01HGH01H01V
11L11LGH01H10V
00H00HG00H00HV
01H10HG01H10HV
10H01HG10H01HV
11L11LG11L11LV
01H11LG01H11LV
10H10HG11L11LV
$74240
8-bit bus transceiver 
(155-1531)AP3
20
~G1
A0
Q7
A1
Q6
Q2
Q5
A3
Q4
GND
A4
~Q3
A5
~Q2
A6
q1
A7
~Q0
~G2
VCC
#
01L0L1H0LG1H0L1H0L0V
00L1H0L1HG0L1H0L1H0V
10H1H1H0HG1H0H1H0H1V
$74241
8 non-inverting bus buffers with outputs 
(155-1531)AP4
20
~G1
A0
Q7
A1
Q6
Q2
Q5
A3
Q4
GND
A4
~Q3
A5
~Q2
A6
q1
A7
~Q0
~G2
VCC
#
00L0L0L0LG0L0L0L0L1V
01H1H1H1HG1H1H1H1H1V
01L1L1L1LG0H0H0H0H1V
00H0H0H0HG1L1L1L1L1V
$74242
4-bit 3-state inverting bus transceiver
(155-1531)IP6
14
OEA
NC
A0
A1
A2
A3
GND
B3
B2
B1
B0
NC
OEB
VCC
# 
10HHHHG000001V
10LLLLG111101V
000000GHHHH00V
001111GLLLL00V
$74243
4-bit 3-state noninverting bus transceiver
(155-1531)IP7
14
OEA
NC
A0
A1
A2
A3
GND
B3
B2
B1
B0
NC
OEB
VCC
# 
10HHHHG111101V
10LLLLG000001V
001111GHHHH00V
000000GLLLL00V
$74244
8-bit bus transceiver 
(155-1531)AP5
20
~OEA
IA0
YB0
IA1
YB1
IA2
YB2
IA3
YB3
GND
IB3
YA3
IB2
YA2
IB1
YA1
IB0
YA0
~OEB
VCC
#
01L0H1L0HG1L0H1L0H0V
00H1L0H1LG0H1L0H1L0V
10H1H1H0HG1H0H1H0H1V
00L0L0L0LG0L0L0L0L0V
00H0L0L1LG0H0L0L1L0V
00L0H1L0LG0L0H1L0L0V
00L1L0H0LG0L1L0H0L0V
01L0L0L0HG1L0L0L0H0V
00H0H1L1LG0H0H1L1L0V
00H1L0H1LG0H1L0H1L0V
01H0L0L1HG1H0L0L1H0V
00L1H1H0LG0L1H1H0L0V
01L1L0H0HG1L1L0H0H0V
00H1H1H1LG0H1H1H1L0V
01L1H1H0HG1L1H1H0H0V
01H0H1L1HG1H0H1L1H0V
01H1L0H1HG1H1L0H1H0V
01H1H1H1HG1H1H1H1H0V
$74245
8-bit bidirectional bus transceiver 
(155-1531)AP6
20
~DIR
A1
A2
A3
A4
A5
A6
A7
A8
GND
B8
B7
B6
B5
B4
B3
B2
B1
~G
VCC
#
0LLLLLLLLG000000000V
111111111GHHHHHHHH0V
$74246
BCD to 7-segment Driver hv
NO
16
DB
DC
LT
RBO
RBI
DD
DA
GND
E
D
C
B
A
G
F
VCC
#
0011100GLLLLLHLV
0011X01GHHLLHHHV
1011X00GLLHLLLHV
1011X01GHLLLLLHV
0111X00GHHLLHLLV
0111X01GHLLHLLLV
1111X00GLLLHLLLV
1111X01GHHLLLHHV
0011X10GLLLLLLLV
0011X11GHLLLLLLV
1011X10GLLHHHLHV
1011X11GHLLHHLHV
0111X10GHHHLHLLV
0111X11GHLHHLLLV
1111X10GLLHHHLLV
1111X11GHHHHHHHV
XXX0XXXGHHHHHHHV
0010000GHHHHHHHV
XX01XXXGLLLLLLLV
$74248
BCD to 7-segment Driver
NO
16
DB
DC
LT
RBO
RBI
DD
DA
GND
E
D
C
B
A
G
F
VCC
#
0011100GHHHHHLHV
0011X01GLLHHLLLV
1011X00GHHLHHHLV
1011X01GLHHHHHLV
0111X00GLLHHLHHV
0111X01GLHHLHHHV
1111X00GHHHLLHHV
1111X01GLLHHHLLV
0011X10GHHHHHHHV
0011X11GLLHHHHHV
1011X10GHHLLLHLV
1011X11GLHHLLHLV
0111X10GLLLHLHHV
0111X11GLHLLHHHV
1111X10GHHLLLHHV
1111X11GLLLLLLLV
XXXX0XXGLLLLLLLV
0010000GLLLLLLLV
XX0X1XXGHHHHHHHV
$74249
BCD to 7-segment Driver oc
NO
16
DB
DC
LT
RBO
RBI
DD
DA
GND
E
D
C
B
A
G
F
VCC
#
0011100GHHHHHLHV
0011X01GLLHHLLLV
1011X00GHHLHHHLV
1011X01GLHHHHHLV
0111X00GLLHHLHHV
0111X01GLHHLHHHV
1111X00GHHHLLHHV
1111X01GLLHHHLLV
0011X10GHHHHHHHV
0011X11GLLHHHHHV
1011X10GHHLLLHLV
1011X11GLHHLLHLV
0111X10GLLLHLHHV
0111X11GLHLLHHHV
1111X10GHHLLLHHV
1111X11GLLLLLLLV
XXXX0XXGLLLLLLLV
0010000GLLLLLLLV
XX0X1XXGHHHHHHHV
$7425
Dual 4-input NOR gates with enable input 
(155-1531)LE3
14
A1
B1
S1
C1
D1
Y1
GND
Y2
A2
B2
S2
C2
D2
VCC
# 
10100LGL10100V
01100LGL01100V
11100LGL11100V
00110LGL00110V
10110LGL10110V
01110LGL01110V
11110LGL11110V
00101LGL00101V
10101LGL10101V
01101LGL01101V
11101LGL11101V
00111LGL00111V
10111LGL10111V
01111LGL01111V
11111LGL11111V
00100HGH00100V
$74251
8-to-1 line 3-state data selector/multiplexer
(155-1531)KP15
16
I3
I2
I1
I0
Y
~Y
~OE
GND
S2
S1
S0
I7
I6
I5
I4
VCC
#
1010LH0G0001010V
1010HL0G0010101V
1010LH0G0100101V
1010HL0G0110101V
1010HL0G1000101V
1010LH0G1010101V
1010HL0G1100101V
1010LH0G1110101V
$74253
8-to-2 line 3-state noninverting data selector/multiplexer 
(155-1531)KP12
16
OEA
A1
I3A
I2A
I1A
I0A
ZA
GND
ZB
I0B
I1B
I2B
I3B
A0
OEB
VCC
# 
100000HGH000001V
111111HGH111111V
000000LGL000000V
000001HGH100000V
000000LGL000010V
000010HGH010010V
010000LGL000000V
010100HGH001000V
$74257
8-to-4 line 3-state noninverting data selector/multiplexer 
(155-1531)KP11
16
S
I0A
I1A
ZA
I0B
I1B
ZB
GND
ZD
I1D
I0D
ZC
I1C
I0C
OE
VCC
# 
000H00HGH00H001V
111H11HGH11H111V
000L00LGL00L000V
001L01LGL10L100V
010H10HGH01H010V
011H11HGH11H110V
100L00LGL00L000V
110L10LGL01L010V
101H01HGH10H100V
111H11HGH11H110V
$74258
8-to-4 line 3-state inverting data selector/multiplexer
(155-1531)KP14
16
S
I0A
I1A
ZA
I0B
I1B
ZB
GND
ZD
I1D
I0D
ZC
I1C
I0C
OE
VCC
# 
000H00HGH00H001V
111H11HGH11H111V
000H00HGH00H000V
001H01HGH10H100V
010L10LGL01L010V
011L11LGL11L110V
100H00HGH00H000V
110H10HGH01H010V
101L01LGL10L100V
111L11LGL11L110V
$74259
1-of-8 addressable latch with reset
(155-1531)IR30
16
A0
A1
A2
Q0
Q1
Q2
Q3
GND
Q4
Q5
Q6
Q7
D
E
CLR
VCC
# 
100LLLLGLLLL010V
010LLLLGLLLL110V
001LLLLGLLLL110V
000HLLLGLLLL100V
100LHLLGLLLL100V
010LLHLGLLLL100V
110LLLHGLLLL100V
001LLLLGHLLL100V
$7426
Quad 2-input open-collector high-voltage NAND gates 
(155-1531)LA11
14
A1
B1
Y1
A2
B2
Y2
GND
Y3
A3
B3
Y4
A4
B4
VCC
# 
00H00HGH00H00V
10H10HGH01H01V
01H01HGH10H10V
11L11LGL11L11V
$74260
Dual 5-input NOR gates
(155-1531)LE7
14
A1
B1
C1
A2
Y1
Y2
GND
E2
D2
C2
B2
E1
D1
VCC
#  
0000HHG000000V
1010LLG101001V
0101LLG010110V
1101LLG110111V
0010LLG001110V
1111LLG111111V
1000LLG100000V
1110LLG011101V
0110LLG111010V
1011LLG110011V
$74261
multiplies two-digit binary numbers by four-digit
(155-1531)IP8
16
B3
B4
G
M2
~Q4
Q3
Q2
GND
Q1
Q0
M0
M1
B0
B1
B2
VCC
#
1010HLLGLL00111V
1010LLHGLH00111V
1010LLHGLH01111V
1011LLLGHH10111V
1011LHHGLH10111V
1011LLHGLH11111V
1011LLLGLL11111V
$74265
Quad Complement Out
NO
16
1A
1W
1Y
2A
2B
2W
2Y
GND
3Y
3W
3A
3B
4Y
4W
4A
VCC
#
1HL11HLGLH11LH1V
0LH00LHGHL00HL0V
1HL10LHGHL01HL0V
0HL01LHGHL10LH1V
$74266
Quad 2-input open-collector XNOR gates
NO
14
A1
B1
Y1
Y2
A2
B2
GND
A3
B3
Y3
Y4
A4
B4
VCC
# 
00HH00G00HH00V
10LL10G10LL10V
01LL01G01LL01V
11HH11G11HH11V
$7427
Triple 3-input NOR gates 
(155-1531)LE4
14
A1
B1
A2
B2
C2
Y2
GND
Y3
A3
B3
C3
Y1
C1
VCC
# 
00000HGH000H0V
00100LGL100L1V
10010LGL010L0V
10110LGL110L1V
01001LGL001L0V
10101LGL101L1V
11011LGL011L0V
11111LGL111L1V
$74273
8-bit register of information storage, clocked by a pulse
(155-1531)IR35
20
~R
1Q
1D
2D
2Q
3Q
3D
4D
4Q
GND
CLK
5Q
5D
6D
6Q
7Q
7D
8D
8Q
VCC
#
1H10LL01HGCH10LH11HV
0L10LL01LGCL10LL11LV
1L01HH10LGCL01HL00LV
1H11HH11HGCL00LL00LV
1L00LL00LGCH11H1HH1V
$74276
contains four separate JK triggers with an inverse input
NO
20
~R
1J
1CL
~1K
1Q
2Q
~2K
2CL
2J
GND
~PR
3J
3CL
~3K
3Q
4Q
~4K
4CL
4J
VCC
#
1XCXHHXCXG0XCXHHXCXV
1XCXLLXCXG1XCXLLXCXV
1XCXHHXCXG0XCXHHXCXV
10C0LL0C0G10C0LL0C0V
11C0HH0C1G11C0HH0C1V
10C1HH1C0G10C1HH1C0V
11C1HH1C1G11C1HH1C1V
$74278
4bit Prio Registers
NO
14
STR
D3
D4
P0
P1
Q4
GND
Q3
Q2
Q1
NC
D1
D2
VCC
#
1XX0HLGLLHX1XV
1XX0HLGLHLX01V
11X0HLGHLLX00V
1010HHGLLLX00V
1000LLGLLLX00V
0XX1HLGLLLXXXV
1XX1HLGLLLXXXV
$74279
Quad Set-Reset Latch
(155-1531)TR2
16
~1R
1S1
1S2
1Q
~2R
~2S
2Q
GND
3Q
~3R
3S1
3S2
4Q
~4R
~4S
VCC
#
100H10HGH100H10V
101H01LGH101L01V
110H00HGH110H00V
111H11LGH111L11V
011L10HGL011L01V
000H01LGH000H00V
$7428
Quad 2-input NOR gates with buffered outputs 
(155-1531)LE5
14
Y1
A1
B1
Y2
A2
B2
GND
A3
B3
Y3
A4
B4
Y4
VCC
# 
H00H00G00H00HV
L10L10G10L10LV
L01L01G01L01LV
L11L11G11L11LV
$74280
9-bit odd/even parity generator/checker
NO
14
G
H
NC
I
EVEN
ODD
GND
A
B
C
D
E
F
VCC
# 
1001LHG010101V
0100HLG101010V
1101LHG111111V
0000HLG000000V
1101LHG100001V
0000LHG011111V
1100LHG011001V
0001HLG101100V
$74283
4-bit binary full adder with fast carry 
(155-1531)IM6
16
S2
B2
A2
S1
A1
B1
C0
GND
C4
S4
B4
A4
S3
A3
B3
VCC
# 
L00L000G0L00L00V
L00H001G0L00L00V
H11H111G1H11H11V
H01H010G0H01H10V
H00L110G0H00L11V
L11H001G1L11H00V
$74286
parity signal generator control device
NO
14
D6
D7
XMI
D8
Q
DUT
GND
D0
D1
D2
D3
D4
D5
VCC
#
1001HHG101010V
0100LHG010101V
1011HHG101010V
1011LLG101010V
0110HLG010101V
0110LHG010101V
$74290
4bit Dec Counter
NO
14
MS1
NC
MS2
Q2
Q1
NC
GND
Q3
Q0
CL1
CL2
MR1
MR2
VCC
#
0XXLLXGLLXX11V
XX0LLXGLLXX11V
1X1LLXGHHXXXXV
XX0LLXGLHCCX0V
XX0LHXGLHCCX0V
XX0HLXGLHCCX0V
0XXHHXGLHCC0XV
0XXLLXGHHCC0XV
XX0LLXGLHCC0XV
XX0LHXGLHCC0XV
0XXHLXGLHCCX0V
0XXHHXGLHCCX0V
$74292
15-bit programmable frequency divider/digital timer
(155-1531)PC1
16
A2
A5
TST1
CLK1
CLK2
TST2
Q
GND
NC
A1
~CLR
NC
TST3
A4
A3
VCC
# 
10X00XXG0000X00V
10LC0LLG0010L00V
10LC0LLG0010L00V
10LC0LHG0010L00V
10LC0LHG0010L00V
10LC0LLG0010L00V
$74293
4-bit asynchronous binary counter with /2 and /8 sections and reset
NO
14
A2
A5
TST1
CLK1
CLK2
TST2
Q
GND
NC
A1
~CLR
NC
TST3
A4
A3
VCC
# 
000LL0GLL1111V
000LL0GLL1100V
000LL0GLH0100V
000LL0GLH1100V
000LH0GLH1000V
000LH0GLH1100V
000HL0GLH1000V
000HL0GLH1100V
000HH0GLH1000V
000HH0GLH1100V
000LL0GHH1000V
000LL0GHH1100V
$74294
15-bit programmable frequency divider/digital timer
NO
16 
A2
A5
TST1
CLK1
CLK2
TST2
Q
GND
NC
A1
~CLR
NC
TST3
A4
A3
VCC
#
10XC0XXGXX0XX00V
10LC0XLGXX1XX00V
10LC0XLGXX1XX00V
10LC0XHGXX1XX00V
10LC0XHGXX1XX00V
10LC0XLGXX1XX00V
10LC0XLGXX1XX00V
10LC0XHGXX1XX00V
10LC0XHGXX1XX00V
$74295
Four-digit shift register 
(155-1531)IR16
14
DS
P0
P1
P2
P3
MOD
GND
OE
CLK
Q3
Q2
Q1
Q0
VCC
#
X1111XG0XXXXXV
X1XXX1G11XXXXV
X00001G1C1111V
XXXXX0G111111V
1XXXX0G1C1000V
0XXXX0G1C0000V
100001G0CHHHHV
011111G0CHHHHV
X00001G1CLLLLV
1XXXX0G1CLLLHV
0XXXX0G1CLLHLV
1XXXX0G1CLHLHV
1XXXX0G1CHLHHV
X01011G1CHLHLV
X10011G1CHLLHV
X01101G1CLHHLV
$74298
8-to-4 line noninverting data selector/multiplexer
(155-1531)KP13
16 
I1B
I1A
I0A
I0B
I1C
I1D
I0D
GND
I0C
S
CP
QD
QC
QB
QA
VCC
#
1010010G10CLHLHV
1010010G11CHLHLV
$74299
8-Bit Shift Register
NO
20
S0
OE1
OE2
D6
D4
D2
D0
Q0
~MR
GND
DSO
CP
D1
D3
D5
D7
Q7
DS7
S1
VSS
#
000LLLLL0G0CLLLLL00V
000LLLLL0G1CLLLLL11V
000LLLLL0G0CLLLLL00V
100LLLLL0G1CLLLLL10V
000LLLLL1G0CLLLLL00V
000LLLLL1G1CLLLLL10V
000LLLLL1G0CLLLLL00V
100HHHHL1G1CHHHHL11V
100LLLHH1G1CLLLLL00V
100LLLHH1G1CHLLLL10V
100LLHLL1G0CHLLLL00V
100LLHLL1G0CLHLLL10V
000LLHLL1G0CHLLHH11V
000HLLHH1G1CHLLHH11V
000HLLHH1G0CLLHLL01V
000LHLLL1G1CLLHLL01V
100HHHHH1G0CHHHHH01V
111HHHHH1G1CHHHHH11V
$7430
8-input NAND gate 
(155-1531)LA2
14 
A1
A2
A3
A4
A5
A6
GND
Y
NC
NC
A7
A8
NC
VCC
#
111111GL00110V
011111GH00110V
101111GH00110V
110111GH00110V
111011GH00110V
111101GH00110V
111110GH00110V
111111GH00010V
111111GH00100V
100000GH00000V
$7431
logic element AND-NOT with eight inputs
NO
16
1A
1Y
2A
2Y
3A
3B
3Y
GND
4Y
4A
4B
5Y
5A
6Y
6A
VCC
#
0H0L00HGH00L0H0V
1L1H11LGL11H1L1V
0H1H01HGH01L0L1V
1L0L10HGL11H1H0V
0H0H01HGL11H0L1V
1L0H11LGH01L1H0V
1L1L11LGL11L1L1V
$7432
Quad 2-input OR gates 
(155-1531)LL1
14 
A1
B1
Y1
A2
B2
Y2
GND
Y3
A3
B3
Y4
A4
B4
VCC
#
00L00LGL00L00V
01H01HGH10H10V
10H10HGH01H01V
11H11HGH11H11V
$74323
8bit Shift Registers
(155-1531)IR29
20
S0
OE1
OE2
D6
D4
D2
D0
Q0
~SR
GND
DSO
CLK
D1
D3
D5
D7
Q7
DS7
S1
VSS
#
000LLLLL0G0CLLLLL00V
000LLLLL0G1CLLLLL11V
000LLLLL0G0CLLLLL00V
100LLLLL0G1CLLLLL10V
000LLLLL1G0CLLLLL00V
000LLLLL1G1CLLLLL10V
000LLLLL1G0CLLLLL00V
100HHHHH1G1CHHHHH11V
100HHHHH1G1CHHHHH00V
100HHHHH1G1CHHHHH10V
100HHHLL1G0CHHHHH00V
100HHHLL1G0CLHHHH10V
000HHHLL1G0CHHHHH11V
000HHHHH1G1CHHHHH11V
000HHHHH1G0CHHHLL01V
000LHHHH1G1CHHHLL01V
100HHHHH1G0CHHHHH01V
111HHHHH1G1CHHHHH11V
$7433
four separate powerful logic elements OR-NOT
(155-1531)LE11
14
1Y
1A
1B
2Y
2A
2B
GND
3A
3B
3Y
4A
4B
4Y
VCC
#
H00H00G00H00HV
L01L01G01L01LV
L10L10G10L10LV
L11L11G11L11LV
H00L01G10L11LV
H00L10G00H01LV
L01H00G10L00HV
H00L01G01L10LV
$7434
Hex Buffer
(155-1531)LI9
14
1A
1Y
2A
2Y
3A
3Y
GND
4Y
4A
5Y
5A
6Y
6A
VCC
#
1H1H1HGH1H1H1V
0L0L0LGL0L0L0V
1H1H0LGL0L0H1V
1HL0L0GH1H1L0V
$74348
8-to-3 Line Prio Encoder
(155-1531)IV2
16
D4
D5
D6
D7
EI
A2
A1
GND
A0
D0
D1
D2
D3
~GS
~E0
VCC
#
XXXX1HHGHXXXXHHV
11110HHGH1111HLV
XXX00LLGLXXXXLHV
XX010LLGHXXXXLHV
X0110LHGLXXXXLHV
01110LHGHXXXXLHV
11110HLGLXXX0LHV
11110HLGHXX01LHV
11110HHGLX011LHV
11110HHGH0111LHV
$7435
Hex Buffers oc
NO
14
1A
1Y
2A
2Y
3A
3Y
GND
4Y
4A
5Y
5A
6Y
6A
VCC
#
1H1H1HGH1H1H1V
0L0L0LGL0L0L0V
1H1H0LGL0L0H1V
1HL0L0GH1H1L0V
$74351
Dual Data Selectors
NO
20
~1Q
~G
A0
A1
A2
1D0
1D1
1D2
1D3
GND
D7
D6
D5
D4
2D3
2D2
2D1
2D0
~2Q
VCC
#
H1XXXXXXXGXXXXXXXXHV
L00001XXXGXXXXXXX0HV
H00000XXXGXXXXXXX1LV
L0001X1XXGXXXXXX0XHV
H0001X0XXGXXXXXX1XLV
L0010XX1XGXXXXX0XXHV
H0010XX0XGXXXXX1XXLV
L0011XXX1GXXXX0XXXHV
H0011XXX0GXXXX1XXXLV
L0100XXXXGXXX1XXXXLV
H0100XXXXGXXX0XXXXHV
L0101XXXXGXX1XXXXXLV
H0101XXXXGXX0XXXXXHV
L0110XXXXGX1XXXXXXLV
H0110XXXXGX0XXXXXXHV
L0111XXXXG1XXXXXXXLV
H0111XXXXG0XXXXXXXHV
$74352
Dual 4-to-1 Data Sel/Mux 
(155-1531)KP19
16
~1G
A1
1D3
1D2
1D1
1D0
~1Q
GND
~2Q
2D0
2D1
2D2
2D3
A0
~2G
VCC
#
1XXXXXHGHXXXXX1V
00XXX0HGH0XXX00V
00XXX1LGL1XXX00V
00XX0XHGHX0XX10V
00XX1XLGLX1XX10V
01X0XXHGHXX0X00V
01X1XXLGLXX1X00V
010XXXHGHXXX010V
011XXXLGLXXX110V
10XXXXHGL1XXX00V
$74353
Dual 4-to-1 Data Sel/Mux
(155-1531)KP17
16
1OE
A1
1D3
1D2
1D1
1D0
~1Q
GND
~2Q
2D0
2D1
2D2
2D3
A0
2OE
VCC
#
1XXXXXHGHXXXXX1V
00XXX0HGH0XXX00V
00XXX1LGL1XXX00V
00XX0XHGHX0XX10V
00XX1XLGLX1XX10V
01X0XXHGHXX0X00V
01X1XXLGLXX1X00V
010XXXHGHXXX010V
011XXXLGLXXX110V
10XXXXHGL1XXX10V
00XX0XHGLX1XX10V
$74354
8-to-1 Data Sel/Mux
NO
20
D7
D6
D5
D4
D3
D2
D1
D0
~DC
GND
~AC
A2
A1
A0
~E1
~E2
E3
~Q
Q
VCC
#
010101010G0000001LHV
010101011G0000001LHV
010101010G0001001HLV
010101011G0001001HLV
010101010G0100001LHV
010101011G0100001LHV
010101010G0101001HLV
010101011G0101001HLV
$74356
8-to-1 Data Sel/Mux tri
NO
20
D7
D6
D5
D4
D3
D2
D1
D0
CLK
GND
~AC
A2
A1
A0
~E1
~E2
E3
~Q
Q
VCC
#
010101010G0000001LHV
010101011G0000001LHV
010101010G0001001HLV
010101011G0001001HLV
010101010G0100001LHV
010101011G0100001LHV
010101010G0101001HLV
010101011G0101001HLV
$7436
4 separate logic elements OR-NOT
NO
14
1A
1B
1Y
2A
2B
2Y
GND
3Y
3A
3B
4Y
4A
4B
VCC
#
10L01LGL10H00V
01L10LGH00L01V
11L00HGL01L11V
00H01LGH00L01V
$74363
Octal D-Type Latch
NO
20
~OE
Q0
D0
D1
Q1
Q2
D2
D3
Q3
GND
LE
Q4
D4
D5
Q5
Q6
D6
D7
Q7
VCC
#
0H11HH11HG1H11HH11HV
0L00LL00LG1L00LL00LV
0L00LL00LG0L00LL00LV
0L11LL11LG0L11LL11LV
$74364
8 D-triggers triggered by the clock pulse edge
NO
20
~OE
Q0
D0
D1
Q1
Q2
D2
D3
Q3
GND
CLK
Q4
D4
D5
Q5
Q6
D6
D7
Q7
VCC
#
0L01HL01HGCH11HL01HV
0H101H10LGCH1OHH10LV
$74365
6-bit 3-state noninverting buffer/line driver 
(155-1531)LP10
16
E1
I1
O1
I2
O2
I3
O3
GND
O4
I4
O5
I5
O6
I6
E2
VCC
# 
11H1H1HGH1H1H11V
01H1H1HGH1H1H11V
01H1H1HGH1H1H10V
00L0L0LGL0L0L00V
11H1H1HGH1H1H10V
01H1H1HGH1H1H11V
10H0H0HGH0H0H00V
00H0H0HGH0H0H01V
$74366
6-bit 3-state inverting buffer/line driver 
(155-1531)LN6
16
E1
I1
O1
I2
O2
I3
O3
GND
O4
I4
O5
I5
O6
I6
E2
VCC
# 
10H0H0HGH0H0H00V
00H0H0HGH0H0H01V
11H1H1HGH1H1H11V
01H1H1HGH1H1H11V
01L1L1LGL1L1L10V
00H0H0HGH0H0H00V
$74367
2/4-bit 3-state noninverting buffer/line driver 
(155-1531)LP11
16
OEA
I1
O1A
I2
O2A
I3
O3A
GND
O4A
I4
O5B
I5
O6B
I6
OEB
VCC
#
11H1H1HGH1H1H11V
00L0L0LGL0L0L00V
01H1H1HGH1H1H10V
00L0L1HGL0L0L00V
01X0X0XGX1X0X00V
$74368
2/4-bit 3-state inverting buffer/line driver
(155-1531)LN8
16
OEA
I1
O1A
I2
O2A
I3
O3A
GND
O4A
I4
O5B
I5
O6B
I6
OEB
VCC
# 
11H1H1HGH1H1H11V
10H0H0HGH0H0H00V
00H0H0HGH0H0H00V
01L1L1LGL1L1L10V
$7437
Quad 2-input NAND gates with buffered output 
(155-1531)LA12
14
A1
B1
Y1
A2
B2
Y2
GND
Y3
A3
B3
Y4
A4
B4
VCC
# 
00H00HGH00H00V
10H10HGH10H10V
01H01HGH01H01V
11L11LGL11L11V
$74373
8-bit register of information storage, clocked by a pulse 
(155-1531)IR22
20
~OE
Q0
D0
D1
Q1
Q2
D2
D3
Q3
GND
LE
Q4
D4
D5
Q5
Q6
D6
D7
Q7
VCC
#
0L00LH10LG1H11HL00LV
0L00LL01HG0H10HL00LV
0H11HL01HG1H10LH10LV
0H11HL01HG0H10LH10LV
0L00LL00LG1L00LL00LV
0H10LH10LG1H10LH10LV
0L0H1L0H1G1L0H1L0H1V
0H1H1H1H1G1H1H1H1H1V
0H1H1H1H1G0H1H1H1H1V
0H0H0H0H0G0H0H0H0H0V
$74374
8 D-triggers triggered by the clock pulse edge 
(155-1531)IR23
20
~OE
Q0
D0
D1
Q1
Q2
D2
D3
Q3
GND
LE
Q4
D4
D5
Q5
Q6
D6
D7
Q7
VCC
#
0L00LH10LGCH11HL00LV
0L00LL01HGCH10LL00LV
0H11HL01HGCH10LH10LV
0H11HL01HGCH10LH10LV
0L00LL00LGCL00LL00LV
0H10LH10LGCH10LH10LV
0L0H1L0H1GCL0H1L0H1V
0H1H1H1H1GCH1H1H1H1V
0H1H1H1H1GCH1H1H1H1V
$74375
Dual 2-bit transparent latches with complementary outputs
NO
16
D0
~Q0
Q0
E01
Q1
~Q1
D1
GND
D2
~Q2
Q2
E23
Q3
~Q3
D3
VCC
# 
0HL1LH0G0HL1LH0V
1LH1HL1G1LH1HL1V
1LH0HL1G1LH0HL1V
0LH0HL0G0LH0HL0V
$74376
4 D-triggers triggered
NO
16
~R
1J
~1K
1Q
2Q
~2K
2J
GND
CLK
3J
~3K
3Q
4Q
~4K
4J
VCC
#
101LL10GC01LL10V
111HH11GC11HH11V
100LL00GC00LL00V
110HH01GC10HH01V
$74377
8 D-triggers triggered by the clock pulse edge 
(155-1531)IR27
20
~E
Q0
D
D1
Q1
Q2
D2
D3
Q3
GND
CLK
Q4
D4
D5
Q5
Q6
D6
D7
Q7
VCC
#
0L01HL01HGCH11HL01HV
0H101H10LGCH1OHH10LV
$74378
6-bit Register Clk enable
NO
16
~E
Q0
D0
D1
Q1
D2
Q2
GND
CLK
Q3
D3
Q4
D4
D5
Q5
VCC
#
0L00L0LGCL0L00LV
0L11L1HGCL1L11LV
1L00L0HGCL0L00LV
1H11H1HGCH1H11HV
$74379
four high-speed D-triggers
(155-1531)TM10
16
~E
Q0
~Q0
D0
D1
~Q1
Q1
GND
CLK
Q2
~Q2
D2
D3
~Q3
Q3
VCC
#
0HL10LHGCHL11LHV
0LH11HLGCLH00HLV
$7438
Quad 2-input open-collector NAND gates with buffered output 
(155-1531)LA13
14
A1
B1
Y1
A2
B2
Y2
GND
Y3
A3
B3
Y4
A4
B4
VCC
# 
00H00HGH00H00V
10H10HGH10H10V
01H01HGH01H01V
11L11LGL11L11V
$74385
four synchronous sequential adder/subtractor
(155-1531)IM7
20
CLK
1E
1S
1B
1A
2A
2B
2S
2E
GND
RES
2E
3S
3B
3A
4A
4B
4S
4E
VCC
#
CL000000LG1L00000LV
CH000000HG1H00000LV
CH010010HG1H01000HV
CL010010LG1L01000HV
CH001100HG1H00110LV
CL001100LG1H00110HV
CL011110LG1L01110LV
CH011110HG1H01110LV
CH100001HG1H10001HV
CL100001LG1L10001HV
CL110011LG1L11001LV
CH110011HG1H11001LV
CL101101LG1L10111HV
CH101101HG1H10111HV
CH111111HG1H11111LV
CL111111LG1L11111LV
$74386
Quad 2-input XOR gates
NO
14
A1
B1
Y1
Y2
A2
B2
GND
A3
B3
Y3
Y4
A4
B4
VCC
# 
00LL00G00LL00V
10HH10G10HH10V
01HH01G01HH01V
11LL11G11LL11V
$7439
4 logical elements AND-NOT
NO
14
1Y
1A
1B
2Y
2A
2B
GND
3A
3B
3Y
4A
4B
4Y
VCC
#
L11H01G11L10HV
H01L11G01H10HV
H00L11G00H01HV
L11H01G01H10HV
$74390
Dual 4-bit asynchronous decade counters 
(155-1531)IE20
16
~CP0
RST
Q0
~CP1
Q1
Q2
Q3
GND
Q3
Q2
Q1
~CP1
Q0
RST
~CP0
VCC
# 
01X0XXXGXXX0X10V
00L0LLLGLLL0L00V
C0H0LLLGLLL0H0CV
C0L0HLLGLLH0L0CV
C0H0HLLGLLH0H0CV
C0L0LHLGLHL0L0CV
C0H0LHLGLHL0H0CV
C0L0HHLGLHH0L0CV
C0H0HHLGLHH0H0CV
C0L0LLHGHLL0L0CV
C0H0LLHGHLL0H0CV
C0L0LLLGLLL0L0CV
$74393
Dual 4-bit asynchronous binary counters with reset
(155-1531)IE19
14
CP
RST
Q0
Q1
Q2
Q3
GND
Q3
Q2
Q1
Q0
RST
CP
VCC
# 
00XXXXGXXXX00V
00XXXXGXXXX00V
00XXXXGXXXX00V
11LLLLGLLLL11V
10LLLLGLLLL01V
00HLLLGLLLH00V
10HLLLGLLLH01V
00LHLLGLLHL00V
10LHLLGLLHL01V
00HHLLGLLHH00V
10HHLLGLLHH01V
00LLHLGLHLL00V
10LLHLGLHLL01V
00HLHLGLHLH00V
10HLHLGLHLH01V
$74399
Quad 2-In Mux with Store
(155-1531)KP20
16
WS
QA
A1
A2
B2
B1
QB
GND
CLK
QC
QC
C1
C2
D2
D1
QD
VCC
#
0L0XX0LGCL0XX0LV
0H1XX1HGCH1XX1HV
1LX00XLGCLX00XLV
1HX11XHGCHX11XHV
$7440
Dual 4-input NAND gates with buffered output 
(155-1531)LA6
14
A1
B1
NC
C1
D1
Y1
GND
Y2
A2
B2
NC
C2
D2
VCC
# 
00000HGH00000V
10000HGH10000V
01000HGH01000V
11000HGH11000V
00010HGH00010V
10010HGH10010V
01010HGH01010V
11010HGH11010V
11111LGL11111V
$7441
Decoder the standard 4-bit binary code
NO
16
Q8
Q9
Q
D
VCC
B
C
Q2
Q3
Q7
Q6
G
Q4
Q5
Q1
Q0
#
HH00V00HHHHGHHHL
HH10V00HHHHGHHLH
HH00V10LHHHGHHHH
HH10V10LLHHGHHHH
HH00V01LLHHGLHHH
HH10V01LLHHGHLHH
HH00V11LHHLGHHHH
HH10V11LHLHGHHHH
LH01V00LHHHGHHHH
HL11V00LHHHGHHHH
LH01V10LHHHGHHHH
HL11V10HLHHGHHHH
HH01V01HHHHGHHHH
HH11V01HHHHGHHHH
HH01V11HHHLGHHHH
HH11V11HHLHGHHHH
$7442
1-of-10 inverting decoder/demultiplexer
(155-1531)ID6
16
Y0
Y1
Y2
Y3
Y4
Y5
Y6
GND
Y7
Y8
Y9
A3
A2
A1
A0
VCC
# 
LHHHHHHGHHH0000V
HLHHHHHGHHH0001V
HHLHHHHGHHH0010V
HHHLHHHGHHH0011V
HHHHLHHGHHH0100V
HHHHHLHGHHH0101V
HHHHHHLGHHH0110V
HHHHHHHGLHH0111V
HHHHHHHGHLH1000V
HHHHHHHGHHL1001V
$74425
Quad Bus Buffers invert
NO
14
~1C
1A
1Y
~2C
2A
2Y
GND
3Y
3A
~3C
4Y
4A
~4C
VCC
#
10L10LGL01L01V
11H11HGH11H11V
0XH0XHGHX0HX0V
10L11HGHX0L01V
00L00LGL00L00V
01H01HGH10H10V
1XH1XHGHX1HX1V
00L10HGH10L00V
$74426
Quad Bus Buffers
NO
14
1C
1A
1Y
2C
2A
2Y
GND
3Y
3A
3C
4Y
4A
4C
VCC
#
10L10LGH11L01V
11H11HGL01H11V
10L11HGH11L01V
$7443
converts 4-bit code with excess
NO
16
Q0
Q1
Q2
Q3
Q4
Q5
Q6
GND
Q7
Q8
Q9
D
C
B
A
VCC
#
LHHHHHHGHHH0011V
HLHHHHHGHHH0110V
HHLHHHHGHHH0101V
HHHLHHHGHHH0100V
HHHHLHHGHHH0111V
HHHHHLHGHHH1010V
HHHHHHLGHHH1001V
HHHHHHHGLHH1000V
HHHHHHHGHLH1011V
HHHHHHHGHHL1110V
HHHHHHHGHHH1101V
HHHHHHHGHHH1100V
HHHHHHHGHHH1111V
HHHHHHHGHHH1010V
HHHHHHHGHHH1001V
HHHHHHHGHHH1000V
$74436
6 inverting buffer shapers with 2 capacitive loads
NO
16
~G1
A0
~Y0
A1
~Y1
A2
~Y2
GND
~Y3
A3
~Y4
A4
~Y5
A5
~G2
VCC
#
00H0H0HGH0H0H00V
01L1L1LGL1L1L10V
11H1H1HGH1H1H11V
10H0H0HGH0H0H01V
$74437
6 inverting buffer shapers
NO
16
~G1
A0
~Y0
A1
~Y1
A2
~Y2
GND
~Y3
A3
~Y4
A4
~Y5
A5
~G2
VCC
#
00H0H0HGH0H0H00V
01L1L1LGL1L1L10V
11H1H1HGH1H1H11V
10H0H0HGH0H0H01V
$7444
converts 4-bit code Grey with excess
NO
16
Q0
Q1
Q2
Q3
Q4
Q5
Q6
GND
Q7
Q8
Q9
D
C
B
A
VCC
#
LHHHHHHGHHH0010V
HLHHHHHGHHH0110V
HHLHHHHGHHH0111V
HHHLHHHGHHH0101V
HHHHLHHGHHH0100V
HHHHHLHGHHH1100V
HHHHHHLGHHH1101V
HHHHHHHGLHH1111V
HHHHHHHGHLH1110V
HHHHHHHGHHL1010V
HHHHHHHGHHH1011V
HHHHHHHGHHH1001V
HHHHHHHGHHH1000V
HHHHHHHGHHH0000V
HHHHHHHGHHH0001V
HHHHHHHGHHH0011V
$74440
data transfer between three 4-bit data buses
NO
20
~CS
B1
C1
C2
B2
B3
C3
C4
B4
GND
S0
S1
A4
A3
A2
A1
~GA
~GB
~GC
VCC
#
0HHHHLLLLG000011000V
00LL01HH1G10HHLL000V
0L00LH11HG01HHLL000V
$74441
data transfer between three 4-bit data buses invert
NO
20
~CS
B1
C1
C2
B2
B3
C3
C4
B4
GND
S0
S1
A4
A3
A2
A1
~GA
~GB
~GC
VCC
#
0HHHHLLLLG001100000V
01LL10HH0G10HHLL000V
0L11LH00HG01HHLL000V
$74442
data transfer between three 4-bit data buses
NO
20
~CS
B1
C1
C2
B2
B3
C3
C4
B4
GND
S0
S1
A4
A3
A2
A1
~GA
~GB
~GC
VCC
#
0HHHHLLLLG000011000V
00LL01HH1G10HHLL000V
0L00LH11HG01HHLL000V
$74443
data transfer between three 4-bit data buses invert
NO
20
~CS
B1
C1
C2
B2
B3
C3
C4
B4
GND
S0
S1
A4
A3
A2
A1
~GA
~GB
~GC
VCC
#
0HHHHLLLLG001100000V
01LL10HH0G10HHLL000V
0L11LH00HG01HHLL000V
$74444
data transfer between three 4-bit data buses
NO
20
~CS
B1
C1
C2
B2
B3
C3
C4
B4
GND
S0
S1
A4
A3
A2
A1
~GA
~GB
~GC
VCC
#
0HHHHLLLLG000011000V
00LL01HH1G10HHLL000V
0L00LH11HG01HHLL000V
$74445
BCD to Decimal Driver
NO
16
Q0
Q1
Q2
Q3
Q4
Q5
Q6
GND
Q7
Q8
Q9
D
C
B
A
VCC
#
LHHHHHHGHHH0000V
HLHHHHHGHHH0001V
HHLHHHHGHHH0010V
HHHLHHHGHHH0011V
HHHHLHHGHHH0100V
HHHHHLHGHHH0101V
HHHHHHLGHHH0110V
HHHHHHHGLHH0111V
HHHHHHHGHLH1000V
HHHHHHHGHHL1001V
HHHHHHHGHHH1010V
HHHHHHHGHHH1011V
HHHHHHHGHHH1100V
HHHHHHHGHHH1101V
HHHHHHHGHHH1110V
HHHHHHHGHHH1111V
$74446
data transfer between three 4-bit data buses
NO
16
~BA
A1
DR2
A2
A3
DR3
A4
GND
B4
DR4
B3
B2
DR1
B1
~AB
VCC
#
1010111GH1HL1L0V
0L0LH0HG1010001V
$74448
data transfer between three 4-bit data buses invert
NO
20
~CS
B1
C1
C2
B2
B3
C3
C4
B4
GND
S0
S1
A4
A3
A2
A1
~GA
~GB
~GC
VCC
#
0HHHHLLLLG001100000V
01LL10HH0G10HHLL000V
0L11LH00HG01HHLL000V
$7445
decodes a standard 4-bit binary-decimal code 
155ID24
16
Q0
Q1
Q2
Q3
Q4
Q5
Q6
GND
Q7
Q8
Q9
D
C
B
A
VCC
#
LHHHHHHGHHH0000V
HLHHHHHGHHH0001V
HHLHHHHGHHH0010V
HHHLHHHGHHH0011V
HHHHLHHGHHH0100V
HHHHHLHGHHH0101V
HHHHHHLGHHH0110V
HHHHHHHGLHH0111V
HHHHHHHGHLH1000V
HHHHHHHGHHL1001V
HHHHHHHGHHH1010V
HHHHHHHGHHH1011V
HHHHHHHGHHH1100V
HHHHHHHGHHH1101V
HHHHHHHGHHH1110V
HHHHHHHGHHH1111V 
$7446
Open-collector BCD to 7-segment LED driver
NO 
16
A2
A3
~LT
~BI
~RBI
A4
A1
GND
e
d
c
b
a
g
f
VCC
# 
001H100GLLLLLHLV
001H001GHHLLHHHV
101H100GLLHLLLHV
101H001GHLLLLLHV
011H100GHHLLHLLV
011H001GHLLHLLLV
111H100GLLLHHLLV
111H001GHHLLLHHV
001H110GLLLLLLLV
001H011GHHLLLLLV
$74465
Octal Buffer
(155-1531)AP14
20
~E1
1A
1Y
2A
2Y
3A
3Y
4A
4Y
GND
5Y
5A
6Y
6A
7Y
7A
8Y
8A
~E2
VCC
#
01H1L0H1HGH1H1L0H10V
00L0H1L0LGL0L0H1L00V
1XHXHXHXHGHXHXHXHX1V
$74466
Octal Buffer Inverted
(155-1531)AP15
20
~E1
1A
~Y1
2A
~2Y
3A
~3Y
4A
~4Y
GND
~5Y
5A
~6Y
6Y
~7Y
7A
~8Y
8A
~E2
VCC
#
00H0H0H0HGH0H0H0H00V
01L1L1L1LGL1L1L1L10V
1XHXHXHXHGHXHXHXHX1V
$74467
Octal Buffer
NO
20
~E1
1A
Y1
2A
2Y
3A
3Y
4A
4Y
GND
5Y
5A
6Y
6Y
7Y
7A
8Y
8A
~E2
VCC
#
01H1H1H1HGHXHXHXHX1V
00L0L0L0LGH1H1H1H10V
1XHXHXHXHGL0L0L0L00V
$74468
Octal Buffers Inverted
NO
20
~E1
1A
~Y1
2A
~2Y
3A
~3Y
4A
~4Y
GND
~5Y
5A
~6Y
6Y
~7Y
7A
~8Y
8A
~E2
VCC
#
01L1L1L1LGHXHXHXHX1V
00H0H0H0HGL1L1L1L10V
1XHXHXHXHGH0H0H0H00V
$7447
Open-collector BCD to 7-segment decoder/common-anode LED driver
NO
16 
A2
A3
~LT
~BI
~RBI
A4
A1
GND
e
d
c
b
a
g
f
VCC
#
001H100GLLLLLHLV
001H001GHHLLHHHV
101H100GLLHLLLHV
101H001GHLLLLLHV
011H100GHHLLHLLV
011H001GHLLHLLLV
111H100GLLLHHLLV
111H001GHHLLLHHV
001H110GLLLLLLLV
001H011GHHLLLLLV
$7448
decodes the input binary-decimal code into control signals for vdi
NO
16
B
C
~LT
RBO
RBI
D
A
GND
E
D
C
B
A
G
F
VCC
#
AAAAAAAAEDCBAGF
001X000G1111101V
001X001G0011000V
101X000G0111110V
101X001G0111110V
011X000G0011011V
011X001G0110111V
111X000G1110111V
111X001G0011100V
001X010G1111111V
001X011G0111111V
101X010G1100010V
101X011G0110010V
011X010G0001011V
011X011G0100111V
111X010G1100011V
111X011G0000000V
$7449
BCD to 7-seg Driver oc
NO
14
B
C
~BI
D
A
E
GND
D
C
B
A
G
F
VCC
#
00100HGHHHHLHV
00101LGLHHLLLV
10100HGHLHHHLV
10101LGHHHHHLV
01100LGLHHLHHV
01101LGHHLHHHV
11100HGHHLLHHV
11101LGLHHHLLV
00110HGHHHHHHV
00111LGLHHHHHV
10110HGHLLLHLV
10111LGHHLLHLV
01110LGLLHLHHV
01111LGHLLHHHV
11110HGHLLLHHV
11111LGLLLLLLV
XX0XXLGLLLLLLV
$74490
Dual 4bit Dec Counter
NO
16
1CL
1R
1QA
1S9
1QB
1QC
1QD
GND
2QD
2QC
2QB
2S9
2QA
2R
2CL
VCC
#
C1L0LLLGHLL1H0CV
C0H1LLHGLLL0L1CV
C0L0LLLGLLL0H0CV
C0H0LLLGLLH0L0CV
C0L0HLLGLLH0H0CV
C0H0HLLGLHL0L0CV
C0L0LHLGLHL0H0CV
C0H0LHLGLHH0L0CV
C0L0HHLGLHH0H0CV
C0H0HHLGHLL0L0CV
C0L0LLHGHLL0H0CV
C0H0LLHGLLL0L0CV
$7450 
Dual 2-Wide 2-Input AND/OR Invert Gate 
(155-1531)LR1
14
A1
A2
B2
C2
D2
Y2
GND
Y1
C1
D1
X1
~X1
B1
VCC
# 
00000HGH00010V
11111LGL11011V
11010HGH10010V
10011LGH00011V
$74502
8-bit register
NO
16
~QD
~CC
Q0
Q1
Q2
Q3
D
GND
CLK
~S
Q4
Q5
Q6
Q7
~Q7
VCC
#
X0HHHH0GC1HHHLHV
L1HHHH1GC1HHLHLV
H0HHHH0GC1HLLHLV
L1HHHH1GC1LHLHLV
H0HHHL0GC1LHLHLV
L1HHLL1GC1LHLHLV
H0HLLH0GC1LHLHLV
L1HLLH1GC1LHLHLV
H0LHLH0GC1LHLHLV
X0LHLH1GC1LHLHLV
$7451
2-wide 2-input and 2-wide 3-input AND-NOR gates 
(155-1531)LR11
14
A1
A2
B2
C2
D2
Y2
GND
Y3
C3
B3
A3
C1
B1
VCC
# 
10000HGL11001V
01000HGH01001V
10100HGH10000V
01100LGH00000V
00010HGH10000V
00001HGL11000V
00011LGH01000V
10110HGH00000V
11001HGL00001V
01111LGH00001V
00000HGH00000V
10000HGL00011V
01000HGH01011V
10100HGH10000V
01100LGH00000V
00010HGH10000V
00001HGL11100V
00011LGH01000V
10110HGH00000V
11001HGL01011V
01111LGH00001V
11111LGL11111V
00000HGH00000V
01000HGH10000V
00100HGH01000V
01100LGL11000V
00010HGH00001V
01010HGH10001V
00110HGH01001V
01110LGL11001V
10001HGH00000V
11001HGH10000V
10101HGH01000V
11101LGL11000V
$74518
8bit Identity Comp
NO
20
~EN
A0
B0
A1
B1
A2
B2
A3
B3
GND
A4
B4
A5
B5
A6
B6
A7
B7
A=B
VCC
#
010101010G10101010LV
011111111G11111111HV
011101010G01010101LV
001010101G01010101LV
100000000G00000000LV
110101010G10101010LV
$74519
8bit Identity Comp inv
NO
20
~EN
A0
B0
A1
B1
A2
B2
A3
B3
GND
A4
B4
A5
B5
A6
B6
A7
B7
A=B
VCC
#
010101010G10101010LV
011111111G11111111HV
011101010G10101010LV
001010101G01010101LV
100000000G00000000LV
110101010G10101010LV
$7452
contains 3 two-input logic elements And
NO
14
A
B
C
D
E
NC
GND
Q
N
I
H
G
F
VCC
#
11000XGHX0000V
00111XGHX0000V
00000XGHX0011V
00000XGHX1100V
10110XG0X0000V
01010XG0X0000V
$74520
8bit Identity Comp inv
NO
20
~EN
A0
B0
A1
B1
A2
B2
A3
B3
GND
A4
B4
A5
B5
A6
B6
A7
B7
A=B
VCC
#
010101010G10101010HV
011111111G11111111LV
011101010G10101010HV
001010101G01010101HV
100000000G00000000HV
110101010G10101010HV
$74521
8bit Identity Comp inv
NO
20
~IAB
A0
B0
A1
B1
A2
B2
A3
B3
GND
A4
B4
A5
B5
A6
B6
A7
B7
~OAB
VCC
#
010101010G10101010HV
011111111G11111111LV
011101010G10101010HV
001010101G01010101HV
100000000G00000000HV
110101010G10101010HV
$74522
8bit Identity Comp inv
NO
20
~IAB
A0
B0
A1
B1
A2
B2
A3
B3
GND
A4
B4
A5
B5
A6
B6
A7
B7
~OAB
VCC
#
010101010G10101010HV
011111111G11111111LV
011010101G10101010HV
001010101G01010101HV
100000000G00000000HV
110101010G10101010HV
$7453
logic element 4 OR NOT with expansion inputs 
(155-1531)155LR3
14
A
C
D
E
F
G
GND
Q
H
I
N
~N
B
VCC
#
100000GL00XX1V
011000GL00XX0V
000110GL00XX0V
000001GL11XX0V
001000GH10XX0V
010000GH01XX0V
$74533
Octal Inverting Latch
(155-1531)IR40
20
~OE
~Q0
D0
D1
~Q1
~Q2
D2
D3
~Q3
GND
LE
~Q4
D4
D5
~Q5
~Q6
D6
D7
~Q7
VCC
#
0H00HH00HG1H00HH00HV
0L11LL11LG1L11LL11LV
$74534
Octal Inverting Register 
(155-1531)IR41
20
~OE
~Q0
D0
D1
~Q1
~Q2
D2
D3
~Q3
GND
CLK
~Q4
D4
D5
~Q5
~Q6
D6
D7
~Q7
VCC
#
0H00HH00HGCH00HH00HV
0L11LL11LGCL11LL11LV
0L11LL11LG0L11LL11LV
0L00LL00LG0L00LL00LV
$74537
decoder/demultiplexer with 3 input and 8 outputs
(155-1531)ID22
20
Q2
Q1
Q0
OE1
OE2
A0
A1
Q5
Q6
GND
Q7
AL
G1
G2
~G3
~G4
A2
Q4
Q3
VCC
#
LLH0000LLGL011000LLV
LHL0010LLGL011000LLV
HLL0001LLGL011000LLV
LLL0011LLGL011000LHV
LLL0000LLGL011001HLV
LLL0010HLGL011001LLV
LLL0001LHGL011001LLV
LLL0011LLGH011001LLV
$74538
decoder/demultiplexer with 3 input and 8 outputs
NO
20
Q2
Q1
Q0
OE1
OE2
A0
A1
Q5
Q6
GND
Q7
AL
G1
G2
~G3
~G4
A2
Q4
Q3
VCC
#
LLH0000LLGL011000LLV
LHL0010LLGL011000LLV
HLL0001LLGL011000LLV
LLL0011LLGL011000LHV
LLL0000LLGL011001HLV
LLL0010HLGL011001LLV
LLL0001LHGL011001LLV
LLL0011LLGH011001LLV
$74539
two separate decoders with one data input
NO
20
1Q2
1Q1
1Q0
1AL
1OE
2A0
2A1
2Q3
2Q2
GND
2Q1
2Q0
2AL
2OE
~2G
~1G
1A0
1A1
1Q3
VCC
#
LLH0000LLGLH000000LV
LHL0011LLGHL000010LV
HLL0000LHGLL000001LV
LLL0011HLGLL000011HV
HHL1000HHGHL100000HV
HLH1011HHGLH100010HV
LHH1000HLGHH100001HV
HHH1011LHGHH100011LV
$7454
logic element OR-NOT with four inputs
(155-1531)LR13
14
A
C
D
E
F
NC
GND
Q
G
H
NC
NC
B
VCC
#
10000XGL00XX1V
01100XGL00XX0V
00011XGL00XX0V
00000XGL11XX0V
10101XGH01XX0V
01010XGH10XX1V
$74540
Octal Schmitt Inverter 
(155-1531)AP12
20
~G1
D0
D1
D2
D3
D4
D5
D6
D7
GND
~Q7
~Q6
~Q5
~Q4
~Q3
~Q2
~Q1
~Q0
~G2
VCC
#
000000000GHHHHHHHH0V
001010101GLHLHLHLH0V
$74541
Octal Schmitt Buffer
(155-1531)AP13
20
~OE1
A0
A1
A2
A3
A4
A5
A6
A7
GND
Y7
Y6
Y5
Y4
Y3
Y2
Y1
Y0
~OE2
VCC
#
000000000GLLLLLLLL0V
010101010GLHLHLHLH0V
011001100GLLHHLLHH0V
011110000GLLLLHHHH0V
000001111GHHHHLLLL0V
000110011GHHLLHHLL0V
000001111GHHHHLLLL0V
011111111GHHHHHHHH0V
111111111GHHHHHHHH0V
011111111GHHHHHHHH1V
111111111GHHHHHHHH1V
000000000GLLLLLLLL0V
010000000GLLLLLLLH0V
001000000GLLLLLLHL0V
000100000GLLLLLHLL0V
000010000GLLLLHLLL0V
000001000GLLLHLLLL0V
000000100GLLHLLLLL0V
000000010GLHLLLLLL0V
000000001GHLLLLLLL0V
$74545
8 non-inverting bidirectional bus buffers with outputs
NO
20
A0
A1
A2
A3
A4
A5
A6
A7
~OE
GND
T/R
B7
B6
B5
B4
B3
B3
B1
B0
VCC
#
010101010G1HLHLHLHLV
LHLHLHLH0G010101010V
001100110G1HHLLHHLLV
HHHHLLLL0G000001111V
$74547
decoder demultiplexer 3-8 with buffer register
NO
20
~Q2
~Q1
ACK
~WR
~RD
A0
A1
~Q5
~Q6
GND
~Q7
~Q0
E3
E2
~E1
LE
A2
~Q4
~Q3
VCC
#
HHH0000HHGHL10110HHV
HLH0100HHGHH10111HHV
LHH1001HHGHH00110HHV
HHH1101HHGHH11011HLV
HHL1110HHGHH11010LHV
HHL0010LHGHH11011HHV
HHL0011HLGHH11010HHV
HHL0011HHGLH11011HHV
$74548
decoder demultiplexer 3-8 with buffer register
NO
20
~Q2
~Q1
ACK
~WR
~RD
A0
A1
~Q5
~Q6
GND
~Q7
~Q0
E3
E2
~E1
LE
A2
~Q4
~Q3
VCC
#
LLL0000LLGLH10110LLV
LHL0100LLGLL10111LLV
HLL1001LLGLL00110LLV
LLL1101LLGLL11011LHV
LLH1110LLGLL11010HLV
LLH0010HLGLL11011LLV
LLH0011LHGLL11010LLV
LLH0011LLGHL11011LLV
$7455
2-wide 4-input AND-NOR gate 
(155-1531)LR4
14
A1
B1
C1
D1
NC
NC
GND
Y
NC
D2
C2
B2
A2
VCC
# 
111100GL10000V
000000GL11111V
100000GH11011V
010000GH10011V
110000GH11101V
001000GH10101V
101000GH11001V
011000GH10001V
111000GH11110V
000100GH10110V
$74563
8-bit D-type Inv Latch
NO
20
~OE
D0
D1
D2
D3
D4
D5
D6
D7
GND
CLK
~Q7
~Q6
~Q5
~Q4
~Q3
~Q2
~Q1
~Q0
VCC
#
000000000G1HHHHHHHHV
001010101G1LHLHLHLHV
001010101G0LHLHLHLHV
010101010G0LHLHLHLHV
$74564
8-bit D-type Inv Register
NO
20
~OE
D0
D1
D2
D3
D4
D5
D6
D7
GND
CLK
~Q7
~Q6
~Q5
~Q4
~Q3
~Q2
~Q1
~Q0
VCC
#
000000000GCHHHHHHHHV
010101010GCHLHLHLHLV
010101010G0HLHLHLHLV
000000000G0HLHLHLHLV
$74573
8-bit register of information storage, clocked by a pulse 
(155-1531)IR33
20
~OE
D0
D1
D2
D3
D4
D5
D6
D7
GND
LE
Q7
Q6
Q5
Q4
Q3
Q2
Q1
Q0
VCC
#
001010101G1HLHLHLHLV
001010101G0HLHLHLHLV
010101010G1LHLHLHLHV
010101010G0LHLHLHLHV
000000000G1LLLLLLLLV
001010101G1HLHLHLHLV
010101010G1LHLHLHLHV
011111111G1HHHHHHHHV
011111111G0HHHHHHHHV
000000000G0HHHHHHHHV
$74574
8-bit register of information storage, clocked by a pulse
(155-1531)IR37
20
~OE
D0
D1
D2
D3
D4
D5
D6
D7
GND
LE
Q7
Q6
Q5
Q4
Q3
Q2
Q1
Q0
VCC
#
001010101G1HLHLHLHLV
001010101G0HLHLHLHLV
010101010G1LHLHLHLHV
010101010G0LHLHLHLHV
$74576
Octal Inverted D Flip-Flop inv
NO
20
~OE
D0
D1
D2
D3
D4
D5
D6
D7
GND
CLK
~Q7
~Q6
~Q5
~Q4
~Q3
~Q2
~Q1
~Q0
VCC
#
011111111GCLLLLLLLLV
001010101GCLHLHLHLHV
010101010GCHLHLHLHLV
$7458
2-wide 2-input and 2-wide 3-input AND-OR gates
NO
14
A4
A1
B1
A2
B2
Q1
GND
Q2
A3
B3
C3
C4
B4
VCC
# 
11111HGH11111V
11100HGH00011V
00000LGL00000V
$74580
Octal Inverted D Latch
NO
20
~OE
D0
D1
D2
D3
D4
D5
D6
D7
GND
LE
~Q7
~Q6
~Q5
~Q4
~Q3
~Q2
~Q1
~Q0
VCC
#
011111111G1LLLLLLLLV
000000000G1HHHHHHHHV
0XXXXXXXXG0LLLLLLLLV
1XXXXXXXXGXHHHHHHHHV
$74588
8-bit 3-state parallel-in serial-out buffers
NO
20
A0
A1
A2
A3
A4
A5
A6
A7
~OE
GND
TR
B7
B6
B5
B4
B3
B2
B1
B0
VCC
#
000011110G1HHHHLLLLV
HHHHLLLL0G000001111V
010101010G1HLHLHLHLV
$74589
8-bit 3-state parallel-in serial-out shift register with input registers
NO
16 
B
C
D
E
G
H
GND
QS
~OE
SCK
RCK
~SLD
SER
A
VCC
#
1010101GX10C110V
1010101GH100010V
1010101GH100110V
1010101GL1C0110V
1010101GH1C0110V
1010101GL1C0100V
1010101GH1C0100V
$74590
8-bit Bin Counter/Register
NO
16
Q1
Q2
Q3
Q4
Q5
Q6
Q7
GND
RCO
CLR
CCK
KEN
RCK
~OE
Q0
VCC
#
LLLLLLLGH0C0C0LV
LLLLLLLGH1C0C0HV
HLLLLLLGH1C0C0LV
$74591
8-bit Bin Counter/Register
NO
16
Q1
Q2
Q3
Q4
Q5
Q6
Q7
GND
RCO
CLR
CCK
KEN
RCK
~OE
Q0
VCC
#
HHHHHHHGL0C0C0HV
HHHHHHHGL1C0C0LV
LHHHHHHGL1C0C0HV
$74595
8-bit 3-state serial-in parallel-out shift register
NO
16
Q2
Q3
Q4
Q5
Q6
Q7
Q8
GND
QS
~SCL
SCK
RCK
~G
SER
Q1
VCC
# 
XXXXXXXGX00000XV
LLLLLLLGL10000LV
LLLLLLLGL1C001LV
LLLLLLLGL1C001LV
LLLLLLLGL1C001LV
LLLLLLLGL1C001LV
HHHLLLLGL10C01HV
$74596
8-bit 3-state serial-in parallel-out shift register
NO
16
Q2
Q3
Q4
Q5
Q6
Q7
Q8
GND
QS
~SCL
SCK
RCK
~G
SER
Q1
VCC
# 
XXXXXXXGX00000XV
HHHHHHHGH10000HV
HHHHHHHGH1C001HV
HHHHHHHGH1C001HV
HHHHHHHGH1C001HV
HHHHHHHGH1C001HV
LLLHHHHGH10C01LV
$74597
8-bit parallel-in serial-out shift register
NO
16 
B
C
D
E
G
H
GND
QS
~OE
SCK
RCK
~SLD
SER
A
VCC
#
1010101GX00C110V
1010101GL10C010V
1010101GL10C010V
1010101GH1C0110V
1010101GL1C0110V
$7460
Dual 4-Input Expander 
155LD1
14
A1
B1
C1
A2
B2
C2
GND
D2
~X2
X2
X1
~X1
D1
VCC
# 
111111G1LHHL1V
101010G1HLLH0V
010101G0HLLH1V
000000G0HLLH0V
$7461
Three expanders three entries
NO
14 
A1
B1
C1
A2
B2
C2
GND
Y2
Y1
Y3
A3
B3
C3
VCC
#
111111GHHH111V
101010GLLL101V
010101GLLL010V
000000GLLL000V
111000GLHL000V
000111GHLL000V
000000GLLH111V
$7462
Expanders 3-2-2-3-entries
NO
14
A
B
C
D
E
~X
GND
X
F
G
H
I
J
VCC
# 
11111LGH11111V
00000HGL00000V
11000LGH00000V
00111LGH00000V
00000LGH11100V
00000LGH00011V
10101HGL10101V
01010HGL01010V
$74620
Octal Bus Transceiver
NO
20
GAB
A0
A1
A2
A3
A4
A5
A6
A7
GND
B7
B6
B5
B4
B3
B2
B1
B0
GBA
VCC
#
100110011GLLHHLLHHXV
101010101GLHLHLHLHXV
110010010GHLHHLHHLXV
111101100GHHLLHLLLXV
110101010GHLHLHLHLXV
0HHHHHHHHG010101011V
0LLHLLHLLG110110110V
0HHLHHLHHG001001000V
0HLHLHLHLG101010100V
$74621
Octal Bus Transceiver
NO
20
GAB
A0
A1
A2
A3
A4
A5
A6
A7
GND
B7
B6
B5
B4
B3
B2
B1
B0
GBA
VCC
#
100110011GHHLLHHLLXV
101010101GHLHLHLHLXV
110010010GLHLLHLLHXV
111101100GLLHHLHHHXV
110101010GLHLHLHLHXV
0LLLLLLLLG010101011V
0LLHLLHLLG001001000V
0HHLHHLHHG110110110V
0HLHLHLHLG010101010V
$74622
Octal Bus Transceiver
NO
20
GAB
A0
A1
A2
A3
A4
A5
A6
A7
GND
B7
B6
B5
B4
B3
B2
B1
B0
GBA
VCC
#
101010101GLHLHLHLHXV
110010010GHLHHLHHLXV
101101101GLHLLHLLHXV
010101010GHHHHHHHHXV
0HHHHHHHHG101010101V
0HLHLHLHLG101010100V
0LHHLHHLHG010010010V
0HLHLLLHLG101110100V
$74623
Octal Bus Transceiver
NO
20
GAB
A0
A1
A2
A3
A4
A5
A6
A7
GND
B7
B6
B5
B4
B3
B2
B1
B0
GBA
VCC
#
100110011GHHLLHHLLXV
101010101GHLHLHLHLXV
110010010GLHLLHLLHXV
111101100GLLHHLHHHXV
110101010GLHLHLHLHXV
0LLLLLLLLG010101011V
0LLHLLHLLG001001000V
0HHLHHLHHG110110110V
0HLHLHLHLG010101010V
$7463
6 separate current converters
NO
14
1A
1Y
2Y
2A
3A
3Y
GND
4Y
4A
5A
5Y
6Y
6A
VCC
#
0LH1OLGL01HL0V
1HL01HGH10LL0V
0LH10LGL00LH1V
$74638
Octal Bus Transceiver inv
NO
20
DIR
A0
A1
A2
A3
A4
A5
A6
A7
GND
B7
B6
B5
B4
B3
B2
B1
B0
~E
VCC
#
0HHHHHHHHG000000000V
0LLLLLLLLG111111110V
0HLHLHLHLG101010100V
100000000GHHHHHHHH0V
111111111GLLLLLLLL0V
110101010GHLHLHLHL0V
$74639
Octal Bus Transceiver
NO
20
DIR
A0
A1
A2
A3
A4
A5
A6
A7
GND
B7
B6
B5
B4
B3
B2
B1
B0
~E
VCC
#
0LLLLLLLLG000000000V
0HHHHHHHHG111111110V
0LHLHLHLHG101010100V
100000000GLLLLLLLL0V
111111111GHHHHHHHH0V
110101010GLHLHLHLH0V
$7464
logic element OR-NOT with four inputs
(155-1531)LR9
14
A
E
F
G
H
I
GND
Q
J
K
B
C
D
VCC
#
100000GL00111V
011000GL00000V
000111GL00000V
000000GL11000V
010011GH01010V
001101GH10010V
$74640
OCTAL Bus Transceivers inv 
(155-1531)AP9
20
DIR
A0
A1
A2
A3
A4
A5
A6
A7
GND
B7
B6
B5
B4
B3
B2
B1
B0
~E
VCC
#
0HHHHHHHHG000000000V
0LLLLLLLLG111111110V
0HLHLHLHLG101010100V
100000000GHHHHHHHH0V
111111111GLLLLLLLL0V
110101010GHLHLHLHL0V
$74641
Octal Bus Transceiver
(155-1531)AP7
20
DIR
A0
A1
A2
A3
A4
A5
A6
A7
GND
B7
B6
B5
B4
B3
B2
B1
B0
~E
VCC
#
0LLLLLLLLG000000000V
0HHHHHHHHG111111110V
0LHLHLHLHG101010100V
100000000GLLLLLLLL0V
111111111GHHHHHHHH0V
110101010GLHLHLHLH0V
$74642
Octal Bus Transceiver inv
NO
20
DIR
A0
A1
A2
A3
A4
A5
A6
A7
GND
B7
B6
B5
B4
B3
B2
B1
B0
~E
VCC
#
110101001GLHHLHLHL0V
101001011GLLHLHHLH0V
110110100GHHLHLLHL0V
101010011GHHHHHHHH1V
0HHHHHHHHG101000101V
0LHLHLLHHG001101010V
0HLLHHLLHG011001100V
0HLHLLHLLG110110100V
$74643
Octal Bus Transceiver mix
(155-1531)AP16
20
DIR
A0
A1
A2
A3
A4
A5
A6
A7
GND
B7
B6
B5
B4
B3
B2
B1
B0
~E
VCC
#
0HHHHHHHHG111111110V
0LHLHLHLHG101010100V
101010101GLHLHLHLH0V
110101010GHLHLHLHL0V
$74644
Octal Bus Transceivers inv
NO
20
DIR
A0
A1
A2
A3
A4
A5
A6
A7
GND
B7
B6
B5
B4
B3
B2
B1
B0
~E
VCC
#
0HHHHHHHHG111111110V
0LHLHLHLHG101010100V
101010101GLHLHLHLH0V
110101010GHLHLHLHL0V
$74645
Octal Bus Transceivers
(155-1531)AP8
20
DIR
A0
A1
A2
A3
A4
A5
A6
A7
GND
B7
B6
B5
B4
B3
B2
B1
B0
~E
VCC
#
0LLLLLLLLG000000000V
0HHHHHHHHG111111111V
100000000GLLLLLLLL0V
111111111GHHHHHHHH0V
$7465
Porta AND-OR-NOT de 4-2 Entries open collector
(155-1531)LR10
14
K
A
B
C
D
E
GND
Y
F
G
H
I
J
VCC
# 
000000GH00000V
010101GH10101V
101010GH01010V
111111GL11111V
011000GL00000V
000111GL00000V
000000GL11100V
100000GL00011V
$74670
16-bit Registers 
(155-1531)IR26 
16
D2
D3
D4
RB
RA
Q4
Q3
GND
Q2
Q1
GR
GW
WB
WA
D1
VCC
#
110XXHHGHH10000V
110XXHHGHH11010V
111XXHHGHH10010V
111XXHHGHH11100V
100XXHHGHH10101V
100XXHHGHH11111V
010XXHHGHH10110V
010XXHHGHH11110V
XXX00LHGHL01XXXV
XXX01HHGHL01XXXV
XXX10LLGHH01XXXV
XXX11LHGLL01XXXV
XXX00LHGHL01XXXV
XXXXXHHGHH11XXXV
$7468
2 asynchronous decimal counters
NO
16
1CL
1QB
1QD
1R
2QC
NC
2QA
GND
2CL
2QB
2R
2QD
1QC
1QA
1C2
VCC
#
1LL1LXLG1L1LLLXV
CLL1LXLGCL1LLLXV
CLL1LXHGCL1LLHXV
CHL1LXLGCH1LLLXV
CHL1LXHGCH1LLHXV
CLL1HXLGCL1LHLXV
CLH1LXLGCL1HLHXV
CLH1LXHGCL1HLLXV
CHH1LXLGCH1HLHXV
CHH1LXHGCH1HLLXV
CLH1HXLGCL1HHHXV
$74688
8bit Magnitude Comparator
NO
20
~EN
P0
Q0
P1
Q1
P2
Q2
P3
Q3
GND
P4
Q4
P5
Q5
P6
Q6
P7
Q7
~P=Q
VCC
#
011011101G11011101HV
001010101G01010101HV
010101011G10101010HV
000000000G00000000LV
011111111G11111111LV
000110011G00110011LV
011001100G11001100LV
$74689
8bit Magnitude Comparator
NO
20
~EN
P0
Q0
P1
Q1
P2
Q2
P3
Q3
GND
P4
Q4
P5
Q5
P6
Q6
P7
Q7
~P=Q
VCC
#
000000000G00000000LV
011011101G11011101HV
001010101G01010101HV
010101011G10101010HV
000110011G00110011LV
011001100G11001100LV
011111111G11111111LV
$7469
2 asynchronous decimal counters
NO
16
1C1
1QB
1QD
1R
2QC
NC
2QA
GND
2CL
2QB
2R
2QD
1QC
1QA
1C2
VCC
#
1LL1LXLG1L1LLLXV
CLL1LXLGCL1LLLXV
CLL1LXHGCL1LLHXV
CHL1LXLGCH1LLLXV
CHL1LXHGCH1LLHXV
CLL1HXLGCL1LHLXV
CLL1HXHGCL1LHHXV
CHL1HXLGCH1LHLXV
CHL1HXHGCH1LHHXV
CLH1LXLGCL1HLLXV
CLH1LXHGCL1HLHXV
CHH1LXLGCH1HLLXV
CHH1LXHGCH1HLHXV
CLH1HXLGCL1HHLXV
CLH1HXHGCL1HHHXV
CHH1HXLGCH1HHLXV
CHH1HXHGCH1HHHXV
$7470
clock-synchronized JK trigger
NO
14
NC
~R
J1
J2
~J
~Q
GND
Q
~K
K1
K3
CLK
~PR
VCC
#
X10110G1XXXX0V
X01001G0XXXX1V
X0110XGXXXXX0V
X1001XGX100C1V
X10011G0011C1V
X11100G1100C1V
X11101G0011C1V
$7471
clock-synchronized JK trigger
NO
14
J1A
J1B
J2A
J2B
~PR
Q
GND
~Q
K1A
K1B
K2B
K2A
CLK
VCC
#
001101G01001CV
000011G00000CV
000010G11111CV
111111G00000CV
111110G11111CV
$7472
AND gated J-K master-slave flip-flop 
155TV1
14
NC
~R
J1
J2
J3
~Q
GND
Q
K1
K2
K3
CLK
~PR
VCC
#
00111HGL000C1V
01000LGH111C0V
01000LGH000C1V
01000LGH100C1V
01000LGH110C1V
01000HGL111C1V
01000HGL000C1V
01100HGL000C1V
01110HGL000C1V
01111LGH000C1V
01111HGL111C1V
01111LGH111C1V
01011LGH011C1V
$7473
Dual JK Flip-Flop Clear
16
1CL
~1R
1K
VCC
2CL
~2R
2J
~2Q
2Q
2K
GND
1Q
~1Q
1J
#
X0XVX0XHLXGLHX
010V011HL0GLH1
011V010HL1GLH0
$7474
Dual D flip-flop with set and reset 
(155-1531)TM2
14
~R
D
C
~S
Q
~Q
GND
~Q
Q
~S
C
D
~R
VCC
# 
01C1LHGHL1000V
10C0HLGHL1000V
10C1LHGHL1000V
11C1HLGHL1000V
0001LHGHL1C10V
0001LHGLH0C01V
0001LHGHL1C01V
0001LHGLH1C11V
$7475
4-bit D latch 
(155-1531)TM7
16
~1Q
1D
2D
E34
VCC
3D
4D
~4Q
4Q
3Q
~3Q
GND
E12
~2Q
2Q
1Q
#
H001V00HLLHG1HLL
H000V00HLLHG0HLL
L100V11HLLHGCHLH
H010V11HLLHGCLHL
L110V11HLLHGCLHH
L00CV10HLHLG0LHH
L00CV01LHLHG0LHH
L00CV11LHHLG0LHH
$7476
Dual J-K Flip-Flop 
155TK3
16
1CL
~1P
~1R
1J
VCC
2CL
~2P
~2R
2J
~2Q
2Q
2K
GND
~1Q
1Q
1K
#
1010V1010LH0GLH0
C010VC010LH1GLH1
C011VC011LH0GLH0
C011VC011LH1GLH1
C100VC100HL0GHL0
C100VC100HL1GHL1
C101VC101HL0GHL0
C101VC101HL1GHL1
C110VC110HL0GHL0
C111VC111LH0GLH0
C110VC110HL1GHL1
C111VC111LH1GLH1
C111VC111HX1GHL1
$7477
two pairs of D-triggers 
(155-1531)TM5
14
1D
2D
E34
VCC
3D
4D
NC
4Q
3Q
NC
GND
E12
2Q
1Q
#
101V01XHLXG1LH
010V11XHLXG1HL
111V01XHLXG0HH
001V11XHHXG0HH
$7480
single-digit full adder with additional inputs and outputs 
155IM1
14
B
BC
C
CN
E
~E
GND
A1
A2
A
AC
B1
B2
VCC
#
XX0HLHG00XX00V
XX0HHLG11XX00V
XX0HHLG00XX11V
XX0LLHG11XX11V
XX1LLHG11XX00V
XX1LLHG00XX11V
XX1HHLG11XX11V
$7482
full 2-bit adder with carry for the second digit 
155IM2
14
E1
A1
B1
VCC
CIN
NC
NC
NC
NC
C2
GND
E2
B2
A2
#
L00V0XXXXLGL00
H10V0XXXXLGL00
H01V0XXXXLGL00
L11V0XXXXLGH00
L00V0XXXXLGH01
H10V0XXXXLGH01
H01V0XXXXLGH01
L11V0XXXXHGL01
L00V0XXXXLGH10
H10V0XXXXLGH10
H01V0XXXXLGH10
L11V0XXXXHGL10
L00V0XXXXHGL11
H10V0XXXXHGL11
H01V0XXXXHGL11
L11V0XXXXHGH11
$7485
4-bit noninverting magnitude comparator with cascade inputs 
155SP1
16
B3
IA<B
IA=B
IA>B
OA>B
OA=B
OA<B
GND
B0
A0
B1
A1
A2
B2
A3
VCC
# 
0100HLLG0101011V
1001LLHG1010100V
1100HLLG1010101V
0001LLHG0101010V
1100HLLG1001001V
0001LLHG0110110V
1100HLLG0111001V
0001LLHG1000110V
1001HLLG0011001V
0100LLHG1100110V
1010LHLG0011001V
0101LLLG1100110V
$7486
Quad 2-input XOR gates 
(155-1531)LP5
14
A1
B1
Y1
A2
B2
Y2
GND
Y3
A3
B3
Y4
A4
B4
VCC
# 
00L00LGL00L00V

01H01HGH01H01V

10H10HGH10H10V

11L11LGL11L11V
$7487
allows you to transmit the entered 4-bit words
NO
14
C
A1
Q1
NC
A2
Q2
GND
B
Q3
A3
NC
Q4
A4
VCC
#
01LX1LG0H0XH0V
11HX1HG0L0XL0V
01HX1HG1H1XH1V
11LX1LG1L1XL1V
$75450
Two logic elements 2 and NOT with a common input 
(155-1531)LP7
14
!E1
I1
~Y1
B1
K1
E1
GND
P
E2
K2
B2
~Y2
I2
VCC
#
0XH1HHG11111XV
10H0H0G01101HV
11L1HHG11111HV
10H0H0G01100BV
$7490
separate divide-by-2 and divide-by-5 sections 
155IE2
14
CL1
MR1
MR2
NC
VCC
MS1
MS2
Q2
Q1
GND
Q3
Q0
NC
CK0
#
C11XV0XXXGXXXC

C00XV0XLLGLHXC

CX0XV0XLLGLLXC

CX0XV0XLLGLHXC

CX0XV0XLLGLLXC

CX0XV0XLLGLHXC

CX0XV0XLLGLLXC

CX0XV0XLLGLHXC

CX0XV0XLLGLLXC

CX0XV0XLLGLHXC

C11XV0XXXGXXXC

100XV00LLGLHXC

000XV00LHGLLXC

100XV00LHGLHXC

000XV00HLGLLXC

100XV00HLGLHXC

000XV00HHGLLXC

100XV00HHGLHXC

000XV00LLGHLXC

100XV00LLGHHXC
$7492
contains divisors by two and by six 
(155-1531)IE4
14
CL1
NC
NC
NC
VCC
MR1
MR2
Q3
Q2
GND
Q1
Q0
NC
CL0
#
C000V10LLGHL0C
C000V01LHGLH0C
C000V10LLGHH0C
C000V01LHGLL0C
C000V00HLGLH0C
C000V10HLGHL0C
$7493
divisor by two and a divisor by eight 
(155-1531)IE5
14
CLKB
RST1
RST2
NC
VCC
NC
NC
QC
QB
GND
QD
QA
NC
CLKA
#
C110V00LLGLL0C
C100V00LHGLH0C
C010V00HLGLL0C
C000V00HHGLH0C
C000V00LLGHL0C
C000V00LHGHH0C
C000V00HLGHL0C
$7495
4-bit Shift Register 
155IR1
14
DS
A
B
C
D
MD
GND
~SL
~SR
QD
QC
QB
QA
VCC
#
100001GC0LLLLV
101111GC0HHHLV
000111GC0HHLLV
110001G00HHLLV
001011G0CHHLLV
101100G0CHLLHV
011010GCCLLHLV
100001GCCLLLLV
110001GCCLLLHV
101001GC0LLHLV
011001GC0LLHHV
100101GC0LHLLV
110101GC0LHLHV
001101GC0LHHLV
011101GC0LHHHV
000011GC0HLLLV
110011GC0HLLHV
101011GCCHLHLV
111011GCCHLHHV
000111GCCHHLLV
010111GCCHHLHV
101111GCCHHHLV
111111GC0HHHHV
101011GC0HLHLV
010001GCCLLLHV
101000GCCLLHHV
011000GCCLHHLV
100100GCCHHLHV
011110GCCHLHLV
100000GCCLHLHV
110100GCCHLHHV
001010GCCLHHLV
000110GCCHHLLV
111000GCCHLLHV
110100GCCLLHHV
001110GCCLHHLV
100000GCCHHLHV
$5971
Counter that can work both binary and decimal 
176IE2
16
E21
EC
CF
S1
S2
S3
S4
GND
R
F32
F16
F8
F4
F2
F10
VCC
#
1000000G1LLLLLHV
1001010G0LLHLHHV
1101100G0LLHHHHV
1100110G0LLHHHHV
0110101G0LHHHHLV
$8282
8-bit register of information storage, clocked by a pulse 
580IR82
20
D0
D1
D2
D3
D4
D5
D6
D7
~OE
GND
STB
Q7
Q6
Q5
Q4
Q3
Q2
Q1
Q0
VCC
#
001010101G1HHLHLHHLV
001010101G0HHLHLHHLV
010101010G1HHLHHHHLV
101010100G0HHLHLHHHV
$8283
8-bit invert register of information storage 
580IR83
20
D0
D1
D2
D3
D4
D5
D6
D7
~OE
GND
STB
Q7
Q6
Q5
Q4
Q3
Q2
Q1
Q0
VCC
#
001010101G1HHHHHHHHV
001010101G0HHHHHHHHV
010101010G1LHLHLHLHV
101010100G0HLHLHLHLV
$8286
Bidirectional 8-bit bus transiver 
580VA86
20
D0
D1
D2
D3
D4
D5
D6
D7
~CS
GND
T
Q7
Q6
Q5
Q4
Q3
Q2
Q1
Q0
VCC
#
101010101G1HHLLLHLLV
LLLHHLHH1G010101010V
101010101G1HHLLLHLLV
101010101G0HHLLLHLLV
$74116
two separate 4-bit registers
NO
24
~1R
~1J
~1K
1D1
1Q1
1D2
1Q2
1D3
1Q3
1D4
1Q4
GND
~2R
~2J
~2K
2D1
2Q1
2D2
2Q2
2D3
2Q3
2D4
2Q4
VCC
#
10000000000G10000000000V
10011111111G10011111111V
1C001010101G1C001010101V
10C10101010G10C10101010V
$74118
6 RS triggers with a common reset input and XOR
NO
24
~S1
~J1
~1R
Q1
Q2
~2R
~S2
Q3
~3R
~S3
~J3
GND
~R
~S4
~4R
Q4
~S5
~5R
Q5
Q6
~6R
~S6
~J6
VCC
#
001HH10H100G101H01HH100V
110LL01L011GXX0L10LL011V
11XLLX1LX11G00XL1XLLX11V
000HH00H000GXX0H00HH000V
00XHHX0HX00G00XH0XHHX00V
111HH11H111G111H11HH111V
$74150
a data selector that consists of 16 input signals 
155KP1
24
D7
D6
D5
D4
D3
D2
D1
D0
STR
~Q
A3
GND
A2
A1
A0
D15
D14
D13
D12
D11
D10
D9
D8
VCC
#
LLLLLLLH0X0G000LLLLLLLLV
LLLLLLHL0X0G001LLLLLLLLV
LLLLLHLL0X0G010LLLLLLLLV
LLLLHLLL0X0G011LLLLLLLLV
LLLHLLLL0X0G100LLLLLLLLV
LLHLLLLL0X0G101LLLLLLLLV
LHLLLLLL0X0G110LLLLLLLLV
HLLLLLLL0X0G111LLLLLLLHV
LLLLLLLL0X1G000LLLLLLHLV
LLLLLLLL0X1G001LLLLLHLLV
LLLLLLLL0X1G010LLLLHLLLV
LLLLLLLL0X1G011LLLHLLLLV
LLLLLLLL0X1G100LLHLLLLLV
LLLLLLLL0X1G101LHLLLLLLV
LLLLLLLL0X1G110HLLLLLLLV
$74154
4-bit binary code into a low-level signal on one of the 16 outputs 
155ID3
24
Q0
Q1
Q2
Q3
Q4
Q5
Q6
Q7
Q8
Q9
Q10
GND
Q11
Q12
Q13
Q14
Q15
~E1
~E2
A3
A2
A1
A0
VCC
#
LHHHHHHHHHHGHHHHH000000V
HLHHHHHHHHHGHHHHH000001V
HHLHHHHHHHHGHHHHH000010V
HHHLHHHHHHHGHHHHH000011V
HHHHLHHHHHHGHHHHH000100V
HHHHHLHHHHHGHHHHH000101V
HHHHHHLHHHHGHHHHH000110V
HHHHHHHLHHHGHHHHH000111V
HHHHHHHHLHHGHHHHH001000V
HHHHHHHHHLHGHHHHH001001V
HHHHHHHHHHLGHHHHH001010V
HHHHHHHHHHHGLHHHH001011V
HHHHHHHHHHHGHLHHH001100V
HHHHHHHHHHHGHHLHH001101V
HHHHHHHHHHHGHHHLH001110V
HHHHHHHHHHHGHHHHL001111V
$74159
4-bit binary code into a low-level signal on one of the 16 outputs
(155-1531)ID19
24
Q0
Q1
Q2
Q3
Q4
Q5
Q6
Q7
Q8
Q9
Q10
GND
Q11
Q12
Q13
Q14
Q15
~E1
~E2
A3
A2
A1
A0
VCC
#
HLLLLLLLLLLGLLLLL000000V
LHLLLLLLLLLGLLLLL000001V
LLHLLLLLLLLGLLLLL000010V
LLLHLLLLLLLGLLLLL000011V
LLLLHLLLLLLGLLLLL000100V
LLLLLHLLLLLGLLLLL000101V
LLLLLLHLLLLGLLLLL000110V
LLLLLLLHLLLGLLLLL000111V
LLLLLLLLHLLGLLLLL001000V
LLLLLLLLLHLGLLLLL001001V
LLLLLLLLLLHGLLLLL001010V
LLLLLLLLLLLGHLLLL001011V
LLLLLLLLLLLGLHLLL001100V
LLLLLLLLLLLGLLHLL001101V
LLLLLLLLLLLGLLLHL001110V
LLLLLLLLLLLGLLLLH001111V
$74250
selector 16 input signals using a 4-bit binary address
NO
24
D7
D6
D5
D4
D3
D2
D1
D0
~G
~Q
A3
GND
A2
A1
A0
D16
D17
D18
D19
D20
D21
D22
D23
VCC
#
HHHHHHHLX00G000XXXXXXXXV
HHHHHHLHX00G001XXXXXXXXV
HHHHHLHHX00G010XXXXXXXXV
HHHHLHHHX00G011XXXXXXXXV
HHHLHHHHX00G100XXXXXXXXV
HHLHHHHHX00G101XXXXXXXXV
HLHHHHHHX00G110XXXXXXXXV
LHHHHHHHX00G111XXXXXXXXV
HHHHHHHHX01G000XXXXXXXXV
HHHHHHHHX01G001XXXXXXXXV
HHHHHHHHX01G010XXXXXXXXV
HHHHHHHHX01G011XXXXXXXXV
HHHHHHHHX01G100XXXXXXXXV
HHHHHHHHX01G101XXXXXXXXV
HHHHHHHHX01G110XXXXXXXXV
HHHHHHHHX01G111XXXXXXXXV
$74549
two high-speed 8-bit registers
NO
24
G
~G1
INS
D0
D1
D2
D3
D4
D5
D6
D7
GND
Y7
Y6
Y5
Y4
Y3
Y2
Y1
Y0
~OE
~G2
OUT
VCC
#
00101010101GHLHLHLHLHLV
00011111111GHLHLHLHLHLV
01110101010GLHLHLHLHLHV
01100000000GLHLHLHLHLHV
01111111000GLLLHHHHHHHV
$74566
two high-speed 8-bit registers
NO
24
CKA
KEA
EAB
A0
A1
A2
A3
A4
A5
A6
A7
GND
B7
B6
B5
B4
B3
B2
B1
B0
EBA
KEB
CKB
VCC
#
00001010101GHLHLHLHL100V
001HLHLHLHLG01010101000V
00110101010GLHLHLHLH100V
001HLHLHLHLGLHLHLHLH100V
$74567
two high-speed 8-bit registers invert
NO
24
CKA
KEA
EAB
A0
A1
A2
A3
A4
A5
A6
A7
GND
B7
B6
B5
B4
B3
B2
B1
B0
EBA
KEB
CKB
VCC
#
00001010101GLHLHLHLH100V
001LHLHLHLHG01010101000V
00110101010GHLHLHLHL100V
001LHLHLHLHGLLHLHLHL100V
$74575
Octal Inverted D Flip-Flop inv
NO
24
~R
~OE
D0
D1
D2
D3
D4
D5
D6
D7
NC
GND
NC
CLK
Q7
Q6
Q5
Q4
Q3
Q2
Q1
Q0
NC
VCC
#
1001010101XGXCHLHLHLHLXV
1010101010XGXCLHLHLHLHXV
1011110000XGXCLLLLHHHHXV
$741035
6 non-inverters with powerful output
(155-1531)LP17
14
1D
1Y
2D
2Y
3D
3Y
GND
4Y
4D
5Y
5D
6Y
6D
VCC
#
1H1H0LGL0H1H1V
0L1H0LGH10L0LV
1H0L1HGH1L0H1V
0L1H0LGL0H1L0V
$741000
4 logical elements 2 AND NOT
(155-1531)LA21
14
1A
1B
1Y
2A
2B
2Y
GND
3Y
3A
3B
4Y
4A
4B
VCC
#
HHLHLLGLHLLHHV
LHLHLLGLHHHLHV
LLHLLHGLHLLHHV
$741002
4 two-input multiplexers
(155-1531)LE10
14
1Y
1A
1B
2Y
2A
2B
GND
3A
3B
3Y
4A
4B
4Y
VCC
#
LHHHLLGLLHLHLV
LHLLHLGLHLLLHV
HLLLHLGLHLLHLV
$741003
4 logical elements 2 AND NOT
(155-1531)LA23
14
1A
1B
1Y
2A
2B
2Y
GND
3Y
3A
3B
4Y
4A
4B
VCC
#
LHLHLLGLLLLHHV
LHLHLLGLHHHLHV
LHHLLLGLLLLHHV
$741004
4 logical elements 2 AND NOT
(155-1531)LN8
six power inverters
14
1A
1Y
2A
2Y
3A
3Y
GND
4Y
4A
5Y
5A
6Y
6A
VCC
#
LHHLLHGLHHLLHV
LHLHHLGHLLHHLV
LHLHLHGHLHLHLV
$741005
4 logical elements 2 AND NOT
(155-1531)LN10
six power inverters
14
1A
1Y
2A
2Y
3A
3Y
GND
4Y
4A
5Y
5A
6Y
6A
VCC
#
LLHHLLGLLHHLLV
HHLLHHGHHLLLLV
LLLLLLGHHHHHHV
$741008
4 logical elements 2I
(155-1531)LI8
14
1A
1B
1Y
2A
2B
2Y
GND
3Y
3A
3B
4Y
4A
4B
#
HHHLHLGHHHLHLV
LLLHHHGLLLHHHV
HLLLHLGLHLLLHV
$741010
3 logic elements 3 AND NOT
(155-1531)LA24
14
1A
1B
2A
2B
2C
2Y
GND
3Y
3A
3B
3C
1Y
1C
VCC
#
HHLHHGHHHLHHV
LLLLHGLHHLHLV
HHHHHGHLLLHHV
$741011
three buffers 3I
(155-1531)LI10
14
1A
1B
2A
2B
2C
2Y
GND
3Y
3A
3B
3C
1Y
1C
VCC
#
HHLHLGLHHLLHV
LLLLLGHHHLLLV
HHHHLGLLLLLHV
$741020
Two logic elements 4 AND NOT
(155-1531)LA22
14
1A
1B
NC
1C
1D
1Y
GND
2Y
2A
2B
NC
2C
2D
VCC
#
HHXHHLGHLLXHHV
LHXHLHGLHHXHHV
HLXLHHHHLHXLLV
$741032
four logical elements 2 OR
(155-1531)LL4
14
1A
1B
1Y
2A
2B
2Y
GND
3Y
3A
3B
4Y
4A
4B
VCC
#
LLHLLHGLHLLLHV
HLHHLHGLLLLLLV
LLLHLHGLLLHLHV
$741034
8 buffer repeaters
(155-1531)LP16
20
~OE
1D
2D
3D
4D
5D
6D
7D
8D
GND
CLK
~8Q
~7Q
~6Q
~5Q
~4Q
~3Q
~2Q
~1Q
VCC
#
LLHLHLHLHGCLHLHLHLHV
LHLHLHLHLGCHLHLHLHLV
LLLHHLLHHGLHHLLHHLLV
$741035
8 buffer repeaters
(155-1531)LP17
20
~OE
1D
2D
3D
4D
5D
6D
7D
8D
GND
CLK
~8Q
~7Q
~6Q
~5Q
~4Q
~3Q
~2Q
~1Q
VCC
#
LLLLLHHHHGCHHHHLLLLV
HLLHHLLHHGCHHLLHHLLV
LLLHHLLHHGLLLHHLLHHV
$74804
Hex 2-input nand
(155-1531)LA20
20
1A
1B
1Y
2A
2B
2Y
3A
3B
3Y
GND
4Y
4A
4B
5Y
5A
5B
6Y
6A
6B
VCC
#
HHLHHLLLHGLHHHHLHLHV
HLHLLHLHHGHLHHLLLHHV
LLHLHHLHHGLHHHLHHLHV
$74808
Hex 2-input AND
(155-1531)LI7
20
1A
1B
1Y
2A
2B
2Y
3A
3B
3Y
GND
4Y
4A
4B
5Y
5A
5B
6Y
6A
6B
VCC
#
HHHLHLLHLGHHHLLLLHLV
LLLLHLHHHGLLLHHHLLLV
LHLLLLHLLGLHLLHLHHHV
$74832
Hex 2-input OR
(155-1531)LL4
20
1A
1B
1Y
2A
2B
2Y
3A
3B
3Y
GND
4Y
4A
4B
5Y
5A
5B
6Y
6A
6B
VCC
#
LLLHLHLHHGLLLHLHLHLV
HLHLLLHLHGHLHLLLLLLV
LLLHLHLLLGHLHHHLHLHV
$
