{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635231354255 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635231354264 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 26 08:55:54 2021 " "Processing started: Tue Oct 26 08:55:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635231354264 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635231354264 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off anemometre -c anemometre " "Command: quartus_map --read_settings_files=on --write_settings_files=off anemometre -c anemometre" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635231354264 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635231355180 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635231355180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/utilisateur/documents/github/tp_vhdl_amadou_guillaume/\[projet\]module_compas/detect_fm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/utilisateur/documents/github/tp_vhdl_amadou_guillaume/\[projet\]module_compas/detect_fm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 detect_FM-detection " "Found design unit 1: detect_FM-detection" {  } { { "../\[PROJET\]Module_Compas/detect_FM.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Compas/detect_FM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635231372500 ""} { "Info" "ISGN_ENTITY_NAME" "1 detect_FM " "Found entity 1: detect_FM" {  } { { "../\[PROJET\]Module_Compas/detect_FM.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Compas/detect_FM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635231372500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635231372500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/utilisateur/documents/github/tp_vhdl_amadou_guillaume/\[projet\]module_compas/cnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/utilisateur/documents/github/tp_vhdl_amadou_guillaume/\[projet\]module_compas/cnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cnt-rtl " "Found design unit 1: Cnt-rtl" {  } { { "../\[PROJET\]Module_Compas/Cnt.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Compas/Cnt.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635231372516 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cnt " "Found entity 1: Cnt" {  } { { "../\[PROJET\]Module_Compas/Cnt.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Compas/Cnt.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635231372516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635231372516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anemometre.vhd 2 1 " "Found 2 design units, including 1 entities, in source file anemometre.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 anemometre-description " "Found design unit 1: anemometre-description" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635231372516 ""} { "Info" "ISGN_ENTITY_NAME" "1 anemometre " "Found entity 1: anemometre" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635231372516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635231372516 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "anemometre " "Elaborating entity \"anemometre\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635231372585 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_valid anemometre.vhd(14) " "VHDL Signal Declaration warning at anemometre.vhd(14): used implicit default value for signal \"data_valid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1635231372585 "|anemometre"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_anemometre anemometre.vhd(15) " "VHDL Signal Declaration warning at anemometre.vhd(15): used implicit default value for signal \"data_anemometre\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1635231372585 "|anemometre"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cnt Cnt:cont_1s " "Elaborating entity \"Cnt\" for hierarchy \"Cnt:cont_1s\"" {  } { { "anemometre.vhd" "cont_1s" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635231372600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detect_FM detect_FM:front_montant " "Elaborating entity \"detect_FM\" for hierarchy \"detect_FM:front_montant\"" {  } { { "anemometre.vhd" "front_montant" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635231372600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cnt Cnt:mesure_freq " "Elaborating entity \"Cnt\" for hierarchy \"Cnt:mesure_freq\"" {  } { { "anemometre.vhd" "mesure_freq" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635231372600 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_valid GND " "Pin \"data_valid\" is stuck at GND" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635231373148 "|anemometre|data_valid"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_anemometre\[0\] GND " "Pin \"data_anemometre\[0\]\" is stuck at GND" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635231373148 "|anemometre|data_anemometre[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_anemometre\[1\] GND " "Pin \"data_anemometre\[1\]\" is stuck at GND" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635231373148 "|anemometre|data_anemometre[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_anemometre\[2\] GND " "Pin \"data_anemometre\[2\]\" is stuck at GND" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635231373148 "|anemometre|data_anemometre[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_anemometre\[3\] GND " "Pin \"data_anemometre\[3\]\" is stuck at GND" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635231373148 "|anemometre|data_anemometre[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_anemometre\[4\] GND " "Pin \"data_anemometre\[4\]\" is stuck at GND" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635231373148 "|anemometre|data_anemometre[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_anemometre\[5\] GND " "Pin \"data_anemometre\[5\]\" is stuck at GND" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635231373148 "|anemometre|data_anemometre[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_anemometre\[6\] GND " "Pin \"data_anemometre\[6\]\" is stuck at GND" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635231373148 "|anemometre|data_anemometre[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_anemometre\[7\] GND " "Pin \"data_anemometre\[7\]\" is stuck at GND" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635231373148 "|anemometre|data_anemometre[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vitesse\[0\] GND " "Pin \"vitesse\[0\]\" is stuck at GND" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635231373148 "|anemometre|vitesse[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vitesse\[1\] GND " "Pin \"vitesse\[1\]\" is stuck at GND" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635231373148 "|anemometre|vitesse[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vitesse\[2\] GND " "Pin \"vitesse\[2\]\" is stuck at GND" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635231373148 "|anemometre|vitesse[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vitesse\[3\] GND " "Pin \"vitesse\[3\]\" is stuck at GND" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635231373148 "|anemometre|vitesse[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vitesse\[4\] GND " "Pin \"vitesse\[4\]\" is stuck at GND" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635231373148 "|anemometre|vitesse[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vitesse\[5\] GND " "Pin \"vitesse\[5\]\" is stuck at GND" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635231373148 "|anemometre|vitesse[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vitesse\[6\] GND " "Pin \"vitesse\[6\]\" is stuck at GND" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635231373148 "|anemometre|vitesse[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vitesse\[7\] GND " "Pin \"vitesse\[7\]\" is stuck at GND" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635231373148 "|anemometre|vitesse[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1635231373148 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1635231373171 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1635231373318 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635231373318 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_50MHZ " "No output dependent on input pin \"clk_50MHZ\"" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635231373365 "|anemometre|clk_50MHZ"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "raz_n " "No output dependent on input pin \"raz_n\"" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635231373365 "|anemometre|raz_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_frq " "No output dependent on input pin \"in_frq\"" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635231373365 "|anemometre|in_frq"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "continu " "No output dependent on input pin \"continu\"" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635231373365 "|anemometre|continu"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start_stop " "No output dependent on input pin \"start_stop\"" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635231373365 "|anemometre|start_stop"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1635231373365 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1635231373371 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1635231373371 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1635231373371 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635231373387 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 26 08:56:13 2021 " "Processing ended: Tue Oct 26 08:56:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635231373387 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635231373387 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635231373387 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635231373387 ""}
