/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [23:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [18:0] celloutsig_0_13z;
  wire [9:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  reg [3:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [17:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [6:0] celloutsig_0_22z;
  wire [8:0] celloutsig_0_23z;
  wire [9:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  reg [6:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [8:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [35:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [4:0] celloutsig_0_43z;
  wire [9:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_60z;
  wire celloutsig_0_6z;
  wire [10:0] celloutsig_0_71z;
  wire celloutsig_0_73z;
  wire [10:0] celloutsig_0_79z;
  wire celloutsig_0_80z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [2:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_14z;
  wire [36:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [11:0] celloutsig_1_5z;
  reg [28:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = celloutsig_0_32z ? celloutsig_0_0z[2] : celloutsig_0_35z;
  assign celloutsig_0_4z = celloutsig_0_2z ? in_data[66] : celloutsig_0_2z;
  assign celloutsig_0_16z = celloutsig_0_15z[8] ? celloutsig_0_8z : celloutsig_0_6z;
  assign celloutsig_0_34z = !(celloutsig_0_13z[7] ? celloutsig_0_20z[13] : celloutsig_0_27z);
  assign celloutsig_0_41z = !(celloutsig_0_23z[1] ? celloutsig_0_33z : celloutsig_0_11z[5]);
  assign celloutsig_0_45z = !(celloutsig_0_41z ? celloutsig_0_15z[5] : celloutsig_0_36z);
  assign celloutsig_0_80z = !(celloutsig_0_36z ? celloutsig_0_73z : celloutsig_0_29z);
  assign celloutsig_1_2z = !(celloutsig_1_1z[1] ? celloutsig_1_0z[2] : celloutsig_1_1z[2]);
  assign celloutsig_1_7z = !(celloutsig_1_0z[0] ? celloutsig_1_1z[1] : celloutsig_1_5z[10]);
  assign celloutsig_0_17z = !(celloutsig_0_9z ? celloutsig_0_10z : celloutsig_0_10z);
  assign celloutsig_0_29z = ~celloutsig_0_2z;
  assign celloutsig_0_47z = celloutsig_0_45z | celloutsig_0_33z;
  assign celloutsig_0_51z = celloutsig_0_47z ^ celloutsig_0_48z;
  assign celloutsig_1_8z = celloutsig_1_0z[2] ^ celloutsig_1_2z;
  assign celloutsig_0_73z = ~(celloutsig_0_51z ^ celloutsig_0_45z);
  assign celloutsig_0_10z = ~(celloutsig_0_8z ^ celloutsig_0_1z[0]);
  assign celloutsig_0_12z = ~(celloutsig_0_9z ^ celloutsig_0_8z);
  assign celloutsig_1_5z = { in_data[151:141], celloutsig_1_4z } + { celloutsig_1_0z[1:0], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_14z = { celloutsig_1_12z[9:8], celloutsig_1_3z } + { celloutsig_1_0z[1], celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_0_3z = in_data[38:3] + { celloutsig_0_0z[17:12], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_79z = { celloutsig_0_28z[4:0], celloutsig_0_48z, celloutsig_0_43z } / { 1'h1, celloutsig_0_71z[8:1], celloutsig_0_60z, celloutsig_0_60z };
  assign celloutsig_1_15z = in_data[143:107] / { 1'h1, celloutsig_1_6z[27:1], celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_14z };
  assign celloutsig_0_11z = { celloutsig_0_3z[11], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_1z[0], celloutsig_0_2z } / { 1'h1, celloutsig_0_3z[31:28], celloutsig_0_10z };
  assign celloutsig_0_13z = { celloutsig_0_3z[34:19], celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_9z } / { 1'h1, in_data[73:60], celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_0_35z = { celloutsig_0_28z[5:4], celloutsig_0_21z } && { celloutsig_0_33z, celloutsig_0_2z, celloutsig_0_19z };
  assign celloutsig_0_27z = celloutsig_0_23z[6:4] && { celloutsig_0_25z[6:5], celloutsig_0_12z };
  assign celloutsig_1_9z = celloutsig_1_8z & ~(celloutsig_1_2z);
  assign celloutsig_0_37z = celloutsig_0_15z[8:0] % { 1'h1, celloutsig_0_0z[21:15], celloutsig_0_34z };
  assign celloutsig_0_71z = { celloutsig_0_23z[0], celloutsig_0_15z } % { 1'h1, celloutsig_0_44z };
  assign celloutsig_1_1z = in_data[115:113] % { 1'h1, celloutsig_1_0z[1:0] };
  assign celloutsig_1_18z = { celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_17z } % { 1'h1, celloutsig_1_15z[21:17] };
  assign celloutsig_0_43z = celloutsig_0_11z[5:1] | { celloutsig_0_38z, celloutsig_0_35z, celloutsig_0_33z, celloutsig_0_2z, celloutsig_0_32z };
  assign celloutsig_1_12z = { celloutsig_1_6z[18:10], celloutsig_1_2z } | { celloutsig_1_5z[10:8], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_15z = { in_data[87:79], celloutsig_0_8z } | celloutsig_0_3z[29:20];
  assign celloutsig_0_40z = | in_data[66:60];
  assign celloutsig_0_33z = | { celloutsig_0_11z[4:3], celloutsig_0_4z };
  assign celloutsig_0_38z = | { celloutsig_0_37z, celloutsig_0_34z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_3z[5:2], celloutsig_0_2z, celloutsig_0_1z[0] };
  assign celloutsig_1_4z = | { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, in_data[137] };
  assign celloutsig_1_17z = | { celloutsig_1_15z[9:6], celloutsig_1_2z };
  assign celloutsig_0_19z = | { celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_1z[0] };
  assign celloutsig_0_21z = | { celloutsig_0_18z[3:1], celloutsig_0_12z, celloutsig_0_1z[0] };
  assign celloutsig_0_32z = | { celloutsig_0_18z, celloutsig_0_13z[14:6] };
  assign celloutsig_0_60z = ~^ { celloutsig_0_23z[8:7], celloutsig_0_9z, celloutsig_0_40z, celloutsig_0_18z, celloutsig_0_51z, celloutsig_0_15z };
  assign celloutsig_0_2z = ~^ in_data[32:30];
  assign celloutsig_0_6z = ^ in_data[35:29];
  assign celloutsig_0_8z = ^ { celloutsig_0_0z[21:15], celloutsig_0_2z };
  assign celloutsig_1_3z = ^ celloutsig_1_1z;
  assign celloutsig_0_9z = ^ celloutsig_0_0z[12:10];
  assign celloutsig_1_19z = ^ { celloutsig_1_15z[26:17], celloutsig_1_7z };
  assign celloutsig_0_44z = { celloutsig_0_13z[9:8], celloutsig_0_41z, celloutsig_0_32z, celloutsig_0_43z, celloutsig_0_21z } >> { celloutsig_0_37z[8:1], celloutsig_0_33z, celloutsig_0_2z };
  assign celloutsig_0_22z = celloutsig_0_20z[15:9] >> celloutsig_0_20z[9:3];
  assign celloutsig_0_1z = celloutsig_0_0z[12:10] <<< in_data[7:5];
  assign celloutsig_0_20z = { celloutsig_0_13z[18:2], celloutsig_0_16z } >>> { celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_1z[0], celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_1z[0] };
  assign celloutsig_0_0z = in_data[32:9] ~^ in_data[23:0];
  assign celloutsig_0_23z = { celloutsig_0_20z[17:12], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_6z } ~^ { celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_1z };
  assign celloutsig_0_25z = celloutsig_0_13z[10:1] ~^ { in_data[26:24], celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_21z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_0z = 3'h0;
    else if (clkin_data[32]) celloutsig_1_0z = in_data[142:140];
  always_latch
    if (!clkin_data[96]) celloutsig_1_6z = 29'h00000000;
    else if (!clkin_data[0]) celloutsig_1_6z = { in_data[153:126], celloutsig_1_2z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_18z = 4'h0;
    else if (celloutsig_1_18z[0]) celloutsig_0_18z = { celloutsig_0_4z, celloutsig_0_1z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_28z = 7'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_28z = celloutsig_0_3z[6:0];
  assign celloutsig_0_48z = ~((celloutsig_0_17z & celloutsig_0_19z) | (celloutsig_0_44z[5] & celloutsig_0_22z[2]));
  assign { out_data[133:128], out_data[96], out_data[42:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_79z, celloutsig_0_80z };
endmodule
