`timescale 1ns / 1ps

module logic_gates_tb;

    // Inputs
    reg a;
    reg b;

    // Outputs
    wire and_out;
    wire or_out;
    wire not_out;
    wire nand_out;
    wire nor_out;
    wire xor_out;
    wire xnor_out;

    // Instantiate the logic gates module
    logic_gates uut (
        .a(a),
        .b(b),
        .and_out(and_out),
        .or_out(or_out),
        .not_out(not_out),
        .nand_out(nand_out),
        .nor_out(nor_out),
        .xor_out(xor_out),
        .xnor_out(xnor_out)
    );

    // Test cases
    initial begin
        // Initialize inputs
        a = 0; b = 0;
        #10; // Wait 10 time units

        a = 0; b = 1;
        #10;

        a = 1; b = 0;
        #10;

        a = 1; b = 1;
        #10;

        // Finish simulation
        $stop;
    end

endmodule
