Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Dec 16 18:14:02 2021
| Host         : Another-Ideapad running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TopLevelModule_control_sets_placed.rpt
| Design       : TopLevelModule
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            5 |
| Yes          | No                    | No                     |               3 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               7 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------+-----------------------+------------------+----------------+--------------+
|  Clock Signal  | Enable Signal |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------+-----------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |               |                       |                1 |              2 |         2.00 |
|  a1/CLK_BUFG   | a2/E[0]       |                       |                1 |              3 |         3.00 |
|  a1/CLK_BUFG   |               |                       |                4 |              5 |         1.25 |
|  a1/CLK_BUFG   |               | a2/h_count_reg[9]_0   |                2 |              6 |         3.00 |
|  a1/CLK_BUFG   | a2/E[0]       | a3/v_count[9]_i_1_n_0 |                3 |              7 |         2.33 |
|  a1/CLK_BUFG   |               | a2/h_count[9]_i_1_n_0 |                3 |             10 |         3.33 |
+----------------+---------------+-----------------------+------------------+----------------+--------------+


