INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/flynng/Desktop/ECE491/fifo/fifo.srcs/sources_1/imports/Downloads/sasc_fifo4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sasc_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/fifo/fifo.srcs/sources_1/imports/Downloads/p_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/fifo/fifo.srcs/sources_1/imports/Downloads/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/flynng/Desktop/ECE491/fifo/fifo.srcs/sources_1/imports/Downloads/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/fifo/fifo.srcs/sources_1/imports/Downloads/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
WARNING: [VRFC 10-1581] illegal format specifier i for display [C:/Users/flynng/Desktop/ECE491/fifo/fifo.srcs/sources_1/imports/Downloads/correlator.sv:73]
WARNING: [VRFC 10-1581] illegal format specifier i for display [C:/Users/flynng/Desktop/ECE491/fifo/fifo.srcs/sources_1/imports/Downloads/correlator.sv:80]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/fifo/fifo.srcs/sim_1/new/fifo_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sim
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/flynng/Desktop/ECE491/fifo/fifo.srcs/sim_1/new/fifo_sim.sv:47]
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/flynng/Desktop/ECE491/fifo/fifo.srcs/sim_1/new/fifo_sim.sv:55]
WARNING: [VRFC 10-2167] variable data must explicitly be declared as automatic or static [C:/Users/flynng/Desktop/ECE491/fifo/fifo.srcs/sim_1/new/fifo_sim.sv:64]
WARNING: [VRFC 10-2167] variable data must explicitly be declared as automatic or static [C:/Users/flynng/Desktop/ECE491/fifo/fifo.srcs/sim_1/new/fifo_sim.sv:78]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/fifo/fifo.srcs/sim_1/new/fifo_upgrade_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_upgrade_sim
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/flynng/Desktop/ECE491/fifo/fifo.srcs/sim_1/new/fifo_upgrade_sim.sv:36]
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/flynng/Desktop/ECE491/fifo/fifo.srcs/sim_1/new/fifo_upgrade_sim.sv:44]
WARNING: [VRFC 10-2167] variable data must explicitly be declared as automatic or static [C:/Users/flynng/Desktop/ECE491/fifo/fifo.srcs/sim_1/new/fifo_upgrade_sim.sv:53]
WARNING: [VRFC 10-2167] variable data must explicitly be declared as automatic or static [C:/Users/flynng/Desktop/ECE491/fifo/fifo.srcs/sim_1/new/fifo_upgrade_sim.sv:67]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/fifo/fifo.srcs/sim_1/new/correlator_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/flynng/Desktop/ECE491/fifo/fifo.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
