// Seed: 1625885627
module module_0;
endmodule
module module_1 #(
    parameter id_1 = 32'd67,
    parameter id_6 = 32'd35,
    parameter id_7 = 32'd29
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    _id_7,
    id_8
);
  output wire id_8;
  input wire _id_7;
  inout wire _id_6;
  output reg id_5;
  inout wire id_4;
  output logic [7:0] id_3;
  inout wire id_2;
  module_0 modCall_1 ();
  input wire _id_1;
  tri1 id_9 = 1;
  if (1)
    if (1) begin : LABEL_0
      if (1) begin : LABEL_1
        assign id_2 = id_6;
      end else assign id_3[id_7] = 1;
      logic id_10;
      ;
    end
  wire id_11;
  assign id_11 = 1;
  localparam id_12 = 1;
  always @(-1, posedge id_7) begin : LABEL_2
    id_5 <= -1;
  end
  assign id_6 = id_9;
  wire [id_6 : id_1] id_13;
endmodule
