library verilog;
use verilog.vl_types.all;
entity quadrant is
    port(
        x               : in     vl_logic_vector(8 downto 0);
        y               : in     vl_logic_vector(8 downto 0);
        q               : out    vl_logic_vector(1 downto 0)
    );
end quadrant;
