\hypertarget{struct_d_m_a___init_type_def}{}\doxysection{DMA\+\_\+\+Init\+Type\+Def结构体 参考}
\label{struct_d_m_a___init_type_def}\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}}


DMA Init structure definition  




{\ttfamily \#include $<$hal\+\_\+dma.\+h$>$}

\doxysubsection*{Public 属性}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_d_m_a___init_type_def_a9721c2839c7744899a3297b3e9bf623e}{DMA\+\_\+\+Peripheral\+Base\+Addr}}
\begin{DoxyCompactList}\small\item\em the peripheral base address for DMA Channeln. \end{DoxyCompactList}\item 
\mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_d_m_a___init_type_def_a5e260bb85f55c8a4c9d06302ce9ccc4c}{DMA\+\_\+\+Memory\+Base\+Addr}}
\begin{DoxyCompactList}\small\item\em the memory base address for DMA Channeln. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___d_m_a___exported___types_ga0eaf21cefb71f9d0e9dec86ca1a755ce}{DMA\+\_\+data\+\_\+transfer\+\_\+direction\+\_\+\+Type\+Def}} \mbox{\hyperlink{struct_d_m_a___init_type_def_a209c1e74760074ac80f43be83f5da989}{DMA\+\_\+\+DIR}}
\begin{DoxyCompactList}\small\item\em the peripheral is the source or destination. \end{DoxyCompactList}\item 
\mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_d_m_a___init_type_def_ad402531bd12f654106223c2c113d678c}{DMA\+\_\+\+Buffer\+Size}}
\begin{DoxyCompactList}\small\item\em Specifies the buffer size, in data unit, of the Buffer size \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___d_m_a___exported___types_gadcf5232c59e1a558e9e3e302f36d70bd}{DMA\+\_\+peripheral\+\_\+incremented\+\_\+mode\+\_\+\+Type\+Def}} \mbox{\hyperlink{struct_d_m_a___init_type_def_abbd8687f5a480530c7710909c73a538a}{DMA\+\_\+\+Peripheral\+Inc}}
\begin{DoxyCompactList}\small\item\em Specifies whether the Peripheral address increment or not \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___d_m_a___exported___types_ga917744cf8f79af3f4a48aba1a7ae756b}{DMA\+\_\+memory\+\_\+incremented\+\_\+mode\+\_\+\+Type\+Def}} \mbox{\hyperlink{struct_d_m_a___init_type_def_a8d02994ec6e4c1545ca27cdc5523db6a}{DMA\+\_\+\+Memory\+Inc}}
\begin{DoxyCompactList}\small\item\em Specifies whether the memory address register is increment or not \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___d_m_a___exported___types_ga46d30df073d8705b9780d51a4d6305a5}{DMA\+\_\+peripheral\+\_\+data\+\_\+size\+\_\+\+Type\+Def}} \mbox{\hyperlink{struct_d_m_a___init_type_def_ab7507aaa924198a5c95a89263c6a9cce}{DMA\+\_\+\+Peripheral\+Data\+Size}}
\begin{DoxyCompactList}\small\item\em Specifies the Peripheral data width. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___d_m_a___exported___types_ga3be73a548502614f91e7e425bd235810}{DMA\+\_\+memory\+\_\+data\+\_\+size\+\_\+\+Type\+Def}} \mbox{\hyperlink{struct_d_m_a___init_type_def_aa68bf57a88d80e8d7064c8ab8b618922}{DMA\+\_\+\+Memory\+Data\+Size}}
\begin{DoxyCompactList}\small\item\em Specifies the Memory data width. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___d_m_a___exported___types_ga145f32f78329dc68d178c2421314e53a}{DMA\+\_\+circular\+\_\+normal\+\_\+mode\+\_\+\+Type\+Def}} \mbox{\hyperlink{struct_d_m_a___init_type_def_a4fda69591c409c26d6d4670fbab26a1e}{DMA\+\_\+\+Mode}}
\begin{DoxyCompactList}\small\item\em Specifies the operation mode of the DMA Channeln circular or normal mode. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___d_m_a___exported___types_gac150939a46ba8f2007e7d9c42523a85b}{DMA\+\_\+priority\+\_\+level\+\_\+\+Type\+Def}} \mbox{\hyperlink{struct_d_m_a___init_type_def_acda59dbfb668552d042d263f0908791b}{DMA\+\_\+\+Priority}}
\begin{DoxyCompactList}\small\item\em Specifies the software priority for the DMA priority level \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___d_m_a___exported___types_gad78a2ca0b6087fbcbc89484779c22a5a}{DMA\+\_\+memory\+\_\+to\+\_\+memory\+\_\+\+Type\+Def}} \mbox{\hyperlink{struct_d_m_a___init_type_def_ada1dd6e3c3679aa799c5aeaa360780f8}{DMA\+\_\+\+M2M}}
\begin{DoxyCompactList}\small\item\em Specifies if the DMA Channeln will be used in memory-\/to-\/memory transfer. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___d_m_a___exported___types_gafb0168dd4f837a2f9f518501a4dd2d29}{DMA\+\_\+auto\+\_\+reload\+\_\+\+Type\+Def}} \mbox{\hyperlink{struct_d_m_a___init_type_def_aea97178177b6b2763953a9166a25af6b}{DMA\+\_\+\+Auto\+\_\+reload}}
\begin{DoxyCompactList}\small\item\em Specifies if the DMA Channeln will auto reload the CNDTR register \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{详细描述}
DMA Init structure definition 

在文件 \mbox{\hyperlink{hal__dma_8h_source}{hal\+\_\+dma.\+h}} 第 \mbox{\hyperlink{hal__dma_8h_source_l00249}{249}} 行定义.



\doxysubsection{类成员变量说明}
\mbox{\Hypertarget{struct_d_m_a___init_type_def_aea97178177b6b2763953a9166a25af6b}\label{struct_d_m_a___init_type_def_aea97178177b6b2763953a9166a25af6b}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!DMA\_Auto\_reload@{DMA\_Auto\_reload}}
\index{DMA\_Auto\_reload@{DMA\_Auto\_reload}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{DMA\_Auto\_reload}{DMA\_Auto\_reload}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___d_m_a___exported___types_gafb0168dd4f837a2f9f518501a4dd2d29}{DMA\+\_\+auto\+\_\+reload\+\_\+\+Type\+Def}} DMA\+\_\+\+Init\+Type\+Def\+::\+DMA\+\_\+\+Auto\+\_\+reload}



Specifies if the DMA Channeln will auto reload the CNDTR register 



在文件 \mbox{\hyperlink{hal__dma_8h_source}{hal\+\_\+dma.\+h}} 第 \mbox{\hyperlink{hal__dma_8h_source_l00261}{261}} 行定义.

\mbox{\Hypertarget{struct_d_m_a___init_type_def_ad402531bd12f654106223c2c113d678c}\label{struct_d_m_a___init_type_def_ad402531bd12f654106223c2c113d678c}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!DMA\_BufferSize@{DMA\_BufferSize}}
\index{DMA\_BufferSize@{DMA\_BufferSize}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{DMA\_BufferSize}{DMA\_BufferSize}}
{\footnotesize\ttfamily \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} DMA\+\_\+\+Init\+Type\+Def\+::\+DMA\+\_\+\+Buffer\+Size}



Specifies the buffer size, in data unit, of the Buffer size 



在文件 \mbox{\hyperlink{hal__dma_8h_source}{hal\+\_\+dma.\+h}} 第 \mbox{\hyperlink{hal__dma_8h_source_l00253}{253}} 行定义.

\mbox{\Hypertarget{struct_d_m_a___init_type_def_a209c1e74760074ac80f43be83f5da989}\label{struct_d_m_a___init_type_def_a209c1e74760074ac80f43be83f5da989}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!DMA\_DIR@{DMA\_DIR}}
\index{DMA\_DIR@{DMA\_DIR}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{DMA\_DIR}{DMA\_DIR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___d_m_a___exported___types_ga0eaf21cefb71f9d0e9dec86ca1a755ce}{DMA\+\_\+data\+\_\+transfer\+\_\+direction\+\_\+\+Type\+Def}} DMA\+\_\+\+Init\+Type\+Def\+::\+DMA\+\_\+\+DIR}



the peripheral is the source or destination. 



在文件 \mbox{\hyperlink{hal__dma_8h_source}{hal\+\_\+dma.\+h}} 第 \mbox{\hyperlink{hal__dma_8h_source_l00252}{252}} 行定义.

\mbox{\Hypertarget{struct_d_m_a___init_type_def_ada1dd6e3c3679aa799c5aeaa360780f8}\label{struct_d_m_a___init_type_def_ada1dd6e3c3679aa799c5aeaa360780f8}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!DMA\_M2M@{DMA\_M2M}}
\index{DMA\_M2M@{DMA\_M2M}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{DMA\_M2M}{DMA\_M2M}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___d_m_a___exported___types_gad78a2ca0b6087fbcbc89484779c22a5a}{DMA\+\_\+memory\+\_\+to\+\_\+memory\+\_\+\+Type\+Def}} DMA\+\_\+\+Init\+Type\+Def\+::\+DMA\+\_\+\+M2M}



Specifies if the DMA Channeln will be used in memory-\/to-\/memory transfer. 



在文件 \mbox{\hyperlink{hal__dma_8h_source}{hal\+\_\+dma.\+h}} 第 \mbox{\hyperlink{hal__dma_8h_source_l00260}{260}} 行定义.

\mbox{\Hypertarget{struct_d_m_a___init_type_def_a5e260bb85f55c8a4c9d06302ce9ccc4c}\label{struct_d_m_a___init_type_def_a5e260bb85f55c8a4c9d06302ce9ccc4c}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!DMA\_MemoryBaseAddr@{DMA\_MemoryBaseAddr}}
\index{DMA\_MemoryBaseAddr@{DMA\_MemoryBaseAddr}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{DMA\_MemoryBaseAddr}{DMA\_MemoryBaseAddr}}
{\footnotesize\ttfamily \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} DMA\+\_\+\+Init\+Type\+Def\+::\+DMA\+\_\+\+Memory\+Base\+Addr}



the memory base address for DMA Channeln. 



在文件 \mbox{\hyperlink{hal__dma_8h_source}{hal\+\_\+dma.\+h}} 第 \mbox{\hyperlink{hal__dma_8h_source_l00251}{251}} 行定义.

\mbox{\Hypertarget{struct_d_m_a___init_type_def_aa68bf57a88d80e8d7064c8ab8b618922}\label{struct_d_m_a___init_type_def_aa68bf57a88d80e8d7064c8ab8b618922}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!DMA\_MemoryDataSize@{DMA\_MemoryDataSize}}
\index{DMA\_MemoryDataSize@{DMA\_MemoryDataSize}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{DMA\_MemoryDataSize}{DMA\_MemoryDataSize}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___d_m_a___exported___types_ga3be73a548502614f91e7e425bd235810}{DMA\+\_\+memory\+\_\+data\+\_\+size\+\_\+\+Type\+Def}} DMA\+\_\+\+Init\+Type\+Def\+::\+DMA\+\_\+\+Memory\+Data\+Size}



Specifies the Memory data width. 



在文件 \mbox{\hyperlink{hal__dma_8h_source}{hal\+\_\+dma.\+h}} 第 \mbox{\hyperlink{hal__dma_8h_source_l00257}{257}} 行定义.

\mbox{\Hypertarget{struct_d_m_a___init_type_def_a8d02994ec6e4c1545ca27cdc5523db6a}\label{struct_d_m_a___init_type_def_a8d02994ec6e4c1545ca27cdc5523db6a}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!DMA\_MemoryInc@{DMA\_MemoryInc}}
\index{DMA\_MemoryInc@{DMA\_MemoryInc}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{DMA\_MemoryInc}{DMA\_MemoryInc}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___d_m_a___exported___types_ga917744cf8f79af3f4a48aba1a7ae756b}{DMA\+\_\+memory\+\_\+incremented\+\_\+mode\+\_\+\+Type\+Def}} DMA\+\_\+\+Init\+Type\+Def\+::\+DMA\+\_\+\+Memory\+Inc}



Specifies whether the memory address register is increment or not 



在文件 \mbox{\hyperlink{hal__dma_8h_source}{hal\+\_\+dma.\+h}} 第 \mbox{\hyperlink{hal__dma_8h_source_l00255}{255}} 行定义.

\mbox{\Hypertarget{struct_d_m_a___init_type_def_a4fda69591c409c26d6d4670fbab26a1e}\label{struct_d_m_a___init_type_def_a4fda69591c409c26d6d4670fbab26a1e}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!DMA\_Mode@{DMA\_Mode}}
\index{DMA\_Mode@{DMA\_Mode}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{DMA\_Mode}{DMA\_Mode}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___d_m_a___exported___types_ga145f32f78329dc68d178c2421314e53a}{DMA\+\_\+circular\+\_\+normal\+\_\+mode\+\_\+\+Type\+Def}} DMA\+\_\+\+Init\+Type\+Def\+::\+DMA\+\_\+\+Mode}



Specifies the operation mode of the DMA Channeln circular or normal mode. 



在文件 \mbox{\hyperlink{hal__dma_8h_source}{hal\+\_\+dma.\+h}} 第 \mbox{\hyperlink{hal__dma_8h_source_l00258}{258}} 行定义.

\mbox{\Hypertarget{struct_d_m_a___init_type_def_a9721c2839c7744899a3297b3e9bf623e}\label{struct_d_m_a___init_type_def_a9721c2839c7744899a3297b3e9bf623e}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!DMA\_PeripheralBaseAddr@{DMA\_PeripheralBaseAddr}}
\index{DMA\_PeripheralBaseAddr@{DMA\_PeripheralBaseAddr}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{DMA\_PeripheralBaseAddr}{DMA\_PeripheralBaseAddr}}
{\footnotesize\ttfamily \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} DMA\+\_\+\+Init\+Type\+Def\+::\+DMA\+\_\+\+Peripheral\+Base\+Addr}



the peripheral base address for DMA Channeln. 



在文件 \mbox{\hyperlink{hal__dma_8h_source}{hal\+\_\+dma.\+h}} 第 \mbox{\hyperlink{hal__dma_8h_source_l00250}{250}} 行定义.

\mbox{\Hypertarget{struct_d_m_a___init_type_def_ab7507aaa924198a5c95a89263c6a9cce}\label{struct_d_m_a___init_type_def_ab7507aaa924198a5c95a89263c6a9cce}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!DMA\_PeripheralDataSize@{DMA\_PeripheralDataSize}}
\index{DMA\_PeripheralDataSize@{DMA\_PeripheralDataSize}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{DMA\_PeripheralDataSize}{DMA\_PeripheralDataSize}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___d_m_a___exported___types_ga46d30df073d8705b9780d51a4d6305a5}{DMA\+\_\+peripheral\+\_\+data\+\_\+size\+\_\+\+Type\+Def}} DMA\+\_\+\+Init\+Type\+Def\+::\+DMA\+\_\+\+Peripheral\+Data\+Size}



Specifies the Peripheral data width. 



在文件 \mbox{\hyperlink{hal__dma_8h_source}{hal\+\_\+dma.\+h}} 第 \mbox{\hyperlink{hal__dma_8h_source_l00256}{256}} 行定义.

\mbox{\Hypertarget{struct_d_m_a___init_type_def_abbd8687f5a480530c7710909c73a538a}\label{struct_d_m_a___init_type_def_abbd8687f5a480530c7710909c73a538a}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!DMA\_PeripheralInc@{DMA\_PeripheralInc}}
\index{DMA\_PeripheralInc@{DMA\_PeripheralInc}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{DMA\_PeripheralInc}{DMA\_PeripheralInc}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___d_m_a___exported___types_gadcf5232c59e1a558e9e3e302f36d70bd}{DMA\+\_\+peripheral\+\_\+incremented\+\_\+mode\+\_\+\+Type\+Def}} DMA\+\_\+\+Init\+Type\+Def\+::\+DMA\+\_\+\+Peripheral\+Inc}



Specifies whether the Peripheral address increment or not 



在文件 \mbox{\hyperlink{hal__dma_8h_source}{hal\+\_\+dma.\+h}} 第 \mbox{\hyperlink{hal__dma_8h_source_l00254}{254}} 行定义.

\mbox{\Hypertarget{struct_d_m_a___init_type_def_acda59dbfb668552d042d263f0908791b}\label{struct_d_m_a___init_type_def_acda59dbfb668552d042d263f0908791b}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!DMA\_Priority@{DMA\_Priority}}
\index{DMA\_Priority@{DMA\_Priority}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{DMA\_Priority}{DMA\_Priority}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___d_m_a___exported___types_gac150939a46ba8f2007e7d9c42523a85b}{DMA\+\_\+priority\+\_\+level\+\_\+\+Type\+Def}} DMA\+\_\+\+Init\+Type\+Def\+::\+DMA\+\_\+\+Priority}



Specifies the software priority for the DMA priority level 



在文件 \mbox{\hyperlink{hal__dma_8h_source}{hal\+\_\+dma.\+h}} 第 \mbox{\hyperlink{hal__dma_8h_source_l00259}{259}} 行定义.



该结构体的文档由以下文件生成\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Xeroly\+Skinner/\+Desktop/\+MM\+\_\+\+Device/\+MM32\+F327x/\+HAL\+\_\+\+Lib/\+Inc/\mbox{\hyperlink{hal__dma_8h}{hal\+\_\+dma.\+h}}\end{DoxyCompactItemize}
