// Seed: 2378536422
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    input tri0 id_0
    , id_15,
    input wire id_1,
    output uwire id_2,
    output uwire id_3#(
        .id_16(1),
        .id_17(1),
        .id_18(-1),
        .id_19(1)
    ),
    output wor id_4,
    output tri0 id_5,
    input supply0 id_6,
    output supply0 id_7,
    input supply0 id_8,
    output wor id_9,
    input tri id_10,
    input supply1 id_11,
    input tri0 id_12,
    input uwire id_13
);
  assign id_18 = -1 / 1;
  module_0 modCall_1 ();
  logic id_20;
  ;
endmodule
