{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640853815803 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640853815817 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 30 16:43:35 2021 " "Processing started: Thu Dec 30 16:43:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640853815817 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640853815817 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UPC -c UPC " "Command: quartus_map --read_settings_files=on --write_settings_files=off UPC -c UPC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640853815817 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640853816053 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640853816053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoderb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoderB " "Found entity 1: decoderB" {  } { { "decoderB.bdf" "" { Schematic "G:/computer/UPCtop/UPC/decoderB.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640853823464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640853823464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodera.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decodera.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoderA " "Found entity 1: decoderA" {  } { { "decoderA.bdf" "" { Schematic "G:/computer/UPCtop/UPC/decoderA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640853823464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640853823464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_d.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder_d.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_D " "Found entity 1: decoder_D" {  } { { "decoder_D.bdf" "" { Schematic "G:/computer/UPCtop/UPC/decoder_D.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640853823464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640853823464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romip.v 1 1 " "Found 1 design units, including 1 entities, in source file romip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROMIP " "Found entity 1: ROMIP" {  } { { "ROMIP.v" "" { Text "G:/computer/UPCtop/UPC/ROMIP.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640853823464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640853823464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mc " "Found entity 1: mc" {  } { { "mc.bdf" "" { Schematic "G:/computer/UPCtop/UPC/mc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640853823464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640853823464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder_c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_C " "Found entity 1: decoder_C" {  } { { "decoder_C.bdf" "" { Schematic "G:/computer/UPCtop/UPC/decoder_C.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640853823464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640853823464 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../test2/CmotDemo.bdf " "Can't analyze file -- file ../test2/CmotDemo.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1640853823464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file upc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UPC " "Found entity 1: UPC" {  } { { "UPC.bdf" "" { Schematic "G:/computer/UPCtop/UPC/UPC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640853823464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640853823464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romip1.v 1 1 " "Found 1 design units, including 1 entities, in source file romip1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROMIP1 " "Found entity 1: ROMIP1" {  } { { "ROMIP1.v" "" { Text "G:/computer/UPCtop/UPC/ROMIP1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640853823464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640853823464 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UPC " "Elaborating entity \"UPC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640853823497 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LDPC " "Pin \"LDPC\" is missing source" {  } { { "UPC.bdf" "" { Schematic "G:/computer/UPCtop/UPC/UPC.bdf" { { 464 288 464 480 "LDPC" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1640853823497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_D decoder_D:inst9 " "Elaborating entity \"decoder_D\" for hierarchy \"decoder_D:inst9\"" {  } { { "UPC.bdf" "inst9" { Schematic "G:/computer/UPCtop/UPC/UPC.bdf" { { 400 944 1040 528 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640853823497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139M decoder_D:inst9\|74139M:inst " "Elaborating entity \"74139M\" for hierarchy \"decoder_D:inst9\|74139M:inst\"" {  } { { "decoder_D.bdf" "inst" { Schematic "G:/computer/UPCtop/UPC/decoder_D.bdf" { { 192 392 496 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640853823512 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder_D:inst9\|74139M:inst " "Elaborated megafunction instantiation \"decoder_D:inst9\|74139M:inst\"" {  } { { "decoder_D.bdf" "" { Schematic "G:/computer/UPCtop/UPC/decoder_D.bdf" { { 192 392 496 288 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640853823512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMIP ROMIP:inst6 " "Elaborating entity \"ROMIP\" for hierarchy \"ROMIP:inst6\"" {  } { { "UPC.bdf" "inst6" { Schematic "G:/computer/UPCtop/UPC/UPC.bdf" { { 56 816 1000 136 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640853823512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROMIP:inst6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROMIP:inst6\|altsyncram:altsyncram_component\"" {  } { { "ROMIP.v" "altsyncram_component" { Text "G:/computer/UPCtop/UPC/ROMIP.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640853823542 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROMIP:inst6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROMIP:inst6\|altsyncram:altsyncram_component\"" {  } { { "ROMIP.v" "" { Text "G:/computer/UPCtop/UPC/ROMIP.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640853823542 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROMIP:inst6\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROMIP:inst6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640853823542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640853823542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640853823542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Mif2.mif " "Parameter \"init_file\" = \"Mif2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640853823542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640853823542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640853823542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640853823542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640853823542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640853823542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640853823542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640853823542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640853823542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640853823542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640853823542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640853823542 ""}  } { { "ROMIP.v" "" { Text "G:/computer/UPCtop/UPC/ROMIP.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640853823542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_loc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_loc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_loc1 " "Found entity 1: altsyncram_loc1" {  } { { "db/altsyncram_loc1.tdf" "" { Text "G:/computer/UPCtop/UPC/db/altsyncram_loc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640853823589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640853823589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_loc1 ROMIP:inst6\|altsyncram:altsyncram_component\|altsyncram_loc1:auto_generated " "Elaborating entity \"altsyncram_loc1\" for hierarchy \"ROMIP:inst6\|altsyncram:altsyncram_component\|altsyncram_loc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/computer/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640853823589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c8e2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c8e2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c8e2 " "Found entity 1: altsyncram_c8e2" {  } { { "db/altsyncram_c8e2.tdf" "" { Text "G:/computer/UPCtop/UPC/db/altsyncram_c8e2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640853823626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640853823626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c8e2 ROMIP:inst6\|altsyncram:altsyncram_component\|altsyncram_loc1:auto_generated\|altsyncram_c8e2:altsyncram1 " "Elaborating entity \"altsyncram_c8e2\" for hierarchy \"ROMIP:inst6\|altsyncram:altsyncram_component\|altsyncram_loc1:auto_generated\|altsyncram_c8e2:altsyncram1\"" {  } { { "db/altsyncram_loc1.tdf" "altsyncram1" { Text "G:/computer/UPCtop/UPC/db/altsyncram_loc1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640853823626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ROMIP:inst6\|altsyncram:altsyncram_component\|altsyncram_loc1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ROMIP:inst6\|altsyncram:altsyncram_component\|altsyncram_loc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_loc1.tdf" "mgl_prim2" { Text "G:/computer/UPCtop/UPC/db/altsyncram_loc1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640853824004 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROMIP:inst6\|altsyncram:altsyncram_component\|altsyncram_loc1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ROMIP:inst6\|altsyncram:altsyncram_component\|altsyncram_loc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_loc1.tdf" "" { Text "G:/computer/UPCtop/UPC/db/altsyncram_loc1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640853824004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROMIP:inst6\|altsyncram:altsyncram_component\|altsyncram_loc1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ROMIP:inst6\|altsyncram:altsyncram_component\|altsyncram_loc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 000000000000000000000000 " "Parameter \"CVALUE\" = \"000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640853824004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640853824004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640853824004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380928768 " "Parameter \"NODE_NAME\" = \"1380928768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640853824004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 64 " "Parameter \"NUMWORDS\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640853824004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640853824004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 24 " "Parameter \"WIDTH_WORD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640853824004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 6 " "Parameter \"WIDTHAD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640853824004 ""}  } { { "db/altsyncram_loc1.tdf" "" { Text "G:/computer/UPCtop/UPC/db/altsyncram_loc1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640853824004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ROMIP:inst6\|altsyncram:altsyncram_component\|altsyncram_loc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ROMIP:inst6\|altsyncram:altsyncram_component\|altsyncram_loc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "e:/computer/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640853824096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ROMIP:inst6\|altsyncram:altsyncram_component\|altsyncram_loc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ROMIP:inst6\|altsyncram:altsyncram_component\|altsyncram_loc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "e:/computer/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640853824189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ROMIP:inst6\|altsyncram:altsyncram_component\|altsyncram_loc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ROMIP:inst6\|altsyncram:altsyncram_component\|altsyncram_loc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "e:/computer/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640853824268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mc mc:inst2 " "Elaborating entity \"mc\" for hierarchy \"mc:inst2\"" {  } { { "UPC.bdf" "inst2" { Schematic "G:/computer/UPCtop/UPC/UPC.bdf" { { 48 560 696 176 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640853824301 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cmotdemo.bdf 1 1 " "Using design file cmotdemo.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CmotDemo " "Found entity 1: CmotDemo" {  } { { "cmotdemo.bdf" "" { Schematic "G:/computer/UPCtop/UPC/cmotdemo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640853824311 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1640853824311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CmotDemo CmotDemo:inst " "Elaborating entity \"CmotDemo\" for hierarchy \"CmotDemo:inst\"" {  } { { "UPC.bdf" "inst" { Schematic "G:/computer/UPCtop/UPC/UPC.bdf" { { 40 280 416 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640853824311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_C decoder_C:inst1 " "Elaborating entity \"decoder_C\" for hierarchy \"decoder_C:inst1\"" {  } { { "UPC.bdf" "inst1" { Schematic "G:/computer/UPCtop/UPC/UPC.bdf" { { 248 344 440 408 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640853824322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 decoder_C:inst1\|74138:inst " "Elaborating entity \"74138\" for hierarchy \"decoder_C:inst1\|74138:inst\"" {  } { { "decoder_C.bdf" "inst" { Schematic "G:/computer/UPCtop/UPC/decoder_C.bdf" { { 368 1128 1248 528 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640853824330 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder_C:inst1\|74138:inst " "Elaborated megafunction instantiation \"decoder_C:inst1\|74138:inst\"" {  } { { "decoder_C.bdf" "" { Schematic "G:/computer/UPCtop/UPC/decoder_C.bdf" { { 368 1128 1248 528 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640853824330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderA decoderA:inst7 " "Elaborating entity \"decoderA\" for hierarchy \"decoderA:inst7\"" {  } { { "UPC.bdf" "inst7" { Schematic "G:/computer/UPCtop/UPC/UPC.bdf" { { 400 712 808 560 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640853824330 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst1 " "Block or symbol \"NOT\" of instance \"inst1\" overlaps another block or symbol" {  } { { "decoderA.bdf" "" { Schematic "G:/computer/UPCtop/UPC/decoderA.bdf" { { 176 400 448 208 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640853824330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderB decoderB:inst8 " "Elaborating entity \"decoderB\" for hierarchy \"decoderB:inst8\"" {  } { { "UPC.bdf" "inst8" { Schematic "G:/computer/UPCtop/UPC/UPC.bdf" { { 256 528 624 416 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640853824340 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1640853824442 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.12.30.16:43:47 Progress: Loading sld4788bb82/alt_sld_fab_wrapper_hw.tcl " "2021.12.30.16:43:47 Progress: Loading sld4788bb82/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640853827496 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640853829767 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640853829882 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640853832794 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640853832878 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640853832947 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640853833047 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640853833047 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640853833047 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1640853833726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4788bb82/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4788bb82/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4788bb82/alt_sld_fab.v" "" { Text "G:/computer/UPCtop/UPC/db/ip/sld4788bb82/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640853833879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640853833879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4788bb82/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4788bb82/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4788bb82/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "G:/computer/UPCtop/UPC/db/ip/sld4788bb82/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640853833932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640853833932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4788bb82/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4788bb82/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4788bb82/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "G:/computer/UPCtop/UPC/db/ip/sld4788bb82/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640853833948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640853833948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4788bb82/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4788bb82/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4788bb82/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "G:/computer/UPCtop/UPC/db/ip/sld4788bb82/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640853833995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640853833995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4788bb82/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4788bb82/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4788bb82/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "G:/computer/UPCtop/UPC/db/ip/sld4788bb82/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640853834059 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4788bb82/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "G:/computer/UPCtop/UPC/db/ip/sld4788bb82/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640853834059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640853834059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4788bb82/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4788bb82/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4788bb82/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "G:/computer/UPCtop/UPC/db/ip/sld4788bb82/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640853834103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640853834103 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mc:inst2\|inst5 mc:inst2\|inst5~_emulated mc:inst2\|inst5~1 " "Register \"mc:inst2\|inst5\" is converted into an equivalent circuit using register \"mc:inst2\|inst5~_emulated\" and latch \"mc:inst2\|inst5~1\"" {  } { { "mc.bdf" "" { Schematic "G:/computer/UPCtop/UPC/mc.bdf" { { 224 696 760 304 "inst5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1640853834998 "|UPC|mc:inst2|inst5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mc:inst2\|inst4 mc:inst2\|inst4~_emulated mc:inst2\|inst4~1 " "Register \"mc:inst2\|inst4\" is converted into an equivalent circuit using register \"mc:inst2\|inst4~_emulated\" and latch \"mc:inst2\|inst4~1\"" {  } { { "mc.bdf" "" { Schematic "G:/computer/UPCtop/UPC/mc.bdf" { { 120 696 760 200 "inst4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1640853834998 "|UPC|mc:inst2|inst4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mc:inst2\|inst3 mc:inst2\|inst3~_emulated mc:inst2\|inst3~1 " "Register \"mc:inst2\|inst3\" is converted into an equivalent circuit using register \"mc:inst2\|inst3~_emulated\" and latch \"mc:inst2\|inst3~1\"" {  } { { "mc.bdf" "" { Schematic "G:/computer/UPCtop/UPC/mc.bdf" { { 320 496 560 400 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1640853834998 "|UPC|mc:inst2|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mc:inst2\|inst2 mc:inst2\|inst2~_emulated mc:inst2\|inst2~1 " "Register \"mc:inst2\|inst2\" is converted into an equivalent circuit using register \"mc:inst2\|inst2~_emulated\" and latch \"mc:inst2\|inst2~1\"" {  } { { "mc.bdf" "" { Schematic "G:/computer/UPCtop/UPC/mc.bdf" { { 224 496 560 304 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1640853834998 "|UPC|mc:inst2|inst2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mc:inst2\|inst1 mc:inst2\|inst1~_emulated mc:inst2\|inst1~1 " "Register \"mc:inst2\|inst1\" is converted into an equivalent circuit using register \"mc:inst2\|inst1~_emulated\" and latch \"mc:inst2\|inst1~1\"" {  } { { "mc.bdf" "" { Schematic "G:/computer/UPCtop/UPC/mc.bdf" { { 120 496 560 200 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1640853834998 "|UPC|mc:inst2|inst1"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1640853834998 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LDPC GND " "Pin \"LDPC\" is stuck at GND" {  } { { "UPC.bdf" "" { Schematic "G:/computer/UPCtop/UPC/UPC.bdf" { { 464 288 464 480 "LDPC" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640853835029 "|UPC|LDPC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1640853835029 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640853835080 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1640853836026 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640853836026 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "378 " "Implemented 378 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1640853836073 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1640853836073 ""} { "Info" "ICUT_CUT_TM_LCELLS" "289 " "Implemented 289 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1640853836073 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1640853836073 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1640853836073 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640853836089 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 30 16:43:56 2021 " "Processing ended: Thu Dec 30 16:43:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640853836089 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640853836089 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640853836089 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640853836089 ""}
