library ieee;
use ieee.std_logic_1164.all;

entity if_id is
	port(
		PC_2_IF_in  : in  std_logic_vector(15 downto 0);
		Inst_IF_in  : in  std_logic_vector(15 downto 0);
		Global_In   : in  std_logic;
		Global_Out  : in  std_logic;
		PC_2_ID_out : out std_logic_vector(15 downto 0);
		Inst_ID_out : out std_logic_vector(15 downto 0)
	);
end if_id;

architecture structure of if_id is
begin
end structure;
