{"Source Block": ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@586:597@HdlStmProcess", "    sclk_int <= cpol;\n  end\nend\n\n// Additional register stage to improve timing\nalways @(posedge clk) begin\n  sclk <= sclk_int;\n  sdo <= sdo_int_s;\n  sdo_t <= sdo_t_int;\nend\n\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[591, "always @(posedge clk) begin\n"], [592, "  sclk <= sclk_int;\n"], [593, "  sdo <= sdo_int_s;\n"], [594, "  sdo_t <= sdo_t_int;\n"], [595, "end\n"]], "Add": []}}