Flow report for Lab1Demo
Sat Aug 03 17:22:11 2024
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Flow Summary                                                                  ;
+---------------------------------+---------------------------------------------+
; Flow Status                     ; Successful - Sat Aug 03 17:21:57 2024       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; Lab1Demo                                    ;
; Top-level Entity Name           ; TOP_VGA_DEMO_KBD                            ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSXFC6D6F31C6                              ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 4,040 / 41,910 ( 10 % )                     ;
; Total registers                 ; 7010                                        ;
; Total pins                      ; 52 / 499 ( 10 % )                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 368,640 / 5,662,720 ( 7 % )                 ;
; Total DSP Blocks                ; 0 / 112 ( 0 % )                             ;
; Total HSSI RX PCSs              ; 0 / 9 ( 0 % )                               ;
; Total HSSI PMA RX Deserializers ; 0 / 9 ( 0 % )                               ;
; Total HSSI TX PCSs              ; 0 / 9 ( 0 % )                               ;
; Total HSSI PMA TX Serializers   ; 0 / 9 ( 0 % )                               ;
; Total PLLs                      ; 1 / 15 ( 7 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 08/03/2024 17:18:02 ;
; Main task         ; Compilation         ;
; Revision Name     ; Lab1Demo            ;
+-------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                                                                                  ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+------------------+------------------+
; Assignment Name                     ; Value                                                                                                                                                                                 ; Default Value ; Entity Name      ; Section Id       ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+------------------+------------------+
; COMPILER_SIGNATURE_ID               ; 145862331590799.172269468246260                                                                                                                                                       ; --            ; --               ; --               ;
; ENABLE_SIGNALTAP                    ; On                                                                                                                                                                                    ; --            ; --               ; --               ;
; MISC_FILE                           ; RTL/VGA/valX.bsf                                                                                                                                                                      ; --            ; --               ; --               ;
; MISC_FILE                           ; RTL/VGA/valX_inst.v                                                                                                                                                                   ; --            ; --               ; --               ;
; MISC_FILE                           ; RTL/VGA/valX_bb.v                                                                                                                                                                     ; --            ; --               ; --               ;
; MISC_FILE                           ; Number_position.bsf                                                                                                                                                                   ; --            ; --               ; --               ;
; MISC_FILE                           ; Number_position_bb.v                                                                                                                                                                  ; --            ; --               ; --               ;
; MISC_FILE                           ; CLK_31P5.cmp                                                                                                                                                                          ; --            ; --               ; --               ;
; MISC_FILE                           ; CLK_31P5_sim/CLK_31P5.vo                                                                                                                                                              ; --            ; --               ; --               ;
; NUM_PARALLEL_PROCESSORS             ; All                                                                                                                                                                                   ; --            ; --               ; --               ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family)                                                                                                                                                ; --            ; TOP_VGA_DEMO_KBD ; Top              ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family)                                                                                                                                                ; --            ; TOP_VGA_DEMO_KBD ; Top              ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family)                                                                                                                                                ; --            ; TOP_VGA_DEMO_KBD ; Top              ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                                                                                                                                                                          ; --            ; --               ; --               ;
; SLD_FILE                            ; db/stp1_auto_stripped.stp                                                                                                                                                             ; --            ; --               ; --               ;
; SLD_NODE_CREATOR_ID                 ; 110                                                                                                                                                                                   ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_ENTITY_NAME                ; sld_signaltap                                                                                                                                                                         ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_RAM_BLOCK_TYPE=AUTO                                                                                                                                                               ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_NODE_INFO=805334528                                                                                                                                                               ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_POWER_UP_TRIGGER=0                                                                                                                                                                ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0                                                                                                                                         ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_SEGMENT_SIZE=8192                                                                                                                                                                 ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ATTRIBUTE_MEM_MODE=OFF                                                                                                                                                            ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STATE_FLOW_USE_GENERATED=0                                                                                                                                                        ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STATE_BITS=11                                                                                                                                                                     ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_BUFFER_FULL_STOP=1                                                                                                                                                                ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_CURRENT_RESOURCE_WIDTH=1                                                                                                                                                          ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INCREMENTAL_ROUTING=1                                                                                                                                                             ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_LEVEL=1                                                                                                                                                                   ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_SAMPLE_DEPTH=8192                                                                                                                                                                 ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_IN_ENABLED=0                                                                                                                                                              ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_PIPELINE=0                                                                                                                                                                ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_RAM_PIPELINE=0                                                                                                                                                                    ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_COUNTER_PIPELINE=0                                                                                                                                                                ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ADVANCED_TRIGGER_ENTITY=basic,1,                                                                                                                                                  ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_LEVEL_PIPELINE=1                                                                                                                                                          ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ENABLE_ADVANCED_TRIGGER=0                                                                                                                                                         ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_DATA_BITS=45                                                                                                                                                                      ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_BITS=45                                                                                                                                                                   ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STORAGE_QUALIFIER_BITS=45                                                                                                                                                         ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INVERSION_MASK=000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INVERSION_MASK_LENGTH=162                                                                                                                                                         ; --            ; --               ; auto_signaltap_0 ;
; SMART_RECOMPILE                     ; On                                                                                                                                                                                    ; Off           ; --               ; --               ;
; SPD_FILE                            ; CLK_31P5.spd                                                                                                                                                                          ; --            ; --               ; --               ;
; SYNTHESIS_ONLY_QIP                  ; On                                                                                                                                                                                    ; --            ; --               ; --               ;
; TOP_LEVEL_ENTITY                    ; TOP_VGA_DEMO_KBD                                                                                                                                                                      ; Lab1Demo      ; --               ; --               ;
; USE_SIGNALTAP_FILE                  ; output_files/stp1.stp                                                                                                                                                                 ; --            ; --               ; --               ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:35     ; 2.0                     ; 5176 MB             ; 00:00:37                           ;
; Fitter                    ; 00:03:06     ; 1.4                     ; 8011 MB             ; 00:06:45                           ;
; Assembler                 ; 00:00:08     ; 1.0                     ; 4923 MB             ; 00:00:08                           ;
; TimeQuest Timing Analyzer ; 00:00:13     ; 3.9                     ; 5487 MB             ; 00:00:35                           ;
; Total                     ; 00:04:02     ; --                      ; --                  ; 00:08:05                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+-----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                         ;
+---------------------------+------------------+------------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+---------------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis      ; toms             ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter                    ; toms             ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler                 ; toms             ; Windows 10 ; 10.0       ; x86_64         ;
; TimeQuest Timing Analyzer ; toms             ; Windows 10 ; 10.0       ; x86_64         ;
+---------------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo
quartus_fit --read_settings_files=off --write_settings_files=off Lab1Demo -c Lab1Demo
quartus_asm --read_settings_files=off --write_settings_files=off Lab1Demo -c Lab1Demo
quartus_sta Lab1Demo -c Lab1Demo



