0.7
2020.2
Jun 10 2021
20:04:57
D:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
D:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.srcs/sim_1/new/tb_spi_module.v,1712889980,verilog,,,,tb_spi_module,,,../../../../uart_spi_demo.gen/sources_1/ip/clk_wiz_0,,,,,
D:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.srcs/sim_1/new/tb_uart_loop.v,1712896487,verilog,,,,tb_uart_loop,,,../../../../uart_spi_demo.gen/sources_1/ip/clk_wiz_0,,,,,
D:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.srcs/sim_1/new/uart_rx.v,1712804182,verilog,,D:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.srcs/sim_1/new/tb_uart_loop.v,,uart_rx,,,../../../../uart_spi_demo.gen/sources_1/ip/clk_wiz_0,,,,,
D:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.srcs/sim_1/new/uart_tx.v,1712756081,verilog,,D:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.srcs/sim_1/new/tb_uart_loop.v,,uart_tx,,,../../../../uart_spi_demo.gen/sources_1/ip/clk_wiz_0,,,,,
D:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.srcs/sources_1/new/spi_module.v,1712889613,verilog,,D:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.srcs/sim_1/new/tb_spi_module.v,,spi_module,,,../../../../uart_spi_demo.gen/sources_1/ip/clk_wiz_0,,,,,
D:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.srcs/sources_1/new/uart2spi_decode.v,1712897254,verilog,,D:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.srcs/sources_1/new/uart_decode.v,,uart2spi_decode,,,../../../../uart_spi_demo.gen/sources_1/ip/clk_wiz_0,,,,,
D:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.srcs/sources_1/new/uart_decode.v,1712892688,verilog,,D:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.srcs/sim_1/new/uart_rx.v,,uart_decode,,,../../../../uart_spi_demo.gen/sources_1/ip/clk_wiz_0,,,,,
