GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/arruk/riscv/RTL/PRIMER25k/src/alu.v'
Analyzing Verilog file '/home/arruk/riscv/RTL/PRIMER25k/src/clockworks.v'
Analyzing Verilog file '/home/arruk/riscv/RTL/PRIMER25k/src/core.sv'
Analyzing Verilog file '/home/arruk/riscv/RTL/PRIMER25k/src/mem.sv'
Analyzing Verilog file '/home/arruk/riscv/RTL/PRIMER25k/src/soc.v'
Analyzing Verilog file '/home/arruk/riscv/RTL/PRIMER25k/src/uart_tx.v'
Compiling module 'SOC'("/home/arruk/riscv/RTL/PRIMER25k/src/soc.v":7)
Compiling module 'torv32'("/home/arruk/riscv/RTL/PRIMER25k/src/core.sv":9)
Extracting RAM for identifier 'BHT'("/home/arruk/riscv/RTL/PRIMER25k/src/core.sv":110)
Extracting RAM for identifier 'reg_file'("/home/arruk/riscv/RTL/PRIMER25k/src/core.sv":185)
WARN  (EX3041) : Left shift count >= width of value("/home/arruk/riscv/RTL/PRIMER25k/src/core.sv":86)
Compiling module 'imm_mux'("/home/arruk/riscv/RTL/PRIMER25k/src/alu.v":137)
Compiling module 'alu'("/home/arruk/riscv/RTL/PRIMER25k/src/alu.v":3)
Compiling module 'add_sub'("/home/arruk/riscv/RTL/PRIMER25k/src/alu.v":71)
Compiling module 'flip32'("/home/arruk/riscv/RTL/PRIMER25k/src/alu.v":128)
WARN  (EX3791) : Expression size 33 truncated to fit in target size 32("/home/arruk/riscv/RTL/PRIMER25k/src/alu.v":39)
Compiling module 'mem(ROM_SIZE=16384,RAM_SIZE=16384)'("/home/arruk/riscv/RTL/PRIMER25k/src/mem.sv":68)
Compiling module 'insn_mem(IROM_SIZE=16384)'("/home/arruk/riscv/RTL/PRIMER25k/src/mem.sv":124)
Extracting RAM for identifier 'ROM'("/home/arruk/riscv/RTL/PRIMER25k/src/mem.sv":149)
Compiling module 'data_mem(DRAM_SIZE=16384)'("/home/arruk/riscv/RTL/PRIMER25k/src/mem.sv":172)
Extracting RAM for identifier 'RAM'("/home/arruk/riscv/RTL/PRIMER25k/src/mem.sv":198)
Compiling module 'corescore_emitter_uart(clk_freq_hz=50000000,baud_rate=230400)'("/home/arruk/riscv/RTL/PRIMER25k/src/uart_tx.v":1)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 9("/home/arruk/riscv/RTL/PRIMER25k/src/uart_tx.v":34)
Compiling module 'Clockworks'("/home/arruk/riscv/RTL/PRIMER25k/src/clockworks.v":3)
NOTE  (EX0101) : Current top module is "SOC"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
ERROR (IF0008) : The number(524288) of DFF used to infer "RAM" exceeds the resource limit(23280) of current device(GW5A-LV25MG121NC1/I0)
GowinSynthesis finish
