---
title: SSE & AVX Vectorization
published: true
tags: c++ codingame avx shader intel
---
> SSE and SSE2 are available in every single x86-family CPU with 64-bit support... here’s a list of tricks to get you around some of the more common, eh, “idiosyncrasies” of SSE and its descendants. - [SSE: mind the gap!](https://fgiesen.wordpress.com/2016/04/03/sse-mind-the-gap/)


## [x86/x64 SIMD Instruction List (SSE to AVX512)](https://prose.io/#yduf/yduf.github.io/edit/master/_posts/2017-12-27-AVX.md)

- [SSE & AVX Vectorization](https://tech.io/playgrounds/283/sse-avx-vectorization/what-is-sse-and-avx)
- [A Guide to Vectorization with Intel® C++ Compilers](https://software.intel.com/sites/default/files/m/4/8/8/2/a/31848-CompilerAutovectorizationGuide.pdf)

### [What is the difference between AVX2 and AVX-512?](https://stackoverflow.com/a/59146690/51386)

**AVX2** is a 256 bit vector instruction set. You have 256 bit registers which can be interpreted several ways (8 floats, 4 doubles, 32 bytes, etc).  
- [AVX2 adds gather, but not scatter instructions.](https://stackoverflow.com/a/14020821/51386)
**AVX**(1) supports only floating point operations, **AVX2** adds 256 bit integer operations.
- [Which is the reason for avx floating point bitwise logical operations?](https://stackoverflow.com/a/24950403/51386)
- [There are no scatter or gather instructions in the original AVX instruction set.](https://stackoverflow.com/a/14020821/51386)
**AVX-512** comes in [many different flavors](https://en.wikipedia.org/wiki/AVX-512#Instruction_set).
AVX512 introduces masking so you can more cheaply blend as part of another operation.
- [AVX512PF additionally provides prefetch variants of gather and scatter instructions.](https://stackoverflow.com/a/14020821/51386)

[![caption](https://www.codingame.com/servlet/fileservlet?id=16426525647340)](https://www.codingame.com/playgrounds/283/sse-avx-vectorization/what-is-sse-and-avx)

## [Gcc compiler intrinsic](https://www.linuxjournal.com/content/in)

[Always use `#include <immintrin.h>` ](https://stackoverflow.com/a/38662980/51386)


X86 intrinsics are follow the naming convention _mm_\[opname\]_\[suffix\]

[Checking avx availability with Gcc](https://stackoverflow.com/questions/17758409/intrinsics-for-cpuid-like-informations)
{% highlight cpp %}
#define CHECK(target) if(__builtin_cpu_supports(target)) {   cerr << target << " supported\n"; }

CHECK("avx");
CHECK("avx2");
CHECK("avx512vl");
{% endhighlight %}

[Casting](https://stackoverflow.com/questions/30674291/how-to-check-inf-for-avx-intrinsic-m256)

The intrinsics `_mm256_castps_si256`/`_mm256_castsi256_ps` are only to make the compiler happy "This intrinsic is only used for compilation and does not generate any instructions, thus it has zero latency."



## Autovectorization
- [Auto-vectorization with gcc 4.7](https://locklessinc.com/articles/vectorize/)
- [Writing Autovectorizable Code](https://twiki.cern.ch/twiki/bin/view/CMSPublic/WorkBookWritingAutovectorizableCode)

## Codingame
- [add loop autovectorized](https://godbolt.org/#g:!((g:!((g:!((h:codeEditor,i:(j:1,lang:c%2B%2B,source:'//+cli:+-xc+-Wall+-O3+-march%3Dhaswell+-fopt-info-vec-optimized+%0A%0A//+optimized%0A%23ifndef+NOPTIMIZE%0A%23pragma+GCC+optimize(%22O3%22,%22inline%22)+//Optimization+flags%0A%23pragma+GCC+option(%22arch%3Dhaswell%22,%22tune%3Dnative%22,%22no-zero-upper%22)+++++++++//Enable+AVX%0A%23endif%0A%0A%23define+SIZE%09(1L+%3C%3C+16)%0A%0Avoid+test1(double+*a,+double+*b)%0A%7B%0A%09for+(int+i+%3D+0%3B+i+%3C+SIZE%3B+i%2B%2B)%0A%09%7B%0A%09%09a%5Bi%5D+%2B%3D+b%5Bi%5D%3B%0A%09%7D%0A%7D%0A'),l:'5',n:'0',o:'C%2B%2B+source+%231',t:'0')),k:35.315230423307796,l:'4',m:100,n:'0',o:'',s:0,t:'0'),(g:!((h:compiler,i:(compiler:g82,filters:(b:'0',binary:'1',commentOnly:'0',demangle:'0',directives:'0',execute:'1',intel:'0',libraryCode:'1',trim:'1'),lang:c%2B%2B,libs:!(),options:'-std%3Dgnu%2B%2B17++++-fopt-info-vec-optimized+',source:1),l:'5',n:'0',o:'x86-64+gcc+8.2+(Editor+%231,+Compiler+%231)+C%2B%2B',t:'0')),header:(),k:31.35143624335889,l:'4',m:100,n:'0',o:'',s:0,t:'0'),(g:!((h:output,i:(compiler:1,editor:1,wrap:'1'),l:'5',n:'0',o:'%231+with+x86-64+gcc+8.2',t:'0')),k:33.33333333333333,l:'4',n:'0',o:'',s:0,t:'0')),l:'2',n:'0',o:'',t:'0')),version:4)
- [uct loop](https://godbolt.org/#g:!((g:!((g:!((h:codeEditor,i:(j:1,lang:c%2B%2B,source:'//+cli:+-std%3Dgnu%2B%2B17+-fopt-info-vec-optimized+-Wpragmas+-ffast-math%0A%0A//+optimized%0A%23ifndef+NOPTIMIZE%0A//+FAST+MATH+PRAGMA+DOES+NOT+WORK+-+only+cli+-ffast-math%0A//%23pragma+GCC+optimize+%22fast-math%22++++++//Optimization+flags%0A%23pragma+GCC+optimize+%22O3%22,+%22inline%22++//Optimization+flags%0A%23endif%0A%0A//%23define+__FAST_MATH__+%0A%23ifdef+__FAST_MATH__%0A%23include+%3Cmath.h%3E%0A%23endif%0A%0A//+const+float+l+%3D+4+*+c_param+*+c_param+*+fast_log(+VISIT_)%3B%0Avoid+uct(float*+score,+float*+visit,+int+SIZE,+float+l,%0A+++++++++float*+uct)%0A%7B%0A%09for+(int+i+%3D+0%3B+i+%3C+SIZE%3B+i%2B%2B)%0A%09%7B%0A++++++++uct%5Bi%5D+%3D+(score%5Bi%5D+/+visit%5Bi%5D)+%2B+sqrt(+l+/+visit%5Bi%5D)%3B%0A%09%7D%0A%7D%0A'),l:'5',n:'0',o:'C%2B%2B+source+%231',t:'0')),k:47.62802387684575,l:'4',m:100,n:'0',o:'',s:0,t:'0'),(g:!((h:compiler,i:(compiler:g82,filters:(b:'0',binary:'1',commentOnly:'0',demangle:'0',directives:'0',execute:'1',intel:'0',libraryCode:'1',trim:'1'),lang:c%2B%2B,libs:!(),options:'-std%3Dgnu%2B%2B17++++-fopt-info-vec-optimized+-Wpragmas+-ffast-math',source:1),l:'5',n:'0',o:'x86-64+gcc+8.2+(Editor+%231,+Compiler+%231)+C%2B%2B',t:'0')),header:(),k:33.23606177046327,l:'4',m:100,n:'0',o:'',s:0,t:'0'),(g:!((h:output,i:(compiler:1,editor:1,wrap:'1'),l:'5',n:'0',o:'%231+with+x86-64+gcc+8.2',t:'0')),k:19.13591435269098,l:'4',n:'0',o:'',s:0,t:'0')),l:'2',n:'0',o:'',t:'0')),version:4)
- [max](https://stackoverflow.com/a/9798369/51386)

### [Vectorizing indirect access through avx instructions]({% post_url 2021-06-28-avx-indirect %})

### Example
- [Crunching Numbers with AVX and AVX2](https://www.codeproject.com/Articles/874396/Crunching-Numbers-with-AVX-and-AVX)
- [Fastest way to get IPv4 address from string](https://stackoverflow.com/questions/31679341/fastest-way-to-get-ipv4-address-from-string)
- [How to implement atoi using SIMD?](https://stackoverflow.com/questions/35127060/how-to-implement-atoi-using-simd/35132718#35132718)
- [Transpose an 8x8 float using AVX/AVX2](https://stackoverflow.com/questions/25622745/transpose-an-8x8-float-using-avx-avx2/53037189#53037189)

## Limitation
- [A few missing SSE intrinsics](http://www.alfredklomp.com/programming/sse-intrinsics/)
- [AVX2 integer comparison](https://stackoverflow.com/questions/37448544/avx2-integer-comparison-for-smaller-equal)
