#ifndef RP2350_M33_H
#define RP2350_M33_H

#include <stdint.h>

typedef struct{
		uint32_t itm_stim0;
		uint32_t itm_stim1;
		uint32_t itm_stim2;
		uint32_t itm_stim3;
		uint32_t itm_stim4;
		uint32_t itm_stim5;
		uint32_t itm_stim6;
		uint32_t itm_stim7;
		uint32_t itm_stim8;
		uint32_t itm_stim9;
		uint32_t itm_stim10;
		uint32_t itm_stim11;
		uint32_t itm_stim12;
		uint32_t itm_stim13;
		uint32_t itm_stim14;
		uint32_t itm_stim15;
		uint32_t itm_stim16;
		uint32_t itm_stim17;
		uint32_t itm_stim18;
		uint32_t itm_stim19;
		uint32_t itm_stim20;
		uint32_t itm_stim21;
		uint32_t itm_stim22;
		uint32_t itm_stim23;
		uint32_t itm_stim24;
		uint32_t itm_stim25;
		uint32_t itm_stim26;
		uint32_t itm_stim27;
		uint32_t itm_stim28;
		uint32_t itm_stim29;
		uint32_t itm_stim30;
		uint32_t itm_stim31;
		uint32_t RSVD0[864];
		uint32_t itm_ter0;
		uint32_t RSVD1[15];
		uint32_t itm_tpr;
		uint32_t RSVD2[15];
		uint32_t itm_tcr;
		uint32_t RSVD3[27];
		uint32_t int_atready;
		uint32_t RSVD4;
		uint32_t int_atvalid;
		uint32_t RSVD5;
		uint32_t itm_itctrl;
		uint32_t RSVD6[46];
		uint32_t itm_devarch;
		uint32_t RSVD7[3];
		uint32_t itm_devtype;
		uint32_t itm_pidr4;
		uint32_t itm_pidr5;
		uint32_t itm_pidr6;
		uint32_t itm_pidr7;
		uint32_t itm_pidr0;
		uint32_t itm_pidr1;
		uint32_t itm_pidr2;
		uint32_t itm_pidr3;
		uint32_t itm_cidr0;
		uint32_t itm_cidr1;
		uint32_t itm_cidr2;
		uint32_t itm_cidr3;
		uint32_t dwt_ctrl;
		uint32_t dwt_cyccnt;
		uint32_t RSVD8;
		uint32_t dwt_exccnt;
		uint32_t RSVD9;
		uint32_t dwt_lsucnt;
		uint32_t dwt_foldcnt;
		uint32_t RSVD10;
		uint32_t dwt_comp0;
		uint32_t RSVD11;
		uint32_t dwt_function0;
		uint32_t RSVD12;
		uint32_t dwt_comp1;
		uint32_t RSVD13;
		uint32_t dwt_function1;
		uint32_t RSVD14;
		uint32_t dwt_comp2;
		uint32_t RSVD15;
		uint32_t dwt_function2;
		uint32_t RSVD16;
		uint32_t dwt_comp3;
		uint32_t RSVD17;
		uint32_t dwt_function3;
		uint32_t RSVD18[984];
		uint32_t dwt_devarch;
		uint32_t RSVD19[3];
		uint32_t dwt_devtype;
		uint32_t dwt_pidr4;
		uint32_t dwt_pidr5;
		uint32_t dwt_pidr6;
		uint32_t dwt_pidr7;
		uint32_t dwt_pidr0;
		uint32_t dwt_pidr1;
		uint32_t dwt_pidr2;
		uint32_t dwt_pidr3;
		uint32_t dwt_cidr0;
		uint32_t dwt_cidr1;
		uint32_t dwt_cidr2;
		uint32_t dwt_cidr3;
		uint32_t fp_ctrl;
		uint32_t fp_remap;
		uint32_t fp_comp0;
		uint32_t fp_comp1;
		uint32_t fp_comp2;
		uint32_t fp_comp3;
		uint32_t fp_comp4;
		uint32_t fp_comp5;
		uint32_t fp_comp6;
		uint32_t fp_comp7;
		uint32_t RSVD20[997];
		uint32_t fp_devarch;
		uint32_t RSVD21[3];
		uint32_t fp_devtype;
		uint32_t fp_pidr4;
		uint32_t fp_pidr5;
		uint32_t fp_pidr6;
		uint32_t fp_pidr7;
		uint32_t fp_pidr0;
		uint32_t fp_pidr1;
		uint32_t fp_pidr2;
		uint32_t fp_pidr3;
		uint32_t fp_cidr0;
		uint32_t fp_cidr1;
		uint32_t fp_cidr2;
		uint32_t fp_cidr3;
		uint32_t RSVD22[11265];
		uint32_t ictr;
		uint32_t actlr;
		uint32_t RSVD23;
		uint32_t syst_csr;
		uint32_t syst_rvr;
		uint32_t syst_cvr;
		uint32_t syst_calib;
		uint32_t RSVD24[56];
		uint32_t nvic_iser0;
		uint32_t nvic_iser1;
		uint32_t RSVD25[30];
		uint32_t nvic_icer0;
		uint32_t nvic_icer1;
		uint32_t RSVD26[30];
		uint32_t nvic_ispr0;
		uint32_t nvic_ispr1;
		uint32_t RSVD27[30];
		uint32_t nvic_icpr0;
		uint32_t nvic_icpr1;
		uint32_t RSVD28[30];
		uint32_t nvic_iabr0;
		uint32_t nvic_iabr1;
		uint32_t RSVD29[30];
		uint32_t nvic_itns0;
		uint32_t nvic_itns1;
		uint32_t RSVD30[30];
		uint32_t nvic_ipr0;
		uint32_t nvic_ipr1;
		uint32_t nvic_ipr2;
		uint32_t nvic_ipr3;
		uint32_t nvic_ipr4;
		uint32_t nvic_ipr5;
		uint32_t nvic_ipr6;
		uint32_t nvic_ipr7;
		uint32_t nvic_ipr8;
		uint32_t nvic_ipr9;
		uint32_t nvic_ipr10;
		uint32_t nvic_ipr11;
		uint32_t nvic_ipr12;
		uint32_t nvic_ipr13;
		uint32_t nvic_ipr14;
		uint32_t nvic_ipr15;
		uint32_t RSVD31[560];
		uint32_t cpuid;
		uint32_t icsr;
		uint32_t vtor;
		uint32_t aircr;
		uint32_t scr;
		uint32_t ccr;
		uint32_t shpr1;
		uint32_t shpr2;
		uint32_t shpr3;
		uint32_t shcsr;
		uint32_t cfsr;
		uint32_t hfsr;
		uint32_t dfsr;
		uint32_t mmfar;
		uint32_t bfar;
		uint32_t RSVD32;
		uint32_t id_pfr0;
		uint32_t id_pfr1;
		uint32_t id_dfr0;
		uint32_t id_afr0;
		uint32_t id_mmfr0;
		uint32_t id_mmfr1;
		uint32_t id_mmfr2;
		uint32_t id_mmfr3;
		uint32_t id_isar0;
		uint32_t id_isar1;
		uint32_t id_isar2;
		uint32_t id_isar3;
		uint32_t id_isar4;
		uint32_t id_isar5;
		uint32_t RSVD33;
		uint32_t ctr;
		uint32_t RSVD34[2];
		uint32_t cpacr;
		uint32_t nsacr;
		uint32_t mpu_type;
		uint32_t mpu_ctrl;
		uint32_t mpu_rnr;
		uint32_t mpu_rbar;
		uint32_t mpu_rlar;
		uint32_t mpu_rbar_a1;
		uint32_t mpu_rlar_a1;
		uint32_t mpu_rbar_a2;
		uint32_t mpu_rlar_a2;
		uint32_t mpu_rbar_a3;
		uint32_t mpu_rlar_a3;
		uint32_t RSVD35;
		uint32_t mpu_mair0;
		uint32_t mpu_mair1;
		uint32_t RSVD36[2];
		uint32_t sau_ctrl;
		uint32_t sau_type;
		uint32_t sau_rnr;
		uint32_t sau_rbar;
		uint32_t sau_rlar;
		uint32_t sfsr;
		uint32_t sfar;
		uint32_t RSVD37;
		uint32_t dhcsr;
		uint32_t dcrsr;
		uint32_t dcrdr;
		uint32_t demcr;
		uint32_t RSVD38[2];
		uint32_t dscsr;
		uint32_t RSVD39[61];
		uint32_t stir;
		uint32_t RSVD40[12];
		uint32_t fpccr;
		uint32_t fpcar;
		uint32_t fpdscr;
		uint32_t mvfr0;
		uint32_t mvfr1;
		uint32_t mvfr2;
		uint32_t RSVD41[28];
		uint32_t ddevarch;
		uint32_t RSVD42[3];
		uint32_t ddevtype;
		uint32_t dpidr4;
		uint32_t dpidr5;
		uint32_t dpidr6;
		uint32_t dpidr7;
		uint32_t dpidr0;
		uint32_t dpidr1;
		uint32_t dpidr2;
		uint32_t dpidr3;
		uint32_t dcidr0;
		uint32_t dcidr1;
		uint32_t dcidr2;
		uint32_t dcidr3;
		uint32_t RSVD43[51201];
		uint32_t trcprgctlr;
		uint32_t RSVD44;
		uint32_t trcstatr;
		uint32_t trcconfigr;
		uint32_t RSVD45[3];
		uint32_t trceventctl0r;
		uint32_t trceventctl1r;
		uint32_t RSVD46;
		uint32_t trcstallctlr;
		uint32_t trctsctlr;
		uint32_t trcsyncpr;
		uint32_t trcccctlr;
		uint32_t RSVD47[17];
		uint32_t trcvictlr;
		uint32_t RSVD48[47];
		uint32_t trccntrldvr0;
		uint32_t RSVD49[15];
		uint32_t trcidr8;
		uint32_t trcidr9;
		uint32_t trcidr10;
		uint32_t trcidr11;
		uint32_t trcidr12;
		uint32_t trcidr13;
		uint32_t RSVD50[10];
		uint32_t trcimspec;
		uint32_t RSVD51[7];
		uint32_t trcidr0;
		uint32_t trcidr1;
		uint32_t trcidr2;
		uint32_t trcidr3;
		uint32_t trcidr4;
		uint32_t trcidr5;
		uint32_t trcidr6;
		uint32_t trcidr7;
		uint32_t RSVD52[2];
		uint32_t trcrsctlr2;
		uint32_t trcrsctlr3;
		uint32_t RSVD53[36];
		uint32_t trcsscsr;
		uint32_t RSVD54[7];
		uint32_t trcsspcicr;
		uint32_t RSVD55[19];
		uint32_t trcpdcr;
		uint32_t trcpdsr;
		uint32_t RSVD56[755];
		uint32_t trcitatbidr;
		uint32_t RSVD57[3];
		uint32_t trcitiatbinr;
		uint32_t RSVD58;
		uint32_t trcitiatboutr;
		uint32_t RSVD59[40];
		uint32_t trcclaimset;
		uint32_t trcclaimclr;
		uint32_t RSVD60[4];
		uint32_t trcauthstatus;
		uint32_t trcdevarch;
		uint32_t RSVD61[2];
		uint32_t trcdevid;
		uint32_t trcdevtype;
		uint32_t trcpidr4;
		uint32_t trcpidr5;
		uint32_t trcpidr6;
		uint32_t trcpidr7;
		uint32_t trcpidr0;
		uint32_t trcpidr1;
		uint32_t trcpidr2;
		uint32_t trcpidr3;
		uint32_t trccidr0;
		uint32_t trccidr1;
		uint32_t trccidr2;
		uint32_t trccidr3;
		uint32_t cticontrol;
		uint32_t RSVD62[3];
		uint32_t ctiintack;
		uint32_t ctiappset;
		uint32_t ctiappclear;
		uint32_t ctiapppulse;
		uint32_t ctiinen0;
		uint32_t ctiinen1;
		uint32_t ctiinen2;
		uint32_t ctiinen3;
		uint32_t ctiinen4;
		uint32_t ctiinen5;
		uint32_t ctiinen6;
		uint32_t ctiinen7;
		uint32_t RSVD63[24];
		uint32_t ctiouten0;
		uint32_t ctiouten1;
		uint32_t ctiouten2;
		uint32_t ctiouten3;
		uint32_t ctiouten4;
		uint32_t ctiouten5;
		uint32_t ctiouten6;
		uint32_t ctiouten7;
		uint32_t RSVD64[28];
		uint32_t ctitriginstatus;
		uint32_t ctitrigoutstatus;
		uint32_t ctichinstatus;
		uint32_t RSVD65;
		uint32_t ctigate;
		uint32_t asicctl;
		uint32_t RSVD66[871];
		uint32_t itchout;
		uint32_t ittrigout;
		uint32_t RSVD67[2];
		uint32_t itchin;
		uint32_t RSVD68[2];
		uint32_t itctrl;
		uint32_t RSVD69[46];
		uint32_t devarch;
		uint32_t RSVD70[2];
		uint32_t devid;
		uint32_t devtype;
		uint32_t pidr4;
		uint32_t pidr5;
		uint32_t pidr6;
		uint32_t pidr7;
		uint32_t pidr0;
		uint32_t pidr1;
		uint32_t pidr2;
		uint32_t pidr3;
		uint32_t cidr0;
		uint32_t cidr1;
		uint32_t cidr2;
		uint32_t cidr3;
} m33_regs;

#define m33 (*(volatile m33_regs*)(0xe0000000))
#endif
