design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/impact/IMPACT_CI404/openlane/user_proj_IMPACT_HEAD,user_proj_IMPACT_HEAD,24_04_24_13_33,flow completed,0h34m36s0ms,0h11m5s0ms,661.6296296296297,7.5,297.73333333333335,0.23,-1,7640.97,1924,0,0,0,0,0,0,0,49,47,0,-1,-1,954619,25200,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,686718074.0,0.0,2.89,5.43,1.5,2.35,-1,1612,4206,63,2657,0,0,0,2679,14,0,9,2,1390,0,0,53,134,1135,6,453077,90164,703,90509,2233,636686,7405277.248,-1,-1,-1,0.000319,0.000328,3.23e-07,-1,-1,-1,2.22,25.0,40.0,25,1,45,153.18,153.6,0.3,1,10,0.4,0,sky130_fd_sc_hd,AREA 0
