<html>
<head>
<title> ECE 697PP Home Page </title>
</head>
<BODY bgcolor="#ffffff">
<H3> <STRONG> UNIVERSITY OF MASSACHUSETTS  <br>
 Department of Electrical and Computer Engineering <p>
<FONT color=darkgreen>
 ECE 697PP: Special Topics: Design for Manufacturability and Reliability
of VLSI Circuits <br>
</FONT>
  Spring 2008 
</STRONG> </H3>
<p>
<!--
<FONT color=red>
Please go over the list of publications, select papers which you
are interested in presenting in class and email your list to me.
The first two papers to be presented on Sept. 20 are: the 1st survey 
paper (by Kuo and Kim) and the 7th survey paper (by Maly, Strojwas and
Director). If you are interested in presenting one of these email
your request to me.
</FONT>
<p>
Two papers (one hour each) will be presented every meeting.
-->
<B> Description:</B> A seminar/project course on the theory and practice
in designing for manufaturability and reliability of VLSI circuits.
<UL>
<LI> <H3> The topics to be covered include: </H3>
<UL>
<LI> <B> 1.</B> Introduction.
<LI> <B> 2.</B> Manufacturing Defects.
<ul>
<li>Particulate defects
<li>Large parametric excursion
<li>Lithographic aberrations (e.g., problems related to diffraction,
focal image plane and dose)
</ul>
<LI> <B> 3.</B> Defect Modeling.
<ul>
<li>For critical yield (critical area calculation and optical
proximity correction)
<li>For parametric yield (litho and resist simulation)
</ul>
<LI> <B> 4.</B> Yield Models (with and w/o redundancy).
<LI> <B> 5.</B> Defect Tolerance Techniques.
<ul>
<li> Architecture based techniques (memories, processors, PLAs etc)
<li> Circuit/layout hardening techniques
<li> Algorithm based tolerance
<li> Statistical methods
</ul>
<LI> <B> 6.</B> Reliability Issues.
<ul>
<li> Hot Carrier.
<li> Electromigration.
<li> Gate oxide problems.
<li> Testing for reliability problems.
</ul>
<LI> <B> 7.</B> Industrial Perspectives (case studies).
</UL>
<p>
<LI> <a href="ref.html"> Course References.</a>
<LI> <a href="hints.html"> Hints for preparing a paper
presentation.</a> <P>
<LI> Lecture Slides:
<ul>
<li> <A href="../../../../euler.ecs.umass.edu/ece697pp/part1/Lec1-introduction.pdf"> Lecture 1 (pdf file).</A>
<li> <A href="../../../../euler.ecs.umass.edu/ece697pp/part1/Lec2-process-equipment.pdf"> Lecture 2 (pdf file).</A>
<li> <A href="../../../../euler.ecs.umass.edu/ece697pp/part1/Lec3-Circuits-FaultModels.pdf"> Lecture 3 (pdf file).</A>
<li> <A href="../../../../euler.ecs.umass.edu/ece697pp/part1/Lec4-DFT.pdf"> Lecture 4 (pdf file).</A>
<li> <A href="../../../../euler.ecs.umass.edu/ece697pp/part1/Lec5-BIST.pdf"> Lecture 5 (pdf file).</A>
<li> <A href="../../../../euler.ecs.umass.edu/ece697pp/part1/Lec6-memory.pdf"> Lecture 6 (pdf file).</A>
<li> <A href="../../../../euler.ecs.umass.edu/ece697pp/part1/Lec7-dfm.pdf"> Lecture 7 (pdf file).</A>
<li> <A href="../../../../euler.ecs.umass.edu/ece697pp/part1/ECE697-VLSI-DefectTolerance1.pdf"> 
Lecture 8 - Yield (pdf file).</A>
<li> <A href="../../../../euler.ecs.umass.edu/ece697pp/part1/ECE697-VLSI-DefectTolerance2.pdf"> 
Lecture 9 - Yield (pdf file).</A>
<li> <A href="../../../../euler.ecs.umass.edu/ece697pp/part1/ECE697-VLSI-DefectTolerance3.pdf"> 
Lecture 10 - Yield (pdf file).</A>
</ul>
<!--
<li> <a href="DFM2007L1-2.pdf"> Lectures 1 and 2 slides (pdf file).</a>
<li> <a href="http://euler.ecs.umass.edu/ece697pp/ECE697-VLSI-DefectTolerance1.pdf">
Lectures 3 and 4 slides (pdf file).</a>
<li> <a href="http://euler.ecs.umass.edu/ece697pp/ECE697-VLSI-DefectTolerance2.pdf">
Lectures 5 and 6 slides (pdf file).</a>
<li> <a href="http://euler.ecs.umass.edu/ece697pp/ECE697-VLSI-DefectTolerance3.pdf">
Lecture 7 slides (pdf file).</a>
<li> <a href="ECE697-Lecture10.pdf"> Lecture 9 (pdf file).</a>
<li> <a href="http://euler.ecs.umass.edu/ece697pp/holcom_slides07.pdf">
Modeling and Usage of Process Variation in Circuit Design
(pdf file).</a>
<li> <a href="http://euler.ecs.umass.edu/ece697pp/reactive-on-etching.pdf">
Reactive Ion Etching (pdf file).</a>
<li> <a href="http://euler.ecs.umass.edu/ece697pp/ImmersionLithography.ppt">
Immersion Lithography (ppt file).</a>
<li> <a href="http://euler.ecs.umass.edu/ece697pp/Power-Delay-wProcessVariations.ppt">
Power-Delay optimization with Process Variations (ppt file).</a>
<li> <a href="http://euler.ecs.umass.edu/ece697pp/techscalingimpact.ppt">
Impact of Variability on Interconnect parasitics (ppt file).</a>
<li> <a href="http://euler.ecs.umass.edu/ece697pp/3dplacement.ppt">
Thermal-aware 3D Placement (ppt file).</a>
<li> <a href="http://euler.ecs.umass.edu/ece697pp/statistical-timing.ppt">
Statistical Timing Analysis (ppt file).</a>
-->
<!--
<li> <a href="http://euler.ecs.umass.edu/ece697pp/DFM2007L1-2.pdf">
Lecture 1 slides (pdf file).</a>
<LI> <a href="ECE697PP-Lecture1.pdf"> Lecture 1.</a>
<LI> <a href="ECE697PP-Lecture2.pdf"> Lecture 2.</a>
<LI> <a href="ECE697PP-Lecture3.pdf"> Lecture 3-4.</a>
<LI> <a href="ECE697PP-Lecture4.pdf"> Lecture 5.</a>
<LI> <a href="ECE697PP-Lecture6.pdf"> Lecture 6.</a>
<LI> <a href="CMP-ProcessModeling.pdf"> 
Presentation by Dhruv Kumar (Feb. 23, 2006)</a> <br> References:<br>
1. <a
href="http://www-mtl.mit.edu/researchgroups/Metrology/PAPERS/PMIC97.stine.pdf">
"A Closed-Form Analytic Model for ILD Thickness Variation in CMP PROCESSES"
B. Stine, D. Ouma et al. Proc. CMP-MIC, Santa Clara, Feb. 1997.
</a><BR>
2. <a
href="http://ieeexplore.ieee.org/iel4/66/14395/00661292.pdf?arnumber=661292">
"Rapid Characterization and Modeling of Pattern-Dependent Variation in
Chemical-Mechanical Polishing".</a>
<LI> <a href="dummy_insertion.pdf"> 
Presentation by Basab Datta (March 2, 2006)</a> <br> Reference:<br>
<a href="http://ieeexplore.ieee.org/iel5/9153/29056/01309307.pdf?arnumber=1309307">
R. Tian, D. Wong, and R. Boone, "Model-Based Dummy Feature Placement for
Oxide Chemical Mechanical Polishing Manufacturability", Proc. Design
Automation Conf., June 2000, pp. 667-670.</a>
<LI> <a href="Slides3-7-06.pdf"> 
Presentation by Aswin Sreedhar (March 7, 2006)</a> <br> Reference:<br>
<a href="ProcessWindow.pdf">
M.D. Smith, J.D. Byers, and C.A. Mack, "Comparison between the process 
windows calculated with full and simplied resist models," in Proc. SPIE
Vol. 4691, p. 1199-1210, Optical Microlithography XV, Anthony Yen; 
Ed., pp.  1199-1210, July 2002.</a>
-->
<img src="../images/ball.red.gif">
Next classes will be on Monday at 10am and Wed. at 11am in the KEB 
3rd floor conference room..<br>
</ul>
<LI><B>Instructors:</B><br> 
<a href="../default.htm">  
Israel Koren,</a> KEB 309E, Tel. 545-2643,
<B>Email:</B> koren 'at' ecs.umass.edu, and <br>
<a href="../../dept/people/faculty/kundu.html"> 
Sandip Kundu,</a> KEB 309J, Tel. 577-3309,
<B>Email:</B> kundu 'at' ecs.umass.edu
<LI> <B>Prerequisites:</B>
Basic courses in Digital Design and VLSI.
<LI> <B>Recommended reading:</B>
<i>Integrated Circuit Manufacturability: The Art of Process and
Design Integration,</i>
edited by J. P. de Gyvez <i>et al.</i>, IEEE Press, 1999.
<LI> <B> Schedule:</B> TuTh 1:00-2:15 - will be changed during the first
meeting.
<!--
Wed. 10:10-12:20pm (in LGRC A-203).
Wed. 1:30-2:30 or by appointment.
-->
<LI> <B>Office Hours:</B> TBD 
<LI> <B>Course web page:</B>
All details regarding the course will be available at:<br>
<a href="../ece697pp">
<i>http://www.ecs.umass.edu/ece/koren/ece697pp</i> </a>
<LI> <B>Grading:</B>
<UL>
<LI> Presentation of papers in class - 25%
<LI> Presentation report (concentrating on criticism and suggestions for
improvements/extensions) - 15% <br>
<!-- <ul>
<li> Final Report Example 1
<li> Final Report Example 2
</ul> -->
<LI> Attendance and participation - 20% (you should read the
papers to be presented by other students, before the class, in
order to participate in the discussion.)
<LI> Final project - 40%
</UL>
<B> Links: </B>
<ul>
<li> <a href="../yield">
Israel Koren's yield and reliability page</a>
<li> <a href="../../../../vlsicad.ucsd.edu/default.htm"> Prof. Kahng's (UCSD) page
(see under Presentations)</a>
<li> <a href="../../../../www.ece.cmu.edu/~maly/yield/Ref.html">
Prof. Maly's (CMU) list of papers</a>
</UL>
<P>
<ADDRESS>
<!-- Created by Prof. Israel Koren, (koren 'at' ecs.umass.edu) <BR>
This page last revised July 26, 2000.-->
</ADDRESS>
</BODY>
</HTML>
