// Seed: 3034524202
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout tri1 id_1;
  assign id_1 = 1;
  assign id_2 = id_1;
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1
    , id_15,
    input uwire id_2,
    output uwire id_3,
    input supply1 id_4,
    input tri1 id_5,
    output logic id_6,
    input tri0 id_7,
    output logic id_8,
    input supply0 id_9,
    input tri1 id_10,
    input tri id_11,
    input supply0 id_12,
    output logic id_13
);
  parameter id_16 = 1;
  always @(posedge ~id_16 or id_16)
    if (-1)
      #1 begin : LABEL_0
        id_6 <= id_5;
      end
    else id_13 <= id_4;
  module_0 modCall_1 (
      id_16,
      id_15
  );
  always @(*) begin : LABEL_1
    if ((-1)) if (1) id_8 <= -1;
  end
endmodule
