Classic Timing Analyzer report for Pwm
Thu Sep 10 09:03:39 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clk_I'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                  ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From        ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+-------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.593 ns                                       ; ARst_N_I    ; clk_Oo      ; --         ; Clk_I    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.511 ns                                      ; clk_duty_Oo ; Pwm         ; Clk_I      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.381 ns                                      ; ARst_N_I    ; clk_duty_Oo ; --         ; Clk_I    ; 0            ;
; Clock Setup: 'Clk_I'         ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[2] ; cpt_duty[0] ; Clk_I      ; Clk_I    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;             ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+-------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clk_I           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clk_I'                                                                                                                                                                           ;
+-------+------------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From        ; To          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[2] ; cpt_duty[7] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.922 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[2] ; cpt_duty[6] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.922 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[2] ; cpt_duty[2] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.922 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[2] ; cpt_duty[5] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.922 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[2] ; cpt_duty[4] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.922 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[2] ; cpt_duty[3] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.922 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[2] ; cpt_duty[1] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.922 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[2] ; cpt_duty[0] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.922 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[5] ; cpt_duty[7] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.895 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[5] ; cpt_duty[6] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.895 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[5] ; cpt_duty[2] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.895 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[5] ; cpt_duty[5] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.895 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[5] ; cpt_duty[4] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.895 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[5] ; cpt_duty[3] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.895 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[5] ; cpt_duty[1] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.895 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[5] ; cpt_duty[0] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.895 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[1] ; clk_duty_Oo ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.797 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[3] ; clk_duty_Oo ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.760 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[4] ; cpt_duty[7] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.757 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[4] ; cpt_duty[6] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.757 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[4] ; cpt_duty[2] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.757 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[4] ; cpt_duty[5] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.757 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[4] ; cpt_duty[4] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.757 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[4] ; cpt_duty[3] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.757 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[4] ; cpt_duty[1] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.757 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[4] ; cpt_duty[0] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.757 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[3] ; cpt_duty[7] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.749 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[3] ; cpt_duty[6] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.749 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[3] ; cpt_duty[2] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.749 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[3] ; cpt_duty[5] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.749 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[3] ; cpt_duty[4] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.749 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[3] ; cpt_duty[3] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.749 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[3] ; cpt_duty[1] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.749 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[3] ; cpt_duty[0] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.749 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[0] ; cpt_duty[7] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.712 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[1] ; cpt_duty[7] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.687 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[2] ; clk_duty_Oo ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.655 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[0] ; cpt_duty[6] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.641 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[4] ; clk_duty_Oo ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.630 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[5] ; clk_duty_Oo ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.628 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[1] ; cpt_duty[6] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.616 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[0] ; cpt_duty[5] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.570 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[1] ; cpt_duty[5] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.545 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[0] ; cpt_duty[4] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.499 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[7] ; cpt_duty[7] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.491 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[7] ; cpt_duty[6] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.491 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[7] ; cpt_duty[2] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.491 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[7] ; cpt_duty[5] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.491 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[7] ; cpt_duty[4] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.491 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[7] ; cpt_duty[3] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.491 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[7] ; cpt_duty[1] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.491 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[7] ; cpt_duty[0] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.491 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[1] ; cpt_duty[4] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.474 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[6] ; clk_duty_Oo ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.362 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[6] ; cpt_duty[7] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.357 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[6] ; cpt_duty[6] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.357 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[6] ; cpt_duty[2] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.357 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[6] ; cpt_duty[5] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.357 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[6] ; cpt_duty[4] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.357 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[6] ; cpt_duty[3] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.357 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[6] ; cpt_duty[1] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.357 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[6] ; cpt_duty[0] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.357 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[0] ; cpt_duty[3] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.340 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[1] ; cpt_duty[3] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.315 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[0] ; cpt_duty[2] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.269 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[1] ; cpt_duty[2] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.244 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[7] ; clk_duty_Oo ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.199 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[0] ; cpt_duty[1] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 1.198 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[1] ; cpt_duty[1] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 0.858 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cpt_duty[0] ; cpt_duty[0] ; Clk_I      ; Clk_I    ; None                        ; None                      ; 0.815 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_Oo      ; clk_Oo      ; Clk_I      ; Clk_I    ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_duty_Oo ; clk_duty_Oo ; Clk_I      ; Clk_I    ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------+
; tsu                                                                   ;
+-------+--------------+------------+----------+-------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To          ; To Clock ;
+-------+--------------+------------+----------+-------------+----------+
; N/A   ; None         ; 4.593 ns   ; ARst_N_I ; clk_Oo      ; Clk_I    ;
; N/A   ; None         ; 2.611 ns   ; ARst_N_I ; clk_duty_Oo ; Clk_I    ;
+-------+--------------+------------+----------+-------------+----------+


+----------------------------------------------------------------------+
; tco                                                                  ;
+-------+--------------+------------+-------------+-------+------------+
; Slack ; Required tco ; Actual tco ; From        ; To    ; From Clock ;
+-------+--------------+------------+-------------+-------+------------+
; N/A   ; None         ; 10.511 ns  ; clk_duty_Oo ; Pwm   ; Clk_I      ;
; N/A   ; None         ; 8.295 ns   ; clk_Oo      ; clk_O ; Clk_I      ;
+-------+--------------+------------+-------------+-------+------------+


+-----------------------------------------------------------------------------+
; th                                                                          ;
+---------------+-------------+-----------+----------+-------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To          ; To Clock ;
+---------------+-------------+-----------+----------+-------------+----------+
; N/A           ; None        ; -2.381 ns ; ARst_N_I ; clk_duty_Oo ; Clk_I    ;
; N/A           ; None        ; -4.363 ns ; ARst_N_I ; clk_Oo      ; Clk_I    ;
+---------------+-------------+-----------+----------+-------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Sep 10 09:03:38 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Pwm -c Pwm --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clk_I" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clk_Oo" as buffer
Info: Clock "Clk_I" Internal fmax is restricted to 420.17 MHz between source register "cpt_duty[2]" and destination register "cpt_duty[7]"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.922 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 4; REG Node = 'cpt_duty[2]'
            Info: 2: + IC(0.341 ns) + CELL(0.437 ns) = 0.778 ns; Loc. = LCCOMB_X1_Y18_N30; Fanout = 2; COMB Node = 'clk_duty_Oo~1'
            Info: 3: + IC(0.251 ns) + CELL(0.150 ns) = 1.179 ns; Loc. = LCCOMB_X1_Y18_N4; Fanout = 8; COMB Node = 'LessThan2~0'
            Info: 4: + IC(0.233 ns) + CELL(0.510 ns) = 1.922 ns; Loc. = LCFF_X1_Y18_N23; Fanout = 3; REG Node = 'cpt_duty[7]'
            Info: Total cell delay = 1.097 ns ( 57.08 % )
            Info: Total interconnect delay = 0.825 ns ( 42.92 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "Clk_I" to destination register is 4.315 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'Clk_I'
                Info: 2: + IC(0.332 ns) + CELL(0.787 ns) = 2.118 ns; Loc. = LCFF_X1_Y18_N3; Fanout = 3; REG Node = 'clk_Oo'
                Info: 3: + IC(0.635 ns) + CELL(0.000 ns) = 2.753 ns; Loc. = CLKCTRL_G1; Fanout = 9; COMB Node = 'clk_Oo~clkctrl'
                Info: 4: + IC(1.025 ns) + CELL(0.537 ns) = 4.315 ns; Loc. = LCFF_X1_Y18_N23; Fanout = 3; REG Node = 'cpt_duty[7]'
                Info: Total cell delay = 2.323 ns ( 53.84 % )
                Info: Total interconnect delay = 1.992 ns ( 46.16 % )
            Info: - Longest clock path from clock "Clk_I" to source register is 4.315 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'Clk_I'
                Info: 2: + IC(0.332 ns) + CELL(0.787 ns) = 2.118 ns; Loc. = LCFF_X1_Y18_N3; Fanout = 3; REG Node = 'clk_Oo'
                Info: 3: + IC(0.635 ns) + CELL(0.000 ns) = 2.753 ns; Loc. = CLKCTRL_G1; Fanout = 9; COMB Node = 'clk_Oo~clkctrl'
                Info: 4: + IC(1.025 ns) + CELL(0.537 ns) = 4.315 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 4; REG Node = 'cpt_duty[2]'
                Info: Total cell delay = 2.323 ns ( 53.84 % )
                Info: Total interconnect delay = 1.992 ns ( 46.16 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "clk_Oo" (data pin = "ARst_N_I", clock pin = "Clk_I") is 4.593 ns
    Info: + Longest pin to register delay is 6.497 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 10; PIN Node = 'ARst_N_I'
        Info: 2: + IC(5.123 ns) + CELL(0.438 ns) = 6.413 ns; Loc. = LCCOMB_X1_Y18_N2; Fanout = 1; COMB Node = 'clk_Oo~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.497 ns; Loc. = LCFF_X1_Y18_N3; Fanout = 3; REG Node = 'clk_Oo'
        Info: Total cell delay = 1.374 ns ( 21.15 % )
        Info: Total interconnect delay = 5.123 ns ( 78.85 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "Clk_I" to destination register is 1.868 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'Clk_I'
        Info: 2: + IC(0.332 ns) + CELL(0.537 ns) = 1.868 ns; Loc. = LCFF_X1_Y18_N3; Fanout = 3; REG Node = 'clk_Oo'
        Info: Total cell delay = 1.536 ns ( 82.23 % )
        Info: Total interconnect delay = 0.332 ns ( 17.77 % )
Info: tco from clock "Clk_I" to destination pin "Pwm" through register "clk_duty_Oo" is 10.511 ns
    Info: + Longest clock path from clock "Clk_I" to source register is 4.315 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'Clk_I'
        Info: 2: + IC(0.332 ns) + CELL(0.787 ns) = 2.118 ns; Loc. = LCFF_X1_Y18_N3; Fanout = 3; REG Node = 'clk_Oo'
        Info: 3: + IC(0.635 ns) + CELL(0.000 ns) = 2.753 ns; Loc. = CLKCTRL_G1; Fanout = 9; COMB Node = 'clk_Oo~clkctrl'
        Info: 4: + IC(1.025 ns) + CELL(0.537 ns) = 4.315 ns; Loc. = LCFF_X1_Y18_N29; Fanout = 2; REG Node = 'clk_duty_Oo'
        Info: Total cell delay = 2.323 ns ( 53.84 % )
        Info: Total interconnect delay = 1.992 ns ( 46.16 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.946 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y18_N29; Fanout = 2; REG Node = 'clk_duty_Oo'
        Info: 2: + IC(3.284 ns) + CELL(2.662 ns) = 5.946 ns; Loc. = PIN_D25; Fanout = 0; PIN Node = 'Pwm'
        Info: Total cell delay = 2.662 ns ( 44.77 % )
        Info: Total interconnect delay = 3.284 ns ( 55.23 % )
Info: th for register "clk_duty_Oo" (data pin = "ARst_N_I", clock pin = "Clk_I") is -2.381 ns
    Info: + Longest clock path from clock "Clk_I" to destination register is 4.315 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'Clk_I'
        Info: 2: + IC(0.332 ns) + CELL(0.787 ns) = 2.118 ns; Loc. = LCFF_X1_Y18_N3; Fanout = 3; REG Node = 'clk_Oo'
        Info: 3: + IC(0.635 ns) + CELL(0.000 ns) = 2.753 ns; Loc. = CLKCTRL_G1; Fanout = 9; COMB Node = 'clk_Oo~clkctrl'
        Info: 4: + IC(1.025 ns) + CELL(0.537 ns) = 4.315 ns; Loc. = LCFF_X1_Y18_N29; Fanout = 2; REG Node = 'clk_duty_Oo'
        Info: Total cell delay = 2.323 ns ( 53.84 % )
        Info: Total interconnect delay = 1.992 ns ( 46.16 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 6.962 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 10; PIN Node = 'ARst_N_I'
        Info: 2: + IC(5.107 ns) + CELL(0.275 ns) = 6.234 ns; Loc. = LCCOMB_X1_Y18_N26; Fanout = 1; COMB Node = 'clk_duty_Oo~0'
        Info: 3: + IC(0.251 ns) + CELL(0.393 ns) = 6.878 ns; Loc. = LCCOMB_X1_Y18_N28; Fanout = 1; COMB Node = 'clk_duty_Oo~4'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 6.962 ns; Loc. = LCFF_X1_Y18_N29; Fanout = 2; REG Node = 'clk_duty_Oo'
        Info: Total cell delay = 1.604 ns ( 23.04 % )
        Info: Total interconnect delay = 5.358 ns ( 76.96 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Thu Sep 10 09:03:39 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


