<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] [PATCH 2/2] Olimex SAM9-L9260 board	configuration update.
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2009-December/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5BPATCH%202/2%5D%20Olimex%20SAM9-L9260%20board%0A%09configuration%20update.&In-Reply-To=%3C1261105802-3464-3-git-send-email-dnglaze%40gmail.com%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="013688.html">
   <LINK REL="Next"  HREF="013728.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] [PATCH 2/2] Olimex SAM9-L9260 board	configuration update.</H1>
    <B>Dean Glazeski</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5BPATCH%202/2%5D%20Olimex%20SAM9-L9260%20board%0A%09configuration%20update.&In-Reply-To=%3C1261105802-3464-3-git-send-email-dnglaze%40gmail.com%3E"
       TITLE="[Openocd-development] [PATCH 2/2] Olimex SAM9-L9260 board	configuration update.">dnglaze at gmail.com
       </A><BR>
    <I>Fri Dec 18 04:10:02 CET 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="013688.html">[Openocd-development] [PATCH 1/2] Initial import of AT91SAM9 NAND	flash driver.
</A></li>
        <LI>Next message: <A HREF="013728.html">[Openocd-development] [PATCH 2/2] Olimex SAM9-L9260 board	configuration update.
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#13689">[ date ]</a>
              <a href="thread.html#13689">[ thread ]</a>
              <a href="subject.html#13689">[ subject ]</a>
              <a href="author.html#13689">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>This updates the board configuration for the SAM9-L9260 board with the
configuration for the on-board NAND and dataflash.  Included are commands
for configuring the AT91SAM9 NAND flash driver.
---
 tcl/board/olimex_sam9_l9260.cfg |   94 ++++++++++++++++++++++++++++++---------
 1 files changed, 73 insertions(+), 21 deletions(-)

diff --git a/tcl/board/olimex_sam9_l9260.cfg b/tcl/board/olimex_sam9_l9260.cfg
index 5c4714e..ef7e4bc 100644
--- a/tcl/board/olimex_sam9_l9260.cfg
+++ b/tcl/board/olimex_sam9_l9260.cfg
@@ -30,41 +30,43 @@ $_TARGETNAME configure -event reset-start {
 }
 
 $_TARGETNAME configure -event reset-init {
-	mww 0xfffffd44 0x00008000 # WDT_MR : disable watchdog
+	mww 0xfffffd44 0x00008000 ;# WDT_MR : disable watchdog
 	
 	##
 	# Clock configuration for 99.328 MHz main clock.
 	##
-	mww 0xfffffc20 0x00004001 # CKGR_MOR : enable main oscillator, 512 slow clock startup
-	sleep 20                  # wait 20 ms (need 15.6 ms for startup)
-	mww 0xfffffc30 0x00000001 # PMC_MCKR : switch to main oscillator (18.432 MHz)
-	sleep 10                  # wait 10 ms
-	mww 0xfffffc28 0x2060bf09 # CKGR_PLLAR : 18.432 MHz / 9 * 97 = 198.656 MHz, 63 slow clock startup
-	sleep 20                  # wait 20 ms (need 1.9 ms for startup)
-	mww 0xfffffc30 0x00000101 # PMC_MCKR : no scale on proc clock, master is proc / 2
-	sleep 10                  # wait 10 ms
-	mww 0xfffffc30 0x00000102 # PMC_MCKR : switch to PLLA (99.328 MHz)
+    puts &quot;Setting up clock&quot;
+	mww 0xfffffc20 0x00004001 ;# CKGR_MOR : enable main oscillator, 512 slow clock startup
+	sleep 20                  ;# wait 20 ms (need 15.6 ms for startup)
+	mww 0xfffffc30 0x00000001 ;# PMC_MCKR : switch to main oscillator (18.432 MHz)
+	sleep 10                  ;# wait 10 ms
+	mww 0xfffffc28 0x2060bf09 ;# CKGR_PLLAR : 18.432 MHz / 9 * 97 = 198.656 MHz, 63 slow clock startup
+	sleep 20                  ;# wait 20 ms (need 1.9 ms for startup)
+	mww 0xfffffc30 0x00000101 ;# PMC_MCKR : no scale on proc clock, master is proc / 2
+	sleep 10                  ;# wait 10 ms
+	mww 0xfffffc30 0x00000102 ;# PMC_MCKR : switch to PLLA (99.328 MHz)
 	
 	# Increase JTAG speed to 6 MHz if RCLK is not supported.
 	jtag_rclk 6000
 	
-	arm7_9 dcc_downloads enable # Enable faster DCC downloads.
+	arm7_9 dcc_downloads enable ;# Enable faster DCC downloads.
 	
 	##
 	# SDRAM configuration for 2 x Samsung K4S561632J-UC75, 4M x 16Bit x 4 Banks.
 	##
-	mww 0xfffff870 0xffff0000 # PIOC_ASR : select peripheral function for D15..D31
-	mww 0xfffff804 0xffff0000 # PIOC_PDR : disable PIO function for D15..D31
+    puts &quot;Configuring SDRAM&quot;
+	mww 0xfffff870 0xffff0000 ;# PIOC_ASR : select peripheral function for D15..D31
+	mww 0xfffff804 0xffff0000 ;# PIOC_PDR : disable PIO function for D15..D31
 	
-	mww 0xffffef1c 0x00010002 # EBI_CSA : assign EBI CS1 to SDRAM, VDDIOMSEL set for +3V3 memory
+	mww 0xffffef1c 0x00010002 ;# EBI_CSA : assign EBI CS1 to SDRAM, VDDIOMSEL set for +3V3 memory
 	
-	mww 0xffffea08 0x85237259 # SDRAMC_CR : configure SDRAM for Samsung chips
+	mww 0xffffea08 0x85237259 ;# SDRAMC_CR : configure SDRAM for Samsung chips
 	
-	mww 0xffffea00 0x1        # SDRAMC_MR : issue NOP command
+	mww 0xffffea00 0x1        ;# SDRAMC_MR : issue NOP command
 	mww 0x20000000 0
-	mww 0xffffea00 0x2        # SDRAMC_MR : issue an 'All Banks Precharge' command
+	mww 0xffffea00 0x2        ;# SDRAMC_MR : issue an 'All Banks Precharge' command
 	mww 0x20000000 0
-	mww 0xffffea00 0x4        # SDRAMC_MR : issue 8 x 'Auto-Refresh' command
+	mww 0xffffea00 0x4        ;# SDRAMC_MR : issue 8 x 'Auto-Refresh' command
 	mww 0x20000000 0
 	mww 0xffffea00 0x4
 	mww 0x20000000 0
@@ -80,10 +82,60 @@ $_TARGETNAME configure -event reset-init {
 	mww 0x20000000 0
 	mww 0xffffea00 0x4
 	mww 0x20000000 0
-	mww 0xffffea00 0x3        # SDRAMC_MR : issue a 'Load Mode Register' command
+	mww 0xffffea00 0x3        ;# SDRAMC_MR : issue a 'Load Mode Register' command
 	mww 0x20000000 0
-	mww 0xffffea00 0x0        # SDRAMC_MR : normal mode
+	mww 0xffffea00 0x0        ;# SDRAMC_MR : normal mode
 	mww 0x20000000 0
 	
-	mww 0xffffea04 0x2b6      # SDRAMC_TR : set refresh timer count to 7 us
+	mww 0xffffea04 0x2b6      ;# SDRAMC_TR : set refresh timer count to 7 us
+
+    ##
+    # NAND Flash Configuration for 1 x Samsung K9F4G08U0M, 512M x 8Bit.
+    ##
+    puts &quot;Configuring NAND flash&quot;
+    mww 0xfffffc10 0x00000010 ;# PMC_PCER : enable PIOC clock
+    mww 0xfffff800 0x00006000 ;# PIOC_PER : enable PIO function for 13(RDY/~BSY) and 14(~CS)
+    mww 0xfffff810 0x00004000 ;# PIOC_OER : enable output on 14
+    mww 0xfffff814 0x00002000 ;# PIOC_ODR : disable output on 13
+    mww 0xfffff830 0x00004000 ;# PIOC_SODR : set 14 to disable NAND
+    mww 0xfffff864 0x00002000 ;# PIOC_PUER : enable pull-up on 13
+    
+    mww 0xffffef1c 0x0001000A ;# EBI_CSA : assign EBI CS3 to NAND, same settings as before
+    
+    mww 0xffffec30 0x00010001 ;# SMC_SETUP3 : 1 clock cycle setup for NRD and NWE
+    mww 0xffffec34 0x03030303 ;# SMC_PULSE3 : 3 clock cycle pulse for all signals
+    mww 0xffffec38 0x00050005 ;# SMC_CYCLE3 : 5 clock cycle NRD and NWE cycle
+    mww 0xffffec3C 0x00020003 ;# SMC_MODE3 : NRD and NWE control, no NWAIT, 8-bit DBW, 
+                               #             3 TDF cycles, no optimization
+    
+    mww 0xffffe800 0x00000001 ;# ECC_CR : reset the ECC parity registers
+    mww 0xffffe804 0x00000002 ;# ECC_MR : page size is 2112 words (word is 8 bits)
+    
+    nand probe at91sam9260.flash
+    
+    ##
+    # Dataflash configuration for 1 x Atmel AT45DB161D, 16Mbit
+    ##
+    puts &quot;Setting up dataflash&quot;
+    mww 0xfffff404 0x00000807 ;# PIOA_PDR : disable PIO function for 0(SPI0_MISO), 1(SPI0_MOSI), 
+                               #            2(SPI0_SPCK), and 11(SPI0_NPCS1)
+    mww 0xfffff470 0x00000007 ;# PIOA_ASR : select peripheral A function for 0, 1, and 2
+    mww 0xfffff474 0x00000800 ;# PIOA_BSR : select peripheral B function for 11
+    mww 0xfffffc10 0x00001000 ;# PMC_PCER : enable SPI0 clock
+    
+    mww 0xfffc8000 0x00000080 ;# SPI0_CR : software reset SPI0
+    mww 0xfffc8000 0x00000080 ;# SPI0_CR : again to be sure
+    mww 0xfffc8004 0x000F0011 ;# SPI0_MR : master mode with nothing selected
+    
+    mww 0xfffc8034 0x011a0302 ;# SPI0_CSR1 : capture on leading edge, 8-bits/tx. 33MHz baud, 
+                               #             250ns delay before SPCK, 250ns b/n tx
+    
+    mww 0xfffc8004 0x000D0011 ;# SPI0_MR : same config, select NPCS1
+    mww 0xfffc8000 0x00000001 ;# SPI0_CR : enable SPI0
 }
+
+nand device at91sam9260.flash at91sam9 at91sam9260.cpu 0x40000000 0xffffe800
+at91sam9 cle 0 22
+at91sam9 ale 0 21
+at91sam9 rdy_busy 0 0xfffff800 13
+at91sam9 ce 0 0xfffff800 14
-- 
1.6.5.2


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="013688.html">[Openocd-development] [PATCH 1/2] Initial import of AT91SAM9 NAND	flash driver.
</A></li>
	<LI>Next message: <A HREF="013728.html">[Openocd-development] [PATCH 2/2] Olimex SAM9-L9260 board	configuration update.
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#13689">[ date ]</a>
              <a href="thread.html#13689">[ thread ]</a>
              <a href="subject.html#13689">[ subject ]</a>
              <a href="author.html#13689">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
