Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Fri Dec 18 21:20:33 2020
| Host             : LAPTOP-D025KD3I running 64-bit major release  (build 9200)
| Command          : report_power -file ToFPGA_power_routed.rpt -pb ToFPGA_power_summary_routed.pb -rpx ToFPGA_power_routed.rpx
| Design           : ToFPGA
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 39.733 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 39.247                           |
| Device Static (W)        | 0.486                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     5.289 |     3157 |       --- |             --- |
|   LUT as Logic           |     4.704 |     1341 |     20800 |            6.45 |
|   Register               |     0.223 |     1235 |     41600 |            2.97 |
|   LUT as Distributed RAM |     0.160 |       48 |      9600 |            0.50 |
|   CARRY4                 |     0.092 |       24 |      8150 |            0.29 |
|   F7/F8 Muxes            |     0.078 |      322 |     32600 |            0.99 |
|   BUFG                   |     0.033 |        4 |        32 |           12.50 |
|   Others                 |     0.000 |       29 |       --- |             --- |
| Signals                  |     7.213 |     2094 |       --- |             --- |
| I/O                      |    26.744 |       31 |       106 |           29.25 |
| Static Power             |     0.486 |          |           |                 |
| Total                    |    39.733 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    12.851 |      12.511 |      0.341 |
| Vccaux    |       1.800 |     1.033 |       0.980 |      0.053 |
| Vcco33    |       3.300 |     7.568 |       7.567 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------+-----------+
| Name                                | Power (W) |
+-------------------------------------+-----------+
| ToFPGA                              |    39.247 |
|   cpu                               |    12.152 |
|     EX_                             |     0.427 |
|       add2                          |     0.011 |
|       alu                           |     0.416 |
|     ID_                             |     0.351 |
|       control                       |     0.085 |
|         Branch_reg                  |     0.024 |
|         MemRead_reg                 |     0.017 |
|       registers                     |     0.266 |
|         Registers_reg_r1_0_31_0_5   |     0.022 |
|         Registers_reg_r1_0_31_12_17 |     0.024 |
|         Registers_reg_r1_0_31_18_23 |     0.024 |
|         Registers_reg_r1_0_31_24_29 |     0.025 |
|         Registers_reg_r1_0_31_30_31 |     0.008 |
|         Registers_reg_r1_0_31_6_11  |     0.024 |
|         Registers_reg_r2_0_31_0_5   |     0.027 |
|         Registers_reg_r2_0_31_12_17 |     0.025 |
|         Registers_reg_r2_0_31_18_23 |     0.024 |
|         Registers_reg_r2_0_31_24_29 |     0.027 |
|         Registers_reg_r2_0_31_30_31 |     0.009 |
|         Registers_reg_r2_0_31_6_11  |     0.026 |
|     IF_                             |     0.772 |
|       pc                            |     0.772 |
|     MEM_                            |     1.701 |
|       datamemory                    |     1.701 |
|     Reg1                            |     0.553 |
|     Reg2                            |     1.678 |
|     Reg3                            |     5.882 |
|     Reg4                            |     0.789 |
|   light                             |     0.218 |
+-------------------------------------+-----------+


