_ram_dp_be.v. VERI-1328
INFO <35901328> - c:/lattice radiant/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lattice radiant/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - c:/lattice radiant/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/lattice radiant/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO <35901328> - c:/lattice radiant/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lattice radiant/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - c:/lattice radiant/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/lattice radiant/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file c:/users/spenc/onedrive/desktop/microps/microp_lab2/fpga/radiant_project/lab2_jb/source/impl_1/verilog_lab2.sv. VERI-1482
Analyzing VHDL file c:/lattice radiant/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file c:/lattice radiant/ip/pmi/pmi_ice40up.vhd

INFO <35921014> - c:/lattice radiant/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
INFO <35921504> - The default VHDL library search path is now "C:/Users/spenc/OneDrive/Desktop/microPs/microP_lab2/fpga/radiant_project/lab2_jb/impl_1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): top
INFO <35901018> - c:/users/spenc/onedrive/desktop/microps/microp_lab2/fpga/radiant_project/lab2_jb/source/impl_1/verilog_lab2.sv(1): compiling module top. VERI-1018
INFO <35901018> - c:/users/spenc/onedrive/desktop/microps/microp_lab2/fpga/radiant_project/lab2_jb/source/impl_1/verilog_lab2.sv(19): compiling module seven_seg_decoder. VERI-1018
INFO <35901018> - C:/Lattice Radiant/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(756): compiling module HSOSC(CLKHF_DIV=2&apos;b01). VERI-1018
WARNING <35902548> - c:/users/spenc/onedrive/desktop/microps/microp_lab2/fpga/radiant_project/lab2_jb/source/impl_1/verilog_lab2.sv(38): complement of if-condition matches sensitivity list edge; this does not match standard flip-flop behavior. VERI-2548
INFO <35901018> - c:/users/spenc/onedrive/desktop/microps/microp_lab2/fpga/radiant_project/lab2_jb/source/impl_1/verilog_lab2.sv(108): compiling module binary_disp_decoder. VERI-1018
WARNING <35902548> - c:/users/spenc/onedrive/desktop/microps/microp_lab2/fpga/radiant_project/lab2_jb/source/impl_1/verilog_lab2.sv(116): complement of if-condition matches sensitivity list edge; this does not match standard flip-flop behavior. VERI-2548
                                                         


### Number of Logic Cells: 5280


### Number of RAM Blocks: 30


### Number of DSP Blocks: 8


### Number of PLLs: 1


### Number of IO Pins: 56


##########################################################


                                                         


ERROR <35002065> - c:/users/spenc/onedrive/desktop/microps/microp_lab2/fpga/radiant_project/lab2_jb/source/impl_1/verilog_lab2.sv(38): Register driving state[24:0] uses non-standard logic which is not synthesizable.

child process exited abnormally
