8:-out_dir
80:C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_struc/lab8_mem_stage_struc_impl_1//rtlc.out
10:-pipe_flow
4:-vhf
91:C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_struc/lab8_mem_stage_struc_impl_1//hdlAnalyze_vhdlfile
25:-comment_transoff_regions
13:-lib_map_file
80:C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_struc/lab8_mem_stage_struc_impl_1//.jaguarc
7:-sv2009
73:+incdir+C:/HDS/CAD/CAD_lib/hdl+C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_struc
17:+define+synthesis
