Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Feb 24 11:13:42 2023
| Host         : DESKTOP-6PS40RQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file tb_speed_iter_fft_timing_summary_routed.rpt -pb tb_speed_iter_fft_timing_summary_routed.pb -rpx tb_speed_iter_fft_timing_summary_routed.rpx -warn_on_violation
| Design       : tb_speed_iter_fft
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: fft/control_unit_selection/control_unit/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: fft/control_unit_selection/control_unit/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: fft/control_unit_selection/control_unit/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: fft/control_unit_selection/control_unit/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: fft/control_unit_selection/control_unit/FSM_onehot_state_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.147        0.000                      0                 1048        0.058        0.000                      0                 1048        2.313        0.000                       0                   365  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 3.000}        6.000           166.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.147        0.000                      0                 1048        0.058        0.000                      0                 1048        2.313        0.000                       0                   365  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout2_re/o_DATA_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (sys_clk_pin rise@6.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.384ns  (logic 1.848ns (34.321%)  route 3.536ns (65.679%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.054ns = ( 11.054 - 6.000 ) 
    Source Clock Delay      (SCD):    5.598ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.836     5.598    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/CLK_IBUF_BUFG
    DSP48_X0Y13          DSP48E1                                      r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434     6.032 r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0/P[21]
                         net (fo=4, routed)           1.352     7.384    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout2_re/P[6]
    SLICE_X19Y33         LUT5 (Prop_lut5_I0_O)        0.124     7.508 r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout2_re/sub_1_out2_carry__0_i_1/O
                         net (fo=2, routed)           0.537     8.045    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout2_re/mult_1_out0[3]
    SLICE_X18Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.169 r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout2_re/sub_1_out2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.169    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout2_re_n_35
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.545 r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/sub_1_out2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.545    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/sub_1_out2_carry__0_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.662 r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/sub_1_out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.662    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/sub_1_out2_carry__1_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.779 r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/sub_1_out2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.779    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/sub_1_out2_carry__2_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     9.011 f  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/sub_1_out2_carry__3/O[0]
                         net (fo=16, routed)          0.844     9.855    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout2_re/O[0]
    SLICE_X19Y34         LUT3 (Prop_lut3_I0_O)        0.324    10.179 r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout2_re/re_reg[9]_i_1/O
                         net (fo=2, routed)           0.803    10.982    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout2_re/D[9]
    SLICE_X17Y34         FDRE                                         r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout2_re/o_DATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.000     6.000 r  
    Y9                                                0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     7.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.571    11.054    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout2_re/CLK_IBUF_BUFG
    SLICE_X17Y34         FDRE                                         r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout2_re/o_DATA_reg[9]/C
                         clock pessimism              0.394    11.448    
                         clock uncertainty           -0.035    11.413    
    SLICE_X17Y34         FDRE (Setup_fdre_C_D)       -0.284    11.129    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout2_re/o_DATA_reg[9]
  -------------------------------------------------------------------
                         required time                         11.129    
                         arrival time                         -10.982    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_2_out0/A[29]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (sys_clk_pin rise@6.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.642ns (30.574%)  route 1.458ns (69.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns = ( 11.141 - 6.000 ) 
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.745     5.507    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X12Y32         FDRE                                         r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.518     6.025 f  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/Q
                         net (fo=71, routed)          0.796     6.821    fft/delay_value_w_i/genblk1[0].param/mult_1_out0
    SLICE_X13Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.945 r  fft/delay_value_w_i/genblk1[0].param/mult_2_out0_i_17/O
                         net (fo=15, routed)          0.662     7.607    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/A[15]
    DSP48_X0Y12          DSP48E1                                      r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_2_out0/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.000     6.000 r  
    Y9                                                0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     7.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.658    11.141    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/CLK_IBUF_BUFG
    DSP48_X0Y12          DSP48E1                                      r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_2_out0/CLK
                         clock pessimism              0.394    11.535    
                         clock uncertainty           -0.035    11.500    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[29])
                                                     -3.722     7.778    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_2_out0
  -------------------------------------------------------------------
                         required time                          7.778    
                         arrival time                          -7.607    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_2_out0/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (sys_clk_pin rise@6.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.642ns (30.811%)  route 1.442ns (69.189%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns = ( 11.141 - 6.000 ) 
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.745     5.507    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X12Y32         FDRE                                         r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.518     6.025 f  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/Q
                         net (fo=71, routed)          0.796     6.821    fft/delay_value_w_i/genblk1[0].param/mult_1_out0
    SLICE_X13Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.945 r  fft/delay_value_w_i/genblk1[0].param/mult_2_out0_i_17/O
                         net (fo=15, routed)          0.646     7.591    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/A[15]
    DSP48_X0Y12          DSP48E1                                      r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_2_out0/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.000     6.000 r  
    Y9                                                0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     7.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.658    11.141    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/CLK_IBUF_BUFG
    DSP48_X0Y12          DSP48E1                                      r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_2_out0/CLK
                         clock pessimism              0.394    11.535    
                         clock uncertainty           -0.035    11.500    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -3.722     7.778    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_2_out0
  -------------------------------------------------------------------
                         required time                          7.778    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_2_out0/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (sys_clk_pin rise@6.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 0.642ns (30.814%)  route 1.441ns (69.186%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns = ( 11.141 - 6.000 ) 
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.745     5.507    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X12Y32         FDRE                                         r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.518     6.025 f  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/Q
                         net (fo=71, routed)          0.796     6.821    fft/delay_value_w_i/genblk1[0].param/mult_1_out0
    SLICE_X13Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.945 r  fft/delay_value_w_i/genblk1[0].param/mult_2_out0_i_17/O
                         net (fo=15, routed)          0.646     7.591    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/A[15]
    DSP48_X0Y12          DSP48E1                                      r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_2_out0/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.000     6.000 r  
    Y9                                                0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     7.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.658    11.141    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/CLK_IBUF_BUFG
    DSP48_X0Y12          DSP48E1                                      r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_2_out0/CLK
                         clock pessimism              0.394    11.535    
                         clock uncertainty           -0.035    11.500    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -3.722     7.778    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_2_out0
  -------------------------------------------------------------------
                         required time                          7.778    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_2_out0/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (sys_clk_pin rise@6.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 0.642ns (30.814%)  route 1.441ns (69.186%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns = ( 11.141 - 6.000 ) 
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.745     5.507    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X12Y32         FDRE                                         r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.518     6.025 f  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/Q
                         net (fo=71, routed)          0.796     6.821    fft/delay_value_w_i/genblk1[0].param/mult_1_out0
    SLICE_X13Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.945 r  fft/delay_value_w_i/genblk1[0].param/mult_2_out0_i_17/O
                         net (fo=15, routed)          0.646     7.591    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/A[15]
    DSP48_X0Y12          DSP48E1                                      r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_2_out0/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.000     6.000 r  
    Y9                                                0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     7.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.658    11.141    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/CLK_IBUF_BUFG
    DSP48_X0Y12          DSP48E1                                      r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_2_out0/CLK
                         clock pessimism              0.394    11.535    
                         clock uncertainty           -0.035    11.500    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -3.722     7.778    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_2_out0
  -------------------------------------------------------------------
                         required time                          7.778    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_2_out0/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (sys_clk_pin rise@6.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 0.642ns (30.814%)  route 1.441ns (69.186%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns = ( 11.141 - 6.000 ) 
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.745     5.507    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X12Y32         FDRE                                         r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.518     6.025 f  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/Q
                         net (fo=71, routed)          0.796     6.821    fft/delay_value_w_i/genblk1[0].param/mult_1_out0
    SLICE_X13Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.945 r  fft/delay_value_w_i/genblk1[0].param/mult_2_out0_i_17/O
                         net (fo=15, routed)          0.646     7.591    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/A[15]
    DSP48_X0Y12          DSP48E1                                      r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_2_out0/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.000     6.000 r  
    Y9                                                0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     7.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.658    11.141    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/CLK_IBUF_BUFG
    DSP48_X0Y12          DSP48E1                                      r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_2_out0/CLK
                         clock pessimism              0.394    11.535    
                         clock uncertainty           -0.035    11.500    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -3.722     7.778    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_2_out0
  -------------------------------------------------------------------
                         required time                          7.778    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_2_out0/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (sys_clk_pin rise@6.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.642ns (31.000%)  route 1.429ns (69.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns = ( 11.141 - 6.000 ) 
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.745     5.507    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X12Y32         FDRE                                         r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.518     6.025 f  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/Q
                         net (fo=71, routed)          0.796     6.821    fft/delay_value_w_i/genblk1[0].param/mult_1_out0
    SLICE_X13Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.945 r  fft/delay_value_w_i/genblk1[0].param/mult_2_out0_i_17/O
                         net (fo=15, routed)          0.633     7.578    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/A[15]
    DSP48_X0Y12          DSP48E1                                      r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_2_out0/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.000     6.000 r  
    Y9                                                0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     7.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.658    11.141    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/CLK_IBUF_BUFG
    DSP48_X0Y12          DSP48E1                                      r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_2_out0/CLK
                         clock pessimism              0.394    11.535    
                         clock uncertainty           -0.035    11.500    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -3.722     7.778    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_2_out0
  -------------------------------------------------------------------
                         required time                          7.778    
                         arrival time                          -7.578    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_2_out0/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (sys_clk_pin rise@6.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.642ns (31.000%)  route 1.429ns (69.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns = ( 11.141 - 6.000 ) 
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.745     5.507    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X12Y32         FDRE                                         r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.518     6.025 f  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/Q
                         net (fo=71, routed)          0.796     6.821    fft/delay_value_w_i/genblk1[0].param/mult_1_out0
    SLICE_X13Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.945 r  fft/delay_value_w_i/genblk1[0].param/mult_2_out0_i_17/O
                         net (fo=15, routed)          0.633     7.578    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/A[15]
    DSP48_X0Y12          DSP48E1                                      r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_2_out0/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.000     6.000 r  
    Y9                                                0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     7.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.658    11.141    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/CLK_IBUF_BUFG
    DSP48_X0Y12          DSP48E1                                      r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_2_out0/CLK
                         clock pessimism              0.394    11.535    
                         clock uncertainty           -0.035    11.500    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -3.722     7.778    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_2_out0
  -------------------------------------------------------------------
                         required time                          7.778    
                         arrival time                          -7.578    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_2_out0/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (sys_clk_pin rise@6.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.642ns (31.000%)  route 1.429ns (69.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns = ( 11.141 - 6.000 ) 
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.745     5.507    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X12Y32         FDRE                                         r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.518     6.025 f  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/Q
                         net (fo=71, routed)          0.796     6.821    fft/delay_value_w_i/genblk1[0].param/mult_1_out0
    SLICE_X13Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.945 r  fft/delay_value_w_i/genblk1[0].param/mult_2_out0_i_17/O
                         net (fo=15, routed)          0.633     7.578    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/A[15]
    DSP48_X0Y12          DSP48E1                                      r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_2_out0/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.000     6.000 r  
    Y9                                                0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     7.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.658    11.141    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/CLK_IBUF_BUFG
    DSP48_X0Y12          DSP48E1                                      r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_2_out0/CLK
                         clock pessimism              0.394    11.535    
                         clock uncertainty           -0.035    11.500    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -3.722     7.778    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_2_out0
  -------------------------------------------------------------------
                         required time                          7.778    
                         arrival time                          -7.578    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_2_out0/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (sys_clk_pin rise@6.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.642ns (31.307%)  route 1.409ns (68.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns = ( 11.141 - 6.000 ) 
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.745     5.507    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X12Y32         FDRE                                         r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.518     6.025 f  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/Q
                         net (fo=71, routed)          0.796     6.821    fft/delay_value_w_i/genblk1[0].param/mult_1_out0
    SLICE_X13Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.945 r  fft/delay_value_w_i/genblk1[0].param/mult_2_out0_i_17/O
                         net (fo=15, routed)          0.613     7.558    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/A[15]
    DSP48_X0Y12          DSP48E1                                      r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_2_out0/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.000     6.000 r  
    Y9                                                0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     7.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.658    11.141    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/CLK_IBUF_BUFG
    DSP48_X0Y12          DSP48E1                                      r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_2_out0/CLK
                         clock pessimism              0.394    11.535    
                         clock uncertainty           -0.035    11.500    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -3.722     7.778    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_2_out0
  -------------------------------------------------------------------
                         required time                          7.778    
                         arrival time                          -7.558    
  -------------------------------------------------------------------
                         slack                                  0.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/workt_ram_unit_r/RAM_reg/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.558%)  route 0.261ns (61.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.589     1.536    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout1_re/CLK_IBUF_BUFG
    SLICE_X10Y33         FDRE                                         r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[11]/Q
                         net (fo=2, routed)           0.261     1.961    fft/workt_ram_unit_r/i_DATA_A[11]
    RAMB18_X0Y10         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.893     2.088    fft/workt_ram_unit_r/CLK_A
    RAMB18_X0Y10         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/CLKARDCLK
                         clock pessimism             -0.480     1.607    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[11])
                                                      0.296     1.903    fft/workt_ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/workt_ram_unit_r/RAM_reg/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.088%)  route 0.267ns (61.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.589     1.536    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout1_re/CLK_IBUF_BUFG
    SLICE_X10Y33         FDRE                                         r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[12]/Q
                         net (fo=2, routed)           0.267     1.966    fft/workt_ram_unit_r/i_DATA_A[12]
    RAMB18_X0Y10         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.893     2.088    fft/workt_ram_unit_r/CLK_A
    RAMB18_X0Y10         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/CLKARDCLK
                         clock pessimism             -0.480     1.607    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[12])
                                                      0.296     1.903    fft/workt_ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout2_re/o_DATA_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/workt_ram_unit_r/RAM_reg/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.723%)  route 0.290ns (67.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.589     1.536    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout2_re/CLK_IBUF_BUFG
    SLICE_X15Y33         FDRE                                         r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout2_re/o_DATA_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout2_re/o_DATA_reg[14]/Q
                         net (fo=2, routed)           0.290     1.967    fft/workt_ram_unit_r/i_DATA_B[14]
    RAMB18_X0Y10         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.890     2.085    fft/workt_ram_unit_r/CLK_B
    RAMB18_X0Y10         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.480     1.604    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                      0.296     1.900    fft/workt_ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout2_re/o_DATA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/workt_ram_unit_r/RAM_reg/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.373%)  route 0.295ns (67.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.587     1.534    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout2_re/CLK_IBUF_BUFG
    SLICE_X17Y32         FDRE                                         r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout2_re/o_DATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout2_re/o_DATA_reg[6]/Q
                         net (fo=2, routed)           0.295     1.969    fft/workt_ram_unit_r/i_DATA_B[6]
    RAMB18_X0Y10         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.890     2.085    fft/workt_ram_unit_r/CLK_B
    RAMB18_X0Y10         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.480     1.604    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.296     1.900    fft/workt_ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/workt_ram_unit_r/RAM_reg/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.837%)  route 0.281ns (63.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.589     1.536    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout1_re/CLK_IBUF_BUFG
    SLICE_X10Y33         FDRE                                         r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[13]/Q
                         net (fo=2, routed)           0.281     1.981    fft/workt_ram_unit_r/i_DATA_A[13]
    RAMB18_X0Y10         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.893     2.088    fft/workt_ram_unit_r/CLK_A
    RAMB18_X0Y10         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/CLKARDCLK
                         clock pessimism             -0.480     1.607    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[13])
                                                      0.296     1.903    fft/workt_ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/workt_ram_unit_r/RAM_reg/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.559%)  route 0.265ns (67.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.587     1.534    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout1_re/CLK_IBUF_BUFG
    SLICE_X9Y31          FDRE                                         r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.128     1.662 r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[8]/Q
                         net (fo=2, routed)           0.265     1.927    fft/workt_ram_unit_r/i_DATA_A[8]
    RAMB18_X0Y10         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.893     2.088    fft/workt_ram_unit_r/CLK_A
    RAMB18_X0Y10         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/CLKARDCLK
                         clock pessimism             -0.500     1.587    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.243     1.830    fft/workt_ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/workt_ram_unit_r/RAM_reg/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.131%)  route 0.270ns (67.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.587     1.534    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout1_re/CLK_IBUF_BUFG
    SLICE_X9Y31          FDRE                                         r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.128     1.662 r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[9]/Q
                         net (fo=2, routed)           0.270     1.932    fft/workt_ram_unit_r/i_DATA_A[9]
    RAMB18_X0Y10         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.893     2.088    fft/workt_ram_unit_r/CLK_A
    RAMB18_X0Y10         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/CLKARDCLK
                         clock pessimism             -0.500     1.587    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.243     1.830    fft/workt_ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/out_fifo/ram_unit_r/RAM_reg/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.128ns (29.911%)  route 0.300ns (70.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.587     1.534    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout1_re/CLK_IBUF_BUFG
    SLICE_X9Y31          FDRE                                         r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.128     1.662 r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout1_re/o_DATA_reg[9]/Q
                         net (fo=2, routed)           0.300     1.962    fft/out_fifo/ram_unit_r/RAM_reg_0[9]
    RAMB18_X0Y9          RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.890     2.085    fft/out_fifo/ram_unit_r/CLK_IBUF_BUFG
    RAMB18_X0Y9          RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/CLKARDCLK
                         clock pessimism             -0.480     1.604    
    RAMB18_X0Y9          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.243     1.847    fft/out_fifo/ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout1_im/o_DATA_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/workt_ram_unit_i/RAM_reg/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.128ns (31.599%)  route 0.277ns (68.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.615     1.562    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout1_im/CLK_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout1_im/o_DATA_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.128     1.690 r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout1_im/o_DATA_reg[12]/Q
                         net (fo=2, routed)           0.277     1.967    fft/workt_ram_unit_i/i_DATA_A[12]
    RAMB18_X0Y11         RAMB18E1                                     r  fft/workt_ram_unit_i/RAM_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.893     2.088    fft/workt_ram_unit_i/CLK_A
    RAMB18_X0Y11         RAMB18E1                                     r  fft/workt_ram_unit_i/RAM_reg/CLKARDCLK
                         clock pessimism             -0.480     1.607    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[12])
                                                      0.242     1.849    fft/workt_ram_unit_i/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout2_im/o_DATA_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/workt_ram_unit_i/RAM_reg/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.693%)  route 0.276ns (68.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.615     1.562    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout2_im/CLK_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout2_im/o_DATA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.128     1.690 r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/reg_dout2_im/o_DATA_reg[8]/Q
                         net (fo=2, routed)           0.276     1.966    fft/workt_ram_unit_i/i_DATA_B[8]
    RAMB18_X0Y11         RAMB18E1                                     r  fft/workt_ram_unit_i/RAM_reg/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.890     2.085    fft/workt_ram_unit_i/CLK_B
    RAMB18_X0Y11         RAMB18E1                                     r  fft/workt_ram_unit_i/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.480     1.604    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.243     1.847    fft/workt_ram_unit_i/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.687         6.000       2.313      DSP48_X0Y12   fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_2_out0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         6.000       2.313      DSP48_X0Y13   fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.000       3.424      RAMB18_X0Y14  fft/in_fifo/ram_unit_i/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.000       3.424      RAMB18_X0Y14  fft/in_fifo/ram_unit_i/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.000       3.424      RAMB18_X0Y15  fft/in_fifo/ram_unit_r/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.000       3.424      RAMB18_X0Y15  fft/in_fifo/ram_unit_r/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.000       3.424      RAMB18_X0Y8   fft/out_fifo/ram_unit_i/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.000       3.424      RAMB18_X0Y8   fft/out_fifo/ram_unit_i/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.000       3.424      RAMB18_X0Y9   fft/out_fifo/ram_unit_r/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.000       3.424      RAMB18_X0Y9   fft/out_fifo/ram_unit_r/RAM_reg/CLKBWRCLK
Low Pulse Width   Slow    FDSE/C              n/a            0.500         3.000       2.500      SLICE_X2Y30   fft/control_unit_selection/control_unit/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X2Y30   fft/control_unit_selection/control_unit/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X2Y28   fft/control_unit_selection/control_unit/FSM_onehot_state_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X3Y28   fft/control_unit_selection/control_unit/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X3Y28   fft/control_unit_selection/control_unit/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X3Y29   fft/control_unit_selection/control_unit/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X3Y28   fft/control_unit_selection/control_unit/counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X3Y28   fft/control_unit_selection/control_unit/counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X8Y23   DATA1_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X8Y22   DATA1_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X8Y24   DATA1_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X8Y24   DATA1_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X8Y24   DATA1_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X8Y24   DATA1_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X8Y24   DATA1_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X8Y24   DATA1_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X8Y24   DATA1_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X8Y24   DATA1_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X7Y32   fft/a_i_reg/o_DATA_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X12Y32  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/C



