$date
	Sat Nov 30 15:46:19 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module memory_tb $end
$var wire 8 ! data [7:0] $end
$var reg 5 " address [4:0] $end
$var reg 1 # clk $end
$var reg 1 $ data_dir $end
$var reg 8 % data_in [7:0] $end
$var reg 1 & write_en $end
$scope module u_memory $end
$var wire 5 ' address [4:0] $end
$var wire 1 # clk $end
$var wire 8 ( data [7:0] $end
$var wire 1 & write_en $end
$var reg 1 ) data_enable $end
$var reg 8 * data_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx *
x)
bx (
b0 '
0&
b0 %
0$
0#
b0 "
bx !
$end
#25000
b10110000 !
b10110000 (
1)
b10110000 *
1#
#50000
b1x11xxxx !
b1x11xxxx (
0#
1&
1$
b11111111 %
b10001 "
b10001 '
#75000
b11111111 !
b11111111 (
0)
1#
#100000
0#
#125000
1#
#150000
0#
#175000
1#
#200000
0#
#225000
1#
#250000
0#
#275000
1#
#300000
0#
#325000
1#
#350000
0#
#375000
1#
#400000
0#
#425000
1#
#450000
0#
