INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/康文正/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/result/sim/result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module result
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/康文正/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/fifo_dram/sim/fifo_dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_dram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/康文正/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/weight_inc_0_conv/sim/weight_inc_0_conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_inc_0_conv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/康文正/Desktop/my_cnn/denoise/denoise.ip_user_files/bd/system/ip/system_zynq_ultra_ps_e_0_0/sim/system_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2458] undeclared symbol pl_clk0, assumed default net type wire [C:/Users/康文正/Desktop/my_cnn/denoise/denoise.ip_user_files/bd/system/ip/system_zynq_ultra_ps_e_0_0/sim/system_zynq_ultra_ps_e_0_0_vip_wrapper.v:244]
INFO: [VRFC 10-2458] undeclared symbol pl_clk1, assumed default net type wire [C:/Users/康文正/Desktop/my_cnn/denoise/denoise.ip_user_files/bd/system/ip/system_zynq_ultra_ps_e_0_0/sim/system_zynq_ultra_ps_e_0_0_vip_wrapper.v:246]
INFO: [VRFC 10-2458] undeclared symbol pl_clk2, assumed default net type wire [C:/Users/康文正/Desktop/my_cnn/denoise/denoise.ip_user_files/bd/system/ip/system_zynq_ultra_ps_e_0_0/sim/system_zynq_ultra_ps_e_0_0_vip_wrapper.v:248]
INFO: [VRFC 10-2458] undeclared symbol pl_clk3, assumed default net type wire [C:/Users/康文正/Desktop/my_cnn/denoise/denoise.ip_user_files/bd/system/ip/system_zynq_ultra_ps_e_0_0/sim/system_zynq_ultra_ps_e_0_0_vip_wrapper.v:250]
INFO: [VRFC 10-2458] undeclared symbol saxigp2_racount, assumed default net type wire [C:/Users/康文正/Desktop/my_cnn/denoise/denoise.ip_user_files/bd/system/ip/system_zynq_ultra_ps_e_0_0/sim/system_zynq_ultra_ps_e_0_0_vip_wrapper.v:508]
INFO: [VRFC 10-2458] undeclared symbol saxigp2_wacount, assumed default net type wire [C:/Users/康文正/Desktop/my_cnn/denoise/denoise.ip_user_files/bd/system/ip/system_zynq_ultra_ps_e_0_0/sim/system_zynq_ultra_ps_e_0_0_vip_wrapper.v:509]
INFO: [VRFC 10-2458] undeclared symbol saxigp2_rcount, assumed default net type wire [C:/Users/康文正/Desktop/my_cnn/denoise/denoise.ip_user_files/bd/system/ip/system_zynq_ultra_ps_e_0_0/sim/system_zynq_ultra_ps_e_0_0_vip_wrapper.v:510]
INFO: [VRFC 10-2458] undeclared symbol saxigp2_wcount, assumed default net type wire [C:/Users/康文正/Desktop/my_cnn/denoise/denoise.ip_user_files/bd/system/ip/system_zynq_ultra_ps_e_0_0/sim/system_zynq_ultra_ps_e_0_0_vip_wrapper.v:511]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/康文正/Desktop/my_cnn/denoise/denoise.ip_user_files/bd/system/ipshared/2c1a/hdl/MSXBO_FDMA_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSXBO_FDMA_v1_0_M00_AXI
INFO: [VRFC 10-2458] undeclared symbol axi_bready, assumed default net type wire [C:/Users/康文正/Desktop/my_cnn/denoise/denoise.ip_user_files/bd/system/ipshared/2c1a/hdl/MSXBO_FDMA_v1_0_M00_AXI.v:243]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/康文正/Desktop/my_cnn/denoise/denoise.ip_user_files/bd/system/ipshared/2c1a/hdl/MSXBO_FDMA_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSXBO_FDMA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/康文正/Desktop/my_cnn/denoise/denoise.ip_user_files/bd/system/ip/system_MSXBO_FDMA_0_0/sim/system_MSXBO_FDMA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_MSXBO_FDMA_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/康文正/Desktop/my_cnn/denoise/denoise.ip_user_files/bd/system/ipshared/f5ba/hdl/the_controller_axi_v1_0_S0_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module the_controller_axi_v1_0_S0_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/康文正/Desktop/my_cnn/denoise/denoise.ip_user_files/bd/system/ipshared/f5ba/hdl/the_controller_axi_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module the_controller_axi_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/康文正/Desktop/my_cnn/denoise/denoise.ip_user_files/bd/system/ip/system_the_controller_axi_0_1/sim/system_the_controller_axi_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_the_controller_axi_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/康文正/Desktop/my_cnn/denoise/denoise.ip_user_files/bd/system/ip/system_auto_ds_0/sim/system_auto_ds_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_auto_ds_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/康文正/Desktop/my_cnn/denoise/denoise.ip_user_files/bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/康文正/Desktop/my_cnn/denoise/denoise.ip_user_files/bd/system/sim/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_RR89KG
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_Y9JEWS
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-311] analyzing module system_axi_interconnect_0_1
INFO: [VRFC 10-311] analyzing module system_ps8_0_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/康文正/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/康文正/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/康文正/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/acc_post.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acc_post
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/康文正/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accumulator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/康文正/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/ccnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ccnn_top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'dma_rd_data' is not allowed [C:/Users/康文正/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/ccnn_top.v:98]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'dma_rd_en' is not allowed [C:/Users/康文正/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/ccnn_top.v:99]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'dma_rd_last' is not allowed [C:/Users/康文正/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/ccnn_top.v:100]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'dma_rd_addr' is not allowed [C:/Users/康文正/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/ccnn_top.v:101]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'dma_rd_areq' is not allowed [C:/Users/康文正/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/ccnn_top.v:102]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'dma_rd_size' is not allowed [C:/Users/康文正/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/ccnn_top.v:103]
INFO: [VRFC 10-2458] undeclared symbol dout, assumed default net type wire [C:/Users/康文正/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/ccnn_top.v:234]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/康文正/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/康文正/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/conv_rp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_rp
WARNING: [VRFC 10-8497] literal value 'd4 truncated to fit in 2 bits [C:/Users/康文正/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/conv_rp.v:134]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/康文正/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/ddr_read_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr_read_write
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/康文正/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/dw_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dw_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/康文正/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/main_con.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_con
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/康文正/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/mul_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_array
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/康文正/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/pre_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/康文正/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/pre_cal_d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_cal_d
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/康文正/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/pre_cal_w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_cal_w
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/康文正/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/result_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module result_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/康文正/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/syn_data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syn_data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/康文正/Desktop/my_cnn/denoise/denoise.gen/sources_1/bd/system/hdl/system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/康文正/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/weight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/康文正/Desktop/my_cnn/denoise/denoise.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/康文正/Desktop/my_cnn/denoise/denoise.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
