Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Wed May 14 15:41:54 2025
| Host         : LAPTOP-7GKHMVFU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mrb3973_test_timing_summary_routed.rpt -pb mrb3973_test_timing_summary_routed.pb -rpx mrb3973_test_timing_summary_routed.rpx -warn_on_violation
| Design       : mrb3973_test
| Device       : 7a35t-csg325
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       21          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (42)
5. checking no_input_delay (1)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (42)
-------------------------------------------------
 There are 42 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.984        0.000                      0                  335        0.168        0.000                      0                  335        7.000        0.000                       0                   192  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
lcd_clk_pll/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0      {0.000 8.000}      16.000          62.500          
  clkfbout_clk_wiz_0      {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
lcd_clk_pll/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0            9.984        0.000                      0                  335        0.168        0.000                      0                  335        7.500        0.000                       0                   188  
  clkfbout_clk_wiz_0                                                                                                                                                       17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  lcd_clk_pll/inst/clk_in1
  To Clock:  lcd_clk_pll/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lcd_clk_pll/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { lcd_clk_pll/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.984ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.984ns  (required time - arrival time)
  Source:                 cmd_ndata_writer/data_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            cmd_ndata_writer/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.910ns  (logic 2.994ns (50.660%)  route 2.916ns (49.340%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.887ns = ( 13.113 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.357ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.613    -2.357    cmd_ndata_writer/clk_out1
    SLICE_X1Y70          FDCE                                         r  cmd_ndata_writer/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDCE (Prop_fdce_C_Q)         0.419    -1.938 r  cmd_ndata_writer/data_count_reg[3]/Q
                         net (fo=1, routed)           0.629    -1.309    cmd_ndata_writer/data_count_reg_n_0_[3]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694    -0.615 r  cmd_ndata_writer/state1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.615    cmd_ndata_writer/state1_carry_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.501 r  cmd_ndata_writer/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.501    cmd_ndata_writer/state1_carry__0_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.387 r  cmd_ndata_writer/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.387    cmd_ndata_writer/state1_carry__1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.273 r  cmd_ndata_writer/state1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.273    cmd_ndata_writer/state1_carry__2_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.159 r  cmd_ndata_writer/state1_carry__3/CO[3]
                         net (fo=1, routed)           0.009    -0.150    cmd_ndata_writer/state1_carry__3_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.036 r  cmd_ndata_writer/state1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    -0.036    cmd_ndata_writer/state1_carry__4_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.298 f  cmd_ndata_writer/state1_carry__5/O[1]
                         net (fo=3, routed)           0.999     1.297    cmd_ndata_writer/in8[26]
    SLICE_X1Y74          LUT2 (Prop_lut2_I0_O)        0.303     1.600 r  cmd_ndata_writer/state0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     1.600    cmd_ndata_writer/state0_carry__2_i_7_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.150 r  cmd_ndata_writer/state0_carry__2/CO[3]
                         net (fo=1, routed)           1.279     3.429    cmd_ndata_writer/state0_carry__2_n_0
    SLICE_X0Y78          LUT5 (Prop_lut5_I1_O)        0.124     3.553 r  cmd_ndata_writer/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.553    cmd_ndata_writer/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X0Y78          FDCE                                         r  cmd_ndata_writer/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                   IBUF                         0.000    16.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    17.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.944 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.525    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.616 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.497    13.113    cmd_ndata_writer/clk_out1
    SLICE_X0Y78          FDCE                                         r  cmd_ndata_writer/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.491    13.605    
                         clock uncertainty           -0.097    13.507    
    SLICE_X0Y78          FDCE (Setup_fdce_C_D)        0.029    13.536    cmd_ndata_writer/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.536    
                         arrival time                          -3.553    
  -------------------------------------------------------------------
                         slack                                  9.984    

Slack (MET) :             10.490ns  (required time - arrival time)
  Source:                 init_rom_addr_reg_rep[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            cmd_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.192ns  (logic 1.690ns (32.551%)  route 3.502ns (67.449%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.884ns = ( 13.116 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.548    -2.422    lcd_clk_OBUF
    SLICE_X10Y82         FDCE                                         r  init_rom_addr_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDCE (Prop_fdce_C_Q)         0.518    -1.904 r  init_rom_addr_reg_rep[5]/Q
                         net (fo=54, routed)          1.424    -0.480    init_rom_addr_reg_rep_n_0_[5]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.124    -0.356 r  cmd_data[1]_i_9/O
                         net (fo=1, routed)           0.000    -0.356    cmd_data[1]_i_9_n_0
    SLICE_X9Y84          MUXF7 (Prop_muxf7_I1_O)      0.217    -0.139 r  cmd_data_reg[1]_i_6/O
                         net (fo=1, routed)           0.642     0.502    cmd_data_reg[1]_i_6_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I5_O)        0.299     0.801 r  cmd_data[1]_i_3/O
                         net (fo=1, routed)           0.000     0.801    cmd_data[1]_i_3_n_0
    SLICE_X8Y84          MUXF7 (Prop_muxf7_I0_O)      0.209     1.010 r  cmd_data_reg[1]_i_2/O
                         net (fo=1, routed)           0.823     1.833    cmd_data_reg[1]_i_2_n_0
    SLICE_X6Y83          LUT5 (Prop_lut5_I0_O)        0.323     2.156 r  cmd_data[1]_i_1/O
                         net (fo=1, routed)           0.613     2.770    cmd_data[1]_i_1_n_0
    SLICE_X4Y83          FDCE                                         r  cmd_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                   IBUF                         0.000    16.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    17.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.944 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.525    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.616 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.500    13.116    lcd_clk_OBUF
    SLICE_X4Y83          FDCE                                         r  cmd_data_reg[1]/C
                         clock pessimism              0.491    13.608    
                         clock uncertainty           -0.097    13.510    
    SLICE_X4Y83          FDCE (Setup_fdce_C_D)       -0.251    13.259    cmd_data_reg[1]
  -------------------------------------------------------------------
                         required time                         13.259    
                         arrival time                          -2.770    
  -------------------------------------------------------------------
                         slack                                 10.490    

Slack (MET) :             10.737ns  (required time - arrival time)
  Source:                 delay_counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            delay_counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.921ns  (logic 1.014ns (20.607%)  route 3.907ns (79.393%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.892ns = ( 13.108 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.610    -2.360    lcd_clk_OBUF
    SLICE_X6Y79          FDCE                                         r  delay_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDCE (Prop_fdce_C_Q)         0.518    -1.842 r  delay_counter_reg[25]/Q
                         net (fo=3, routed)           1.155    -0.687    cmd_ndata_writer/state[4]_i_5[25]
    SLICE_X5Y79          LUT4 (Prop_lut4_I0_O)        0.124    -0.563 r  cmd_ndata_writer/delay_counter[31]_i_20/O
                         net (fo=1, routed)           0.940     0.377    cmd_ndata_writer/delay_counter[31]_i_20_n_0
    SLICE_X3Y75          LUT5 (Prop_lut5_I4_O)        0.124     0.501 r  cmd_ndata_writer/delay_counter[31]_i_12/O
                         net (fo=2, routed)           0.415     0.916    cmd_ndata_writer/delay_counter_reg[11]
    SLICE_X3Y77          LUT4 (Prop_lut4_I2_O)        0.124     1.040 f  cmd_ndata_writer/delay_counter[31]_i_7/O
                         net (fo=34, routed)          0.365     1.406    cmd_ndata_writer/delay_counter_reg[19]
    SLICE_X2Y79          LUT6 (Prop_lut6_I4_O)        0.124     1.530 r  cmd_ndata_writer/delay_counter[31]_i_1/O
                         net (fo=32, routed)          1.031     2.560    delay_counter
    SLICE_X5Y73          FDCE                                         r  delay_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                   IBUF                         0.000    16.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    17.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.944 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.525    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.616 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.492    13.108    lcd_clk_OBUF
    SLICE_X5Y73          FDCE                                         r  delay_counter_reg[2]/C
                         clock pessimism              0.491    13.600    
                         clock uncertainty           -0.097    13.502    
    SLICE_X5Y73          FDCE (Setup_fdce_C_CE)      -0.205    13.297    delay_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.297    
                         arrival time                          -2.560    
  -------------------------------------------------------------------
                         slack                                 10.737    

Slack (MET) :             10.737ns  (required time - arrival time)
  Source:                 delay_counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            delay_counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.921ns  (logic 1.014ns (20.607%)  route 3.907ns (79.393%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.892ns = ( 13.108 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.610    -2.360    lcd_clk_OBUF
    SLICE_X6Y79          FDCE                                         r  delay_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDCE (Prop_fdce_C_Q)         0.518    -1.842 r  delay_counter_reg[25]/Q
                         net (fo=3, routed)           1.155    -0.687    cmd_ndata_writer/state[4]_i_5[25]
    SLICE_X5Y79          LUT4 (Prop_lut4_I0_O)        0.124    -0.563 r  cmd_ndata_writer/delay_counter[31]_i_20/O
                         net (fo=1, routed)           0.940     0.377    cmd_ndata_writer/delay_counter[31]_i_20_n_0
    SLICE_X3Y75          LUT5 (Prop_lut5_I4_O)        0.124     0.501 r  cmd_ndata_writer/delay_counter[31]_i_12/O
                         net (fo=2, routed)           0.415     0.916    cmd_ndata_writer/delay_counter_reg[11]
    SLICE_X3Y77          LUT4 (Prop_lut4_I2_O)        0.124     1.040 f  cmd_ndata_writer/delay_counter[31]_i_7/O
                         net (fo=34, routed)          0.365     1.406    cmd_ndata_writer/delay_counter_reg[19]
    SLICE_X2Y79          LUT6 (Prop_lut6_I4_O)        0.124     1.530 r  cmd_ndata_writer/delay_counter[31]_i_1/O
                         net (fo=32, routed)          1.031     2.560    delay_counter
    SLICE_X5Y73          FDCE                                         r  delay_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                   IBUF                         0.000    16.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    17.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.944 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.525    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.616 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.492    13.108    lcd_clk_OBUF
    SLICE_X5Y73          FDCE                                         r  delay_counter_reg[3]/C
                         clock pessimism              0.491    13.600    
                         clock uncertainty           -0.097    13.502    
    SLICE_X5Y73          FDCE (Setup_fdce_C_CE)      -0.205    13.297    delay_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.297    
                         arrival time                          -2.560    
  -------------------------------------------------------------------
                         slack                                 10.737    

Slack (MET) :             10.737ns  (required time - arrival time)
  Source:                 delay_counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            delay_counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.921ns  (logic 1.014ns (20.607%)  route 3.907ns (79.393%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.892ns = ( 13.108 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.610    -2.360    lcd_clk_OBUF
    SLICE_X6Y79          FDCE                                         r  delay_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDCE (Prop_fdce_C_Q)         0.518    -1.842 r  delay_counter_reg[25]/Q
                         net (fo=3, routed)           1.155    -0.687    cmd_ndata_writer/state[4]_i_5[25]
    SLICE_X5Y79          LUT4 (Prop_lut4_I0_O)        0.124    -0.563 r  cmd_ndata_writer/delay_counter[31]_i_20/O
                         net (fo=1, routed)           0.940     0.377    cmd_ndata_writer/delay_counter[31]_i_20_n_0
    SLICE_X3Y75          LUT5 (Prop_lut5_I4_O)        0.124     0.501 r  cmd_ndata_writer/delay_counter[31]_i_12/O
                         net (fo=2, routed)           0.415     0.916    cmd_ndata_writer/delay_counter_reg[11]
    SLICE_X3Y77          LUT4 (Prop_lut4_I2_O)        0.124     1.040 f  cmd_ndata_writer/delay_counter[31]_i_7/O
                         net (fo=34, routed)          0.365     1.406    cmd_ndata_writer/delay_counter_reg[19]
    SLICE_X2Y79          LUT6 (Prop_lut6_I4_O)        0.124     1.530 r  cmd_ndata_writer/delay_counter[31]_i_1/O
                         net (fo=32, routed)          1.031     2.560    delay_counter
    SLICE_X5Y73          FDCE                                         r  delay_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                   IBUF                         0.000    16.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    17.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.944 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.525    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.616 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.492    13.108    lcd_clk_OBUF
    SLICE_X5Y73          FDCE                                         r  delay_counter_reg[4]/C
                         clock pessimism              0.491    13.600    
                         clock uncertainty           -0.097    13.502    
    SLICE_X5Y73          FDCE (Setup_fdce_C_CE)      -0.205    13.297    delay_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.297    
                         arrival time                          -2.560    
  -------------------------------------------------------------------
                         slack                                 10.737    

Slack (MET) :             10.742ns  (required time - arrival time)
  Source:                 init_rom_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            init_rom_addr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.918ns  (logic 1.213ns (24.665%)  route 3.705ns (75.335%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.951ns = ( 13.049 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.549    -2.421    lcd_clk_OBUF
    SLICE_X10Y83         FDCE                                         r  init_rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDCE (Prop_fdce_C_Q)         0.518    -1.903 f  init_rom_addr_reg[4]/Q
                         net (fo=57, routed)          1.399    -0.505    cmd_data_writer/write_data[7]_i_3[2]
    SLICE_X7Y81          LUT6 (Prop_lut6_I0_O)        0.124    -0.381 f  cmd_data_writer/init_rom_addr[9]_i_8/O
                         net (fo=1, routed)           0.287    -0.093    cmd_data_writer/init_rom_addr[9]_i_8_n_0
    SLICE_X5Y81          LUT3 (Prop_lut3_I0_O)        0.124     0.031 f  cmd_data_writer/init_rom_addr[9]_i_7/O
                         net (fo=4, routed)           0.427     0.458    cmd_data_writer/init_rom_addr_reg[9]
    SLICE_X5Y80          LUT3 (Prop_lut3_I2_O)        0.120     0.578 r  cmd_data_writer/init_rom_addr[9]_i_4/O
                         net (fo=2, routed)           0.690     1.268    cmd_data_writer/state_reg[0]
    SLICE_X5Y80          LUT6 (Prop_lut6_I2_O)        0.327     1.595 r  cmd_data_writer/init_rom_addr[9]_i_1/O
                         net (fo=18, routed)          0.902     2.497    cmd_data_writer_n_12
    SLICE_X9Y83          FDCE                                         r  init_rom_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                   IBUF                         0.000    16.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    17.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.944 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.525    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.616 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.433    13.049    lcd_clk_OBUF
    SLICE_X9Y83          FDCE                                         r  init_rom_addr_reg[2]/C
                         clock pessimism              0.491    13.541    
                         clock uncertainty           -0.097    13.443    
    SLICE_X9Y83          FDCE (Setup_fdce_C_CE)      -0.205    13.238    init_rom_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         13.238    
                         arrival time                          -2.497    
  -------------------------------------------------------------------
                         slack                                 10.742    

Slack (MET) :             10.742ns  (required time - arrival time)
  Source:                 init_rom_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            init_rom_addr_reg_rep[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.918ns  (logic 1.213ns (24.665%)  route 3.705ns (75.335%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.951ns = ( 13.049 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.549    -2.421    lcd_clk_OBUF
    SLICE_X10Y83         FDCE                                         r  init_rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDCE (Prop_fdce_C_Q)         0.518    -1.903 f  init_rom_addr_reg[4]/Q
                         net (fo=57, routed)          1.399    -0.505    cmd_data_writer/write_data[7]_i_3[2]
    SLICE_X7Y81          LUT6 (Prop_lut6_I0_O)        0.124    -0.381 f  cmd_data_writer/init_rom_addr[9]_i_8/O
                         net (fo=1, routed)           0.287    -0.093    cmd_data_writer/init_rom_addr[9]_i_8_n_0
    SLICE_X5Y81          LUT3 (Prop_lut3_I0_O)        0.124     0.031 f  cmd_data_writer/init_rom_addr[9]_i_7/O
                         net (fo=4, routed)           0.427     0.458    cmd_data_writer/init_rom_addr_reg[9]
    SLICE_X5Y80          LUT3 (Prop_lut3_I2_O)        0.120     0.578 r  cmd_data_writer/init_rom_addr[9]_i_4/O
                         net (fo=2, routed)           0.690     1.268    cmd_data_writer/state_reg[0]
    SLICE_X5Y80          LUT6 (Prop_lut6_I2_O)        0.327     1.595 r  cmd_data_writer/init_rom_addr[9]_i_1/O
                         net (fo=18, routed)          0.902     2.497    cmd_data_writer_n_12
    SLICE_X9Y83          FDCE                                         r  init_rom_addr_reg_rep[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                   IBUF                         0.000    16.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    17.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.944 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.525    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.616 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.433    13.049    lcd_clk_OBUF
    SLICE_X9Y83          FDCE                                         r  init_rom_addr_reg_rep[2]/C
                         clock pessimism              0.491    13.541    
                         clock uncertainty           -0.097    13.443    
    SLICE_X9Y83          FDCE (Setup_fdce_C_CE)      -0.205    13.238    init_rom_addr_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         13.238    
                         arrival time                          -2.497    
  -------------------------------------------------------------------
                         slack                                 10.742    

Slack (MET) :             10.757ns  (required time - arrival time)
  Source:                 init_rom_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            write_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 1.453ns (29.537%)  route 3.466ns (70.463%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.887ns = ( 13.113 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.549    -2.421    lcd_clk_OBUF
    SLICE_X10Y83         FDCE                                         r  init_rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDCE (Prop_fdce_C_Q)         0.518    -1.903 r  init_rom_addr_reg[3]/Q
                         net (fo=58, routed)          1.470    -0.434    init_rom_addr_reg_n_0_[3]
    SLICE_X8Y80          LUT6 (Prop_lut6_I2_O)        0.124    -0.310 r  write_data[4]_i_9/O
                         net (fo=1, routed)           0.000    -0.310    write_data[4]_i_9_n_0
    SLICE_X8Y80          MUXF7 (Prop_muxf7_I0_O)      0.241    -0.069 r  write_data_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.069    write_data_reg[4]_i_5_n_0
    SLICE_X8Y80          MUXF8 (Prop_muxf8_I0_O)      0.098     0.029 r  write_data_reg[4]_i_3/O
                         net (fo=1, routed)           0.594     0.624    write_data_reg[4]_i_3_n_0
    SLICE_X8Y81          LUT6 (Prop_lut6_I0_O)        0.319     0.943 r  write_data[4]_i_2/O
                         net (fo=1, routed)           0.879     1.821    write_data[4]_i_2_n_0
    SLICE_X6Y81          LUT5 (Prop_lut5_I0_O)        0.153     1.974 r  write_data[4]_i_1/O
                         net (fo=1, routed)           0.524     2.498    write_data[4]_i_1_n_0
    SLICE_X6Y81          FDCE                                         r  write_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                   IBUF                         0.000    16.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    17.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.944 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.525    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.616 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.497    13.113    lcd_clk_OBUF
    SLICE_X6Y81          FDCE                                         r  write_data_reg[4]/C
                         clock pessimism              0.491    13.605    
                         clock uncertainty           -0.097    13.507    
    SLICE_X6Y81          FDCE (Setup_fdce_C_D)       -0.252    13.255    write_data_reg[4]
  -------------------------------------------------------------------
                         required time                         13.255    
                         arrival time                          -2.498    
  -------------------------------------------------------------------
                         slack                                 10.757    

Slack (MET) :             10.787ns  (required time - arrival time)
  Source:                 init_rom_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            init_rom_addr_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 1.213ns (24.645%)  route 3.709ns (75.355%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.951ns = ( 13.049 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.549    -2.421    lcd_clk_OBUF
    SLICE_X10Y83         FDCE                                         r  init_rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDCE (Prop_fdce_C_Q)         0.518    -1.903 f  init_rom_addr_reg[4]/Q
                         net (fo=57, routed)          1.399    -0.505    cmd_data_writer/write_data[7]_i_3[2]
    SLICE_X7Y81          LUT6 (Prop_lut6_I0_O)        0.124    -0.381 f  cmd_data_writer/init_rom_addr[9]_i_8/O
                         net (fo=1, routed)           0.287    -0.093    cmd_data_writer/init_rom_addr[9]_i_8_n_0
    SLICE_X5Y81          LUT3 (Prop_lut3_I0_O)        0.124     0.031 f  cmd_data_writer/init_rom_addr[9]_i_7/O
                         net (fo=4, routed)           0.427     0.458    cmd_data_writer/init_rom_addr_reg[9]
    SLICE_X5Y80          LUT3 (Prop_lut3_I2_O)        0.120     0.578 r  cmd_data_writer/init_rom_addr[9]_i_4/O
                         net (fo=2, routed)           0.690     1.268    cmd_data_writer/state_reg[0]
    SLICE_X5Y80          LUT6 (Prop_lut6_I2_O)        0.327     1.595 r  cmd_data_writer/init_rom_addr[9]_i_1/O
                         net (fo=18, routed)          0.906     2.501    cmd_data_writer_n_12
    SLICE_X10Y82         FDCE                                         r  init_rom_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                   IBUF                         0.000    16.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    17.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.944 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.525    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.616 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.433    13.049    lcd_clk_OBUF
    SLICE_X10Y82         FDCE                                         r  init_rom_addr_reg[5]/C
                         clock pessimism              0.504    13.554    
                         clock uncertainty           -0.097    13.456    
    SLICE_X10Y82         FDCE (Setup_fdce_C_CE)      -0.169    13.287    init_rom_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         13.287    
                         arrival time                          -2.501    
  -------------------------------------------------------------------
                         slack                                 10.787    

Slack (MET) :             10.787ns  (required time - arrival time)
  Source:                 init_rom_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            init_rom_addr_reg_rep[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 1.213ns (24.645%)  route 3.709ns (75.355%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.951ns = ( 13.049 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.549    -2.421    lcd_clk_OBUF
    SLICE_X10Y83         FDCE                                         r  init_rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDCE (Prop_fdce_C_Q)         0.518    -1.903 f  init_rom_addr_reg[4]/Q
                         net (fo=57, routed)          1.399    -0.505    cmd_data_writer/write_data[7]_i_3[2]
    SLICE_X7Y81          LUT6 (Prop_lut6_I0_O)        0.124    -0.381 f  cmd_data_writer/init_rom_addr[9]_i_8/O
                         net (fo=1, routed)           0.287    -0.093    cmd_data_writer/init_rom_addr[9]_i_8_n_0
    SLICE_X5Y81          LUT3 (Prop_lut3_I0_O)        0.124     0.031 f  cmd_data_writer/init_rom_addr[9]_i_7/O
                         net (fo=4, routed)           0.427     0.458    cmd_data_writer/init_rom_addr_reg[9]
    SLICE_X5Y80          LUT3 (Prop_lut3_I2_O)        0.120     0.578 r  cmd_data_writer/init_rom_addr[9]_i_4/O
                         net (fo=2, routed)           0.690     1.268    cmd_data_writer/state_reg[0]
    SLICE_X5Y80          LUT6 (Prop_lut6_I2_O)        0.327     1.595 r  cmd_data_writer/init_rom_addr[9]_i_1/O
                         net (fo=18, routed)          0.906     2.501    cmd_data_writer_n_12
    SLICE_X10Y82         FDCE                                         r  init_rom_addr_reg_rep[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                   IBUF                         0.000    16.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    17.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.944 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.525    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.616 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.433    13.049    lcd_clk_OBUF
    SLICE_X10Y82         FDCE                                         r  init_rom_addr_reg_rep[5]/C
                         clock pessimism              0.504    13.554    
                         clock uncertainty           -0.097    13.456    
    SLICE_X10Y82         FDCE (Setup_fdce_C_CE)      -0.169    13.287    init_rom_addr_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         13.287    
                         arrival time                          -2.501    
  -------------------------------------------------------------------
                         slack                                 10.787    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 cmd_data_writer/wr_substate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            cmd_data_writer/wr_substate_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.109%)  route 0.087ns (31.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.589    -0.819    cmd_data_writer/clk_out1
    SLICE_X0Y84          FDCE                                         r  cmd_data_writer/wr_substate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.141    -0.678 r  cmd_data_writer/wr_substate_reg[1]/Q
                         net (fo=9, routed)           0.087    -0.591    cmd_data_writer/wr_substate_reg_n_0_[1]
    SLICE_X1Y84          LUT6 (Prop_lut6_I3_O)        0.045    -0.546 r  cmd_data_writer/wr_substate[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.546    cmd_data_writer/wr_substate[0]_i_1_n_0
    SLICE_X1Y84          FDCE                                         r  cmd_data_writer/wr_substate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.857    -1.246    cmd_data_writer/clk_out1
    SLICE_X1Y84          FDCE                                         r  cmd_data_writer/wr_substate_reg[0]/C
                         clock pessimism              0.440    -0.806    
    SLICE_X1Y84          FDCE (Hold_fdce_C_D)         0.092    -0.714    cmd_data_writer/wr_substate_reg[0]
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 cmd_data_writer/wr_substate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            cmd_data_writer/LCD_CS_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.861%)  route 0.088ns (32.139%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.589    -0.819    cmd_data_writer/clk_out1
    SLICE_X0Y84          FDCE                                         r  cmd_data_writer/wr_substate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.141    -0.678 f  cmd_data_writer/wr_substate_reg[1]/Q
                         net (fo=9, routed)           0.088    -0.590    cmd_data_writer/wr_substate_reg_n_0_[1]
    SLICE_X1Y84          LUT5 (Prop_lut5_I2_O)        0.045    -0.545 r  cmd_data_writer/LCD_CS_i_1__1/O
                         net (fo=1, routed)           0.000    -0.545    cmd_data_writer/LCD_CS_i_1__1_n_0
    SLICE_X1Y84          FDPE                                         r  cmd_data_writer/LCD_CS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.857    -1.246    cmd_data_writer/clk_out1
    SLICE_X1Y84          FDPE                                         r  cmd_data_writer/LCD_CS_reg/C
                         clock pessimism              0.440    -0.806    
    SLICE_X1Y84          FDPE (Hold_fdpe_C_D)         0.091    -0.715    cmd_data_writer/LCD_CS_reg
  -------------------------------------------------------------------
                         required time                          0.715    
                         arrival time                          -0.545    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 cmd_data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            cmd_writer/LCD_DATA_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.555%)  route 0.111ns (40.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.588    -0.820    lcd_clk_OBUF
    SLICE_X2Y83          FDCE                                         r  cmd_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.164    -0.656 r  cmd_data_reg[14]/Q
                         net (fo=2, routed)           0.111    -0.544    cmd_writer/LCD_DATA_reg[15]_1[12]
    SLICE_X1Y82          FDRE                                         r  cmd_writer/LCD_DATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.855    -1.248    cmd_writer/clk_out1
    SLICE_X1Y82          FDRE                                         r  cmd_writer/LCD_DATA_reg[14]/C
                         clock pessimism              0.441    -0.807    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.075    -0.732    cmd_writer/LCD_DATA_reg[14]
  -------------------------------------------------------------------
                         required time                          0.732    
                         arrival time                          -0.544    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            delay_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.825%)  route 0.147ns (44.175%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.253ns
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.582    -0.826    lcd_clk_OBUF
    SLICE_X7Y79          FDCE                                         r  state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDCE (Prop_fdce_C_Q)         0.141    -0.685 f  state_reg[3]/Q
                         net (fo=74, routed)          0.147    -0.538    state_reg_n_0_[3]
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.045    -0.493 r  delay_counter[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.493    delay_counter[26]_i_1_n_0
    SLICE_X6Y79          FDCE                                         r  delay_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.850    -1.253    lcd_clk_OBUF
    SLICE_X6Y79          FDCE                                         r  delay_counter_reg[26]/C
                         clock pessimism              0.440    -0.813    
    SLICE_X6Y79          FDCE (Hold_fdce_C_D)         0.121    -0.692    delay_counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            delay_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.492%)  route 0.149ns (44.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.253ns
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.582    -0.826    lcd_clk_OBUF
    SLICE_X7Y79          FDCE                                         r  state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDCE (Prop_fdce_C_Q)         0.141    -0.685 f  state_reg[3]/Q
                         net (fo=74, routed)          0.149    -0.536    state_reg_n_0_[3]
    SLICE_X6Y79          LUT6 (Prop_lut6_I1_O)        0.045    -0.491 r  delay_counter[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.491    delay_counter[25]_i_1_n_0
    SLICE_X6Y79          FDCE                                         r  delay_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.850    -1.253    lcd_clk_OBUF
    SLICE_X6Y79          FDCE                                         r  delay_counter_reg[25]/C
                         clock pessimism              0.440    -0.813    
    SLICE_X6Y79          FDCE (Hold_fdce_C_D)         0.120    -0.693    delay_counter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 cmd_data_writer/wr_substate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            cmd_data_writer/wr_substate_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.422%)  route 0.127ns (40.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.589    -0.819    cmd_data_writer/clk_out1
    SLICE_X1Y84          FDCE                                         r  cmd_data_writer/wr_substate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.141    -0.678 r  cmd_data_writer/wr_substate_reg[0]/Q
                         net (fo=8, routed)           0.127    -0.551    cmd_data_writer/wr_substate_reg_n_0_[0]
    SLICE_X0Y84          LUT6 (Prop_lut6_I4_O)        0.045    -0.506 r  cmd_data_writer/wr_substate[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.506    cmd_data_writer/wr_substate[1]_i_1_n_0
    SLICE_X0Y84          FDCE                                         r  cmd_data_writer/wr_substate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.857    -1.246    cmd_data_writer/clk_out1
    SLICE_X0Y84          FDCE                                         r  cmd_data_writer/wr_substate_reg[1]/C
                         clock pessimism              0.440    -0.806    
    SLICE_X0Y84          FDCE (Hold_fdce_C_D)         0.092    -0.714    cmd_data_writer/wr_substate_reg[1]
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                          -0.506    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 cmd_data_writer/wr_substate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            cmd_data_writer/wr_substate_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.204%)  route 0.128ns (40.796%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.589    -0.819    cmd_data_writer/clk_out1
    SLICE_X1Y84          FDCE                                         r  cmd_data_writer/wr_substate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.141    -0.678 f  cmd_data_writer/wr_substate_reg[0]/Q
                         net (fo=8, routed)           0.128    -0.550    cmd_data_writer/wr_substate_reg_n_0_[0]
    SLICE_X0Y84          LUT6 (Prop_lut6_I4_O)        0.045    -0.505 r  cmd_data_writer/wr_substate[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.505    cmd_data_writer/wr_substate[2]_i_1_n_0
    SLICE_X0Y84          FDCE                                         r  cmd_data_writer/wr_substate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.857    -1.246    cmd_data_writer/clk_out1
    SLICE_X0Y84          FDCE                                         r  cmd_data_writer/wr_substate_reg[2]/C
                         clock pessimism              0.440    -0.806    
    SLICE_X0Y84          FDCE (Hold_fdce_C_D)         0.092    -0.714    cmd_data_writer/wr_substate_reg[2]
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 cmd_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            cmd_writer/LCD_DATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.760%)  route 0.174ns (55.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.586    -0.822    lcd_clk_OBUF
    SLICE_X5Y83          FDCE                                         r  cmd_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDCE (Prop_fdce_C_Q)         0.141    -0.681 r  cmd_data_reg[0]/Q
                         net (fo=2, routed)           0.174    -0.507    cmd_writer/LCD_DATA_reg[15]_1[0]
    SLICE_X2Y84          FDRE                                         r  cmd_writer/LCD_DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.857    -1.246    cmd_writer/clk_out1
    SLICE_X2Y84          FDRE                                         r  cmd_writer/LCD_DATA_reg[0]/C
                         clock pessimism              0.462    -0.784    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.059    -0.725    cmd_writer/LCD_DATA_reg[0]
  -------------------------------------------------------------------
                         required time                          0.725    
                         arrival time                          -0.507    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 cmd_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            cmd_writer/LCD_DATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.493%)  route 0.183ns (56.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.586    -0.822    lcd_clk_OBUF
    SLICE_X4Y83          FDCE                                         r  cmd_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.141    -0.681 r  cmd_data_reg[2]/Q
                         net (fo=2, routed)           0.183    -0.498    cmd_writer/LCD_DATA_reg[15]_1[2]
    SLICE_X3Y84          FDRE                                         r  cmd_writer/LCD_DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.857    -1.246    cmd_writer/clk_out1
    SLICE_X3Y84          FDRE                                         r  cmd_writer/LCD_DATA_reg[2]/C
                         clock pessimism              0.462    -0.784    
    SLICE_X3Y84          FDRE (Hold_fdre_C_D)         0.066    -0.718    cmd_writer/LCD_DATA_reg[2]
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 write_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            cmd_data_writer/LCD_DATA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.189ns (55.112%)  route 0.154ns (44.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.251ns
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.584    -0.824    lcd_clk_OBUF
    SLICE_X5Y81          FDCE                                         r  write_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.683 r  write_data_reg[6]/Q
                         net (fo=1, routed)           0.154    -0.529    cmd_data_writer/LCD_DATA_reg[7]_0[6]
    SLICE_X4Y81          LUT2 (Prop_lut2_I1_O)        0.048    -0.481 r  cmd_data_writer/LCD_DATA[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.481    cmd_data_writer/LCD_DATA[6]_i_1_n_0
    SLICE_X4Y81          FDRE                                         r  cmd_data_writer/LCD_DATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.853    -1.251    cmd_data_writer/clk_out1
    SLICE_X4Y81          FDRE                                         r  cmd_data_writer/LCD_DATA_reg[6]/C
                         clock pessimism              0.440    -0.811    
    SLICE_X4Y81          FDRE (Hold_fdre_C_D)         0.107    -0.704    cmd_data_writer/LCD_DATA_reg[6]
  -------------------------------------------------------------------
                         required time                          0.704    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         16.000      13.845     BUFGCTRL_X0Y0    lcd_clk_pll/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X3Y80      LCD_BL_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X0Y80      LCD_DATA_OBUFT[15]_inst_i_2/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X2Y80      LCD_RESET_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X3Y81      active_writer_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X3Y81      active_writer_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X5Y80      active_writer_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X5Y83      cmd_data_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X5Y83      cmd_data_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.000      197.360    MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X3Y80      LCD_BL_reg_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X3Y80      LCD_BL_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X0Y80      LCD_DATA_OBUFT[15]_inst_i_2/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X0Y80      LCD_DATA_OBUFT[15]_inst_i_2/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X2Y80      LCD_RESET_reg_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X2Y80      LCD_RESET_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X3Y81      active_writer_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X3Y81      active_writer_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X3Y81      active_writer_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X3Y81      active_writer_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X3Y80      LCD_BL_reg_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X3Y80      LCD_BL_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X0Y80      LCD_DATA_OBUFT[15]_inst_i_2/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X0Y80      LCD_DATA_OBUFT[15]_inst_i_2/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X2Y80      LCD_RESET_reg_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X2Y80      LCD_RESET_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X3Y81      active_writer_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X3Y81      active_writer_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X3Y81      active_writer_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X3Y81      active_writer_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    lcd_clk_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keyboard/key_valid_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.419ns  (logic 4.132ns (64.365%)  route 2.287ns (35.635%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDCE                         0.000     0.000 r  keyboard/key_valid_reg/C
    SLICE_X6Y77          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  keyboard/key_valid_reg/Q
                         net (fo=1, routed)           2.287     2.805    led_1_OBUF
    C8                   OBUF (Prop_obuf_I_O)         3.614     6.419 r  led_1_OBUF_inst/O
                         net (fo=0)                   0.000     6.419    led_1
    C8                                                                r  led_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keyboard/key_valid_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.084ns  (logic 1.625ns (31.964%)  route 3.459ns (68.036%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.852     3.353    cmd_ndata_writer/reset_n_IBUF
    SLICE_X1Y70          LUT1 (Prop_lut1_I0_O)        0.124     3.477 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         1.607     5.084    keyboard/key_valid_reg_0
    SLICE_X6Y77          FDCE                                         f  keyboard/key_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keyboard/scan_counter_reg[16]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.084ns  (logic 1.625ns (31.964%)  route 3.459ns (68.036%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.852     3.353    cmd_ndata_writer/reset_n_IBUF
    SLICE_X1Y70          LUT1 (Prop_lut1_I0_O)        0.124     3.477 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         1.607     5.084    keyboard/key_valid_reg_0
    SLICE_X7Y77          FDCE                                         f  keyboard/scan_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keyboard/scan_counter_reg[17]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.084ns  (logic 1.625ns (31.964%)  route 3.459ns (68.036%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.852     3.353    cmd_ndata_writer/reset_n_IBUF
    SLICE_X1Y70          LUT1 (Prop_lut1_I0_O)        0.124     3.477 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         1.607     5.084    keyboard/key_valid_reg_0
    SLICE_X7Y77          FDCE                                         f  keyboard/scan_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keyboard/scan_counter_reg[18]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.084ns  (logic 1.625ns (31.964%)  route 3.459ns (68.036%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.852     3.353    cmd_ndata_writer/reset_n_IBUF
    SLICE_X1Y70          LUT1 (Prop_lut1_I0_O)        0.124     3.477 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         1.607     5.084    keyboard/key_valid_reg_0
    SLICE_X7Y77          FDCE                                         f  keyboard/scan_counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keyboard/scan_counter_reg[19]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.084ns  (logic 1.625ns (31.964%)  route 3.459ns (68.036%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.852     3.353    cmd_ndata_writer/reset_n_IBUF
    SLICE_X1Y70          LUT1 (Prop_lut1_I0_O)        0.124     3.477 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         1.607     5.084    keyboard/key_valid_reg_0
    SLICE_X7Y77          FDCE                                         f  keyboard/scan_counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keyboard/scan_counter_reg[12]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.928ns  (logic 1.625ns (32.974%)  route 3.303ns (67.026%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.852     3.353    cmd_ndata_writer/reset_n_IBUF
    SLICE_X1Y70          LUT1 (Prop_lut1_I0_O)        0.124     3.477 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         1.451     4.928    keyboard/key_valid_reg_0
    SLICE_X7Y76          FDCE                                         f  keyboard/scan_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keyboard/scan_counter_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.928ns  (logic 1.625ns (32.974%)  route 3.303ns (67.026%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.852     3.353    cmd_ndata_writer/reset_n_IBUF
    SLICE_X1Y70          LUT1 (Prop_lut1_I0_O)        0.124     3.477 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         1.451     4.928    keyboard/key_valid_reg_0
    SLICE_X7Y76          FDCE                                         f  keyboard/scan_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keyboard/scan_counter_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.928ns  (logic 1.625ns (32.974%)  route 3.303ns (67.026%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.852     3.353    cmd_ndata_writer/reset_n_IBUF
    SLICE_X1Y70          LUT1 (Prop_lut1_I0_O)        0.124     3.477 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         1.451     4.928    keyboard/key_valid_reg_0
    SLICE_X7Y76          FDCE                                         f  keyboard/scan_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keyboard/scan_counter_reg[15]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.928ns  (logic 1.625ns (32.974%)  route 3.303ns (67.026%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.852     3.353    cmd_ndata_writer/reset_n_IBUF
    SLICE_X1Y70          LUT1 (Prop_lut1_I0_O)        0.124     3.477 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         1.451     4.928    keyboard/key_valid_reg_0
    SLICE_X7Y76          FDCE                                         f  keyboard/scan_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keyboard/scan_counter_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[15]/C
    SLICE_X7Y76          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  keyboard/scan_counter_reg[15]/Q
                         net (fo=2, routed)           0.117     0.258    keyboard/scan_counter_reg[15]
    SLICE_X7Y76          LUT5 (Prop_lut5_I0_O)        0.045     0.303 r  keyboard/scan_counter[12]_i_2/O
                         net (fo=1, routed)           0.000     0.303    keyboard/scan_counter[12]_i_2_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.366 r  keyboard/scan_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    keyboard/scan_counter_reg[12]_i_1_n_4
    SLICE_X7Y76          FDCE                                         r  keyboard/scan_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[3]/C
    SLICE_X7Y73          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  keyboard/scan_counter_reg[3]/Q
                         net (fo=1, routed)           0.158     0.299    keyboard/scan_counter_reg_n_0_[3]
    SLICE_X7Y73          LUT2 (Prop_lut2_I0_O)        0.045     0.344 r  keyboard/scan_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     0.344    keyboard/scan_counter[0]_i_3_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.407 r  keyboard/scan_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.407    keyboard/scan_counter_reg[0]_i_1_n_4
    SLICE_X7Y73          FDCE                                         r  keyboard/scan_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[0]/C
    SLICE_X7Y73          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  keyboard/scan_counter_reg[0]/Q
                         net (fo=2, routed)           0.156     0.297    keyboard/scan_counter_reg_n_0_[0]
    SLICE_X7Y73          LUT2 (Prop_lut2_I0_O)        0.045     0.342 r  keyboard/scan_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.342    keyboard/scan_counter[0]_i_6_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.412 r  keyboard/scan_counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.412    keyboard/scan_counter_reg[0]_i_1_n_7
    SLICE_X7Y73          FDCE                                         r  keyboard/scan_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[4]/C
    SLICE_X7Y74          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  keyboard/scan_counter_reg[4]/Q
                         net (fo=1, routed)           0.156     0.297    keyboard/scan_counter_reg_n_0_[4]
    SLICE_X7Y74          LUT2 (Prop_lut2_I0_O)        0.045     0.342 r  keyboard/scan_counter[4]_i_5/O
                         net (fo=1, routed)           0.000     0.342    keyboard/scan_counter[4]_i_5_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.412 r  keyboard/scan_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.412    keyboard/scan_counter_reg[4]_i_1_n_7
    SLICE_X7Y74          FDCE                                         r  keyboard/scan_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[11]/C
    SLICE_X7Y75          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  keyboard/scan_counter_reg[11]/Q
                         net (fo=2, routed)           0.169     0.310    keyboard/scan_counter_reg[11]
    SLICE_X7Y75          LUT2 (Prop_lut2_I0_O)        0.045     0.355 r  keyboard/scan_counter[8]_i_2/O
                         net (fo=1, routed)           0.000     0.355    keyboard/scan_counter[8]_i_2_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.418 r  keyboard/scan_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    keyboard/scan_counter_reg[8]_i_1_n_4
    SLICE_X7Y75          FDCE                                         r  keyboard/scan_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[19]/C
    SLICE_X7Y77          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  keyboard/scan_counter_reg[19]/Q
                         net (fo=3, routed)           0.170     0.311    keyboard/scan_counter_reg[19]
    SLICE_X7Y77          LUT2 (Prop_lut2_I0_O)        0.045     0.356 r  keyboard/scan_counter[16]_i_2/O
                         net (fo=1, routed)           0.000     0.356    keyboard/scan_counter[16]_i_2_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  keyboard/scan_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.419    keyboard/scan_counter_reg[16]_i_1_n_4
    SLICE_X7Y77          FDCE                                         r  keyboard/scan_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[7]/C
    SLICE_X7Y74          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  keyboard/scan_counter_reg[7]/Q
                         net (fo=2, routed)           0.170     0.311    keyboard/scan_counter_reg[7]
    SLICE_X7Y74          LUT2 (Prop_lut2_I0_O)        0.045     0.356 r  keyboard/scan_counter[4]_i_2/O
                         net (fo=1, routed)           0.000     0.356    keyboard/scan_counter[4]_i_2_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  keyboard/scan_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.419    keyboard/scan_counter_reg[4]_i_1_n_4
    SLICE_X7Y74          FDCE                                         r  keyboard/scan_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[8]/C
    SLICE_X7Y75          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  keyboard/scan_counter_reg[8]/Q
                         net (fo=2, routed)           0.167     0.308    keyboard/scan_counter_reg[8]
    SLICE_X7Y75          LUT2 (Prop_lut2_I0_O)        0.045     0.353 r  keyboard/scan_counter[8]_i_5/O
                         net (fo=1, routed)           0.000     0.353    keyboard/scan_counter[8]_i_5_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.423 r  keyboard/scan_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.423    keyboard/scan_counter_reg[8]_i_1_n_7
    SLICE_X7Y75          FDCE                                         r  keyboard/scan_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[12]/C
    SLICE_X7Y76          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  keyboard/scan_counter_reg[12]/Q
                         net (fo=2, routed)           0.168     0.309    keyboard/scan_counter_reg[12]
    SLICE_X7Y76          LUT2 (Prop_lut2_I0_O)        0.045     0.354 r  keyboard/scan_counter[12]_i_5/O
                         net (fo=1, routed)           0.000     0.354    keyboard/scan_counter[12]_i_5_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.424 r  keyboard/scan_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.424    keyboard/scan_counter_reg[12]_i_1_n_7
    SLICE_X7Y76          FDCE                                         r  keyboard/scan_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/scan_counter_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard/scan_counter_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDCE                         0.000     0.000 r  keyboard/scan_counter_reg[16]/C
    SLICE_X7Y77          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  keyboard/scan_counter_reg[16]/Q
                         net (fo=3, routed)           0.168     0.309    keyboard/scan_counter_reg[16]
    SLICE_X7Y77          LUT2 (Prop_lut2_I0_O)        0.045     0.354 r  keyboard/scan_counter[16]_i_5/O
                         net (fo=1, routed)           0.000     0.354    keyboard/scan_counter[16]_i_5_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.424 r  keyboard/scan_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.424    keyboard/scan_counter_reg[16]_i_1_n_7
    SLICE_X7Y77          FDCE                                         r  keyboard/scan_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            lcd_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.257ns  (logic 3.686ns (44.648%)  route 4.570ns (55.352%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.000     8.000 f  
    R2                   IBUF                         0.000     8.000 f  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     9.233    lcd_clk_pll/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     2.272 f  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.934    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.030 f  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         2.909     6.938    lcd_clk_OBUF
    D14                  OBUF (Prop_obuf_I_O)         3.590    10.529 f  lcd_clk_OBUF_inst/O
                         net (fo=0)                   0.000    10.529    lcd_clk
    D14                                                               f  lcd_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.059ns  (logic 4.022ns (49.901%)  route 4.038ns (50.099%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.611    -2.359    lcd_clk_OBUF
    SLICE_X5Y80          FDCE                                         r  active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDCE (Prop_fdce_C_Q)         0.456    -1.903 f  active_writer_reg[2]/Q
                         net (fo=22, routed)          4.038     2.134    LCD_DATA_TRI[0]
    F15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.566     5.700 r  LCD_DATA_OBUFT[13]_inst/O
                         net (fo=0)                   0.000     5.700    LCD_DATA[13]
    F15                                                               r  LCD_DATA[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.923ns  (logic 4.026ns (50.810%)  route 3.897ns (49.190%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.611    -2.359    lcd_clk_OBUF
    SLICE_X5Y80          FDCE                                         r  active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDCE (Prop_fdce_C_Q)         0.456    -1.903 f  active_writer_reg[2]/Q
                         net (fo=22, routed)          3.897     1.994    LCD_DATA_TRI[0]
    G16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.570     5.564 r  LCD_DATA_OBUFT[8]_inst/O
                         net (fo=0)                   0.000     5.564    LCD_DATA[8]
    G16                                                               r  LCD_DATA[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.789ns  (logic 4.311ns (55.340%)  route 3.479ns (44.660%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.611    -2.359    lcd_clk_OBUF
    SLICE_X5Y80          FDCE                                         r  active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDCE (Prop_fdce_C_Q)         0.456    -1.903 r  active_writer_reg[2]/Q
                         net (fo=22, routed)          1.474    -0.429    cmd_writer/LCD_DATA_TRI[0]
    SLICE_X1Y81          LUT6 (Prop_lut6_I5_O)        0.124    -0.305 r  cmd_writer/LCD_CS_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.295    -0.010    cmd_writer/LCD_CS_OBUF_inst_i_2_n_0
    SLICE_X1Y80          LUT5 (Prop_lut5_I0_O)        0.124     0.114 r  cmd_writer/LCD_CS_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.709     1.823    LCD_CS_OBUF
    A13                  OBUF (Prop_obuf_I_O)         3.607     5.430 r  LCD_CS_OBUF_inst/O
                         net (fo=0)                   0.000     5.430    LCD_CS
    A13                                                               r  LCD_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.772ns  (logic 4.025ns (51.785%)  route 3.747ns (48.215%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.611    -2.359    lcd_clk_OBUF
    SLICE_X5Y80          FDCE                                         r  active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDCE (Prop_fdce_C_Q)         0.456    -1.903 f  active_writer_reg[2]/Q
                         net (fo=22, routed)          3.747     1.844    LCD_DATA_TRI[0]
    H16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.569     5.413 r  LCD_DATA_OBUFT[10]_inst/O
                         net (fo=0)                   0.000     5.413    LCD_DATA[10]
    H16                                                               r  LCD_DATA[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.681ns  (logic 4.165ns (54.229%)  route 3.516ns (45.771%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.615    -2.355    lcd_clk_OBUF
    SLICE_X3Y81          FDCE                                         r  active_writer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDCE (Prop_fdce_C_Q)         0.456    -1.899 r  active_writer_reg[0]/Q
                         net (fo=22, routed)          1.368    -0.531    cmd_writer/LCD_CS_0
    SLICE_X3Y83          LUT4 (Prop_lut4_I1_O)        0.124    -0.407 r  cmd_writer/LCD_DATA_OBUFT[2]_inst_i_1/O
                         net (fo=1, routed)           2.148     1.740    LCD_DATA_OBUF[2]
    B17                  OBUFT (Prop_obuft_I_O)       3.585     5.326 r  LCD_DATA_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     5.326    LCD_DATA[2]
    B17                                                               r  LCD_DATA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.651ns  (logic 4.146ns (54.183%)  route 3.506ns (45.817%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.615    -2.355    lcd_clk_OBUF
    SLICE_X3Y81          FDCE                                         r  active_writer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDCE (Prop_fdce_C_Q)         0.456    -1.899 r  active_writer_reg[0]/Q
                         net (fo=22, routed)          1.202    -0.698    cmd_writer/LCD_CS_0
    SLICE_X1Y82          LUT4 (Prop_lut4_I1_O)        0.124    -0.574 r  cmd_writer/LCD_DATA_OBUFT[14]_inst_i_1/O
                         net (fo=1, routed)           2.304     1.730    LCD_DATA_OBUF[14]
    E17                  OBUFT (Prop_obuft_I_O)       3.566     5.296 r  LCD_DATA_OBUFT[14]_inst/O
                         net (fo=0)                   0.000     5.296    LCD_DATA[14]
    E17                                                               r  LCD_DATA[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_OBUFT[15]_inst_i_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.627ns  (logic 4.166ns (54.625%)  route 3.461ns (45.375%))
  Logic Levels:           2  (LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.614    -2.356    lcd_clk_OBUF
    SLICE_X0Y80          FDCE                                         r  LCD_DATA_OBUFT[15]_inst_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.456    -1.900 r  LCD_DATA_OBUFT[15]_inst_i_2/Q
                         net (fo=10, routed)          1.156    -0.745    cmd_ndata_writer/LCD_DATA[4]
    SLICE_X2Y82          LUT6 (Prop_lut6_I1_O)        0.124    -0.621 r  cmd_ndata_writer/LCD_DATA_OBUFT[15]_inst_i_1/O
                         net (fo=1, routed)           2.305     1.684    LCD_DATA_OBUF[15]
    C17                  OBUFT (Prop_obuft_I_O)       3.586     5.270 r  LCD_DATA_OBUFT[15]_inst/O
                         net (fo=0)                   0.000     5.270    LCD_DATA[15]
    C17                                                               r  LCD_DATA[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.505ns  (logic 4.049ns (53.947%)  route 3.456ns (46.053%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.611    -2.359    lcd_clk_OBUF
    SLICE_X5Y80          FDCE                                         r  active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDCE (Prop_fdce_C_Q)         0.456    -1.903 f  active_writer_reg[2]/Q
                         net (fo=22, routed)          3.456     1.553    LCD_DATA_TRI[0]
    C18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.593     5.146 r  LCD_DATA_OBUFT[12]_inst/O
                         net (fo=0)                   0.000     5.146    LCD_DATA[12]
    C18                                                               r  LCD_DATA[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_OBUFT[15]_inst_i_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.497ns  (logic 4.166ns (55.570%)  route 3.331ns (44.430%))
  Logic Levels:           2  (LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.614    -2.356    lcd_clk_OBUF
    SLICE_X0Y80          FDCE                                         r  LCD_DATA_OBUFT[15]_inst_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.456    -1.900 r  LCD_DATA_OBUFT[15]_inst_i_2/Q
                         net (fo=10, routed)          1.175    -0.726    cmd_ndata_writer/LCD_DATA[4]
    SLICE_X2Y82          LUT6 (Prop_lut6_I1_O)        0.124    -0.602 r  cmd_ndata_writer/LCD_DATA_OBUFT[5]_inst_i_1/O
                         net (fo=1, routed)           2.156     1.554    LCD_DATA_OBUF[5]
    C16                  OBUFT (Prop_obuft_I_O)       3.586     5.140 r  LCD_DATA_OBUFT[5]_inst/O
                         net (fo=0)                   0.000     5.140    LCD_DATA[5]
    C16                                                               r  LCD_DATA[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            lcd_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.537ns  (logic 1.317ns (51.899%)  route 1.220ns (48.101%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.734    -0.673    lcd_clk_OBUF
    D14                  OBUF (Prop_obuf_I_O)         1.291     0.618 r  lcd_clk_OBUF_inst/O
                         net (fo=0)                   0.000     0.618    lcd_clk
    D14                                                               r  lcd_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 0.965ns (57.145%)  route 0.724ns (42.855%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.583    -0.825    lcd_clk_OBUF
    SLICE_X5Y80          FDCE                                         r  active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDCE (Prop_fdce_C_Q)         0.141    -0.684 r  active_writer_reg[2]/Q
                         net (fo=22, routed)          0.724     0.040    LCD_DATA_TRI[0]
    A15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.864 r  LCD_DATA_OBUFT[3]_inst/O
                         net (fo=0)                   0.000     0.864    LCD_DATA[3]
    A15                                                               r  LCD_DATA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 0.965ns (53.076%)  route 0.853ns (46.924%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.583    -0.825    lcd_clk_OBUF
    SLICE_X5Y80          FDCE                                         r  active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDCE (Prop_fdce_C_Q)         0.141    -0.684 r  active_writer_reg[2]/Q
                         net (fo=22, routed)          0.853     0.169    LCD_DATA_TRI[0]
    A14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.993 r  LCD_DATA_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     0.993    LCD_DATA[1]
    A14                                                               r  LCD_DATA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_RESET_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_RESET
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.838ns  (logic 1.438ns (78.211%)  route 0.400ns (21.789%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.585    -0.823    lcd_clk_OBUF
    SLICE_X2Y80          FDCE                                         r  LCD_RESET_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDCE (Prop_fdce_C_Q)         0.164    -0.659 r  LCD_RESET_reg_reg/Q
                         net (fo=1, routed)           0.400    -0.258    LCD_RESET_OBUF
    C14                  OBUF (Prop_obuf_I_O)         1.274     1.015 r  LCD_RESET_OBUF_inst/O
                         net (fo=0)                   0.000     1.015    LCD_RESET
    C14                                                               r  LCD_RESET (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.886ns  (logic 0.965ns (51.177%)  route 0.921ns (48.823%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.583    -0.825    lcd_clk_OBUF
    SLICE_X5Y80          FDCE                                         r  active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDCE (Prop_fdce_C_Q)         0.141    -0.684 r  active_writer_reg[2]/Q
                         net (fo=22, routed)          0.921     0.237    LCD_DATA_TRI[0]
    E15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.061 r  LCD_DATA_OBUFT[6]_inst/O
                         net (fo=0)                   0.000     1.061    LCD_DATA[6]
    E15                                                               r  LCD_DATA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 0.965ns (50.964%)  route 0.928ns (49.036%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.583    -0.825    lcd_clk_OBUF
    SLICE_X5Y80          FDCE                                         r  active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDCE (Prop_fdce_C_Q)         0.141    -0.684 r  active_writer_reg[2]/Q
                         net (fo=22, routed)          0.928     0.245    LCD_DATA_TRI[0]
    E16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.069 r  LCD_DATA_OBUFT[11]_inst/O
                         net (fo=0)                   0.000     1.069    LCD_DATA[11]
    E16                                                               r  LCD_DATA[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.934ns  (logic 0.965ns (49.887%)  route 0.969ns (50.113%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.583    -0.825    lcd_clk_OBUF
    SLICE_X5Y80          FDCE                                         r  active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDCE (Prop_fdce_C_Q)         0.141    -0.684 r  active_writer_reg[2]/Q
                         net (fo=22, routed)          0.969     0.286    LCD_DATA_TRI[0]
    D15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.110 r  LCD_DATA_OBUFT[4]_inst/O
                         net (fo=0)                   0.000     1.110    LCD_DATA[4]
    D15                                                               r  LCD_DATA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_writer/LCD_RDX_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_RDX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.944ns  (logic 1.465ns (75.347%)  route 0.479ns (24.653%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.583    -0.825    read_writer/clk_out1
    SLICE_X1Y78          FDPE                                         r  read_writer/LCD_RDX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDPE (Prop_fdpe_C_Q)         0.141    -0.684 r  read_writer/LCD_RDX_reg/Q
                         net (fo=2, routed)           0.155    -0.529    read_writer/LCD_RDX_reg_n_0
    SLICE_X1Y80          LUT4 (Prop_lut4_I0_O)        0.045    -0.484 r  read_writer/LCD_RDX_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.325    -0.159    LCD_RDX_OBUF
    B15                  OBUF (Prop_obuf_I_O)         1.279     1.120 r  LCD_RDX_OBUF_inst/O
                         net (fo=0)                   0.000     1.120    LCD_RDX
    B15                                                               r  LCD_RDX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.956ns  (logic 0.965ns (49.325%)  route 0.991ns (50.675%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.583    -0.825    lcd_clk_OBUF
    SLICE_X5Y80          FDCE                                         r  active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDCE (Prop_fdce_C_Q)         0.141    -0.684 r  active_writer_reg[2]/Q
                         net (fo=22, routed)          0.991     0.308    LCD_DATA_TRI[0]
    D16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.132 r  LCD_DATA_OBUFT[9]_inst/O
                         net (fo=0)                   0.000     1.132    LCD_DATA[9]
    D16                                                               r  LCD_DATA[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmd_ndata_writer/LCD_RS_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.971ns  (logic 1.462ns (74.161%)  route 0.509ns (25.839%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.585    -0.823    cmd_ndata_writer/clk_out1
    SLICE_X0Y80          FDCE                                         r  cmd_ndata_writer/LCD_RS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.141    -0.682 r  cmd_ndata_writer/LCD_RS_reg/Q
                         net (fo=1, routed)           0.158    -0.524    cmd_ndata_writer/LCD_RS_reg_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I0_O)        0.045    -0.479 r  cmd_ndata_writer/LCD_RS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.351    -0.127    LCD_RS_OBUF
    B14                  OBUF (Prop_obuf_I_O)         1.276     1.148 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     1.148    LCD_RS
    B14                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    R2                   IBUF                         0.000    10.000 f  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480    10.480    lcd_clk_pll/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     7.338 f  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     7.867    lcd_clk_pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.896 f  lcd_clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     8.713    lcd_clk_pll/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.130ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    lcd_clk_pll/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -6.056 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -4.474    lcd_clk_pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  lcd_clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -2.926    lcd_clk_pll/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           208 Endpoints
Min Delay           208 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.760ns  (logic 0.248ns (3.669%)  route 6.512ns (96.331%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           5.103     5.103    cmd_ndata_writer/locked
    SLICE_X2Y80          LUT4 (Prop_lut4_I0_O)        0.124     5.227 r  cmd_ndata_writer/state[4]_i_7/O
                         net (fo=1, routed)           0.940     6.167    read_writer/state_reg[0]_1
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.124     6.291 r  read_writer/state[4]_i_1/O
                         net (fo=5, routed)           0.469     6.760    state
    SLICE_X7Y79          FDCE                                         r  state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.496    -2.888    lcd_clk_OBUF
    SLICE_X7Y79          FDCE                                         r  state_reg[0]/C

Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.760ns  (logic 0.248ns (3.669%)  route 6.512ns (96.331%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           5.103     5.103    cmd_ndata_writer/locked
    SLICE_X2Y80          LUT4 (Prop_lut4_I0_O)        0.124     5.227 r  cmd_ndata_writer/state[4]_i_7/O
                         net (fo=1, routed)           0.940     6.167    read_writer/state_reg[0]_1
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.124     6.291 r  read_writer/state[4]_i_1/O
                         net (fo=5, routed)           0.469     6.760    state
    SLICE_X7Y79          FDCE                                         r  state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.496    -2.888    lcd_clk_OBUF
    SLICE_X7Y79          FDCE                                         r  state_reg[1]/C

Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.760ns  (logic 0.248ns (3.669%)  route 6.512ns (96.331%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           5.103     5.103    cmd_ndata_writer/locked
    SLICE_X2Y80          LUT4 (Prop_lut4_I0_O)        0.124     5.227 r  cmd_ndata_writer/state[4]_i_7/O
                         net (fo=1, routed)           0.940     6.167    read_writer/state_reg[0]_1
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.124     6.291 r  read_writer/state[4]_i_1/O
                         net (fo=5, routed)           0.469     6.760    state
    SLICE_X7Y79          FDCE                                         r  state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.496    -2.888    lcd_clk_OBUF
    SLICE_X7Y79          FDCE                                         r  state_reg[2]/C

Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.760ns  (logic 0.248ns (3.669%)  route 6.512ns (96.331%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           5.103     5.103    cmd_ndata_writer/locked
    SLICE_X2Y80          LUT4 (Prop_lut4_I0_O)        0.124     5.227 r  cmd_ndata_writer/state[4]_i_7/O
                         net (fo=1, routed)           0.940     6.167    read_writer/state_reg[0]_1
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.124     6.291 r  read_writer/state[4]_i_1/O
                         net (fo=5, routed)           0.469     6.760    state
    SLICE_X7Y79          FDCE                                         r  state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.496    -2.888    lcd_clk_OBUF
    SLICE_X7Y79          FDCE                                         r  state_reg[3]/C

Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.760ns  (logic 0.248ns (3.669%)  route 6.512ns (96.331%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           5.103     5.103    cmd_ndata_writer/locked
    SLICE_X2Y80          LUT4 (Prop_lut4_I0_O)        0.124     5.227 r  cmd_ndata_writer/state[4]_i_7/O
                         net (fo=1, routed)           0.940     6.167    read_writer/state_reg[0]_1
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.124     6.291 r  read_writer/state[4]_i_1/O
                         net (fo=5, routed)           0.469     6.760    state
    SLICE_X7Y79          FDCE                                         r  state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.496    -2.888    lcd_clk_OBUF
    SLICE_X7Y79          FDCE                                         r  state_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            init_rom_addr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.589ns  (logic 1.625ns (24.666%)  route 4.963ns (75.334%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.852     3.353    cmd_ndata_writer/reset_n_IBUF
    SLICE_X1Y70          LUT1 (Prop_lut1_I0_O)        0.124     3.477 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         3.112     6.589    cmd_ndata_writer_n_1
    SLICE_X9Y83          FDCE                                         f  init_rom_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.433    -2.951    lcd_clk_OBUF
    SLICE_X9Y83          FDCE                                         r  init_rom_addr_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            init_rom_addr_reg_rep[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.589ns  (logic 1.625ns (24.666%)  route 4.963ns (75.334%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.852     3.353    cmd_ndata_writer/reset_n_IBUF
    SLICE_X1Y70          LUT1 (Prop_lut1_I0_O)        0.124     3.477 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         3.112     6.589    cmd_ndata_writer_n_1
    SLICE_X9Y83          FDCE                                         f  init_rom_addr_reg_rep[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.433    -2.951    lcd_clk_OBUF
    SLICE_X9Y83          FDCE                                         r  init_rom_addr_reg_rep[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.377ns  (logic 1.625ns (25.484%)  route 4.752ns (74.516%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.852     3.353    cmd_ndata_writer/reset_n_IBUF
    SLICE_X1Y70          LUT1 (Prop_lut1_I0_O)        0.124     3.477 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         2.900     6.377    cmd_ndata_writer_n_1
    SLICE_X4Y85          FDCE                                         f  cmd_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.502    -2.882    lcd_clk_OBUF
    SLICE_X4Y85          FDCE                                         r  cmd_data_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.377ns  (logic 1.625ns (25.484%)  route 4.752ns (74.516%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.852     3.353    cmd_ndata_writer/reset_n_IBUF
    SLICE_X1Y70          LUT1 (Prop_lut1_I0_O)        0.124     3.477 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         2.900     6.377    cmd_ndata_writer_n_1
    SLICE_X4Y85          FDCE                                         f  cmd_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.502    -2.882    lcd_clk_OBUF
    SLICE_X4Y85          FDCE                                         r  cmd_data_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            init_rom_addr_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.371ns  (logic 1.625ns (25.508%)  route 4.746ns (74.492%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.852     3.353    cmd_ndata_writer/reset_n_IBUF
    SLICE_X1Y70          LUT1 (Prop_lut1_I0_O)        0.124     3.477 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         2.894     6.371    cmd_ndata_writer_n_1
    SLICE_X10Y83         FDCE                                         f  init_rom_addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         1.434    -2.950    lcd_clk_OBUF
    SLICE_X10Y83         FDCE                                         r  init_rom_addr_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            fillcolor_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.130ns  (logic 0.314ns (27.753%)  route 0.817ns (72.247%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           0.817     1.085    reset_n_IBUF
    SLICE_X3Y82          LUT6 (Prop_lut6_I4_O)        0.045     1.130 r  fillcolor[9]_i_1/O
                         net (fo=1, routed)           0.000     1.130    fillcolor[9]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  fillcolor_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.855    -1.248    lcd_clk_OBUF
    SLICE_X3Y82          FDRE                                         r  fillcolor_reg[9]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_ndata_writer/data_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.186ns  (logic 0.314ns (26.460%)  route 0.872ns (73.540%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           0.741     1.010    cmd_ndata_writer/reset_n_IBUF
    SLICE_X1Y70          LUT1 (Prop_lut1_I0_O)        0.045     1.055 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         0.131     1.186    cmd_ndata_writer/reset_n
    SLICE_X1Y70          FDCE                                         f  cmd_ndata_writer/data_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.852    -1.251    cmd_ndata_writer/clk_out1
    SLICE_X1Y70          FDCE                                         r  cmd_ndata_writer/data_count_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_ndata_writer/data_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.186ns  (logic 0.314ns (26.460%)  route 0.872ns (73.540%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           0.741     1.010    cmd_ndata_writer/reset_n_IBUF
    SLICE_X1Y70          LUT1 (Prop_lut1_I0_O)        0.045     1.055 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         0.131     1.186    cmd_ndata_writer/reset_n
    SLICE_X1Y70          FDCE                                         f  cmd_ndata_writer/data_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.852    -1.251    cmd_ndata_writer/clk_out1
    SLICE_X1Y70          FDCE                                         r  cmd_ndata_writer/data_count_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_ndata_writer/data_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.186ns  (logic 0.314ns (26.460%)  route 0.872ns (73.540%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           0.741     1.010    cmd_ndata_writer/reset_n_IBUF
    SLICE_X1Y70          LUT1 (Prop_lut1_I0_O)        0.045     1.055 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         0.131     1.186    cmd_ndata_writer/reset_n
    SLICE_X1Y70          FDCE                                         f  cmd_ndata_writer/data_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.852    -1.251    cmd_ndata_writer/clk_out1
    SLICE_X1Y70          FDCE                                         r  cmd_ndata_writer/data_count_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_ndata_writer/data_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.186ns  (logic 0.314ns (26.460%)  route 0.872ns (73.540%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           0.741     1.010    cmd_ndata_writer/reset_n_IBUF
    SLICE_X1Y70          LUT1 (Prop_lut1_I0_O)        0.045     1.055 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         0.131     1.186    cmd_ndata_writer/reset_n
    SLICE_X1Y70          FDCE                                         f  cmd_ndata_writer/data_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.852    -1.251    cmd_ndata_writer/clk_out1
    SLICE_X1Y70          FDCE                                         r  cmd_ndata_writer/data_count_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_ndata_writer/data_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.186ns  (logic 0.314ns (26.460%)  route 0.872ns (73.540%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           0.741     1.010    cmd_ndata_writer/reset_n_IBUF
    SLICE_X1Y70          LUT1 (Prop_lut1_I0_O)        0.045     1.055 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         0.131     1.186    cmd_ndata_writer/reset_n
    SLICE_X1Y70          FDCE                                         f  cmd_ndata_writer/data_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.852    -1.251    cmd_ndata_writer/clk_out1
    SLICE_X1Y70          FDCE                                         r  cmd_ndata_writer/data_count_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_ndata_writer/data_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.186ns  (logic 0.314ns (26.460%)  route 0.872ns (73.540%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           0.741     1.010    cmd_ndata_writer/reset_n_IBUF
    SLICE_X1Y70          LUT1 (Prop_lut1_I0_O)        0.045     1.055 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         0.131     1.186    cmd_ndata_writer/reset_n
    SLICE_X1Y70          FDCE                                         f  cmd_ndata_writer/data_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.852    -1.251    cmd_ndata_writer/clk_out1
    SLICE_X1Y70          FDCE                                         r  cmd_ndata_writer/data_count_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            fillcolor_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.206ns  (logic 0.314ns (26.005%)  route 0.893ns (73.995%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           0.893     1.161    reset_n_IBUF
    SLICE_X3Y82          LUT6 (Prop_lut6_I4_O)        0.045     1.206 r  fillcolor[15]_i_1/O
                         net (fo=1, routed)           0.000     1.206    fillcolor[15]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  fillcolor_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.855    -1.248    lcd_clk_OBUF
    SLICE_X3Y82          FDRE                                         r  fillcolor_reg[15]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_ndata_writer/data_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.245ns  (logic 0.314ns (25.192%)  route 0.932ns (74.808%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.252ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           0.741     1.010    cmd_ndata_writer/reset_n_IBUF
    SLICE_X1Y70          LUT1 (Prop_lut1_I0_O)        0.045     1.055 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         0.191     1.245    cmd_ndata_writer/reset_n
    SLICE_X2Y71          FDCE                                         f  cmd_ndata_writer/data_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.851    -1.252    cmd_ndata_writer/clk_out1
    SLICE_X2Y71          FDCE                                         r  cmd_ndata_writer/data_count_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_ndata_writer/data_count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.245ns  (logic 0.314ns (25.192%)  route 0.932ns (74.808%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.252ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           0.741     1.010    cmd_ndata_writer/reset_n_IBUF
    SLICE_X1Y70          LUT1 (Prop_lut1_I0_O)        0.045     1.055 f  cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=171, routed)         0.191     1.245    cmd_ndata_writer/reset_n
    SLICE_X2Y71          FDCE                                         f  cmd_ndata_writer/data_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=187, routed)         0.851    -1.252    cmd_ndata_writer/clk_out1
    SLICE_X2Y71          FDCE                                         r  cmd_ndata_writer/data_count_reg[7]/C





