# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-MMD --build -cc --trace -Wall -top top /home/lhjysyx/DigitalCircuitsExperiments/exp3_ALU/ALU/csrc/ALU.cpp /home/lhjysyx/DigitalCircuitsExperiments/exp3_ALU/ALU/build/auto_bind.cpp /home/lhjysyx/DigitalCircuitsExperiments/exp3_ALU/ALU/vsrc/top.v /home/lhjysyx/DigitalCircuitsExperiments/exp3_ALU/ALU/vsrc/bcd7seg.v /home/lhjysyx/DigitalCircuitsExperiments/exp3_ALU/ALU/vsrc/ALU.v /home/lhjysyx/ysyx-workbench/nvboard/build/nvboard.a -CFLAGS -I/home/lhjysyx/ysyx-workbench/nvboard/include -CFLAGS -DTOP_NAME=_Vtop_ -LDFLAGS -lSDL2 -LDFLAGS -lSDL2_image -Mdir ./build/obj_dir --exe -o /home/lhjysyx/DigitalCircuitsExperiments/exp3_ALU/ALU/build/top"
T      4847    32660  1709177977   600191946  1709177977   600191946 "./build/obj_dir/Vtop.cpp"
T      3036    32654  1709177977   600191946  1709177977   600191946 "./build/obj_dir/Vtop.h"
T      2426    39429  1709177977   600191946  1709177977   600191946 "./build/obj_dir/Vtop.mk"
T       512    32616  1709177977   600191946  1709177977   600191946 "./build/obj_dir/Vtop__ConstPool_0.cpp"
T       738    32323  1709177977   600191946  1709177977   600191946 "./build/obj_dir/Vtop__Syms.cpp"
T      1101    32599  1709177977   600191946  1709177977   600191946 "./build/obj_dir/Vtop__Syms.h"
T      2542    32831  1709177977   600191946  1709177977   600191946 "./build/obj_dir/Vtop__Trace__0.cpp"
T      5095    32829  1709177977   600191946  1709177977   600191946 "./build/obj_dir/Vtop__Trace__0__Slow.cpp"
T      1543    32693  1709177977   600191946  1709177977   600191946 "./build/obj_dir/Vtop___024root.h"
T      1357    32825  1709177977   600191946  1709177977   600191946 "./build/obj_dir/Vtop___024root__DepSet_h84412442__0.cpp"
T       833    32817  1709177977   600191946  1709177977   600191946 "./build/obj_dir/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T     15131    32826  1709177977   600191946  1709177977   600191946 "./build/obj_dir/Vtop___024root__DepSet_heccd7ead__0.cpp"
T      6161    32820  1709177977   600191946  1709177977   600191946 "./build/obj_dir/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       614    32804  1709177977   600191946  1709177977   600191946 "./build/obj_dir/Vtop___024root__Slow.cpp"
T       929      483  1709177977   600191946  1709177977   600191946 "./build/obj_dir/Vtop__ver.d"
T         0        0  1709177977   600191946  1709177977   600191946 "./build/obj_dir/Vtop__verFiles.dat"
T      1703    32835  1709177977   600191946  1709177977   600191946 "./build/obj_dir/Vtop_classes.mk"
S      2763    20122  1709177561   610249399  1709177561   610249399 "/home/lhjysyx/DigitalCircuitsExperiments/exp3_ALU/ALU/vsrc/ALU.v"
S       910    26342  1709177970   460192192  1709177970   460192192 "/home/lhjysyx/DigitalCircuitsExperiments/exp3_ALU/ALU/vsrc/bcd7seg.v"
S       551    30587  1709175876   410476050  1709175876   410476050 "/home/lhjysyx/DigitalCircuitsExperiments/exp3_ALU/ALU/vsrc/top.v"
S  20948224    94884  1690808229   635087474  1690808229   635087474 "/usr/local/bin/verilator_bin"
S      3275    94941  1690808229   815087405  1690808229   815087405 "/usr/local/share/verilator/include/verilated_std.sv"
