Build Timestamp (UTC)	Build	Job	Job URL	Build Trigger	Allow Job Failure	PR#	Branch	Commit	Commit Range	Commit Message	Sketch Filename	Board ID	IDE Version	Program Storage (bytes)	Dynamic Memory (bytes)	# Warnings	Allow Failure	Exit Status	# Board Issues	Board Issue	# Library Issues	Library Issue
2019-04-12 16:08:56	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.7	790	12	1	false	0	0		0	
2019-04-12 16:09:00	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.7	2080	212	1	false	0	0		0	
2019-04-12 16:09:04	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.7	566	9	3	false	0	0		0	
2019-04-12 16:09:09	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.7	1756	242	0	false	0	0		0	
2019-04-12 16:09:13	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.7	832	9	1	false	0	0		0	
2019-04-12 16:09:17	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.7	2050	103	1	false	0	0		0	
2019-04-12 16:09:21	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.7	3454	158	0	false	0	0		0	
2019-04-12 16:09:25	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.7	742	12	1	false	0	0		0	
2019-04-12 16:09:30	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.7	3334	284	7	false	0	0		0	
2019-04-12 16:09:34	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.7	3262	243	7	false	0	0		0	
2019-04-12 16:09:38	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.7	2784	56	1	false	0	0		0	
2019-04-12 16:09:42	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.7	2848	59	1	false	0	0		0	
2019-04-12 16:09:47	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.7	2734	145	1	false	0	0		0	
2019-04-12 16:09:51	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.7	1828	59	0	false	0	0		0	
2019-04-12 16:09:56	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.7	3534	149	0	false	0	0		0	
2019-04-12 16:10:00	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.7	1546	65	0	false	0	0		0	
2019-04-12 16:10:04	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.7	2964	147	0	false	0	0		0	
2019-04-12 16:10:09	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.7	1926	65	0	false	0	0		0	
2019-04-12 16:10:13	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.7	6284	133	1	false	0	0		0	
2019-04-12 16:10:17	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.7	1248	10	0	false	0	0		0	
2019-04-12 16:10:21	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.7	2012	105	0	false	0	0		0	
2019-04-12 16:10:29	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.9	790	12	1	false	0	0		0	
2019-04-12 16:10:33	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.9	2080	212	1	false	0	0		0	
2019-04-12 16:10:38	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.9	566	9	3	false	0	0		0	
2019-04-12 16:10:42	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.9	1756	242	0	false	0	0		0	
2019-04-12 16:10:46	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.9	832	9	1	false	0	0		0	
2019-04-12 16:10:51	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.9	2050	103	1	false	0	0		0	
2019-04-12 16:10:55	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.9	3454	158	0	false	0	0		0	
2019-04-12 16:11:00	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.9	742	12	1	false	0	0		0	
2019-04-12 16:11:04	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.9	3334	284	7	false	0	0		0	
2019-04-12 16:11:09	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.9	3262	243	7	false	0	0		0	
2019-04-12 16:11:14	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.9	2784	56	1	false	0	0		0	
2019-04-12 16:11:18	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.9	2848	59	1	false	0	0		0	
2019-04-12 16:11:23	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.9	2734	145	1	false	0	0		0	
2019-04-12 16:11:28	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.9	1828	59	0	false	0	0		0	
2019-04-12 16:11:32	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.9	3534	149	0	false	0	0		0	
2019-04-12 16:11:37	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.9	1546	65	0	false	0	0		0	
2019-04-12 16:11:42	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.9	2964	147	0	false	0	0		0	
2019-04-12 16:11:47	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.9	1926	65	0	false	0	0		0	
2019-04-12 16:11:51	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.9	6284	133	1	false	0	0		0	
2019-04-12 16:11:56	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.9	1248	10	0	false	0	0		0	
2019-04-12 16:12:00	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.9	2012	105	0	false	0	0		0	
2019-04-12 16:12:08	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.13	778	12	1	false	0	0		0	
2019-04-12 16:12:13	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.13	2048	212	1	false	0	0		0	
2019-04-12 16:12:18	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.13	564	9	3	false	0	0		0	
2019-04-12 16:12:22	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.13	1740	242	0	false	0	0		0	
2019-04-12 16:12:27	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.13	830	9	1	false	0	0		0	
2019-04-12 16:12:32	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.13	2010	103	1	false	0	0		0	
2019-04-12 16:12:36	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.13	3410	158	0	false	0	0		0	
2019-04-12 16:12:41	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.13	730	12	1	false	0	0		0	
2019-04-12 16:12:46	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.13	3302	284	7	false	0	0		0	
2019-04-12 16:12:51	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.13	3230	243	7	false	0	0		0	
2019-04-12 16:12:56	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.13	2766	56	1	false	0	0		0	
2019-04-12 16:13:00	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.13	2828	59	1	false	0	0		0	
2019-04-12 16:13:05	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.13	2698	145	1	false	0	0		0	
2019-04-12 16:13:10	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.13	1806	59	0	false	0	0		0	
2019-04-12 16:13:15	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.13	3486	149	0	false	0	0		0	
2019-04-12 16:13:20	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.13	1522	65	0	false	0	0		0	
2019-04-12 16:13:25	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.13	2926	147	0	false	0	0		0	
2019-04-12 16:13:30	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.13	1902	65	0	false	0	0		0	
2019-04-12 16:13:34	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.13	6236	133	1	false	0	0		0	
2019-04-12 16:13:39	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.13	1236	10	0	false	0	0		0	
2019-04-12 16:13:44	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.6.13	1972	105	0	false	0	0		0	
2019-04-12 16:13:49	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.5	778	12	1	false	0	0		0	
2019-04-12 16:13:52	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.5	2042	206	1	false	0	0		0	
2019-04-12 16:13:55	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.5	564	9	3	false	0	0		0	
2019-04-12 16:13:59	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.5	1734	236	0	false	0	0		0	
2019-04-12 16:14:02	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.5	830	9	1	false	0	0		0	
2019-04-12 16:14:05	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.5	2004	97	1	false	0	0		0	
2019-04-12 16:14:08	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.5	3404	152	0	false	0	0		0	
2019-04-12 16:14:11	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.5	730	12	1	false	0	0		0	
2019-04-12 16:14:15	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.5	3296	278	7	false	0	0		0	
2019-04-12 16:14:18	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.5	3224	237	7	false	0	0		0	
2019-04-12 16:14:21	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.5	2762	52	1	false	0	0		0	
2019-04-12 16:14:24	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.5	2824	55	1	false	0	0		0	
2019-04-12 16:14:27	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.5	2692	139	1	false	0	0		0	
2019-04-12 16:14:31	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.5	1806	59	0	false	0	0		0	
2019-04-12 16:14:34	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.5	3480	143	0	false	0	0		0	
2019-04-12 16:14:37	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.5	1522	65	0	false	0	0		0	
2019-04-12 16:14:41	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.5	2920	141	0	false	0	0		0	
2019-04-12 16:14:44	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.5	1902	65	0	false	0	0		0	
2019-04-12 16:14:47	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.5	6236	133	1	false	0	0		0	
2019-04-12 16:14:50	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.5	1236	10	0	false	0	0		0	
2019-04-12 16:14:53	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.5	1966	99	0	false	0	0		0	
2019-04-12 16:14:59	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.9	778	12	1	false	0	0		0	
2019-04-12 16:15:02	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.9	2042	206	1	false	0	0		0	
2019-04-12 16:15:05	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.9	552	9	3	false	0	0		0	
2019-04-12 16:15:08	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.9	1710	236	0	false	0	0		0	
2019-04-12 16:15:10	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.9	818	9	1	false	0	0		0	
2019-04-12 16:15:13	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.9	2004	97	1	false	0	0		0	
2019-04-12 16:15:16	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.9	3414	152	0	false	0	0		0	
2019-04-12 16:15:19	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.9	730	12	1	false	0	0		0	
2019-04-12 16:15:22	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.9	3276	278	7	false	0	0		0	
2019-04-12 16:15:25	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.9	3204	237	7	false	0	0		0	
2019-04-12 16:15:28	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.9	2548	52	1	false	0	0		0	
2019-04-12 16:15:31	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.9	2610	55	1	false	0	0		0	
2019-04-12 16:15:34	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.9	2680	139	1	false	0	0		0	
2019-04-12 16:15:37	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.9	1806	59	0	false	0	0		0	
2019-04-12 16:15:40	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.9	3482	143	0	false	0	0		0	
2019-04-12 16:15:43	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.9	1508	65	0	false	0	0		0	
2019-04-12 16:15:46	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.9	2920	141	0	false	0	0		0	
2019-04-12 16:15:49	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.9	1902	65	0	false	0	0		0	
2019-04-12 16:15:52	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.9	6190	133	1	false	0	0		0	
2019-04-12 16:15:54	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.9	1224	10	0	false	0	0		0	
2019-04-12 16:15:57	44	44.59	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304826	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=87,clock=20external,eesave=disable,bod=1v8,pinmapping=old	1.8.9	1968	99	0	false	0	0		0	
