<!DOCTYPE html>
<html lang=en>
<head>
    <!-- so meta -->
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="HandheldFriendly" content="True">
    <meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=5" />
    <meta name="description" content="9 Pipelining 10 Design Tradeoffs in Sequential Circuits 11 RISCV-Processor 12 Pipelined Processors 13 Data and Control Hazards in Pipelined Processors 14 the memory hierarchy 15 Cache  Direct-mappe">
<meta property="og:type" content="article">
<meta property="og:title" content="3 processors">
<meta property="og:url" content="https://sgzerolc.github.io/sg/2021/12/31/6.004_processor/index.html">
<meta property="og:site_name" content="steins gate zero">
<meta property="og:description" content="9 Pipelining 10 Design Tradeoffs in Sequential Circuits 11 RISCV-Processor 12 Pipelined Processors 13 Data and Control Hazards in Pipelined Processors 14 the memory hierarchy 15 Cache  Direct-mappe">
<meta property="og:locale" content="en_US">
<meta property="article:published_time" content="2021-12-30T16:00:00.000Z">
<meta property="article:modified_time" content="2023-07-19T03:21:36.277Z">
<meta property="article:author" content="Sam Li">
<meta name="twitter:card" content="summary">
    
    
      
        
          <link rel="shortcut icon" href="/sg/images/favicon.ico">
        
      
      
        
          <link rel="icon" type="image/png" href="/sg/images/favicon-192x192.png" sizes="192x192">
        
      
      
        
          <link rel="apple-touch-icon" sizes="180x180" href="/sg/images/apple-touch-icon.png">
        
      
    
    <!-- title -->
    <title>3 processors</title>
    <!-- styles -->
    
<link rel="stylesheet" href="/sg/css/style.css">

    <!-- persian styles -->
    
    <!-- rss -->
    
    
	<!-- mathjax -->
	
<meta name="generator" content="Hexo 6.0.0"></head>

<body class="max-width mx-auto px3 ltr">
    
      <div id="header-post">
  <a id="menu-icon" href="#" aria-label="Menu"><i class="fas fa-bars fa-lg"></i></a>
  <a id="menu-icon-tablet" href="#" aria-label="Menu"><i class="fas fa-bars fa-lg"></i></a>
  <a id="top-icon-tablet" href="#" aria-label="Top" onclick="$('html, body').animate({ scrollTop: 0 }, 'fast');" style="display:none;"><i class="fas fa-chevron-up fa-lg"></i></a>
  <span id="menu">
    <span id="nav">
      <ul>
        <!--
       --><li><a href="/sg/">Home</a></li><!--
     --><!--
       --><li><a href="/sg/about/">About</a></li><!--
     --><!--
       --><li><a href="/sg/categories/">Category</a></li><!--
     --><!--
       --><li><a href="/sg/archives/">Writing</a></li><!--
     --><!--
       --><li><a href="/sg/CV/">CV</a></li><!--
     -->
      </ul>
    </span>
    <br/>
    <span id="actions">
      <ul>
        
        <li><a class="icon" aria-label="Previous post" href="/sg/2022/01/11/algernon/"><i class="fas fa-chevron-left" aria-hidden="true" onmouseover="$('#i-prev').toggle();" onmouseout="$('#i-prev').toggle();"></i></a></li>
        
        
        <li><a class="icon" aria-label="Next post" href="/sg/2021/12/30/hw2_graph/"><i class="fas fa-chevron-right" aria-hidden="true" onmouseover="$('#i-next').toggle();" onmouseout="$('#i-next').toggle();"></i></a></li>
        
        <li><a class="icon" aria-label="Back to top" href="#" onclick="$('html, body').animate({ scrollTop: 0 }, 'fast');"><i class="fas fa-chevron-up" aria-hidden="true" onmouseover="$('#i-top').toggle();" onmouseout="$('#i-top').toggle();"></i></a></li>
        <li><a class="icon" aria-label="Share post" href="#"><i class="fas fa-share-alt" aria-hidden="true" onmouseover="$('#i-share').toggle();" onmouseout="$('#i-share').toggle();" onclick="$('#share').toggle();return false;"></i></a></li>
      </ul>
      <span id="i-prev" class="info" style="display:none;">Previous post</span>
      <span id="i-next" class="info" style="display:none;">Next post</span>
      <span id="i-top" class="info" style="display:none;">Back to top</span>
      <span id="i-share" class="info" style="display:none;">Share post</span>
    </span>
    <br/>
    <div id="share" style="display: none">
      <ul>
  <li><a class="icon" target="_blank" rel="noopener" href="http://www.facebook.com/sharer.php?u=https://sgzerolc.github.io/sg/2021/12/31/6.004_processor/"><i class="fab fa-facebook " aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="https://twitter.com/share?url=https://sgzerolc.github.io/sg/2021/12/31/6.004_processor/&text=3 processors"><i class="fab fa-twitter " aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="http://www.linkedin.com/shareArticle?url=https://sgzerolc.github.io/sg/2021/12/31/6.004_processor/&title=3 processors"><i class="fab fa-linkedin " aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="https://pinterest.com/pin/create/bookmarklet/?url=https://sgzerolc.github.io/sg/2021/12/31/6.004_processor/&is_video=false&description=3 processors"><i class="fab fa-pinterest " aria-hidden="true"></i></a></li>
  <li><a class="icon" href="mailto:?subject=3 processors&body=Check out this article: https://sgzerolc.github.io/sg/2021/12/31/6.004_processor/"><i class="fas fa-envelope " aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="https://getpocket.com/save?url=https://sgzerolc.github.io/sg/2021/12/31/6.004_processor/&title=3 processors"><i class="fab fa-get-pocket " aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="http://reddit.com/submit?url=https://sgzerolc.github.io/sg/2021/12/31/6.004_processor/&title=3 processors"><i class="fab fa-reddit " aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="http://www.stumbleupon.com/submit?url=https://sgzerolc.github.io/sg/2021/12/31/6.004_processor/&title=3 processors"><i class="fab fa-stumbleupon " aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="http://digg.com/submit?url=https://sgzerolc.github.io/sg/2021/12/31/6.004_processor/&title=3 processors"><i class="fab fa-digg " aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="http://www.tumblr.com/share/link?url=https://sgzerolc.github.io/sg/2021/12/31/6.004_processor/&name=3 processors&description="><i class="fab fa-tumblr " aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="https://news.ycombinator.com/submitlink?u=https://sgzerolc.github.io/sg/2021/12/31/6.004_processor/&t=3 processors"><i class="fab fa-hacker-news " aria-hidden="true"></i></a></li>
</ul>

    </div>
    <div id="toc">
      <ol class="toc"><li class="toc-item toc-level-2"><a class="toc-link"><span class="toc-number">1.</span> <span class="toc-text">9 Pipelining</span></a></li><li class="toc-item toc-level-2"><a class="toc-link"><span class="toc-number">2.</span> <span class="toc-text">10 Design Tradeoffs in Sequential Circuits</span></a></li><li class="toc-item toc-level-2"><a class="toc-link"><span class="toc-number">3.</span> <span class="toc-text">11 RISCV-Processor</span></a></li><li class="toc-item toc-level-2"><a class="toc-link"><span class="toc-number">4.</span> <span class="toc-text">12 Pipelined Processors</span></a></li><li class="toc-item toc-level-2"><a class="toc-link"><span class="toc-number">5.</span> <span class="toc-text">13 Data and Control Hazards in Pipelined Processors</span></a></li><li class="toc-item toc-level-2"><a class="toc-link"><span class="toc-number">6.</span> <span class="toc-text">14 the memory hierarchy</span></a></li><li class="toc-item toc-level-2"><a class="toc-link"><span class="toc-number">7.</span> <span class="toc-text">15 Cache</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link"><span class="toc-number">7.1.</span> <span class="toc-text">Direct-mapped cache problem: conflict misses</span></a></li><li class="toc-item toc-level-3"><a class="toc-link"><span class="toc-number">7.2.</span> <span class="toc-text">N-way set-associative cache &#x3D; N DM cache</span></a></li><li class="toc-item toc-level-3"><a class="toc-link"><span class="toc-number">7.3.</span> <span class="toc-text">Associativity implies choices</span></a></li><li class="toc-item toc-level-3"><a class="toc-link"><span class="toc-number">7.4.</span> <span class="toc-text">Write policy</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link"><span class="toc-number">8.</span> <span class="toc-text">16 Cache Coherence</span></a></li></ol>
    </div>
  </span>
</div>

    
    <div class="content index py4">
        
        <article class="post" itemscope itemtype="http://schema.org/BlogPosting">
  <header>
    
    <h1 class="posttitle" itemprop="name headline">
        3 processors
    </h1>



    <div class="meta">
      <span class="author" itemprop="author" itemscope itemtype="http://schema.org/Person">
        <span itemprop="name">Sam Li</span>
      </span>
      
    <div class="postdate">
      
        <time datetime="2021-12-30T16:00:00.000Z" itemprop="datePublished">2021-12-31</time>
        
      
    </div>


      
    <div class="article-category">
        <i class="fas fa-archive"></i>
        <a class="category-link" href="/sg/categories/computer-architecture/">computer architecture</a> › <a class="category-link" href="/sg/categories/computer-architecture/6-004-computation-structures/">6.004 computation structures</a>
    </div>


      

    </div>
  </header>
  

  <div class="content" itemprop="articleBody">
    <div class="toc">
<!-- toc -->
<ul>
<li><a href="#9-pipelining">9 Pipelining</a></li>
<li><a href="#10-design-tradeoffs-in-sequential-circuits">10 Design Tradeoffs in Sequential Circuits</a></li>
<li><a href="#11-riscv-processor">11 RISCV-Processor</a></li>
<li><a href="#12-pipelined-processors">12 Pipelined Processors</a></li>
<li><a href="#13-data-and-control-hazards-in-pipelined-processors">13 Data and Control Hazards in Pipelined Processors</a></li>
<li><a href="#14-the-memory-hierarchy">14 the memory hierarchy</a></li>
<li><a href="#15-cache">15 Cache</a>
<ul>
<li><a href="#direct-mapped-cache-problem-conflict-misses">Direct-mapped cache problem: conflict misses</a></li>
<li><a href="#n-way-set-associative-cache-n-dm-cache">N-way set-associative cache = N DM cache</a></li>
<li><a href="#associativity-implies-choices">Associativity implies choices</a></li>
<li><a href="#write-policy">Write policy</a></li>
</ul>
</li>
<li><a href="#16-cache-coherence">16 Cache Coherence</a></li>
</ul>
<!-- tocstop -->
</div>
<h2><span id="9-pipelining">9 Pipelining</span><a href="#9-pipelining" class="header-anchor">¶</a></h2>
<h2><span id="10-design-tradeoffs-in-sequential-circuits">10 Design Tradeoffs in Sequential Circuits</span><a href="#10-design-tradeoffs-in-sequential-circuits" class="header-anchor">¶</a></h2>
<h2><span id="11-riscv-processor">11 RISCV-Processor</span><a href="#11-riscv-processor" class="header-anchor">¶</a></h2>
<h2><span id="12-pipelined-processors">12 Pipelined Processors</span><a href="#12-pipelined-processors" class="header-anchor">¶</a></h2>
<h2><span id="13-data-and-control-hazards-in-pipelined-processors">13 Data and Control Hazards in Pipelined Processors</span><a href="#13-data-and-control-hazards-in-pipelined-processors" class="header-anchor">¶</a></h2>
<h2><span id="14-the-memory-hierarchy">14 the memory hierarchy</span><a href="#14-the-memory-hierarchy" class="header-anchor">¶</a></h2>
<h2><span id="15-cache">15 Cache</span><a href="#15-cache" class="header-anchor">¶</a></h2>
<p>Goal: minimize the average memory access time by building a hierarchical memory system that had both low latency and high capacity.</p>
<p>Choice: block size -&gt; replacement policy -&gt; write policy</p>
<h3><span id="direct-mapped-cache-problem-conflict-misses">Direct-mapped cache problem: conflict misses</span><a href="#direct-mapped-cache-problem-conflict-misses" class="header-anchor">¶</a></h3>
<blockquote>
<p>Assuming a 1024-line DM cache with a block size of 1:</p>
<p>Consider running the 3-instruction LOOP A code with the instructions located starting at word address 1024 and the data starting at word address 2048 where the program is making alternating accesses to instruction and data, <em>e.g.</em>, a loop of LD instructions.</p>
<p>Address conflict will cause the current resident of a cache line to be evicted in favor of the new request.</p>
</blockquote>
<p>Conflict misses occur when two address call from cpu reflects to the same cache line.</p>
<p>If we use fully-associative cache instead, there will be no conflict misses since every address call reflects to different cache line at the high cost of specs/time.</p>
<p>To fix above problem,  it required a cache that could hold two 3-word blocks in DM cache while FA cache needs two of its cache lines and achieve a 100% hit ratio.</p>
<h3><span id="n-way-set-associative-cache-n-dm-cache">N-way set-associative cache = N DM cache</span><a href="#n-way-set-associative-cache-n-dm-cache" class="header-anchor">¶</a></h3>
<p>improvements compared to DM cache: reduce confilcting addresses</p>
<blockquote>
<p>N-way SA cache can accommodate up to N blocks whose addresses map to the same cache index.</p>
</blockquote>
<p>Associativitity: increase the number of cache locations checked on each access.</p>
<p>similar to how big the block size to achieve higher hit ratio, how many ways do we need to avoid the cache line conflicts in DM cache?</p>
<p>这里的way主要指cache中有多少条线路能够同时进行tag查询。</p>
<blockquote>
<p>The mapping from addresses to cache lines is designed to avoid conflicts between neighboring locations.</p>
</blockquote>
<p>we only need to worry about conflicts between the different regions: code, stack and data.</p>
<blockquote>
<p>Associativity tradeoffs: there’s little additional impact on the miss ratio beyond 4 to 8 ways.</p>
</blockquote>
<h3><span id="associativity-implies-choices">Associativity implies choices</span><a href="#associativity-implies-choices" class="header-anchor">¶</a></h3>
<p>when conflict misses occur, which location in cache to store new data fetched from main memory? This question leads to the replacement policies with the goal of minimizing the impact on the hit ration in the future.</p>
<blockquote>
<p>Idea: If a block has not been recently accessed, it’s less likely to be accessed in the near future. (Principle of locality)</p>
</blockquote>
<p>LRU replacement policy: replace the block that was accessed furthest in the past.</p>
<p>Except random policy and LRU, other strategies will occasionally cause a particular program to execute much more slowly than expected.</p>
<h3><span id="write-policy">Write policy</span><a href="#write-policy" class="header-anchor">¶</a></h3>
<p>How to handle memory writes in the cache when updating main memory with the new data?</p>
<ul>
<li>
<p>write-through: whenever the CPU sends a write request to the cache, the cache then performs the same write to main memory.</p>
<ul>
<li>pro:CPU locations: up-to-date value</li>
<li>Con:DRAM write is slow: bottleneck could be</li>
</ul>
<blockquote>
<p>what if the program is constantly writing a particular memory location, <em>e.g.</em>, updating the value of a local variable in the current stack frame?</p>
</blockquote>
</li>
<li>
<p>Write-behind: let the CPU continue execution while the cache waits for the write to main memory to complete</p>
<blockquote>
<p>if there’s another cache miss while the write is still pending, everything will have to wait at that point until both the write and subsequent refill read finish, since the CPU can’t proceed until the cache miss is resolved.</p>
</blockquote>
</li>
<li>
<p>Write-back(best write policy):  the contents of the cache are updated and the CPU continues execution immediately.</p>
<blockquote>
<p>The updated cache value is only written to main memory when the cache line is chosen as the replacement line for a cache miss.</p>
</blockquote>
</li>
</ul>
<p>write-back minimizes the number of accesses to main memory, preserving the memory bandwidth for other operations.</p>
<p>Implementation:</p>
<ul>
<li>how to replace a cache line?</li>
</ul>
<p>We can avoid unnecessary write-backs by adding another state bit to each cache line: the <em>dirty</em> bit. The dirty bit is set to 0 when a cache line is filled during a cache miss.</p>
<h2><span id="16-cache-coherence">16 Cache Coherence</span><a href="#16-cache-coherence" class="header-anchor">¶</a></h2>

  </div>
</article>



        
          <div id="footer-post-container">
  <div id="footer-post">

    <div id="nav-footer" style="display: none">
      <ul>
         
          <li><a href="/sg/">Home</a></li>
         
          <li><a href="/sg/about/">About</a></li>
         
          <li><a href="/sg/categories/">Category</a></li>
         
          <li><a href="/sg/archives/">Writing</a></li>
         
          <li><a href="/sg/CV/">CV</a></li>
        
      </ul>
    </div>

    <div id="toc-footer" style="display: none">
      <ol class="toc"><li class="toc-item toc-level-2"><a class="toc-link"><span class="toc-number">1.</span> <span class="toc-text">9 Pipelining</span></a></li><li class="toc-item toc-level-2"><a class="toc-link"><span class="toc-number">2.</span> <span class="toc-text">10 Design Tradeoffs in Sequential Circuits</span></a></li><li class="toc-item toc-level-2"><a class="toc-link"><span class="toc-number">3.</span> <span class="toc-text">11 RISCV-Processor</span></a></li><li class="toc-item toc-level-2"><a class="toc-link"><span class="toc-number">4.</span> <span class="toc-text">12 Pipelined Processors</span></a></li><li class="toc-item toc-level-2"><a class="toc-link"><span class="toc-number">5.</span> <span class="toc-text">13 Data and Control Hazards in Pipelined Processors</span></a></li><li class="toc-item toc-level-2"><a class="toc-link"><span class="toc-number">6.</span> <span class="toc-text">14 the memory hierarchy</span></a></li><li class="toc-item toc-level-2"><a class="toc-link"><span class="toc-number">7.</span> <span class="toc-text">15 Cache</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link"><span class="toc-number">7.1.</span> <span class="toc-text">Direct-mapped cache problem: conflict misses</span></a></li><li class="toc-item toc-level-3"><a class="toc-link"><span class="toc-number">7.2.</span> <span class="toc-text">N-way set-associative cache &#x3D; N DM cache</span></a></li><li class="toc-item toc-level-3"><a class="toc-link"><span class="toc-number">7.3.</span> <span class="toc-text">Associativity implies choices</span></a></li><li class="toc-item toc-level-3"><a class="toc-link"><span class="toc-number">7.4.</span> <span class="toc-text">Write policy</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link"><span class="toc-number">8.</span> <span class="toc-text">16 Cache Coherence</span></a></li></ol>
    </div>

    <div id="share-footer" style="display: none">
      <ul>
  <li><a class="icon" target="_blank" rel="noopener" href="http://www.facebook.com/sharer.php?u=https://sgzerolc.github.io/sg/2021/12/31/6.004_processor/"><i class="fab fa-facebook fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="https://twitter.com/share?url=https://sgzerolc.github.io/sg/2021/12/31/6.004_processor/&text=3 processors"><i class="fab fa-twitter fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="http://www.linkedin.com/shareArticle?url=https://sgzerolc.github.io/sg/2021/12/31/6.004_processor/&title=3 processors"><i class="fab fa-linkedin fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="https://pinterest.com/pin/create/bookmarklet/?url=https://sgzerolc.github.io/sg/2021/12/31/6.004_processor/&is_video=false&description=3 processors"><i class="fab fa-pinterest fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" href="mailto:?subject=3 processors&body=Check out this article: https://sgzerolc.github.io/sg/2021/12/31/6.004_processor/"><i class="fas fa-envelope fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="https://getpocket.com/save?url=https://sgzerolc.github.io/sg/2021/12/31/6.004_processor/&title=3 processors"><i class="fab fa-get-pocket fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="http://reddit.com/submit?url=https://sgzerolc.github.io/sg/2021/12/31/6.004_processor/&title=3 processors"><i class="fab fa-reddit fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="http://www.stumbleupon.com/submit?url=https://sgzerolc.github.io/sg/2021/12/31/6.004_processor/&title=3 processors"><i class="fab fa-stumbleupon fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="http://digg.com/submit?url=https://sgzerolc.github.io/sg/2021/12/31/6.004_processor/&title=3 processors"><i class="fab fa-digg fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="http://www.tumblr.com/share/link?url=https://sgzerolc.github.io/sg/2021/12/31/6.004_processor/&name=3 processors&description="><i class="fab fa-tumblr fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="https://news.ycombinator.com/submitlink?u=https://sgzerolc.github.io/sg/2021/12/31/6.004_processor/&t=3 processors"><i class="fab fa-hacker-news fa-lg" aria-hidden="true"></i></a></li>
</ul>

    </div>

    <div id="actions-footer">
        <a id="menu" class="icon" href="#" onclick="$('#nav-footer').toggle();return false;"><i class="fas fa-bars fa-lg" aria-hidden="true"></i> Menu</a>
        <a id="toc" class="icon" href="#" onclick="$('#toc-footer').toggle();return false;"><i class="fas fa-list fa-lg" aria-hidden="true"></i> TOC</a>
        <a id="share" class="icon" href="#" onclick="$('#share-footer').toggle();return false;"><i class="fas fa-share-alt fa-lg" aria-hidden="true"></i> Share</a>
        <a id="top" style="display:none" class="icon" href="#" onclick="$('html, body').animate({ scrollTop: 0 }, 'fast');"><i class="fas fa-chevron-up fa-lg" aria-hidden="true"></i> Top</a>
    </div>

  </div>
</div>

        
        <footer id="footer">
  <div class="footer-left">
    Copyright &copy;
    
    
    2023
    Sam Li
  </div>
</footer>


    </div>
    <!-- styles -->



  <link rel="preload" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/5.15.2/css/all.min.css" crossorigin="anonymous" onload="this.onload=null;this.rel='stylesheet'"/>


    <!-- jquery -->
 
  <script src="https://cdnjs.cloudflare.com/ajax/libs/jquery/3.6.0/jquery.min.js" crossorigin="anonymous"></script> 




<!-- clipboard -->

  
    <script src="https://cdnjs.cloudflare.com/ajax/libs/clipboard.js/2.0.7/clipboard.min.js" crossorigin="anonymous"></script> 
  
  <script type="text/javascript">
  $(function() {
    // copy-btn HTML
    var btn = "<span class=\"btn-copy tooltipped tooltipped-sw\" aria-label=\"Copy to clipboard!\">";
    btn += '<i class="far fa-clone"></i>';
    btn += '</span>'; 
    // mount it!
    $(".highlight table").before(btn);
    var clip = new ClipboardJS('.btn-copy', {
      text: function(trigger) {
        return Array.from(trigger.nextElementSibling.querySelectorAll('.code')).reduce((str,it)=>str+it.innerText+'\n','')
      }
    });
    clip.on('success', function(e) {
      e.trigger.setAttribute('aria-label', "Copied!");
      e.clearSelection();
    })
  })
  </script>


<script src="/sg/js/main.js"></script>

<!-- search -->

<!-- Google Analytics -->

<!-- Baidu Analytics -->

<!-- Cloudflare Analytics -->

<!-- Umami Analytics -->

<!-- Disqus Comments -->

<!-- utterances Comments -->

</body>
</html>
