3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
3	 d:/rtl_fpga/sd3/verilog/aula57_spi/spi_master.v
