{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/sprite_storage.sv " "Source file: C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/sprite_storage.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1685019122199 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/background_controller.sv " "Source file: C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/background_controller.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1685019122199 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1685019122199 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/sprite_storage.sv " "Source file: C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/sprite_storage.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1685019122248 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/background_controller.sv " "Source file: C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/background_controller.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1685019122248 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1685019122248 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/sprite_storage.sv " "Source file: C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/sprite_storage.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1685019122299 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/background_controller.sv " "Source file: C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/background_controller.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1685019122299 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1685019122299 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685019122606 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685019122610 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 25 15:52:02 2023 " "Processing started: Thu May 25 15:52:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685019122610 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019122610 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019122610 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685019122930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/hart_position_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/hart_position_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Hart_position_control " "Found entity 1: Hart_position_control" {  } { { "RTL/VGA/hart_position_control.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/hart_position_control.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/objects_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 objects_mux " "Found entity 1: objects_mux" {  } { { "RTL/VGA/objects_mux.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/objects_mux.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/objects_mux_all.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux_all.sv" { { "Info" "ISGN_ENTITY_NAME" "1 objects_mux_all " "Found entity 1: objects_mux_all" {  } { { "RTL/VGA/objects_mux_all.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/objects_mux_all.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/top_vga_demo_kbd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/top_vga_demo_kbd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_VGA_DEMO_KBD " "Found entity 1: TOP_VGA_DEMO_KBD" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/game_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/game_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_controller " "Found entity 1: game_controller" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/game_controller.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/smiley_block_t.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/smiley_block_t.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Smiley_Block_T " "Found entity 1: Smiley_Block_T" {  } { { "RTL/VGA/Smiley_Block_T.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/Smiley_Block_T.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/smileybitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/smileybitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smileyBitMap " "Found entity 1: smileyBitMap" {  } { { "RTL/VGA/smileyBitMap.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/smileyBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/square_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/square_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_object " "Found entity 1: square_object" {  } { { "RTL/VGA/square_object.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/square_object.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130310 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "back_ground_draw.sv(52) " "Verilog HDL information at back_ground_draw.sv(52): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/back_ground_draw.sv" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1685019130311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/back_ground_draw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_draw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 back_ground_draw " "Found entity 1: back_ground_draw" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/back_ground_draw.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/square_hart_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/square_hart_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_Hart_object " "Found entity 1: square_Hart_object" {  } { { "RTL/VGA/square_Hart_object.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/square_Hart_object.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/hartsmatrixbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/hartsmatrixbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HartsMatrixBitMap " "Found entity 1: HartsMatrixBitMap" {  } { { "RTL/VGA/HartsMatrixBitMap.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/HartsMatrixBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/hart_display.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/hart_display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HART_DISPLAY " "Found entity 1: HART_DISPLAY" {  } { { "RTL/VGA/HART_DISPLAY.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/HART_DISPLAY.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130315 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "smiley_move.sv(67) " "Verilog HDL information at smiley_move.sv(67): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/smiley_move.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/smiley_move.sv" 67 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1685019130316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/smiley_move.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/smiley_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smiley_move " "Found entity 1: smiley_move" {  } { { "RTL/VGA/smiley_move.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/smiley_move.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/VGA_Controller.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/numbersbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/numbersbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NumbersBitMap " "Found entity 1: NumbersBitMap" {  } { { "RTL/VGA/NumbersBitMap.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/NumbersBitMap.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/valx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/valx.v" { { "Info" "ISGN_ENTITY_NAME" "1 valX " "Found entity 1: valX" {  } { { "RTL/VGA/valX.v" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/valX.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/top_kbd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/top_kbd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_KBD " "Found entity 1: TOP_KBD" {  } { { "RTL/KEYBOARDX/TOP_KBD.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/TOP_KBD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130321 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lpf.sv(42) " "Verilog HDL information at lpf.sv(42): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARDX/lpf.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/lpf.sv" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1685019130322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/lpf.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/lpf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lpf " "Found entity 1: lpf" {  } { { "RTL/KEYBOARDX/lpf.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/lpf.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/keypad_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/keypad_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyPad_decoder " "Found entity 1: keyPad_decoder" {  } { { "RTL/KEYBOARDX/keyPad_decoder.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/keyPad_decoder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/kbdintf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/kbdintf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KBDINTF " "Found entity 1: KBDINTF" {  } { { "RTL/KEYBOARDX/KBDINTF.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/KBDINTF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130323 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "byterec.sv(68) " "Verilog HDL information at byterec.sv(68): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARDX/byterec.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/byterec.sv" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1685019130324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/byterec.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/byterec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 byterec " "Found entity 1: byterec" {  } { { "RTL/KEYBOARDX/byterec.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/byterec.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130324 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bitrec.sv(54) " "Verilog HDL information at bitrec.sv(54): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARDX/bitrec.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/bitrec.sv" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1685019130325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/bitrec.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/bitrec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitrec " "Found entity 1: bitrec" {  } { { "RTL/KEYBOARDX/bitrec.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/bitrec.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/simple_up_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/simple_up_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_up_counter " "Found entity 1: simple_up_counter" {  } { { "RTL/KEYBOARDX/simple_up_counter.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/simple_up_counter.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/random.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/random.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/seg7/seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/seg7/seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7 " "Found entity 1: SEG7" {  } { { "RTL/Seg7/SEG7.SV" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/Seg7/SEG7.SV" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/top_audio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/top_audio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_AUDIO " "Found entity 1: TOP_AUDIO" {  } { { "RTL/AUDIO/TOP_AUDIO.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/TOP_AUDIO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/sintable.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/sintable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sintable " "Found entity 1: sintable" {  } { { "RTL/AUDIO/SinTable.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/SinTable.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/addr_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/addr_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_counter " "Found entity 1: addr_counter" {  } { { "RTL/AUDIO/addr_counter.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/addr_counter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/prescaler.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/prescaler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "RTL/AUDIO/prescaler.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/prescaler.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/tonedecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/tonedecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ToneDecoder " "Found entity 1: ToneDecoder" {  } { { "RTL/AUDIO/ToneDecoder.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/ToneDecoder.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO " "Found entity 1: AUDIO" {  } { { "RTL/AUDIO/AUDIO.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/AUDIO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio_codec_controller/i2c.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/i2c.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/i2c.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio_codec_controller/dualserial2parallel.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/dualserial2parallel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DualSerial2parallel " "Found entity 1: DualSerial2parallel" {  } { { "RTL/AUDIO/audio_codec_controller/DualSerial2parallel.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/DualSerial2parallel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio_codec_controller/clock_500.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/clock_500.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_500 " "Found entity 1: CLOCK_500" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/clock_500.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130339 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "audio_codec_controller.sv(67) " "Verilog HDL Module Instantiation warning at audio_codec_controller.sv(67): ignored dangling comma in List of Port Connections" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 67 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1685019130340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio_codec_controller/audio_codec_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/audio_codec_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec_controller " "Found entity 1: audio_codec_controller" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number_position.v 1 1 " "Found 1 design units, including 1 entities, in source file number_position.v" { { "Info" "ISGN_ENTITY_NAME" "1 Number_position " "Found entity 1: Number_position" {  } { { "Number_position.v" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/Number_position.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_31p5.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_31p5.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_31P5 " "Found entity 1: CLK_31P5" {  } { { "CLK_31P5.v" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/CLK_31P5.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_31p5/clk_31p5_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_31p5/clk_31p5_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_31P5_0002 " "Found entity 1: CLK_31P5_0002" {  } { { "CLK_31P5/CLK_31P5_0002.v" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/CLK_31P5/CLK_31P5_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/game_controller_all.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/game_controller_all.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_controller_all " "Found entity 1: game_controller_all" {  } { { "RTL/VGA/game_controller_all.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/game_controller_all.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/top_vga_demo_kbd_moving_harts.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/top_vga_demo_kbd_moving_harts.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_VGA_DEMO_KBD_MOVING_HARTS " "Found entity 1: TOP_VGA_DEMO_KBD_MOVING_HARTS" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/object_table.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/object_table.sv" { { "Info" "ISGN_ENTITY_NAME" "1 object_table " "Found entity 1: object_table" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/collision_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/collision_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collision_detector " "Found entity 1: collision_detector" {  } { { "RTL/VGA/collision_detector.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/collision_detector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/sprite_storage.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/sprite_storage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_storage " "Found entity 1: sprite_storage" {  } { { "RTL/VGA/sprite_storage.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/sprite_storage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/player_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/player_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player_controller " "Found entity 1: player_controller" {  } { { "RTL/VGA/player_controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/player_controller.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130359 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sprite_storage_debug.sv(23) " "Verilog HDL information at sprite_storage_debug.sv(23): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/sprite_storage_debug.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/sprite_storage_debug.sv" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1685019130360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/sprite_storage_debug.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/sprite_storage_debug.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_storage_debug " "Found entity 1: sprite_storage_debug" {  } { { "RTL/VGA/sprite_storage_debug.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/sprite_storage_debug.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130360 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "background_controller.sv(29) " "Verilog HDL information at background_controller.sv(29): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/background_controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/background_controller.sv" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1685019130361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/background_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/background_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 background_controller " "Found entity 1: background_controller" {  } { { "RTL/VGA/background_controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/background_controller.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/ai_car_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/ai_car_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ai_car_controller " "Found entity 1: ai_car_controller" {  } { { "RTL/VGA/ai_car_controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/ai_car_controller.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019130363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130363 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nor_code byterec.sv(35) " "Verilog HDL Implicit Net warning at byterec.sv(35): created implicit net for \"nor_code\"" {  } { { "RTL/KEYBOARDX/byterec.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/byterec.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685019130363 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ext_code byterec.sv(36) " "Verilog HDL Implicit Net warning at byterec.sv(36): created implicit net for \"ext_code\"" {  } { { "RTL/KEYBOARDX/byterec.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/byterec.sv" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685019130363 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rel_code byterec.sv(37) " "Verilog HDL Implicit Net warning at byterec.sv(37): created implicit net for \"rel_code\"" {  } { { "RTL/KEYBOARDX/byterec.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/byterec.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685019130363 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_500_ena audio_codec_controller.sv(61) " "Verilog HDL Implicit Net warning at audio_codec_controller.sv(61): created implicit net for \"CLOCK_500_ena\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685019130363 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_SDAT_ena audio_codec_controller.sv(63) " "Verilog HDL Implicit Net warning at audio_codec_controller.sv(63): created implicit net for \"CLOCK_SDAT_ena\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685019130363 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "object_table.sv(68) " "Verilog HDL Instantiation warning at object_table.sv(68): instance has no name" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 68 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1685019130374 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "object_table.sv(79) " "Verilog HDL Instantiation warning at object_table.sv(79): instance has no name" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 79 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1685019130374 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "object_table.sv(91) " "Verilog HDL Instantiation warning at object_table.sv(91): instance has no name" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 91 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1685019130374 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_VGA_DEMO_KBD_MOVING_HARTS " "Elaborating entity \"TOP_VGA_DEMO_KBD_MOVING_HARTS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685019130430 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE RTL/VGA_BG.mif " "Can't find a definition for parameter LPM_FILE -- assuming RTL/VGA_BG.mif was intended to be a quoted string" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1685019130432 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "ON " "Undeclared parameter ON" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130432 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "AUTO_CARRY_CHAINS ON " "Can't find a definition for parameter AUTO_CARRY_CHAINS -- assuming ON was intended to be a quoted string" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1685019130432 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "ON " "Undeclared parameter ON" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130432 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "AUTO_CASCADE_CHAINS ON " "Can't find a definition for parameter AUTO_CASCADE_CHAINS -- assuming ON was intended to be a quoted string" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1685019130433 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "OFF " "Undeclared parameter OFF" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130433 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "IGNORE_CARRY_BUFFERS OFF " "Can't find a definition for parameter IGNORE_CARRY_BUFFERS -- assuming OFF was intended to be a quoted string" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1685019130433 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "OFF " "Undeclared parameter OFF" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019130433 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "IGNORE_CASCADE_BUFFERS OFF " "Can't find a definition for parameter IGNORE_CASCADE_BUFFERS -- assuming OFF was intended to be a quoted string" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1685019130433 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "player_controller inst9 " "Block or symbol \"player_controller\" of instance \"inst9\" overlaps another block or symbol" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 784 -3128 -2808 928 "inst9" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1685019130435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO AUDIO:inst18 " "Elaborating entity \"AUDIO\" for hierarchy \"AUDIO:inst18\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst18" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1472 -1528 -1304 1600 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685019130444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec_controller AUDIO:inst18\|audio_codec_controller:inst " "Elaborating entity \"audio_codec_controller\" for hierarchy \"AUDIO:inst18\|audio_codec_controller:inst\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/AUDIO.bdf" { { 128 1760 2016 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685019130451 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 audio_codec_controller.sv(69) " "Verilog HDL assignment warning at audio_codec_controller.sv(69): truncated value with size 32 to match size of target (1)" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685019130452 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_500 AUDIO:inst18\|audio_codec_controller:inst\|CLOCK_500:CLOCK_500_inst " "Elaborating entity \"CLOCK_500\" for hierarchy \"AUDIO:inst18\|audio_codec_controller:inst\|CLOCK_500:CLOCK_500_inst\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "CLOCK_500_inst" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685019130457 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 clock_500.sv(94) " "Verilog HDL assignment warning at clock_500.sv(94): truncated value with size 32 to match size of target (11)" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/clock_500.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685019130458 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clock_500.sv(97) " "Verilog HDL assignment warning at clock_500.sv(97): truncated value with size 32 to match size of target (1)" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/clock_500.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685019130458 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clock_500.sv(98) " "Verilog HDL assignment warning at clock_500.sv(98): truncated value with size 32 to match size of target (1)" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/clock_500.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685019130458 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 clock_500.sv(132) " "Verilog HDL assignment warning at clock_500.sv(132): truncated value with size 32 to match size of target (6)" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/clock_500.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685019130458 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM\[11\] 0 clock_500.sv(67) " "Net \"ROM\[11\]\" at clock_500.sv(67) has no driver or initial value, using a default initial value '0'" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/clock_500.sv" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685019130459 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c AUDIO:inst18\|audio_codec_controller:inst\|i2c:i2c_inst " "Elaborating entity \"i2c\" for hierarchy \"AUDIO:inst18\|audio_codec_controller:inst\|i2c:i2c_inst\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "i2c_inst" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685019130469 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ACK i2c.sv(71) " "Verilog HDL or VHDL warning at i2c.sv(71): object \"ACK\" assigned a value but never read" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/i2c.sv" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685019130469 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i i2c.sv(73) " "Verilog HDL or VHDL warning at i2c.sv(73): object \"i\" assigned a value but never read" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/i2c.sv" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685019130469 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "I2C_clk_1 i2c.sv(85) " "Verilog HDL warning at i2c.sv(85): object I2C_clk_1 used but never assigned" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/i2c.sv" 85 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1685019130469 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "I2C_clk_0_clk i2c.sv(86) " "Verilog HDL warning at i2c.sv(86): object I2C_clk_0_clk used but never assigned" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/i2c.sv" 86 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1685019130469 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FPGA_I2C_SCLK_clk i2c.sv(87) " "Verilog HDL or VHDL warning at i2c.sv(87): object \"FPGA_I2C_SCLK_clk\" assigned a value but never read" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/i2c.sv" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685019130469 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c.sv(119) " "Verilog HDL assignment warning at i2c.sv(119): truncated value with size 32 to match size of target (6)" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/i2c.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685019130469 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK i2c.sv(52) " "Output port \"I2C_SCLK\" at i2c.sv(52) has no driver" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/i2c.sv" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1685019130471 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DualSerial2parallel AUDIO:inst18\|audio_codec_controller:inst\|DualSerial2parallel:DualSerial2parallel_inst " "Elaborating entity \"DualSerial2parallel\" for hierarchy \"AUDIO:inst18\|audio_codec_controller:inst\|DualSerial2parallel:DualSerial2parallel_inst\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "DualSerial2parallel_inst" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685019130478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sintable AUDIO:inst18\|sintable:inst1 " "Elaborating entity \"sintable\" for hierarchy \"AUDIO:inst18\|sintable:inst1\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst1" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/AUDIO.bdf" { { 104 536 784 216 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685019130491 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2048 2040 SinTable.sv(24) " "Verilog HDL assignment warning at SinTable.sv(24): truncated value with size 2048 to match size of target (2040)" {  } { { "RTL/AUDIO/SinTable.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/SinTable.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685019130492 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|sintable:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_counter AUDIO:inst18\|addr_counter:inst9 " "Elaborating entity \"addr_counter\" for hierarchy \"AUDIO:inst18\|addr_counter:inst9\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst9" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/AUDIO.bdf" { { 448 968 1200 560 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685019130502 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addr_counter.sv(32) " "Verilog HDL assignment warning at addr_counter.sv(32): truncated value with size 32 to match size of target (8)" {  } { { "RTL/AUDIO/addr_counter.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/addr_counter.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685019130502 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|addr_counter:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescaler AUDIO:inst18\|prescaler:inst3 " "Elaborating entity \"prescaler\" for hierarchy \"AUDIO:inst18\|prescaler:inst3\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst3" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/AUDIO.bdf" { { 496 632 872 608 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685019130507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ToneDecoder AUDIO:inst18\|ToneDecoder:inst4 " "Elaborating entity \"ToneDecoder\" for hierarchy \"AUDIO:inst18\|ToneDecoder:inst4\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst4" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/AUDIO.bdf" { { 520 280 496 600 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685019130514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_31P5 CLK_31P5:inst7 " "Elaborating entity \"CLK_31P5\" for hierarchy \"CLK_31P5:inst7\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst7" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1448 -2080 -1920 1592 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685019130520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_31P5_0002 CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst " "Elaborating entity \"CLK_31P5_0002\" for hierarchy \"CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\"" {  } { { "CLK_31P5.v" "clk_31p5_inst" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/CLK_31P5.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685019130524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i\"" {  } { { "CLK_31P5/CLK_31P5_0002.v" "altera_pll_i" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/CLK_31P5/CLK_31P5_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685019130546 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1685019130555 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i\"" {  } { { "CLK_31P5/CLK_31P5_0002.v" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/CLK_31P5/CLK_31P5_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685019130561 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 31.500000 MHz " "Parameter \"output_clock_frequency0\" = \"31.500000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019130561 ""}  } { { "CLK_31P5/CLK_31P5_0002.v" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/CLK_31P5/CLK_31P5_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685019130561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP_KBD TOP_KBD:inst16 " "Elaborating entity \"TOP_KBD\" for hierarchy \"TOP_KBD:inst16\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst16" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1432 -2712 -2488 1656 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685019130563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyPad_decoder TOP_KBD:inst16\|keyPad_decoder:inst2 " "Elaborating entity \"keyPad_decoder\" for hierarchy \"TOP_KBD:inst16\|keyPad_decoder:inst2\"" {  } { { "RTL/KEYBOARDX/TOP_KBD.bdf" "inst2" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/TOP_KBD.bdf" { { 480 216 448 720 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685019130568 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keyPad_decoder.sv(47) " "Verilog HDL assignment warning at keyPad_decoder.sv(47): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARDX/keyPad_decoder.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/keyPad_decoder.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685019130568 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|TOP_KBD:inst16|keyPad_decoder:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KBDINTF TOP_KBD:inst16\|KBDINTF:inst " "Elaborating entity \"KBDINTF\" for hierarchy \"TOP_KBD:inst16\|KBDINTF:inst\"" {  } { { "RTL/KEYBOARDX/TOP_KBD.bdf" "inst" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/TOP_KBD.bdf" { { 280 584 784 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685019130595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byterec TOP_KBD:inst16\|KBDINTF:inst\|byterec:inst3 " "Elaborating entity \"byterec\" for hierarchy \"TOP_KBD:inst16\|KBDINTF:inst\|byterec:inst3\"" {  } { { "RTL/KEYBOARDX/KBDINTF.bdf" "inst3" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/KBDINTF.bdf" { { 48 896 1088 160 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685019130599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitrec TOP_KBD:inst16\|KBDINTF:inst\|bitrec:inst4 " "Elaborating entity \"bitrec\" for hierarchy \"TOP_KBD:inst16\|KBDINTF:inst\|bitrec:inst4\"" {  } { { "RTL/KEYBOARDX/KBDINTF.bdf" "inst4" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/KBDINTF.bdf" { { 136 536 704 248 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685019130607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpf TOP_KBD:inst16\|KBDINTF:inst\|lpf:inst5 " "Elaborating entity \"lpf\" for hierarchy \"TOP_KBD:inst16\|KBDINTF:inst\|lpf:inst5\"" {  } { { "RTL/KEYBOARDX/KBDINTF.bdf" "inst5" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/KBDINTF.bdf" { { 136 304 456 248 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685019130613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7 SEG7:inst10 " "Elaborating entity \"SEG7\" for hierarchy \"SEG7:inst10\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst10" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1520 -1264 -1080 1600 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685019130618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:inst " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:inst\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1000 -1664 -1456 1144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685019130622 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(61) " "Verilog HDL assignment warning at VGA_Controller.sv(61): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/VGA_Controller.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685019130623 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|VGA_Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(62) " "Verilog HDL assignment warning at VGA_Controller.sv(62): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/VGA_Controller.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685019130624 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|VGA_Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 VGA_Controller.sv(64) " "Verilog HDL assignment warning at VGA_Controller.sv(64): truncated value with size 32 to match size of target (19)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/VGA_Controller.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685019130624 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|VGA_Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 1 VGA_Controller.sv(74) " "Verilog HDL assignment warning at VGA_Controller.sv(74): truncated value with size 11 to match size of target (1)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/VGA_Controller.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685019130624 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|VGA_Controller:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_storage sprite_storage:inst13 " "Elaborating entity \"sprite_storage\" for hierarchy \"sprite_storage:inst13\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst13" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 912 -2040 -1800 1088 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685019130633 ""}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 sprite_storage.sv(19) " "Verilog HDL Declaration warning at sprite_storage.sv(19): vector has more than 2**16 bits" {  } { { "RTL/VGA/sprite_storage.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/sprite_storage.sv" 19 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1685019130636 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|sprite_storage:inst13"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_pos sprite_storage.sv(193) " "Verilog HDL or VHDL warning at sprite_storage.sv(193): object \"y_pos\" assigned a value but never read" {  } { { "RTL/VGA/sprite_storage.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/sprite_storage.sv" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685019130719 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|sprite_storage:inst13"}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 sprite_storage.sv(20) " "Verilog HDL Declaration warning at sprite_storage.sv(20): vector has more than 2**16 bits" {  } { { "RTL/VGA/sprite_storage.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/sprite_storage.sv" 20 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1685019130724 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|sprite_storage:inst13"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1685019165824 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "background " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"background\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1685019165824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "object_table object_table:inst1 " "Elaborating entity \"object_table\" for hierarchy \"object_table:inst1\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst1" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 792 -2488 -2168 1000 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685019166106 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_x object_table.sv(50) " "Verilog HDL or VHDL warning at object_table.sv(50): object \"current_x\" assigned a value but never read" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685019166117 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp1 object_table.sv(51) " "Verilog HDL or VHDL warning at object_table.sv(51): object \"tmp1\" assigned a value but never read" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685019166117 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp2 object_table.sv(52) " "Verilog HDL or VHDL warning at object_table.sv(52): object \"tmp2\" assigned a value but never read" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685019166118 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp3 object_table.sv(53) " "Verilog HDL or VHDL warning at object_table.sv(53): object \"tmp3\" assigned a value but never read" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685019166118 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "should_draw_3 object_table.sv(57) " "Verilog HDL or VHDL warning at object_table.sv(57): object \"should_draw_3\" assigned a value but never read" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685019166118 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_detector object_table:inst1\|collision_detector:comb_3 " "Elaborating entity \"collision_detector\" for hierarchy \"object_table:inst1\|collision_detector:comb_3\"" {  } { { "RTL/VGA/object_table.sv" "comb_3" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685019166152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background_controller background_controller:inst11 " "Elaborating entity \"background_controller\" for hierarchy \"background_controller:inst11\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst11" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 968 -2832 -2600 1080 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685019166163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ai_car_controller ai_car_controller:inst4 " "Elaborating entity \"ai_car_controller\" for hierarchy \"ai_car_controller:inst4\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst4" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 920 -3344 -3040 1064 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685019166171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:inst12 " "Elaborating entity \"random\" for hierarchy \"random:inst12\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst12" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 584 -3568 -3352 696 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685019166182 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(22) " "Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/random.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685019166183 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|random:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(23) " "Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/random.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685019166183 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|random:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(28) " "Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/random.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685019166183 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|random:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(30) " "Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/random.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685019166183 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|random:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_controller player_controller:inst9 " "Elaborating entity \"player_controller\" for hierarchy \"player_controller:inst9\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst9" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 784 -3128 -2808 928 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685019166189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_controller_all game_controller_all:inst2 " "Elaborating entity \"game_controller_all\" for hierarchy \"game_controller_all:inst2\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst2" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1104 -3504 -3264 1216 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685019166201 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game_controller_all.sv(33) " "Verilog HDL assignment warning at game_controller_all.sv(33): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/game_controller_all.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/game_controller_all.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685019166202 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|game_controller_all:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game_controller_all.sv(34) " "Verilog HDL assignment warning at game_controller_all.sv(34): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/game_controller_all.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/game_controller_all.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685019166202 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|game_controller_all:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "objects_mux_all objects_mux_all:inst20 " "Elaborating entity \"objects_mux_all\" for hierarchy \"objects_mux_all:inst20\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst20" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 832 -1608 -1424 912 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685019166211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom lpm_rom:inst5 " "Elaborating entity \"lpm_rom\" for hierarchy \"lpm_rom:inst5\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst5" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685019166230 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_rom:inst5 " "Elaborated megafunction instantiation \"lpm_rom:inst5\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685019166235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_rom:inst5 " "Instantiated megafunction \"lpm_rom:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "AUTO_CARRY_CHAINS ON " "Parameter \"AUTO_CARRY_CHAINS\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019166235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "AUTO_CASCADE_CHAINS ON " "Parameter \"AUTO_CASCADE_CHAINS\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019166235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IGNORE_CARRY_BUFFERS OFF " "Parameter \"IGNORE_CARRY_BUFFERS\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019166235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IGNORE_CASCADE_BUFFERS OFF " "Parameter \"IGNORE_CASCADE_BUFFERS\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019166235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019166235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE RTL/VGA_BG.mif " "Parameter \"LPM_FILE\" = \"RTL/VGA_BG.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019166235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 307200 " "Parameter \"LPM_NUMWORDS\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019166235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019166235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019166235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 19 " "Parameter \"LPM_WIDTHAD\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685019166235 ""}  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685019166235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom lpm_rom:inst5\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"lpm_rom:inst5\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685019166263 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_rom:inst5\|altrom:srom lpm_rom:inst5 " "Elaborated megafunction instantiation \"lpm_rom:inst5\|altrom:srom\", which is child of megafunction instantiation \"lpm_rom:inst5\"" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685019166272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685019166299 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block lpm_rom:inst5 " "Elaborated megafunction instantiation \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"lpm_rom:inst5\"" {  } { { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685019166308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8071.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8071.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8071 " "Found entity 1: altsyncram_8071" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019166381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019166381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8071 lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated " "Elaborating entity \"altsyncram_8071\" for hierarchy \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685019166381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s2a " "Found entity 1: decode_s2a" {  } { { "db/decode_s2a.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/decode_s2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019167621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019167621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s2a lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|decode_s2a:rden_decode " "Elaborating entity \"decode_s2a\" for hierarchy \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|decode_s2a:rden_decode\"" {  } { { "db/altsyncram_8071.tdf" "rden_decode" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685019167622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jhb " "Found entity 1: mux_jhb" {  } { { "db/mux_jhb.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/mux_jhb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685019167669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019167669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jhb lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|mux_jhb:mux2 " "Elaborating entity \"mux_jhb\" for hierarchy \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|mux_jhb:mux2\"" {  } { { "db/altsyncram_8071.tdf" "mux2" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685019167670 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a0 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 42 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a1 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 63 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a2 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a3 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a4 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 126 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a5 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 147 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a6 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a7 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a8 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 210 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a9 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 231 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a10 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 252 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a11 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a12 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 294 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a13 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a14 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a15 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 357 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a16 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 378 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a17 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 399 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a18 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 420 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a19 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 441 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a20 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 462 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a21 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 483 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a22 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a23 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 525 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a24 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 546 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a25 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a26 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 588 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a27 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 609 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a28 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 630 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a29 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 651 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a30 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 672 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a31 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 693 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a32 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 714 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a33 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 735 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a34 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 756 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a35 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 777 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a36 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a37 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 819 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a38 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 840 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a39 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 861 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a40 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 882 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a41 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 903 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a42 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 924 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a43 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 945 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a44 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 966 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a45 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 987 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a46 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1008 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a47 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a48 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1050 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a49 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1071 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a50 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1092 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a51 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1113 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a52 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a53 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1155 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a54 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1176 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a55 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a56 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1218 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a57 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a58 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1260 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a59 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1281 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a60 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1302 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a61 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a62 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1344 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a63 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1365 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a64 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1386 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a65 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1407 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a66 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1428 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a67 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1449 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a68 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1470 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a69 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1491 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a70 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1512 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a71 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1533 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a72 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1554 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a73 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1575 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a74 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1596 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a75 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1617 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a76 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1638 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a77 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a78 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1680 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a79 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1701 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a80 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1722 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a81 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1743 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a82 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1764 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a83 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1785 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a84 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1806 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a85 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1827 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a86 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a87 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1869 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a88 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1890 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a89 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1911 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a90 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1932 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a91 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1953 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a92 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1974 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a93 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 1995 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a94 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2016 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a95 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2037 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a96 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2058 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a97 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2079 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a98 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2100 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a99 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2121 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a100 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2142 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a101 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a102 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2184 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a103 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2205 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a104 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2226 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a105 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a106 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2268 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a107 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a108 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2310 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a109 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2331 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a110 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2352 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a111 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a112 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2394 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a113 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2415 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a114 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2436 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a115 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2457 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a116 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2478 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a117 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2499 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a118 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2520 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a119 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a120 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2562 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a121 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2583 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a122 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2604 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a123 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2625 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a124 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2646 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a125 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2667 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a126 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2688 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a127 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2709 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a128 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2730 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a129 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2751 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a130 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2772 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a131 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2793 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a132 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a133 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2835 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a134 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2856 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a135 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2877 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a136 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a137 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2919 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a138 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2940 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a139 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2961 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a140 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 2982 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a141 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3003 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a142 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3024 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a143 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3045 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a144 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3066 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a145 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3087 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a146 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a147 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3129 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a148 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a149 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3171 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a150 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3192 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a151 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3213 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a152 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3234 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a153 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a154 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3276 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a155 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3297 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a156 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a157 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3339 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a158 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3360 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a159 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a160 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3402 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a161 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a162 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3444 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a163 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3465 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a164 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3486 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a165 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3507 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a166 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3528 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a167 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3549 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a168 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3570 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a169 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3591 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a170 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3612 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a171 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3633 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a172 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3654 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a173 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3675 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a174 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3696 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a175 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3717 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a176 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3738 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a177 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3759 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a178 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3780 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a179 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3801 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a180 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3822 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a181 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3843 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a182 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3864 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a183 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3885 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a184 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3906 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a185 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3927 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a186 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a187 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a188 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 3990 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a189 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4011 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a190 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4032 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a191 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4053 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a192 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4074 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a193 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4095 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a194 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4116 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a195 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4137 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a196 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4158 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a197 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4179 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a198 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4200 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a199 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4221 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a200 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4242 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a201 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4263 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a202 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4284 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a203 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4305 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a204 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4326 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a205 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4347 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a206 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4368 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a207 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4389 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a208 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4410 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a209 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4431 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a210 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4452 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a211 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a212 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4494 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a213 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4515 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a214 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4536 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a215 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4557 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a216 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4578 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a217 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a218 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4620 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a219 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4641 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a220 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4662 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a221 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4683 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a222 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4704 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a223 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4725 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a224 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4746 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a225 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4767 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a226 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4788 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a227 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4809 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a228 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4830 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a229 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4851 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a230 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4872 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a231 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4893 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a232 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4914 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a233 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4935 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a234 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4956 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a235 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4977 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a236 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 4998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a237 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5019 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a238 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5040 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a239 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5061 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a240 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5082 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a241 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a242 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5124 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a243 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5145 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a244 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5166 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a245 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a246 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5208 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a247 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5229 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a248 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5250 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a249 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5271 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a250 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5292 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a251 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5313 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a252 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5334 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a253 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5355 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a254 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5376 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a255 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5397 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a255"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a256 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a256\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5418 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a256"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a257 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a257\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5439 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a257"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a258 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a258\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5460 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a259 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a259\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5481 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a259"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a260 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a260\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5502 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a260"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a261 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a261\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a261"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a262 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a262\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5544 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a262"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a263 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a263\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5565 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a263"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a264 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a264\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5586 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a264"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a265 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a265\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5607 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a265"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a266 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a266\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a266"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a267 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a267\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5649 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a267"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a268 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5670 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a268"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a269 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5691 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a269"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a270 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5712 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a270"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a271 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5733 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a271"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a272 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a272\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5754 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a272"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a273 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a273\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5775 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a273"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a274 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a274\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5796 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a274"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a275 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a275\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5817 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a275"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a276 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a276\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5838 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a276"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a277 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a277\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5859 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a277"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a278 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a278\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5880 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a278"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a279 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a279\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5901 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a279"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a280 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a280\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5922 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a280"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a281 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a281\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5943 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a281"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a282 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a282\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5964 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a282"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a283 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a283\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 5985 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a283"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a284 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a284\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 6006 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a284"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a285 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a285\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 6027 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a285"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a286 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a286\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 6048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a286"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a287 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a287\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 6069 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a287"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a288 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a288\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 6090 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a288"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a289 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a289\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 6111 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a289"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a290 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a290\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 6132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a290"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a291 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a291\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 6153 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a291"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a292 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a292\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 6174 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a292"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a293 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a293\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 6195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a293"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a294 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a294\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 6216 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a294"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a295 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a295\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 6237 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a295"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a296 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a296\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 6258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a296"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a297 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a297\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 6279 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a297"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a298 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a298\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 6300 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a298"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a299 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a299\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 6321 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a299"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a300 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a300\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 6342 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a300"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a301 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a301\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 6363 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a301"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a302 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a302\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 6384 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a302"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a303 " "Synthesized away node \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|ram_block1a303\"" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 6405 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019168267 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_8071:auto_generated|ram_block1a303"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1685019168267 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1685019168267 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1685019336451 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUDOUT\[6\] " "Inserted always-enabled tri-state buffer between \"AUDOUT\[6\]\" and its non-tri-state driver." {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1496 -1184 -1008 1512 "AUDOUT\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685019336541 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUDOUT\[5\] " "Inserted always-enabled tri-state buffer between \"AUDOUT\[5\]\" and its non-tri-state driver." {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1496 -1184 -1008 1512 "AUDOUT\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685019336541 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUDOUT\[3\] " "Inserted always-enabled tri-state buffer between \"AUDOUT\[3\]\" and its non-tri-state driver." {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1496 -1184 -1008 1512 "AUDOUT\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685019336541 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1685019336541 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDOUT " "bidirectional pin \"AUDOUT\" has no driver" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1496 -1184 -1008 1512 "AUDOUT\[7..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685019336541 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDOUT " "bidirectional pin \"AUDOUT\" has no driver" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1496 -1184 -1008 1512 "AUDOUT\[7..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685019336541 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDOUT " "bidirectional pin \"AUDOUT\" has no driver" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1496 -1184 -1008 1512 "AUDOUT\[7..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685019336541 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDOUT " "bidirectional pin \"AUDOUT\" has no driver" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1496 -1184 -1008 1512 "AUDOUT\[7..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685019336541 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1685019336541 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUDOUT~synth " "Node \"AUDOUT~synth\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1496 -1184 -1008 1512 "AUDOUT\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019346070 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUDOUT~synth " "Node \"AUDOUT~synth\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1496 -1184 -1008 1512 "AUDOUT\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019346070 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUDOUT~synth " "Node \"AUDOUT~synth\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1496 -1184 -1008 1512 "AUDOUT\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019346070 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685019346070 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "redLight GND " "Pin \"redLight\" is stuck at GND" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1560 536 712 1576 "redLight" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685019346071 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|redLight"} { "Warning" "WMLS_MLS_STUCK_PIN" "yellowLight GND " "Pin \"yellowLight\" is stuck at GND" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1576 536 712 1592 "yellowLight" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685019346071 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|yellowLight"} { "Warning" "WMLS_MLS_STUCK_PIN" "greenLight GND " "Pin \"greenLight\" is stuck at GND" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1592 536 712 1608 "greenLight" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685019346071 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|greenLight"} { "Warning" "WMLS_MLS_STUCK_PIN" "OVGA\[26\] VCC " "Pin \"OVGA\[26\]\" is stuck at VCC" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1072 -1360 -1184 1088 "OVGA\[28..0\]" "" } { 1064 -1456 -1360 1081 "OVGA\[28..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685019346071 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|OVGA[26]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1685019346071 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685019346400 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685019354505 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/University/Semester_4/Lab/25.5/RoadFighterVL/output_files/Lab1Demo.map.smsg " "Generated suppressed messages file C:/University/Semester_4/Lab/25.5/RoadFighterVL/output_files/Lab1Demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019354687 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "8 0 1 0 0 " "Adding 8 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685019355025 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685019355025 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1496 -1752 -1576 1512 "AUD_ADCDAT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685019355416 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1685019355416 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8594 " "Implemented 8594 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685019355434 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685019355434 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1685019355434 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8541 " "Implemented 8541 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685019355434 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1685019355434 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685019355434 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 380 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 380 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5026 " "Peak virtual memory: 5026 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685019355476 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 25 15:55:55 2023 " "Processing ended: Thu May 25 15:55:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685019355476 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:53 " "Elapsed time: 00:03:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685019355476 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:03 " "Total CPU time (on all processors): 00:04:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685019355476 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685019355476 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1685019356570 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685019356574 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 25 15:55:56 2023 " "Processing started: Thu May 25 15:55:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685019356574 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1685019356574 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab1Demo -c Lab1Demo " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab1Demo -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1685019356574 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1685019356652 ""}
{ "Info" "0" "" "Project  = Lab1Demo" {  } {  } 0 0 "Project  = Lab1Demo" 0 0 "Fitter" 0 0 1685019356652 ""}
{ "Info" "0" "" "Revision = Lab1Demo" {  } {  } 0 0 "Revision = Lab1Demo" 0 0 "Fitter" 0 0 1685019356652 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1685019356814 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab1Demo 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"Lab1Demo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1685019356857 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685019356897 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685019356897 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1685019357323 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1685019357337 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1685019357532 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1685019366896 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 440 global CLKCTRL_G7 " "CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 440 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1685019367047 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1685019367047 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685019367047 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Standard_Audio.sdc " "Reading SDC File: 'DE10_Standard_Audio.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1685019367841 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 9 CLOCK2_50 port " "Ignored filter at DE10_Standard_Audio.sdc(9): CLOCK2_50 could not be matched with a port" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1685019367849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\]" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685019367850 ""}  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1685019367850 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 10 CLOCK3_50 port " "Ignored filter at DE10_Standard_Audio.sdc(10): CLOCK3_50 could not be matched with a port" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1685019367850 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\]" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685019367850 ""}  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1685019367850 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 11 CLOCK4_50 port " "Ignored filter at DE10_Standard_Audio.sdc(11): CLOCK4_50 could not be matched with a port" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1685019367851 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\]" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685019367851 ""}  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1685019367851 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 14 CLOCK_27 port " "Ignored filter at DE10_Standard_Audio.sdc(14): CLOCK_27 could not be matched with a port" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1685019367851 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27.000000 MHz\" \[get_ports CLOCK_27\] " "create_clock -period \"27.000000 MHz\" \[get_ports CLOCK_27\]" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685019367851 ""}  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1685019367851 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 17 AUD_XCK port " "Ignored filter at DE10_Standard_Audio.sdc(17): AUD_XCK could not be matched with a port" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1685019367851 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 17 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\] " "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\]" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685019367851 ""}  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1685019367851 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 18 AUD_BCLK port " "Ignored filter at DE10_Standard_Audio.sdc(18): AUD_BCLK could not be matched with a port" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1685019367851 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 18 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"3.536 MHz\" -name clk_audbck \[get_ports AUD_BCLK\] " "create_clock -period \"3.536 MHz\" -name clk_audbck \[get_ports AUD_BCLK\]" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685019367852 ""}  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1685019367852 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 20 VGA_CLK port " "Ignored filter at DE10_Standard_Audio.sdc(20): VGA_CLK could not be matched with a port" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1685019367852 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\] " "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\]" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685019367852 ""}  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1685019367852 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 28 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at DE10_Standard_Audio.sdc(28): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1685019367852 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 28 Argument <targets> is not an object ID " "Ignored create_clock at DE10_Standard_Audio.sdc(28): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685019367852 ""}  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1685019367852 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 29 altera_reserved_tdi port " "Ignored filter at DE10_Standard_Audio.sdc(29): altera_reserved_tdi could not be matched with a port" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1685019367852 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 29 altera_reserved_tck clock " "Ignored filter at DE10_Standard_Audio.sdc(29): altera_reserved_tck could not be matched with a clock" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1685019367853 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 29 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(29): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685019367853 ""}  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1685019367853 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 29 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(29): Argument -clock is not an object ID" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1685019367853 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 30 altera_reserved_tms port " "Ignored filter at DE10_Standard_Audio.sdc(30): altera_reserved_tms could not be matched with a port" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1685019367853 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 30 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(30): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685019367853 ""}  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1685019367853 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 30 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(30): Argument -clock is not an object ID" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1685019367853 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 31 altera_reserved_tdo port " "Ignored filter at DE10_Standard_Audio.sdc(31): altera_reserved_tdo could not be matched with a port" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1685019367853 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 31 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(31): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685019367853 ""}  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1685019367853 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 31 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(31): Argument -clock is not an object ID" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1685019367853 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 63 -duty_cycle 50.00 -name \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 63 -duty_cycle 50.00 -name \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1685019367854 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1685019367854 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1685019367854 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 38 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at DE10_Standard_Audio.sdc(38): u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1685019367854 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 39 DRAM_CLK port " "Ignored filter at DE10_Standard_Audio.sdc(39): DRAM_CLK could not be matched with a port" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1685019367854 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Audio.sdc 38 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE10_Standard_Audio.sdc(38): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \[get_pins \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685019367854 ""}  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1685019367854 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Audio.sdc 38 Argument -source is an empty collection " "Ignored create_generated_clock at DE10_Standard_Audio.sdc(38): Argument -source is an empty collection" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1685019367855 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1685019367855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 62 DRAM_DQ* port " "Ignored filter at DE10_Standard_Audio.sdc(62): DRAM_DQ* could not be matched with a port" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1685019367855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 62 clk_dram_ext clock " "Ignored filter at DE10_Standard_Audio.sdc(62): clk_dram_ext could not be matched with a clock" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1685019367855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 62 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\]" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685019367855 ""}  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1685019367855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 62 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(62): Argument -clock is not an object ID" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1685019367855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 63 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\]" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685019367855 ""}  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1685019367855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 63 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(63): Argument -clock is not an object ID" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1685019367855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 67 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at DE10_Standard_Audio.sdc(67): u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1685019367855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Audio.sdc 66 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Audio.sdc(66): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                                  -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                                  -setup 2" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685019367855 ""}  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1685019367855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Audio.sdc 66 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Audio.sdc(66): Argument <to> is an empty collection" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1685019367855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 80 DRAM_*DQM port " "Ignored filter at DE10_Standard_Audio.sdc(80): DRAM_*DQM could not be matched with a port" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1685019367855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 80 DRAM_DQ* port " "Ignored filter at DE10_Standard_Audio.sdc(80): DRAM_DQ* could not be matched with a port" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1685019367855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685019367856 ""}  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1685019367856 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(80): Argument -clock is not an object ID" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1685019367856 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685019367856 ""}  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1685019367856 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(81): Argument -clock is not an object ID" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1685019367856 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_ADDR* port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_ADDR* could not be matched with a port" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1685019367856 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_BA* port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_BA* could not be matched with a port" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1685019367856 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CAS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CAS_N could not be matched with a port" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1685019367856 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CKE port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1685019367856 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CS_N could not be matched with a port" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1685019367856 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_RAS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_RAS_N could not be matched with a port" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1685019367856 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_WE_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_WE_N could not be matched with a port" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1685019367856 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685019367856 ""}  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1685019367856 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(82): Argument -clock is not an object ID" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1685019367856 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685019367856 ""}  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1685019367856 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(83): Argument -clock is not an object ID" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1685019367856 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685019367874 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685019367874 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685019367874 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1685019367874 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1685019367902 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1685019367903 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685019367903 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685019367903 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685019367903 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.587 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   1.587 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685019367903 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  31.746 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  31.746 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685019367903 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1685019367903 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1685019368008 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685019368010 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685019368013 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1685019368015 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1685019368015 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1685019368016 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1685019368457 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1685019368459 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1685019368459 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CONVST " "Node \"ADC_CONVST\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ball_toggle " "Node \"ball_toggle\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ball_toggle" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_write " "Node \"ir_write\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_write" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "numKey\[0\] " "Node \"numKey\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "numKey\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "numKey\[1\] " "Node \"numKey\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "numKey\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "numKey\[2\] " "Node \"numKey\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "numKey\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "numKey\[3\] " "Node \"numKey\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "numKey\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "resetN " "Node \"resetN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "resetN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sound_on " "Node \"sound_on\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sound_on" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685019368572 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1685019368572 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685019368574 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1685019373758 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1685019374417 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:15 " "Fitter placement preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685019388576 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1685019403157 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1685019406386 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685019406386 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1685019407891 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X67_Y0 X77_Y10 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10" {  } { { "loc" "" { Generic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10"} { { 12 { 0 ""} 67 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1685019415523 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1685019415523 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1685019417261 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1685019417261 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1685019417261 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685019417265 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 8.13 " "Total time spent on timing analysis during the Fitter is 8.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1685019430654 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1685019430710 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1685019433889 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1685019433893 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1685019437014 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:17 " "Fitter post-fit operations ending: elapsed time is 00:00:17" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685019447299 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1685019447618 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "7 " "Following 7 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDOUT\[6\] a permanently enabled " "Pin AUDOUT\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { AUDOUT[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDOUT\[6\]" } } } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1496 -1184 -1008 1512 "AUDOUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685019447638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDOUT\[5\] a permanently enabled " "Pin AUDOUT\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { AUDOUT[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDOUT\[5\]" } } } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1496 -1184 -1008 1512 "AUDOUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685019447638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDOUT\[4\] a permanently disabled " "Pin AUDOUT\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { AUDOUT[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDOUT\[4\]" } } } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1496 -1184 -1008 1512 "AUDOUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685019447638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDOUT\[3\] a permanently enabled " "Pin AUDOUT\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { AUDOUT[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDOUT\[3\]" } } } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1496 -1184 -1008 1512 "AUDOUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685019447638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDOUT\[2\] a permanently disabled " "Pin AUDOUT\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { AUDOUT[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDOUT\[2\]" } } } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1496 -1184 -1008 1512 "AUDOUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685019447638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDOUT\[1\] a permanently disabled " "Pin AUDOUT\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { AUDOUT[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDOUT\[1\]" } } } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1496 -1184 -1008 1512 "AUDOUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685019447638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDOUT\[0\] a permanently disabled " "Pin AUDOUT\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { AUDOUT[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDOUT\[0\]" } } } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1496 -1184 -1008 1512 "AUDOUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685019447638 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1685019447638 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/University/Semester_4/Lab/25.5/RoadFighterVL/output_files/Lab1Demo.fit.smsg " "Generated suppressed messages file C:/University/Semester_4/Lab/25.5/RoadFighterVL/output_files/Lab1Demo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1685019447908 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 123 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 123 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6754 " "Peak virtual memory: 6754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685019449679 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 25 15:57:29 2023 " "Processing ended: Thu May 25 15:57:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685019449679 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:33 " "Elapsed time: 00:01:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685019449679 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:01 " "Total CPU time (on all processors): 00:04:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685019449679 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1685019449679 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1685019450741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685019450745 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 25 15:57:30 2023 " "Processing started: Thu May 25 15:57:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685019450745 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1685019450745 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab1Demo -c Lab1Demo " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab1Demo -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1685019450745 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1685019457512 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4892 " "Peak virtual memory: 4892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685019457977 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 25 15:57:37 2023 " "Processing ended: Thu May 25 15:57:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685019457977 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685019457977 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685019457977 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1685019457977 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1685019458677 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1685019459108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685019459113 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 25 15:57:38 2023 " "Processing started: Thu May 25 15:57:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685019459113 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019459113 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab1Demo -c Lab1Demo " "Command: quartus_sta Lab1Demo -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019459113 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1685019459191 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460030 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460061 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460061 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Standard_Audio.sdc " "Reading SDC File: 'DE10_Standard_Audio.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460817 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 9 CLOCK2_50 port " "Ignored filter at DE10_Standard_Audio.sdc(9): CLOCK2_50 could not be matched with a port" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460825 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\]" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685019460825 ""}  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460825 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 10 CLOCK3_50 port " "Ignored filter at DE10_Standard_Audio.sdc(10): CLOCK3_50 could not be matched with a port" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460826 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\]" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685019460826 ""}  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460826 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 11 CLOCK4_50 port " "Ignored filter at DE10_Standard_Audio.sdc(11): CLOCK4_50 could not be matched with a port" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460826 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\]" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685019460826 ""}  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460826 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 14 CLOCK_27 port " "Ignored filter at DE10_Standard_Audio.sdc(14): CLOCK_27 could not be matched with a port" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460826 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27.000000 MHz\" \[get_ports CLOCK_27\] " "create_clock -period \"27.000000 MHz\" \[get_ports CLOCK_27\]" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685019460826 ""}  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460826 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 17 AUD_XCK port " "Ignored filter at DE10_Standard_Audio.sdc(17): AUD_XCK could not be matched with a port" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460826 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 17 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\] " "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\]" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685019460826 ""}  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460826 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 18 AUD_BCLK port " "Ignored filter at DE10_Standard_Audio.sdc(18): AUD_BCLK could not be matched with a port" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460826 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 18 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"3.536 MHz\" -name clk_audbck \[get_ports AUD_BCLK\] " "create_clock -period \"3.536 MHz\" -name clk_audbck \[get_ports AUD_BCLK\]" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685019460827 ""}  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460827 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 20 VGA_CLK port " "Ignored filter at DE10_Standard_Audio.sdc(20): VGA_CLK could not be matched with a port" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\] " "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\]" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685019460827 ""}  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460827 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 28 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at DE10_Standard_Audio.sdc(28): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 28 Argument <targets> is not an object ID " "Ignored create_clock at DE10_Standard_Audio.sdc(28): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685019460827 ""}  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460827 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 29 altera_reserved_tdi port " "Ignored filter at DE10_Standard_Audio.sdc(29): altera_reserved_tdi could not be matched with a port" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460827 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 29 altera_reserved_tck clock " "Ignored filter at DE10_Standard_Audio.sdc(29): altera_reserved_tck could not be matched with a clock" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 29 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(29): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685019460827 ""}  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 29 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(29): Argument -clock is not an object ID" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460827 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 30 altera_reserved_tms port " "Ignored filter at DE10_Standard_Audio.sdc(30): altera_reserved_tms could not be matched with a port" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460828 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 30 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(30): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685019460828 ""}  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460828 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 30 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(30): Argument -clock is not an object ID" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460828 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 31 altera_reserved_tdo port " "Ignored filter at DE10_Standard_Audio.sdc(31): altera_reserved_tdo could not be matched with a port" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460828 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 31 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(31): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685019460828 ""}  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460828 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 31 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(31): Argument -clock is not an object ID" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460828 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 63 -duty_cycle 50.00 -name \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 63 -duty_cycle 50.00 -name \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1685019460829 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1685019460829 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460829 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 38 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at DE10_Standard_Audio.sdc(38): u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460829 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 39 DRAM_CLK port " "Ignored filter at DE10_Standard_Audio.sdc(39): DRAM_CLK could not be matched with a port" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460829 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Audio.sdc 38 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE10_Standard_Audio.sdc(38): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \[get_pins \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685019460829 ""}  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460829 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Audio.sdc 38 Argument -source is an empty collection " "Ignored create_generated_clock at DE10_Standard_Audio.sdc(38): Argument -source is an empty collection" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460829 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460829 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 62 DRAM_DQ* port " "Ignored filter at DE10_Standard_Audio.sdc(62): DRAM_DQ* could not be matched with a port" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460829 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 62 clk_dram_ext clock " "Ignored filter at DE10_Standard_Audio.sdc(62): clk_dram_ext could not be matched with a clock" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460829 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 62 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\]" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685019460829 ""}  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460829 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 62 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(62): Argument -clock is not an object ID" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460829 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 63 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\]" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685019460829 ""}  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460829 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 63 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(63): Argument -clock is not an object ID" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460829 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 67 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at DE10_Standard_Audio.sdc(67): u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460830 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Audio.sdc 66 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Audio.sdc(66): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                                  -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                                  -setup 2" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685019460830 ""}  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460830 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Audio.sdc 66 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Audio.sdc(66): Argument <to> is an empty collection" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460830 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 80 DRAM_*DQM port " "Ignored filter at DE10_Standard_Audio.sdc(80): DRAM_*DQM could not be matched with a port" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460830 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 80 DRAM_DQ* port " "Ignored filter at DE10_Standard_Audio.sdc(80): DRAM_DQ* could not be matched with a port" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460830 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685019460830 ""}  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460830 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(80): Argument -clock is not an object ID" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460830 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685019460830 ""}  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460830 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(81): Argument -clock is not an object ID" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460830 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_ADDR* port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_ADDR* could not be matched with a port" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460830 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_BA* port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_BA* could not be matched with a port" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460830 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CAS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CAS_N could not be matched with a port" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460830 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CKE port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460830 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CS_N could not be matched with a port" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460830 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_RAS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_RAS_N could not be matched with a port" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460830 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_WE_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_WE_N could not be matched with a port" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460830 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685019460830 ""}  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460830 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(82): Argument -clock is not an object ID" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460831 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685019460831 ""}  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460831 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(83): Argument -clock is not an object ID" {  } { { "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460831 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685019460849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685019460849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685019460849 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460849 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019460867 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1685019460868 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1685019460875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.884 " "Worst-case setup slack is 13.884" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685019461015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685019461015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.884               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   13.884               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685019461015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019461015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685019461042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685019461042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.353               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685019461042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019461042 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019461045 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019461047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.793 " "Worst-case minimum pulse width slack is 0.793" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685019461048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685019461048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.793               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.793               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685019461048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.670               0.000 CLOCK_50  " "    9.670               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685019461048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.174               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   15.174               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685019461048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019461048 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685019461055 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685019461055 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685019461055 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685019461055 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 59.952 ns " "Worst Case Available Settling Time: 59.952 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685019461055 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685019461055 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019461055 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1685019461058 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019461092 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019464725 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685019465085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685019465085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685019465085 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019465085 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019465085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.088 " "Worst-case setup slack is 14.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685019465204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685019465204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.088               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   14.088               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685019465204 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019465204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.330 " "Worst-case hold slack is 0.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685019465238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685019465238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.330               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685019465238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019465238 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019465240 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019465243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.793 " "Worst-case minimum pulse width slack is 0.793" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685019465245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685019465245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.793               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.793               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685019465245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.673               0.000 CLOCK_50  " "    9.673               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685019465245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.119               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   15.119               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685019465245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019465245 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685019465252 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685019465252 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685019465252 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685019465252 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 59.919 ns " "Worst Case Available Settling Time: 59.919 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685019465252 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685019465252 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019465252 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1685019465256 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019465445 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019469152 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685019469542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685019469542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685019469542 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019469542 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019469542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 20.641 " "Worst-case setup slack is 20.641" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685019469592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685019469592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.641               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   20.641               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685019469592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019469592 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685019469619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685019469619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.180               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685019469619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019469619 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019469621 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019469624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.793 " "Worst-case minimum pulse width slack is 0.793" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685019469626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685019469626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.793               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.793               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685019469626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 CLOCK_50  " "    9.336               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685019469626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.422               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   15.422               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685019469626 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019469626 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685019469633 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685019469633 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685019469633 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685019469633 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 61.493 ns " "Worst Case Available Settling Time: 61.493 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685019469633 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685019469633 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019469633 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1685019469635 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685019469924 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685019469924 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685019469924 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019469924 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019469924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 21.798 " "Worst-case setup slack is 21.798" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685019469981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685019469981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.798               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   21.798               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685019469981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019469981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.172 " "Worst-case hold slack is 0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685019470007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685019470007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.172               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685019470007 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019470007 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019470010 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019470013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.793 " "Worst-case minimum pulse width slack is 0.793" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685019470015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685019470015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.793               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.793               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685019470015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 CLOCK_50  " "    9.286               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685019470015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.413               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   15.413               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685019470015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019470015 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685019470022 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685019470022 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685019470022 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685019470022 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 61.603 ns " "Worst Case Available Settling Time: 61.603 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685019470022 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685019470022 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019470022 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019471413 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019471414 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 56 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5286 " "Peak virtual memory: 5286 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685019471501 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 25 15:57:51 2023 " "Processing ended: Thu May 25 15:57:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685019471501 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685019471501 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685019471501 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019471501 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019472200 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 559 s " "Quartus Prime Full Compilation was successful. 0 errors, 559 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685019472201 ""}
