// Seed: 1265845200
module module_0 (
    output supply1 id_0,
    output uwire id_1,
    input wand id_2,
    id_6,
    input wor id_3,
    input supply0 id_4
);
  uwire id_7, id_8, id_9;
  assign id_7 = 1 && id_6;
  module_2 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_0,
      id_2,
      id_1,
      id_0
  );
  assign id_0 = -1 == id_4;
endmodule
module module_1 (
    output tri   id_0,
    output tri   id_1,
    input  uwire id_2
);
  always id_1 = -1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.type_12 = 0;
  always id_0 = ((-1));
  wire id_4;
endmodule
module module_2 (
    input uwire id_0,
    output wand id_1,
    input wire id_2,
    input tri1 id_3,
    input wor id_4,
    input supply0 id_5,
    input tri1 id_6,
    output tri id_7,
    output wand id_8,
    input uwire id_9,
    output wand id_10,
    output supply1 id_11
);
  wire id_13, id_14;
  assign module_0.id_4 = 0;
  uwire id_15 = id_2;
  assign id_10 = 1;
endmodule
