-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
-- Date        : Sun May 21 19:43:42 2023
-- Host        : LAPTOP-DJJCMLUK running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_uart_wrapper_0_0_sim_netlist.vhdl
-- Design      : design_1_uart_wrapper_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35ticsg324-1L
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_bram is
  port (
    rd_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    rd_addr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    data_in : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_bram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_bram is
  signal NLW_bram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_bram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_bram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_bram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_bram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_bram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_bram_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_bram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_bram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_bram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_bram_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_bram_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of bram_reg_0 : label is "p0_d4";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of bram_reg_0 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of bram_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of bram_reg_0 : label is 65536;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of bram_reg_0 : label is "inst/uart_fifo/fifo_module/bram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of bram_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of bram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of bram_reg_0 : label is 8191;
  attribute ram_offset : integer;
  attribute ram_offset of bram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of bram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of bram_reg_0 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of bram_reg_1 : label is "p0_d4";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of bram_reg_1 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of bram_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of bram_reg_1 : label is 65536;
  attribute RTL_RAM_NAME of bram_reg_1 : label is "inst/uart_fifo/fifo_module/bram";
  attribute RTL_RAM_TYPE of bram_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of bram_reg_1 : label is 0;
  attribute ram_addr_end of bram_reg_1 : label is 8191;
  attribute ram_offset of bram_reg_1 : label is 0;
  attribute ram_slice_begin of bram_reg_1 : label is 4;
  attribute ram_slice_end of bram_reg_1 : label is 7;
begin
bram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => \out\(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 2) => rd_addr(12 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_bram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_bram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => NLW_bram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => data_in(3 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000001111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_bram_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 4) => NLW_bram_reg_0_DOBDO_UNCONNECTED(31 downto 4),
      DOBDO(3 downto 0) => rd_data(3 downto 0),
      DOPADOP(3 downto 0) => NLW_bram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_bram_reg_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_bram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => '1',
      INJECTDBITERR => NLW_bram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_bram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_bram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_bram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
bram_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => \out\(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 2) => rd_addr(12 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_bram_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_bram_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => NLW_bram_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => data_in(7 downto 4),
      DIBDI(31 downto 0) => B"00000000000000000000000000001111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_bram_reg_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 4) => NLW_bram_reg_1_DOBDO_UNCONNECTED(31 downto 4),
      DOBDO(3 downto 0) => rd_data(7 downto 4),
      DOPADOP(3 downto 0) => NLW_bram_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_bram_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_bram_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => '1',
      INJECTDBITERR => NLW_bram_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_bram_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_bram_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_bram_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modn_counter is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \wr_ptr_del_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cnt_curr_reg[12]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_addr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \_carry\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 );
    bram_reg_1 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cnt_curr_reg[13]_0\ : in STD_LOGIC;
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modn_counter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modn_counter is
  signal bram_reg_0_i_3_n_0 : STD_LOGIC;
  signal bram_reg_0_i_3_n_1 : STD_LOGIC;
  signal bram_reg_0_i_3_n_2 : STD_LOGIC;
  signal bram_reg_0_i_3_n_3 : STD_LOGIC;
  signal bram_reg_0_i_4_n_0 : STD_LOGIC;
  signal bram_reg_0_i_4_n_1 : STD_LOGIC;
  signal bram_reg_0_i_4_n_2 : STD_LOGIC;
  signal bram_reg_0_i_4_n_3 : STD_LOGIC;
  signal bram_reg_0_i_5_n_0 : STD_LOGIC;
  signal bram_reg_0_i_5_n_1 : STD_LOGIC;
  signal bram_reg_0_i_5_n_2 : STD_LOGIC;
  signal bram_reg_0_i_5_n_3 : STD_LOGIC;
  signal bram_reg_0_i_6_n_0 : STD_LOGIC;
  signal \cnt_curr[0]_i_2__0_n_0\ : STD_LOGIC;
  signal cnt_curr_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \cnt_curr_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt_curr_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \cnt_curr_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \cnt_curr_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \cnt_curr_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \cnt_curr_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \cnt_curr_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \cnt_curr_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \cnt_curr_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \cnt_curr_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \cnt_curr_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \cnt_curr_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt_curr_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \cnt_curr_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \cnt_curr_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \cnt_curr_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \cnt_curr_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \cnt_curr_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \cnt_curr_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \cnt_curr_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt_curr_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \cnt_curr_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \cnt_curr_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \cnt_curr_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \cnt_curr_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \cnt_curr_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \cnt_curr_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_bram_reg_0_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_bram_reg_0_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cnt_curr_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cnt_curr_reg[12]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \cnt_curr_reg[0]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \cnt_curr_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \cnt_curr_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \cnt_curr_reg[8]_i_1__0\ : label is 11;
begin
  \out\(1 downto 0) <= \^out\(1 downto 0);
\_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => cnt_curr_reg(11),
      I1 => \_carry\(11),
      I2 => cnt_curr_reg(10),
      I3 => \_carry\(10),
      I4 => \_carry\(9),
      I5 => cnt_curr_reg(9),
      O => S(3)
    );
\_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => cnt_curr_reg(8),
      I1 => \_carry\(8),
      I2 => cnt_curr_reg(7),
      I3 => \_carry\(7),
      I4 => \_carry\(6),
      I5 => cnt_curr_reg(6),
      O => S(2)
    );
\_carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => cnt_curr_reg(5),
      I1 => \_carry\(5),
      I2 => cnt_curr_reg(4),
      I3 => \_carry\(4),
      I4 => \_carry\(3),
      I5 => cnt_curr_reg(3),
      O => S(1)
    );
\_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => cnt_curr_reg(2),
      I1 => \_carry\(2),
      I2 => cnt_curr_reg(1),
      I3 => \_carry\(1),
      I4 => \_carry\(0),
      I5 => cnt_curr_reg(0),
      O => S(0)
    );
bram_reg_0_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => bram_reg_0_i_3_n_0,
      CO(3 downto 0) => NLW_bram_reg_0_i_2_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_bram_reg_0_i_2_O_UNCONNECTED(3 downto 1),
      O(0) => rd_addr(12),
      S(3 downto 1) => B"000",
      S(0) => \^out\(0)
    );
bram_reg_0_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => bram_reg_0_i_4_n_0,
      CO(3) => bram_reg_0_i_3_n_0,
      CO(2) => bram_reg_0_i_3_n_1,
      CO(1) => bram_reg_0_i_3_n_2,
      CO(0) => bram_reg_0_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => rd_addr(11 downto 8),
      S(3 downto 0) => cnt_curr_reg(11 downto 8)
    );
bram_reg_0_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => bram_reg_0_i_5_n_0,
      CO(3) => bram_reg_0_i_4_n_0,
      CO(2) => bram_reg_0_i_4_n_1,
      CO(1) => bram_reg_0_i_4_n_2,
      CO(0) => bram_reg_0_i_4_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => rd_addr(7 downto 4),
      S(3 downto 0) => cnt_curr_reg(7 downto 4)
    );
bram_reg_0_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => bram_reg_0_i_5_n_0,
      CO(2) => bram_reg_0_i_5_n_1,
      CO(1) => bram_reg_0_i_5_n_2,
      CO(0) => bram_reg_0_i_5_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => cnt_curr_reg(0),
      O(3 downto 0) => rd_addr(3 downto 0),
      S(3 downto 1) => cnt_curr_reg(3 downto 1),
      S(0) => bram_reg_0_i_6_n_0
    );
bram_reg_0_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => cnt_curr_reg(0),
      I1 => bram_reg_1,
      I2 => CO(0),
      O => bram_reg_0_i_6_n_0
    );
\cnt_curr[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => bram_reg_1,
      I1 => CO(0),
      I2 => cnt_curr_reg(0),
      O => \cnt_curr[0]_i_2__0_n_0\
    );
\cnt_curr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cnt_curr_reg[0]_i_1__0_n_7\,
      Q => cnt_curr_reg(0),
      R => \cnt_curr_reg[13]_0\
    );
\cnt_curr_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cnt_curr_reg[0]_i_1__0_n_0\,
      CO(2) => \cnt_curr_reg[0]_i_1__0_n_1\,
      CO(1) => \cnt_curr_reg[0]_i_1__0_n_2\,
      CO(0) => \cnt_curr_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => cnt_curr_reg(0),
      O(3) => \cnt_curr_reg[0]_i_1__0_n_4\,
      O(2) => \cnt_curr_reg[0]_i_1__0_n_5\,
      O(1) => \cnt_curr_reg[0]_i_1__0_n_6\,
      O(0) => \cnt_curr_reg[0]_i_1__0_n_7\,
      S(3 downto 1) => cnt_curr_reg(3 downto 1),
      S(0) => \cnt_curr[0]_i_2__0_n_0\
    );
\cnt_curr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cnt_curr_reg[8]_i_1__0_n_5\,
      Q => cnt_curr_reg(10),
      R => \cnt_curr_reg[13]_0\
    );
\cnt_curr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cnt_curr_reg[8]_i_1__0_n_4\,
      Q => cnt_curr_reg(11),
      R => \cnt_curr_reg[13]_0\
    );
\cnt_curr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cnt_curr_reg[12]_i_1__0_n_7\,
      Q => \^out\(0),
      R => \cnt_curr_reg[13]_0\
    );
\cnt_curr_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_curr_reg[8]_i_1__0_n_0\,
      CO(3 downto 1) => \NLW_cnt_curr_reg[12]_i_1__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \cnt_curr_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_cnt_curr_reg[12]_i_1__0_O_UNCONNECTED\(3 downto 2),
      O(1) => \cnt_curr_reg[12]_i_1__0_n_6\,
      O(0) => \cnt_curr_reg[12]_i_1__0_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => \^out\(1 downto 0)
    );
\cnt_curr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cnt_curr_reg[12]_i_1__0_n_6\,
      Q => \^out\(1),
      R => \cnt_curr_reg[13]_0\
    );
\cnt_curr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cnt_curr_reg[0]_i_1__0_n_6\,
      Q => cnt_curr_reg(1),
      R => \cnt_curr_reg[13]_0\
    );
\cnt_curr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cnt_curr_reg[0]_i_1__0_n_5\,
      Q => cnt_curr_reg(2),
      R => \cnt_curr_reg[13]_0\
    );
\cnt_curr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cnt_curr_reg[0]_i_1__0_n_4\,
      Q => cnt_curr_reg(3),
      R => \cnt_curr_reg[13]_0\
    );
\cnt_curr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cnt_curr_reg[4]_i_1__0_n_7\,
      Q => cnt_curr_reg(4),
      R => \cnt_curr_reg[13]_0\
    );
\cnt_curr_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_curr_reg[0]_i_1__0_n_0\,
      CO(3) => \cnt_curr_reg[4]_i_1__0_n_0\,
      CO(2) => \cnt_curr_reg[4]_i_1__0_n_1\,
      CO(1) => \cnt_curr_reg[4]_i_1__0_n_2\,
      CO(0) => \cnt_curr_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_curr_reg[4]_i_1__0_n_4\,
      O(2) => \cnt_curr_reg[4]_i_1__0_n_5\,
      O(1) => \cnt_curr_reg[4]_i_1__0_n_6\,
      O(0) => \cnt_curr_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => cnt_curr_reg(7 downto 4)
    );
\cnt_curr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cnt_curr_reg[4]_i_1__0_n_6\,
      Q => cnt_curr_reg(5),
      R => \cnt_curr_reg[13]_0\
    );
\cnt_curr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cnt_curr_reg[4]_i_1__0_n_5\,
      Q => cnt_curr_reg(6),
      R => \cnt_curr_reg[13]_0\
    );
\cnt_curr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cnt_curr_reg[4]_i_1__0_n_4\,
      Q => cnt_curr_reg(7),
      R => \cnt_curr_reg[13]_0\
    );
\cnt_curr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cnt_curr_reg[8]_i_1__0_n_7\,
      Q => cnt_curr_reg(8),
      R => \cnt_curr_reg[13]_0\
    );
\cnt_curr_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_curr_reg[4]_i_1__0_n_0\,
      CO(3) => \cnt_curr_reg[8]_i_1__0_n_0\,
      CO(2) => \cnt_curr_reg[8]_i_1__0_n_1\,
      CO(1) => \cnt_curr_reg[8]_i_1__0_n_2\,
      CO(0) => \cnt_curr_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_curr_reg[8]_i_1__0_n_4\,
      O(2) => \cnt_curr_reg[8]_i_1__0_n_5\,
      O(1) => \cnt_curr_reg[8]_i_1__0_n_6\,
      O(0) => \cnt_curr_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => cnt_curr_reg(11 downto 8)
    );
\cnt_curr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cnt_curr_reg[8]_i_1__0_n_6\,
      Q => cnt_curr_reg(9),
      R => \cnt_curr_reg[13]_0\
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^out\(0),
      I1 => Q(12),
      I2 => \^out\(1),
      I3 => Q(13),
      O => \cnt_curr_reg[12]_0\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(11),
      I1 => cnt_curr_reg(11),
      I2 => Q(10),
      I3 => cnt_curr_reg(10),
      I4 => cnt_curr_reg(9),
      I5 => Q(9),
      O => \wr_ptr_del_reg[11]\(3)
    );
\i__carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(8),
      I1 => cnt_curr_reg(8),
      I2 => Q(7),
      I3 => cnt_curr_reg(7),
      I4 => cnt_curr_reg(6),
      I5 => Q(6),
      O => \wr_ptr_del_reg[11]\(2)
    );
\i__carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(5),
      I1 => cnt_curr_reg(5),
      I2 => Q(4),
      I3 => cnt_curr_reg(4),
      I4 => cnt_curr_reg(3),
      I5 => Q(3),
      O => \wr_ptr_del_reg[11]\(1)
    );
\i__carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(2),
      I1 => cnt_curr_reg(2),
      I2 => Q(1),
      I3 => cnt_curr_reg(1),
      I4 => cnt_curr_reg(0),
      I5 => Q(0),
      O => \wr_ptr_del_reg[11]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modn_counter_0 is
  port (
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clear : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_in_vld : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_n : in STD_LOGIC;
    \_carry__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modn_counter_0 : entity is "modn_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modn_counter_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modn_counter_0 is
  signal \^clear\ : STD_LOGIC;
  signal \cnt_curr[0]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_curr_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_curr_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \cnt_curr_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \cnt_curr_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \cnt_curr_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \cnt_curr_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \cnt_curr_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_curr_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \cnt_curr_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \cnt_curr_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_curr_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \cnt_curr_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_curr_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \cnt_curr_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \cnt_curr_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \cnt_curr_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \cnt_curr_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \cnt_curr_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_curr_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \cnt_curr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_curr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \cnt_curr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \cnt_curr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \cnt_curr_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \cnt_curr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \cnt_curr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_curr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \NLW_cnt_curr_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cnt_curr_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \cnt_curr_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cnt_curr_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cnt_curr_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cnt_curr_reg[8]_i_1\ : label is 11;
begin
  clear <= \^clear\;
  \out\(13 downto 0) <= \^out\(13 downto 0);
\_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => \^out\(12),
      I1 => \_carry__0\(0),
      I2 => \^out\(13),
      I3 => \_carry__0\(1),
      O => S(0)
    );
bram_reg_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => data_in_vld,
      I1 => CO(0),
      O => WEA(0)
    );
\cnt[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_n,
      O => \^clear\
    );
\cnt_curr[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => CO(0),
      I1 => data_in_vld,
      I2 => \^out\(0),
      O => \cnt_curr[0]_i_2_n_0\
    );
\cnt_curr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cnt_curr_reg[0]_i_1_n_7\,
      Q => \^out\(0),
      R => \^clear\
    );
\cnt_curr_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cnt_curr_reg[0]_i_1_n_0\,
      CO(2) => \cnt_curr_reg[0]_i_1_n_1\,
      CO(1) => \cnt_curr_reg[0]_i_1_n_2\,
      CO(0) => \cnt_curr_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^out\(0),
      O(3) => \cnt_curr_reg[0]_i_1_n_4\,
      O(2) => \cnt_curr_reg[0]_i_1_n_5\,
      O(1) => \cnt_curr_reg[0]_i_1_n_6\,
      O(0) => \cnt_curr_reg[0]_i_1_n_7\,
      S(3 downto 1) => \^out\(3 downto 1),
      S(0) => \cnt_curr[0]_i_2_n_0\
    );
\cnt_curr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cnt_curr_reg[8]_i_1_n_5\,
      Q => \^out\(10),
      R => \^clear\
    );
\cnt_curr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cnt_curr_reg[8]_i_1_n_4\,
      Q => \^out\(11),
      R => \^clear\
    );
\cnt_curr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cnt_curr_reg[12]_i_1_n_7\,
      Q => \^out\(12),
      R => \^clear\
    );
\cnt_curr_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_curr_reg[8]_i_1_n_0\,
      CO(3 downto 1) => \NLW_cnt_curr_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \cnt_curr_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_cnt_curr_reg[12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \cnt_curr_reg[12]_i_1_n_6\,
      O(0) => \cnt_curr_reg[12]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => \^out\(13 downto 12)
    );
\cnt_curr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cnt_curr_reg[12]_i_1_n_6\,
      Q => \^out\(13),
      R => \^clear\
    );
\cnt_curr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cnt_curr_reg[0]_i_1_n_6\,
      Q => \^out\(1),
      R => \^clear\
    );
\cnt_curr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cnt_curr_reg[0]_i_1_n_5\,
      Q => \^out\(2),
      R => \^clear\
    );
\cnt_curr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cnt_curr_reg[0]_i_1_n_4\,
      Q => \^out\(3),
      R => \^clear\
    );
\cnt_curr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cnt_curr_reg[4]_i_1_n_7\,
      Q => \^out\(4),
      R => \^clear\
    );
\cnt_curr_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_curr_reg[0]_i_1_n_0\,
      CO(3) => \cnt_curr_reg[4]_i_1_n_0\,
      CO(2) => \cnt_curr_reg[4]_i_1_n_1\,
      CO(1) => \cnt_curr_reg[4]_i_1_n_2\,
      CO(0) => \cnt_curr_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_curr_reg[4]_i_1_n_4\,
      O(2) => \cnt_curr_reg[4]_i_1_n_5\,
      O(1) => \cnt_curr_reg[4]_i_1_n_6\,
      O(0) => \cnt_curr_reg[4]_i_1_n_7\,
      S(3 downto 0) => \^out\(7 downto 4)
    );
\cnt_curr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cnt_curr_reg[4]_i_1_n_6\,
      Q => \^out\(5),
      R => \^clear\
    );
\cnt_curr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cnt_curr_reg[4]_i_1_n_5\,
      Q => \^out\(6),
      R => \^clear\
    );
\cnt_curr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cnt_curr_reg[4]_i_1_n_4\,
      Q => \^out\(7),
      R => \^clear\
    );
\cnt_curr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cnt_curr_reg[8]_i_1_n_7\,
      Q => \^out\(8),
      R => \^clear\
    );
\cnt_curr_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_curr_reg[4]_i_1_n_0\,
      CO(3) => \cnt_curr_reg[8]_i_1_n_0\,
      CO(2) => \cnt_curr_reg[8]_i_1_n_1\,
      CO(1) => \cnt_curr_reg[8]_i_1_n_2\,
      CO(0) => \cnt_curr_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_curr_reg[8]_i_1_n_4\,
      O(2) => \cnt_curr_reg[8]_i_1_n_5\,
      O(1) => \cnt_curr_reg[8]_i_1_n_6\,
      O(0) => \cnt_curr_reg[8]_i_1_n_7\,
      S(3 downto 0) => \^out\(11 downto 8)
    );
\cnt_curr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cnt_curr_reg[8]_i_1_n_6\,
      Q => \^out\(9),
      R => \^clear\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_uart_transmitter is
  port (
    state_reg_0 : out STD_LOGIC;
    uart_tx : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_data : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_uart_transmitter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_uart_transmitter is
  signal bits0 : STD_LOGIC;
  signal \bits[3]_i_1_n_0\ : STD_LOGIC;
  signal bits_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal cnt : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \cnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[7]_i_3_n_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sel0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal state_i_1_n_0 : STD_LOGIC;
  signal \^state_reg_0\ : STD_LOGIC;
  signal \temp[9]_i_1_n_0\ : STD_LOGIC;
  signal \temp_reg_n_0_[0]\ : STD_LOGIC;
  signal \temp_reg_n_0_[1]\ : STD_LOGIC;
  signal \temp_reg_n_0_[2]\ : STD_LOGIC;
  signal \temp_reg_n_0_[3]\ : STD_LOGIC;
  signal \temp_reg_n_0_[4]\ : STD_LOGIC;
  signal \temp_reg_n_0_[5]\ : STD_LOGIC;
  signal \temp_reg_n_0_[6]\ : STD_LOGIC;
  signal \temp_reg_n_0_[7]\ : STD_LOGIC;
  signal \temp_reg_n_0_[8]\ : STD_LOGIC;
  signal \temp_reg_n_0_[9]\ : STD_LOGIC;
  signal \^uart_tx\ : STD_LOGIC;
  signal uart_tx_i_1_n_0 : STD_LOGIC;
  signal uart_tx_i_2_n_0 : STD_LOGIC;
  signal uart_tx_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bits[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \bits[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \bits[3]_i_3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \cnt[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \cnt[2]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \cnt[3]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \cnt[6]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \temp[0]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \temp[7]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \temp[8]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \temp[9]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of uart_tx_i_3 : label is "soft_lutpair1";
begin
  state_reg_0 <= \^state_reg_0\;
  uart_tx <= \^uart_tx\;
\bits[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bits_reg(0),
      O => \p_0_in__0\(0)
    );
\bits[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bits_reg(0),
      I1 => bits_reg(1),
      O => \p_0_in__0\(1)
    );
\bits[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => bits_reg(0),
      I1 => bits_reg(1),
      I2 => bits_reg(2),
      O => \p_0_in__0\(2)
    );
\bits[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => uart_tx_i_3_n_0,
      I1 => \^state_reg_0\,
      I2 => uart_tx_i_2_n_0,
      I3 => rst_n,
      O => \bits[3]_i_1_n_0\
    );
\bits[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^state_reg_0\,
      I1 => uart_tx_i_2_n_0,
      O => bits0
    );
\bits[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => bits_reg(0),
      I1 => bits_reg(1),
      I2 => bits_reg(2),
      I3 => bits_reg(3),
      O => \p_0_in__0\(3)
    );
\bits_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => bits0,
      D => \p_0_in__0\(0),
      Q => bits_reg(0),
      R => \bits[3]_i_1_n_0\
    );
\bits_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => bits0,
      D => \p_0_in__0\(1),
      Q => bits_reg(1),
      R => \bits[3]_i_1_n_0\
    );
\bits_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => bits0,
      D => \p_0_in__0\(2),
      Q => bits_reg(2),
      R => \bits[3]_i_1_n_0\
    );
\bits_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => bits0,
      D => \p_0_in__0\(3),
      Q => bits_reg(3),
      R => \bits[3]_i_1_n_0\
    );
\cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFEFF"
    )
        port map (
      I0 => \cnt[7]_i_3_n_0\,
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(7),
      I4 => sel0(5),
      I5 => sel0(0),
      O => cnt(0)
    );
\cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => uart_tx_i_2_n_0,
      I1 => sel0(1),
      I2 => sel0(0),
      O => cnt(1)
    );
\cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => uart_tx_i_2_n_0,
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      O => cnt(2)
    );
\cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => uart_tx_i_2_n_0,
      I1 => sel0(3),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => sel0(2),
      O => cnt(3)
    );
\cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => uart_tx_i_2_n_0,
      I1 => sel0(4),
      I2 => sel0(2),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => sel0(3),
      O => cnt(4)
    );
\cnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => uart_tx_i_2_n_0,
      I1 => sel0(5),
      I2 => \cnt[6]_i_2_n_0\,
      I3 => sel0(4),
      I4 => sel0(3),
      O => cnt(5)
    );
\cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => uart_tx_i_2_n_0,
      I1 => sel0(6),
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => sel0(5),
      I5 => \cnt[6]_i_2_n_0\,
      O => cnt(6)
    );
\cnt[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => sel0(2),
      O => \cnt[6]_i_2_n_0\
    );
\cnt[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAAAAAAAAA8"
    )
        port map (
      I0 => sel0(7),
      I1 => \cnt[7]_i_3_n_0\,
      I2 => sel0(5),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => cnt(7)
    );
\cnt[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(3),
      I2 => sel0(6),
      O => \cnt[7]_i_3_n_0\
    );
\cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^state_reg_0\,
      D => cnt(0),
      Q => sel0(0),
      R => p_0_in
    );
\cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^state_reg_0\,
      D => cnt(1),
      Q => sel0(1),
      R => p_0_in
    );
\cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^state_reg_0\,
      D => cnt(2),
      Q => sel0(2),
      R => p_0_in
    );
\cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^state_reg_0\,
      D => cnt(3),
      Q => sel0(3),
      R => p_0_in
    );
\cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^state_reg_0\,
      D => cnt(4),
      Q => sel0(4),
      R => p_0_in
    );
\cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^state_reg_0\,
      D => cnt(5),
      Q => sel0(5),
      R => p_0_in
    );
\cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^state_reg_0\,
      D => cnt(6),
      Q => sel0(6),
      R => p_0_in
    );
\cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^state_reg_0\,
      D => cnt(7),
      Q => sel0(7),
      R => p_0_in
    );
state_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => uart_tx_i_3_n_0,
      I1 => uart_tx_i_2_n_0,
      I2 => \^state_reg_0\,
      I3 => CO(0),
      O => state_i_1_n_0
    );
state_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => state_i_1_n_0,
      Q => \^state_reg_0\,
      R => p_0_in
    );
\temp[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^state_reg_0\,
      I1 => rst_n,
      I2 => \temp_reg_n_0_[1]\,
      O => p_1_in(0)
    );
\temp[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \temp_reg_n_0_[2]\,
      I1 => rd_data(0),
      I2 => rst_n,
      I3 => \^state_reg_0\,
      O => p_1_in(1)
    );
\temp[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \temp_reg_n_0_[3]\,
      I1 => rd_data(1),
      I2 => rst_n,
      I3 => \^state_reg_0\,
      O => p_1_in(2)
    );
\temp[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \temp_reg_n_0_[4]\,
      I1 => rd_data(2),
      I2 => rst_n,
      I3 => \^state_reg_0\,
      O => p_1_in(3)
    );
\temp[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \temp_reg_n_0_[5]\,
      I1 => rd_data(3),
      I2 => rst_n,
      I3 => \^state_reg_0\,
      O => p_1_in(4)
    );
\temp[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \temp_reg_n_0_[6]\,
      I1 => rd_data(4),
      I2 => rst_n,
      I3 => \^state_reg_0\,
      O => p_1_in(5)
    );
\temp[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \temp_reg_n_0_[7]\,
      I1 => rd_data(5),
      I2 => rst_n,
      I3 => \^state_reg_0\,
      O => p_1_in(6)
    );
\temp[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \temp_reg_n_0_[8]\,
      I1 => rd_data(6),
      I2 => rst_n,
      I3 => \^state_reg_0\,
      O => p_1_in(7)
    );
\temp[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \temp_reg_n_0_[9]\,
      I1 => rd_data(7),
      I2 => rst_n,
      I3 => \^state_reg_0\,
      O => p_1_in(8)
    );
\temp[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55DDF5DD"
    )
        port map (
      I0 => rst_n,
      I1 => CO(0),
      I2 => uart_tx_i_3_n_0,
      I3 => \^state_reg_0\,
      I4 => uart_tx_i_2_n_0,
      O => \temp[9]_i_1_n_0\
    );
\temp[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rst_n,
      I1 => \^state_reg_0\,
      O => p_1_in(9)
    );
\temp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp[9]_i_1_n_0\,
      D => p_1_in(0),
      Q => \temp_reg_n_0_[0]\,
      R => '0'
    );
\temp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp[9]_i_1_n_0\,
      D => p_1_in(1),
      Q => \temp_reg_n_0_[1]\,
      R => '0'
    );
\temp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp[9]_i_1_n_0\,
      D => p_1_in(2),
      Q => \temp_reg_n_0_[2]\,
      R => '0'
    );
\temp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp[9]_i_1_n_0\,
      D => p_1_in(3),
      Q => \temp_reg_n_0_[3]\,
      R => '0'
    );
\temp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp[9]_i_1_n_0\,
      D => p_1_in(4),
      Q => \temp_reg_n_0_[4]\,
      R => '0'
    );
\temp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp[9]_i_1_n_0\,
      D => p_1_in(5),
      Q => \temp_reg_n_0_[5]\,
      R => '0'
    );
\temp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp[9]_i_1_n_0\,
      D => p_1_in(6),
      Q => \temp_reg_n_0_[6]\,
      R => '0'
    );
\temp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp[9]_i_1_n_0\,
      D => p_1_in(7),
      Q => \temp_reg_n_0_[7]\,
      R => '0'
    );
\temp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp[9]_i_1_n_0\,
      D => p_1_in(8),
      Q => \temp_reg_n_0_[8]\,
      R => '0'
    );
\temp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp[9]_i_1_n_0\,
      D => p_1_in(9),
      Q => \temp_reg_n_0_[9]\,
      R => '0'
    );
uart_tx_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDF0F0DDFFF0F0"
    )
        port map (
      I0 => \^state_reg_0\,
      I1 => \temp_reg_n_0_[0]\,
      I2 => \^uart_tx\,
      I3 => uart_tx_i_2_n_0,
      I4 => rst_n,
      I5 => uart_tx_i_3_n_0,
      O => uart_tx_i_1_n_0
    );
uart_tx_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \cnt[7]_i_3_n_0\,
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(7),
      I4 => sel0(5),
      I5 => sel0(0),
      O => uart_tx_i_2_n_0
    );
uart_tx_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => bits_reg(0),
      I1 => bits_reg(1),
      I2 => bits_reg(2),
      I3 => bits_reg(3),
      O => uart_tx_i_3_n_0
    );
uart_tx_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => uart_tx_i_1_n_0,
      Q => \^uart_tx\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    rd_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    data_in_vld : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    bram_reg_1 : in STD_LOGIC;
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \_carry__0_n_3\ : STD_LOGIC;
  signal \_carry_n_0\ : STD_LOGIC;
  signal \_carry_n_1\ : STD_LOGIC;
  signal \_carry_n_2\ : STD_LOGIC;
  signal \_carry_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal cnt_curr_reg : STD_LOGIC_VECTOR ( 13 downto 12 );
  signal cnt_curr_reg_0 : STD_LOGIC_VECTOR ( 13 to 13 );
  signal \^p_0_in\ : STD_LOGIC;
  signal rd_ptr_calc_n_0 : STD_LOGIC;
  signal rd_ptr_calc_n_1 : STD_LOGIC;
  signal rd_ptr_calc_n_10 : STD_LOGIC;
  signal rd_ptr_calc_n_2 : STD_LOGIC;
  signal rd_ptr_calc_n_3 : STD_LOGIC;
  signal rd_ptr_calc_n_6 : STD_LOGIC;
  signal rd_ptr_calc_n_7 : STD_LOGIC;
  signal rd_ptr_calc_n_8 : STD_LOGIC;
  signal rd_ptr_calc_n_9 : STD_LOGIC;
  signal rd_ptr_cmb : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal wr_en : STD_LOGIC;
  signal wr_ptr_calc_n_2 : STD_LOGIC;
  signal wr_ptr_del : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal wr_ptr_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \NLW__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  CO(0) <= \^co\(0);
  p_0_in <= \^p_0_in\;
\_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_carry_n_0\,
      CO(2) => \_carry_n_1\,
      CO(1) => \_carry_n_2\,
      CO(0) => \_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => rd_ptr_calc_n_0,
      S(2) => rd_ptr_calc_n_1,
      S(1) => rd_ptr_calc_n_2,
      S(0) => rd_ptr_calc_n_3
    );
\_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry_n_0\,
      CO(3 downto 1) => \NLW__carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \NLW__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => wr_ptr_calc_n_2
    );
\_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__0/i__carry_n_0\,
      CO(2) => \_inferred__0/i__carry_n_1\,
      CO(1) => \_inferred__0/i__carry_n_2\,
      CO(0) => \_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW__inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => rd_ptr_calc_n_6,
      S(2) => rd_ptr_calc_n_7,
      S(1) => rd_ptr_calc_n_8,
      S(0) => rd_ptr_calc_n_9
    );
\_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry_n_0\,
      CO(3 downto 1) => \NLW__inferred__0/i__carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^co\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \NLW__inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => rd_ptr_calc_n_10
    );
fifo_module: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_bram
     port map (
      WEA(0) => wr_en,
      clk => clk,
      data_in(7 downto 0) => data_in(7 downto 0),
      \out\(12 downto 0) => wr_ptr_reg(12 downto 0),
      rd_addr(12 downto 0) => rd_ptr_cmb(12 downto 0),
      rd_data(7 downto 0) => rd_data(7 downto 0)
    );
rd_ptr_calc: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modn_counter
     port map (
      CO(0) => \^co\(0),
      Q(13 downto 0) => wr_ptr_del(13 downto 0),
      S(3) => rd_ptr_calc_n_0,
      S(2) => rd_ptr_calc_n_1,
      S(1) => rd_ptr_calc_n_2,
      S(0) => rd_ptr_calc_n_3,
      \_carry\(11 downto 0) => wr_ptr_reg(11 downto 0),
      bram_reg_1 => bram_reg_1,
      clk => clk,
      \cnt_curr_reg[12]_0\(0) => rd_ptr_calc_n_10,
      \cnt_curr_reg[13]_0\ => \^p_0_in\,
      \out\(1 downto 0) => cnt_curr_reg(13 downto 12),
      rd_addr(12 downto 0) => rd_ptr_cmb(12 downto 0),
      \wr_ptr_del_reg[11]\(3) => rd_ptr_calc_n_6,
      \wr_ptr_del_reg[11]\(2) => rd_ptr_calc_n_7,
      \wr_ptr_del_reg[11]\(1) => rd_ptr_calc_n_8,
      \wr_ptr_del_reg[11]\(0) => rd_ptr_calc_n_9
    );
wr_ptr_calc: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modn_counter_0
     port map (
      CO(0) => \_carry__0_n_3\,
      S(0) => wr_ptr_calc_n_2,
      WEA(0) => wr_en,
      \_carry__0\(1 downto 0) => cnt_curr_reg(13 downto 12),
      clear => \^p_0_in\,
      clk => clk,
      data_in_vld => data_in_vld,
      \out\(13) => cnt_curr_reg_0(13),
      \out\(12 downto 0) => wr_ptr_reg(12 downto 0),
      rst_n => rst_n
    );
\wr_ptr_del_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => wr_ptr_reg(0),
      Q => wr_ptr_del(0),
      R => '0'
    );
\wr_ptr_del_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => wr_ptr_reg(10),
      Q => wr_ptr_del(10),
      R => '0'
    );
\wr_ptr_del_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => wr_ptr_reg(11),
      Q => wr_ptr_del(11),
      R => '0'
    );
\wr_ptr_del_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => wr_ptr_reg(12),
      Q => wr_ptr_del(12),
      R => '0'
    );
\wr_ptr_del_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cnt_curr_reg_0(13),
      Q => wr_ptr_del(13),
      R => '0'
    );
\wr_ptr_del_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => wr_ptr_reg(1),
      Q => wr_ptr_del(1),
      R => '0'
    );
\wr_ptr_del_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => wr_ptr_reg(2),
      Q => wr_ptr_del(2),
      R => '0'
    );
\wr_ptr_del_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => wr_ptr_reg(3),
      Q => wr_ptr_del(3),
      R => '0'
    );
\wr_ptr_del_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => wr_ptr_reg(4),
      Q => wr_ptr_del(4),
      R => '0'
    );
\wr_ptr_del_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => wr_ptr_reg(5),
      Q => wr_ptr_del(5),
      R => '0'
    );
\wr_ptr_del_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => wr_ptr_reg(6),
      Q => wr_ptr_del(6),
      R => '0'
    );
\wr_ptr_del_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => wr_ptr_reg(7),
      Q => wr_ptr_del(7),
      R => '0'
    );
\wr_ptr_del_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => wr_ptr_reg(8),
      Q => wr_ptr_del(8),
      R => '0'
    );
\wr_ptr_del_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => wr_ptr_reg(9),
      Q => wr_ptr_del(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_uart_wrapper is
  port (
    uart_tx : out STD_LOGIC;
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    data_in_vld : in STD_LOGIC;
    rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_uart_wrapper;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_uart_wrapper is
  signal p_0_in : STD_LOGIC;
  signal rd_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_data_vld : STD_LOGIC;
  signal uart_n_0 : STD_LOGIC;
begin
uart: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_uart_transmitter
     port map (
      CO(0) => rd_data_vld,
      clk => clk,
      p_0_in => p_0_in,
      rd_data(7 downto 0) => rd_data(7 downto 0),
      rst_n => rst_n,
      state_reg_0 => uart_n_0,
      uart_tx => uart_tx
    );
uart_fifo: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo
     port map (
      CO(0) => rd_data_vld,
      bram_reg_1 => uart_n_0,
      clk => clk,
      data_in(7 downto 0) => data_in(7 downto 0),
      data_in_vld => data_in_vld,
      p_0_in => p_0_in,
      rd_data(7 downto 0) => rd_data(7 downto 0),
      rst_n => rst_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clk : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    data_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    data_in_vld : in STD_LOGIC;
    uart_tx : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_uart_wrapper_0_0,uart_wrapper,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "uart_wrapper,Vivado 2020.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, FREQ_HZ 25000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rst_n : signal is "xilinx.com:signal:reset:1.0 rst_n RST";
  attribute X_INTERFACE_PARAMETER of rst_n : signal is "XIL_INTERFACENAME rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_uart_wrapper
     port map (
      clk => clk,
      data_in(7 downto 0) => data_in(7 downto 0),
      data_in_vld => data_in_vld,
      rst_n => rst_n,
      uart_tx => uart_tx
    );
end STRUCTURE;
