#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x15670aca0 .scope module, "tb_regfile" "tb_regfile" 2 4;
 .timescale -9 -9;
v0x15671b960_0 .var "clk", 0 0;
v0x15671ba20_0 .var "rd", 1 0;
v0x15671bab0_0 .var "rd_data", 31 0;
v0x15671bb60_0 .var "rs1", 1 0;
v0x15671bc10_0 .net "rs1_data", 31 0, v0x15671b380_0;  1 drivers
v0x15671bce0_0 .var "rs2", 1 0;
v0x15671bd90_0 .net "rs2_data", 31 0, v0x15671b520_0;  1 drivers
v0x15671be40_0 .var "we", 0 0;
S_0x15670ae10 .scope module, "u_regfile" "regfile" 2 16, 3 1 0, S_0x15670aca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 2 "rs1";
    .port_info 3 /INPUT 2 "rs2";
    .port_info 4 /INPUT 2 "rd";
    .port_info 5 /INPUT 32 "rd_data";
    .port_info 6 /OUTPUT 32 "rs1_data";
    .port_info 7 /OUTPUT 32 "rs2_data";
v0x15670b150_0 .net "clk", 0 0, v0x15671b960_0;  1 drivers
v0x15671b160_0 .net "rd", 1 0, v0x15671ba20_0;  1 drivers
v0x15671b210_0 .net "rd_data", 31 0, v0x15671bab0_0;  1 drivers
v0x15671b2d0_0 .net "rs1", 1 0, v0x15671bb60_0;  1 drivers
v0x15671b380_0 .var "rs1_data", 31 0;
v0x15671b470_0 .net "rs2", 1 0, v0x15671bce0_0;  1 drivers
v0x15671b520_0 .var "rs2_data", 31 0;
v0x15671b5d0_0 .net "we", 0 0, v0x15671be40_0;  1 drivers
v0x15671b670_0 .var "x1", 31 0;
v0x15671b780_0 .var "x2", 31 0;
v0x15671b830_0 .var "x3", 31 0;
E_0x15670b090 .event anyedge, v0x15671b470_0, v0x15671b670_0, v0x15671b780_0, v0x15671b830_0;
E_0x15670b0d0 .event anyedge, v0x15671b2d0_0, v0x15671b670_0, v0x15671b780_0, v0x15671b830_0;
E_0x15670b110 .event posedge, v0x15670b150_0;
    .scope S_0x15670ae10;
T_0 ;
    %wait E_0x15670b110;
    %load/vec4 v0x15671b5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x15671b160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x15671b210_0;
    %assign/vec4 v0x15671b670_0, 0;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x15671b210_0;
    %assign/vec4 v0x15671b780_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x15671b210_0;
    %assign/vec4 v0x15671b830_0, 0;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x15670ae10;
T_1 ;
    %wait E_0x15670b0d0;
    %load/vec4 v0x15671b2d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15671b380_0, 0, 32;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x15671b670_0;
    %store/vec4 v0x15671b380_0, 0, 32;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x15671b780_0;
    %store/vec4 v0x15671b380_0, 0, 32;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x15671b830_0;
    %store/vec4 v0x15671b380_0, 0, 32;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x15670ae10;
T_2 ;
    %wait E_0x15670b090;
    %load/vec4 v0x15671b470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15671b520_0, 0, 32;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x15671b670_0;
    %store/vec4 v0x15671b520_0, 0, 32;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x15671b780_0;
    %store/vec4 v0x15671b520_0, 0, 32;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x15671b830_0;
    %store/vec4 v0x15671b520_0, 0, 32;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x15670aca0;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x15671b960_0;
    %inv;
    %store/vec4 v0x15671b960_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x15670aca0;
T_4 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15671b960_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15671be40_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x15671ba20_0, 0, 2;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x15671bab0_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15671be40_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x15671bb60_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15671bce0_0, 0, 2;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15671be40_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x15671ba20_0, 0, 2;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x15671bab0_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15671be40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15671bb60_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x15671bce0_0, 0, 2;
    %delay 5, 0;
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x15670aca0;
T_5 ;
    %vpi_call 2 54 "$dumpfile", "tb_regfile.vcd" {0 0 0};
    %vpi_call 2 55 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x15670aca0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_regfile.v";
    "./regfile.v";
