Loading plugins phase: Elapsed time ==> 2s.039ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\weiro\OneDrive - Monash University\Monash\Y4_S1\ECE4191\ece4191\ece4191\DC_Motor_1\Design01.cydsn\Design01.cyprj -d CY8C5888LTI-LP097 -s C:\Users\weiro\OneDrive - Monash University\Monash\Y4_S1\ECE4191\ece4191\ece4191\DC_Motor_1\Design01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 8s.366ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.078ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\weiro\OneDrive - Monash University\Monash\Y4_S1\ECE4191\ece4191\ece4191\DC_Motor_1\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\weiro\OneDrive - Monash University\Monash\Y4_S1\ECE4191\ece4191\ece4191\DC_Motor_1\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\weiro\OneDrive - Monash University\Monash\Y4_S1\ECE4191\ece4191\ece4191\DC_Motor_1\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Sep 06 14:20:05 2023


======================================================================
Compiling:  Design01.v
Program  :   vpp
Options  :    -yv2 -q10 Design01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Sep 06 14:20:05 2023

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\weiro\OneDrive - Monash University\Monash\Y4_S1\ECE4191\ece4191\ece4191\DC_Motor_1\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Sep 06 14:20:06 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\weiro\OneDrive - Monash University\Monash\Y4_S1\ECE4191\ece4191\ece4191\DC_Motor_1\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\weiro\OneDrive - Monash University\Monash\Y4_S1\ECE4191\ece4191\ece4191\DC_Motor_1\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\weiro\OneDrive - Monash University\Monash\Y4_S1\ECE4191\ece4191\ece4191\DC_Motor_1\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Sep 06 14:20:08 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\weiro\OneDrive - Monash University\Monash\Y4_S1\ECE4191\ece4191\ece4191\DC_Motor_1\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\weiro\OneDrive - Monash University\Monash\Y4_S1\ECE4191\ece4191\ece4191\DC_Motor_1\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_21
	Net_29
	\PWM_Master:Net_114\
	\QuadDec_1:Net_1129\
	\QuadDec_1:Cnt16:Net_82\
	\QuadDec_1:Cnt16:Net_95\
	\QuadDec_1:Cnt16:Net_91\
	\QuadDec_1:Cnt16:Net_102\
	\QuadDec_1:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_1:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_1:Cnt16:CounterUDB:ctrl_cmod_0\
	\UART_1:BUART:reset_sr\
	Net_51
	Net_46
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_42
	\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_5:lt\
	\UART_1:BUART:sRX:MODULE_5:eq\
	\UART_1:BUART:sRX:MODULE_5:gt\
	\UART_1:BUART:sRX:MODULE_5:gte\
	\UART_1:BUART:sRX:MODULE_5:lte\
	\QuadDec_2:Net_1129\
	\QuadDec_2:Cnt16:Net_82\
	\QuadDec_2:Cnt16:Net_95\
	\QuadDec_2:Cnt16:Net_91\
	\QuadDec_2:Cnt16:Net_102\
	\QuadDec_2:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_2:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_2:Cnt16:CounterUDB:ctrl_cmod_0\
	Net_135
	Net_143
	\PWM_Slave:Net_114\
	\Timer_1:Net_260\
	Net_219
	\Timer_1:TimerUDB:ctrl_ten\
	\Timer_1:TimerUDB:ctrl_cmode_0\
	\Timer_1:TimerUDB:ctrl_tmode_1\
	\Timer_1:TimerUDB:ctrl_tmode_0\
	\Timer_1:TimerUDB:ctrl_ic_1\
	\Timer_1:TimerUDB:ctrl_ic_0\
	Net_155
	\Timer_1:TimerUDB:zeros_3\
	\Timer_1:Net_102\
	\Timer_1:Net_266\
	\Timer_2:Net_260\
	Net_251
	\Timer_2:Net_53\
	\Timer_2:TimerUDB:ctrl_ten\
	\Timer_2:TimerUDB:ctrl_tmode_1\
	\Timer_2:TimerUDB:ctrl_tmode_0\
	Net_250
	\Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:albi_1\
	\Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:agbi_1\
	\Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:lt_0\
	\Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:gt_0\
	\Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:lt_1\
	\Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:gt_1\
	\Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:lti_0\
	\Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:gti_0\
	\Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:albi_0\
	\Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:agbi_0\
	\Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xneq\
	\Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xlt\
	\Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xlte\
	\Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xgt\
	\Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xgte\
	\Timer_2:TimerUDB:sIntCapCount:MODULE_6:lt\
	\Timer_2:TimerUDB:sIntCapCount:MODULE_6:gt\
	\Timer_2:TimerUDB:sIntCapCount:MODULE_6:gte\
	\Timer_2:TimerUDB:sIntCapCount:MODULE_6:lte\
	\Timer_2:TimerUDB:sIntCapCount:MODULE_6:neq\
	\Timer_2:TimerUDB:sIntCapCount:MODULE_7:g2:a0:b_1\
	\Timer_2:TimerUDB:sIntCapCount:MODULE_7:g2:a0:b_0\
	\Timer_2:TimerUDB:zeros_3\
	\Timer_2:TimerUDB:zeros_2\
	\Timer_2:Net_102\
	\Timer_2:Net_266\
	\Timer_3:Net_260\
	Net_260
	\Timer_3:Net_53\
	\Timer_3:TimerUDB:ctrl_ten\
	\Timer_3:TimerUDB:ctrl_tmode_1\
	\Timer_3:TimerUDB:ctrl_tmode_0\
	Net_256
	\Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:albi_1\
	\Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:agbi_1\
	\Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:lt_0\
	\Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:gt_0\
	\Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:lt_1\
	\Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:gt_1\
	\Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:lti_0\
	\Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:gti_0\
	\Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:albi_0\
	\Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:agbi_0\
	\Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xneq\
	\Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xlt\
	\Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xlte\
	\Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xgt\
	\Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xgte\
	\Timer_3:TimerUDB:sIntCapCount:MODULE_8:lt\
	\Timer_3:TimerUDB:sIntCapCount:MODULE_8:gt\
	\Timer_3:TimerUDB:sIntCapCount:MODULE_8:gte\
	\Timer_3:TimerUDB:sIntCapCount:MODULE_8:lte\
	\Timer_3:TimerUDB:sIntCapCount:MODULE_8:neq\
	\Timer_3:TimerUDB:sIntCapCount:MODULE_9:g2:a0:b_1\
	\Timer_3:TimerUDB:sIntCapCount:MODULE_9:g2:a0:b_0\
	\Timer_3:TimerUDB:zeros_3\
	\Timer_3:TimerUDB:zeros_2\
	\Timer_3:Net_102\
	\Timer_3:Net_266\
	\Timer_4:Net_260\
	Net_269
	\Timer_4:Net_53\
	\Timer_4:TimerUDB:ctrl_ten\
	\Timer_4:TimerUDB:ctrl_tmode_1\
	\Timer_4:TimerUDB:ctrl_tmode_0\
	Net_265
	\Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:albi_1\
	\Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:agbi_1\
	\Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:lt_0\
	\Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:gt_0\
	\Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:lt_1\
	\Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:gt_1\
	\Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:lti_0\
	\Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:gti_0\
	\Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:albi_0\
	\Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:agbi_0\
	\Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xneq\
	\Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xlt\
	\Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xlte\
	\Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xgt\
	\Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xgte\
	\Timer_4:TimerUDB:sIntCapCount:MODULE_10:lt\
	\Timer_4:TimerUDB:sIntCapCount:MODULE_10:gt\
	\Timer_4:TimerUDB:sIntCapCount:MODULE_10:gte\
	\Timer_4:TimerUDB:sIntCapCount:MODULE_10:lte\
	\Timer_4:TimerUDB:sIntCapCount:MODULE_10:neq\
	\Timer_4:TimerUDB:sIntCapCount:MODULE_11:g2:a0:b_1\
	\Timer_4:TimerUDB:sIntCapCount:MODULE_11:g2:a0:b_0\
	\Timer_4:TimerUDB:zeros_3\
	\Timer_4:TimerUDB:zeros_2\
	\Timer_4:Net_102\
	\Timer_4:Net_266\
	\Timer_5:Net_260\
	Net_278
	\Timer_5:Net_53\
	\Timer_5:TimerUDB:ctrl_ten\
	\Timer_5:TimerUDB:ctrl_tmode_1\
	\Timer_5:TimerUDB:ctrl_tmode_0\
	Net_274
	\Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:albi_1\
	\Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:agbi_1\
	\Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:lt_0\
	\Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:gt_0\
	\Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:lt_1\
	\Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:gt_1\
	\Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:lti_0\
	\Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:gti_0\
	\Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:albi_0\
	\Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:agbi_0\
	\Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:xneq\
	\Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:xlt\
	\Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:xlte\
	\Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:xgt\
	\Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:xgte\
	\Timer_5:TimerUDB:sIntCapCount:MODULE_12:lt\
	\Timer_5:TimerUDB:sIntCapCount:MODULE_12:gt\
	\Timer_5:TimerUDB:sIntCapCount:MODULE_12:gte\
	\Timer_5:TimerUDB:sIntCapCount:MODULE_12:lte\
	\Timer_5:TimerUDB:sIntCapCount:MODULE_12:neq\
	\Timer_5:TimerUDB:sIntCapCount:MODULE_13:g2:a0:b_1\
	\Timer_5:TimerUDB:sIntCapCount:MODULE_13:g2:a0:b_0\
	\Timer_5:TimerUDB:zeros_3\
	\Timer_5:TimerUDB:zeros_2\
	\Timer_5:Net_102\
	\Timer_5:Net_266\
	\PWM_ColorSensor:PWMUDB:km_run\
	\PWM_ColorSensor:PWMUDB:ctrl_cmpmode2_2\
	\PWM_ColorSensor:PWMUDB:ctrl_cmpmode2_1\
	\PWM_ColorSensor:PWMUDB:ctrl_cmpmode2_0\
	\PWM_ColorSensor:PWMUDB:ctrl_cmpmode1_2\
	\PWM_ColorSensor:PWMUDB:ctrl_cmpmode1_1\
	\PWM_ColorSensor:PWMUDB:ctrl_cmpmode1_0\
	\PWM_ColorSensor:PWMUDB:capt_rising\
	\PWM_ColorSensor:PWMUDB:capt_falling\
	\PWM_ColorSensor:PWMUDB:trig_rise\
	\PWM_ColorSensor:PWMUDB:trig_fall\
	\PWM_ColorSensor:PWMUDB:sc_kill\
	\PWM_ColorSensor:PWMUDB:min_kill\
	\PWM_ColorSensor:PWMUDB:km_tc\
	\PWM_ColorSensor:PWMUDB:db_tc\
	\PWM_ColorSensor:PWMUDB:dith_sel\
	\PWM_ColorSensor:PWMUDB:compare2\
	\PWM_ColorSensor:Net_101\
	Net_451
	Net_452
	\PWM_ColorSensor:PWMUDB:MODULE_14:b_31\
	\PWM_ColorSensor:PWMUDB:MODULE_14:b_30\
	\PWM_ColorSensor:PWMUDB:MODULE_14:b_29\
	\PWM_ColorSensor:PWMUDB:MODULE_14:b_28\
	\PWM_ColorSensor:PWMUDB:MODULE_14:b_27\
	\PWM_ColorSensor:PWMUDB:MODULE_14:b_26\
	\PWM_ColorSensor:PWMUDB:MODULE_14:b_25\
	\PWM_ColorSensor:PWMUDB:MODULE_14:b_24\
	\PWM_ColorSensor:PWMUDB:MODULE_14:b_23\
	\PWM_ColorSensor:PWMUDB:MODULE_14:b_22\
	\PWM_ColorSensor:PWMUDB:MODULE_14:b_21\
	\PWM_ColorSensor:PWMUDB:MODULE_14:b_20\
	\PWM_ColorSensor:PWMUDB:MODULE_14:b_19\
	\PWM_ColorSensor:PWMUDB:MODULE_14:b_18\
	\PWM_ColorSensor:PWMUDB:MODULE_14:b_17\
	\PWM_ColorSensor:PWMUDB:MODULE_14:b_16\
	\PWM_ColorSensor:PWMUDB:MODULE_14:b_15\
	\PWM_ColorSensor:PWMUDB:MODULE_14:b_14\
	\PWM_ColorSensor:PWMUDB:MODULE_14:b_13\
	\PWM_ColorSensor:PWMUDB:MODULE_14:b_12\
	\PWM_ColorSensor:PWMUDB:MODULE_14:b_11\
	\PWM_ColorSensor:PWMUDB:MODULE_14:b_10\
	\PWM_ColorSensor:PWMUDB:MODULE_14:b_9\
	\PWM_ColorSensor:PWMUDB:MODULE_14:b_8\
	\PWM_ColorSensor:PWMUDB:MODULE_14:b_7\
	\PWM_ColorSensor:PWMUDB:MODULE_14:b_6\
	\PWM_ColorSensor:PWMUDB:MODULE_14:b_5\
	\PWM_ColorSensor:PWMUDB:MODULE_14:b_4\
	\PWM_ColorSensor:PWMUDB:MODULE_14:b_3\
	\PWM_ColorSensor:PWMUDB:MODULE_14:b_2\
	\PWM_ColorSensor:PWMUDB:MODULE_14:b_1\
	\PWM_ColorSensor:PWMUDB:MODULE_14:b_0\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_31\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_30\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_29\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_28\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_27\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_26\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_25\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_24\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_31\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_30\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_29\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_28\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_27\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_26\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_25\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_24\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_23\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_22\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_21\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_20\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_19\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_18\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_17\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_16\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_15\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_14\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_13\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_12\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_11\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_10\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_9\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_8\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_7\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_6\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_5\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_4\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_3\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_2\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_1\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:b_0\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_31\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_30\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_29\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_28\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_27\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_26\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_25\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_24\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_23\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_22\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_21\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_20\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_19\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_18\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_17\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_16\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_15\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_14\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_13\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_12\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_11\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_10\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_9\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_8\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_7\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_6\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_5\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_4\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_3\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_2\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_453
	\PWM_ColorSensor:Net_113\
	\PWM_ColorSensor:Net_107\
	\PWM_ColorSensor:Net_114\
	Net_298
	Net_299
	\Counter_ColorSensor:Net_49\
	\Counter_ColorSensor:Net_82\
	\Counter_ColorSensor:Net_95\
	\Counter_ColorSensor:Net_91\
	\Counter_ColorSensor:Net_102\
	\Counter_ColorSensor:CounterUDB:ctrl_cmod_2\
	\Counter_ColorSensor:CounterUDB:ctrl_cmod_1\
	\Counter_ColorSensor:CounterUDB:ctrl_cmod_0\
	Net_294
	Net_305
	Net_306
	Net_307
	Net_308
	Net_309
	Net_310
	Net_311

    Synthesized names
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_31\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_30\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_29\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_28\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_27\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_26\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_25\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_24\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_23\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_22\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_21\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_20\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_19\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_18\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_17\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_16\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_15\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_14\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_13\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_12\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_11\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_10\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_9\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_8\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_7\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_6\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_5\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_4\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_3\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_2\

Deleted 344 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__Motor_1_IN_2_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing \PWM_Master:Net_113\ to tmpOE__Motor_1_IN_1_net_0
Aliasing Net_22 to zero
Aliasing tmpOE__Motor_1_ENA_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing \QuadDec_1:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QuadDec_1:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QuadDec_1:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \QuadDec_1:Cnt16:CounterUDB:underflow\ to \QuadDec_1:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_1:Cnt16:CounterUDB:tc_i\ to \QuadDec_1:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_1:bQuadDec:status_4\ to zero
Aliasing \QuadDec_1:bQuadDec:status_5\ to zero
Aliasing \QuadDec_1:bQuadDec:status_6\ to zero
Aliasing \QuadDec_1:Net_1229\ to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__Motor_1_Phase_A_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__Motor_1_Phase_B_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing \UART_1:BUART:tx_hd_send_break\ to zero
Aliasing \UART_1:BUART:HalfDuplexSend\ to zero
Aliasing \UART_1:BUART:FinalParityType_1\ to zero
Aliasing \UART_1:BUART:FinalParityType_0\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_1:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_1:BUART:tx_status_6\ to zero
Aliasing \UART_1:BUART:tx_status_5\ to zero
Aliasing \UART_1:BUART:tx_status_4\ to zero
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:rx_status_1\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__Motor_2_IN_3_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__Motor_2_IN_4_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__Motor_2_ENB_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing \QuadDec_2:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QuadDec_2:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QuadDec_2:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \QuadDec_2:Cnt16:CounterUDB:underflow\ to \QuadDec_2:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_2:Cnt16:CounterUDB:tc_i\ to \QuadDec_2:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_2:bQuadDec:status_4\ to zero
Aliasing \QuadDec_2:bQuadDec:status_5\ to zero
Aliasing \QuadDec_2:bQuadDec:status_6\ to zero
Aliasing \QuadDec_2:Net_1229\ to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__Motor_2_Phase_A_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__Motor_2_Phase_B_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing \PWM_Slave:Net_113\ to tmpOE__Motor_1_IN_1_net_0
Aliasing Net_136 to zero
Aliasing Net_12 to zero
Aliasing \Timer_1:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer_1:TimerUDB:trigger_enable\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \Timer_1:TimerUDB:status_6\ to zero
Aliasing \Timer_1:TimerUDB:status_5\ to zero
Aliasing \Timer_1:TimerUDB:status_4\ to zero
Aliasing \Timer_1:TimerUDB:status_0\ to \Timer_1:TimerUDB:tc_i\
Aliasing tmpOE__Front_Echo_1_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__Front_Trigger_1_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing \Timer_2:TimerUDB:ctrl_cmode_1\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \Timer_2:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \Timer_2:TimerUDB:trigger_enable\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:aeqb_0\ to tmpOE__Motor_1_IN_1_net_0
Aliasing MODIN7_1 to MODIN5_1
Aliasing MODIN7_0 to MODIN5_0
Aliasing \Timer_2:TimerUDB:sIntCapCount:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \Timer_2:TimerUDB:status_6\ to zero
Aliasing \Timer_2:TimerUDB:status_5\ to zero
Aliasing \Timer_2:TimerUDB:status_4\ to zero
Aliasing \Timer_2:TimerUDB:status_0\ to \Timer_2:TimerUDB:tc_i\
Aliasing \Timer_3:TimerUDB:ctrl_cmode_1\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \Timer_3:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \Timer_3:TimerUDB:trigger_enable\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:aeqb_0\ to tmpOE__Motor_1_IN_1_net_0
Aliasing MODIN10_1 to MODIN8_1
Aliasing MODIN10_0 to MODIN8_0
Aliasing \Timer_3:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \Timer_3:TimerUDB:status_6\ to zero
Aliasing \Timer_3:TimerUDB:status_5\ to zero
Aliasing \Timer_3:TimerUDB:status_4\ to zero
Aliasing \Timer_3:TimerUDB:status_0\ to \Timer_3:TimerUDB:tc_i\
Aliasing tmpOE__led_green_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__Right_Trigger_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__Right_Echo_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing \Timer_4:TimerUDB:ctrl_cmode_1\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \Timer_4:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \Timer_4:TimerUDB:trigger_enable\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:aeqb_0\ to tmpOE__Motor_1_IN_1_net_0
Aliasing MODIN13_1 to MODIN11_1
Aliasing MODIN13_0 to MODIN11_0
Aliasing \Timer_4:TimerUDB:sIntCapCount:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \Timer_4:TimerUDB:status_6\ to zero
Aliasing \Timer_4:TimerUDB:status_5\ to zero
Aliasing \Timer_4:TimerUDB:status_4\ to zero
Aliasing \Timer_4:TimerUDB:status_0\ to \Timer_4:TimerUDB:tc_i\
Aliasing tmpOE__IR_input_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__Left_Trigger_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__Left_Echo_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing \Timer_5:TimerUDB:ctrl_cmode_1\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \Timer_5:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \Timer_5:TimerUDB:trigger_enable\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:aeqb_0\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \Timer_5:TimerUDB:sIntCapCount:MODIN16_1\ to \Timer_5:TimerUDB:sIntCapCount:MODIN14_1\
Aliasing \Timer_5:TimerUDB:sIntCapCount:MODIN16_0\ to \Timer_5:TimerUDB:sIntCapCount:MODIN14_0\
Aliasing \Timer_5:TimerUDB:sIntCapCount:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \Timer_5:TimerUDB:status_6\ to zero
Aliasing \Timer_5:TimerUDB:status_5\ to zero
Aliasing \Timer_5:TimerUDB:status_4\ to zero
Aliasing \Timer_5:TimerUDB:status_0\ to \Timer_5:TimerUDB:tc_i\
Aliasing tmpOE__led_red_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__Front_Trigger_2_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__Front_Echo_2_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing \PWM_ColorSensor:PWMUDB:hwCapture\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:trig_out\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \PWM_ColorSensor:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:trig_disable\\R\ to \PWM_ColorSensor:PWMUDB:runmode_enable\\R\
Aliasing \PWM_ColorSensor:PWMUDB:trig_disable\\S\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:ltch_kill_reg\\R\ to \PWM_ColorSensor:PWMUDB:runmode_enable\\R\
Aliasing \PWM_ColorSensor:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:min_kill_reg\\R\ to \PWM_ColorSensor:PWMUDB:runmode_enable\\R\
Aliasing \PWM_ColorSensor:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:final_kill\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \PWM_ColorSensor:PWMUDB:dith_count_1\\R\ to \PWM_ColorSensor:PWMUDB:runmode_enable\\R\
Aliasing \PWM_ColorSensor:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:dith_count_0\\R\ to \PWM_ColorSensor:PWMUDB:runmode_enable\\R\
Aliasing \PWM_ColorSensor:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:status_6\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:status_4\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:cmp2\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:cmp1_status_reg\\R\ to \PWM_ColorSensor:PWMUDB:runmode_enable\\R\
Aliasing \PWM_ColorSensor:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:cmp2_status_reg\\R\ to \PWM_ColorSensor:PWMUDB:runmode_enable\\R\
Aliasing \PWM_ColorSensor:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:final_kill_reg\\R\ to \PWM_ColorSensor:PWMUDB:runmode_enable\\R\
Aliasing \PWM_ColorSensor:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:cs_addr_0\ to \PWM_ColorSensor:PWMUDB:runmode_enable\\R\
Aliasing \PWM_ColorSensor:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_23\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_22\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_21\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_20\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_19\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_18\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_17\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_16\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_15\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_14\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_13\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_12\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_11\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_10\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_9\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_8\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_7\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_6\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_5\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_4\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_3\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_2\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \Counter_ColorSensor:Net_89\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \Counter_ColorSensor:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Counter_ColorSensor:CounterUDB:ctrl_capmode_0\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \Counter_ColorSensor:CounterUDB:tc_i\ to \Counter_ColorSensor:CounterUDB:reload_tc\
Aliasing tmpOE__led_blue_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing \Control_Reg_1:clk\ to zero
Aliasing \Control_Reg_1:rst\ to zero
Aliasing tmpOE__S1_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__S2_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__S0_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__S3_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__CS_LED_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__CS_out_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing \QuadDec_1:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \QuadDec_1:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_1:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \UART_1:BUART:reset_reg\\D\ to zero
Aliasing \UART_1:BUART:rx_break_status\\D\ to zero
Aliasing \QuadDec_2:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \QuadDec_2:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_2:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \Timer_1:TimerUDB:capture_last\\D\ to zero
Aliasing \Timer_1:TimerUDB:hwEnable_reg\\D\ to \Timer_1:TimerUDB:run_mode\
Aliasing \Timer_1:TimerUDB:capture_out_reg_i\\D\ to \Timer_1:TimerUDB:capt_fifo_load_int\
Aliasing \PWM_ColorSensor:PWMUDB:min_kill_reg\\D\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \PWM_ColorSensor:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \PWM_ColorSensor:PWMUDB:prevCompare1\\D\ to \PWM_ColorSensor:PWMUDB:pwm_temp\
Aliasing \PWM_ColorSensor:PWMUDB:tc_i_reg\\D\ to \PWM_ColorSensor:PWMUDB:status_2\
Aliasing \Counter_ColorSensor:CounterUDB:cmp_out_reg_i\\D\ to \Counter_ColorSensor:CounterUDB:prevCompare\\D\
Removing Lhs of wire one[6] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__Motor_1_IN_2_net_0[9] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \PWM_Master:Net_107\[16] = zero[2]
Removing Lhs of wire \PWM_Master:Net_113\[17] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire Net_22[18] = zero[2]
Removing Rhs of wire Net_33[22] = \PWM_Master:Net_57\[20]
Removing Lhs of wire tmpOE__Motor_1_ENA_net_0[28] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Rhs of wire \QuadDec_1:Net_1275\[35] = \QuadDec_1:Cnt16:Net_49\[36]
Removing Rhs of wire \QuadDec_1:Net_1275\[35] = \QuadDec_1:Cnt16:CounterUDB:tc_reg_i\[92]
Removing Lhs of wire \QuadDec_1:Cnt16:Net_89\[38] = \QuadDec_1:Net_1251\[39]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:ctrl_capmode_1\[48] = zero[2]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:ctrl_capmode_0\[49] = zero[2]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:ctrl_enable\[61] = \QuadDec_1:Cnt16:CounterUDB:control_7\[53]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:capt_rising\[63] = zero[2]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:capt_falling\[64] = \QuadDec_1:Cnt16:CounterUDB:prevCapture\[62]
Removing Rhs of wire \QuadDec_1:Net_1260\[68] = \QuadDec_1:bQuadDec:state_2\[206]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:final_enable\[70] = \QuadDec_1:Cnt16:CounterUDB:control_7\[53]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:counter_enable\[71] = \QuadDec_1:Cnt16:CounterUDB:control_7\[53]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_0\[72] = \QuadDec_1:Cnt16:CounterUDB:cmp_out_status\[73]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_1\[74] = \QuadDec_1:Cnt16:CounterUDB:per_zero\[75]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_2\[76] = \QuadDec_1:Cnt16:CounterUDB:overflow_status\[77]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_3\[78] = \QuadDec_1:Cnt16:CounterUDB:underflow_status\[79]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:status_4\[80] = \QuadDec_1:Cnt16:CounterUDB:hwCapture\[66]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_5\[81] = \QuadDec_1:Cnt16:CounterUDB:fifo_full\[82]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_6\[83] = \QuadDec_1:Cnt16:CounterUDB:fifo_nempty\[84]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:overflow\[86] = \QuadDec_1:Cnt16:CounterUDB:per_FF\[87]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:underflow\[88] = \QuadDec_1:Cnt16:CounterUDB:status_1\[74]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:tc_i\[91] = \QuadDec_1:Cnt16:CounterUDB:reload_tc\[69]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\[93] = \QuadDec_1:Cnt16:CounterUDB:cmp_equal\[94]
Removing Rhs of wire \QuadDec_1:Net_1264\[97] = \QuadDec_1:Cnt16:CounterUDB:cmp_out_reg_i\[96]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:dp_dir\[101] = \QuadDec_1:Net_1251\[39]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:cs_addr_2\[102] = \QuadDec_1:Net_1251\[39]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:cs_addr_1\[103] = \QuadDec_1:Cnt16:CounterUDB:count_enable\[100]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:cs_addr_0\[104] = \QuadDec_1:Cnt16:CounterUDB:reload\[67]
Removing Lhs of wire \QuadDec_1:Net_1290\[181] = \QuadDec_1:Net_1275\[35]
Removing Lhs of wire \QuadDec_1:bQuadDec:index_filt\[204] = \QuadDec_1:Net_1232\[205]
Removing Lhs of wire \QuadDec_1:Net_1232\[205] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Rhs of wire \QuadDec_1:bQuadDec:error\[207] = \QuadDec_1:bQuadDec:state_3\[208]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_0\[211] = \QuadDec_1:Net_530\[212]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_1\[213] = \QuadDec_1:Net_611\[214]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_2\[215] = \QuadDec_1:Net_1260\[68]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_3\[216] = \QuadDec_1:bQuadDec:error\[207]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_4\[217] = zero[2]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_5\[218] = zero[2]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_6\[219] = zero[2]
Removing Lhs of wire \QuadDec_1:Net_1229\[224] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \QuadDec_1:Net_1272\[225] = \QuadDec_1:Net_1264\[97]
Removing Lhs of wire tmpOE__Motor_1_Phase_A_net_0[228] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__Motor_1_Phase_B_net_0[233] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \UART_1:Net_61\[239] = \UART_1:Net_9\[238]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[243] = zero[2]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[244] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[245] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[246] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[247] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[248] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[249] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[250] = zero[2]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[262] = \UART_1:BUART:tx_bitclk_dp\[298]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[308] = \UART_1:BUART:tx_counter_dp\[299]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[309] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[310] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[311] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[313] = \UART_1:BUART:tx_fifo_empty\[276]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[315] = \UART_1:BUART:tx_fifo_notfull\[275]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[375] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[383] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[394]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[385] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[395]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[386] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[411]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[387] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[425]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[388] = \UART_1:BUART:sRX:s23Poll:MODIN1_1\[389]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_1\[389] = \UART_1:BUART:pollcount_1\[381]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[390] = \UART_1:BUART:sRX:s23Poll:MODIN1_0\[391]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_0\[391] = \UART_1:BUART:pollcount_0\[384]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[397] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[398] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[399] = \UART_1:BUART:pollcount_1\[381]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_1\[400] = \UART_1:BUART:pollcount_1\[381]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[401] = \UART_1:BUART:pollcount_0\[384]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_0\[402] = \UART_1:BUART:pollcount_0\[384]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[403] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[404] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[405] = \UART_1:BUART:pollcount_1\[381]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[406] = \UART_1:BUART:pollcount_0\[384]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[407] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[408] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[413] = \UART_1:BUART:pollcount_1\[381]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_1\[414] = \UART_1:BUART:pollcount_1\[381]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[415] = \UART_1:BUART:pollcount_0\[384]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_0\[416] = \UART_1:BUART:pollcount_0\[384]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[417] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[418] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[419] = \UART_1:BUART:pollcount_1\[381]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[420] = \UART_1:BUART:pollcount_0\[384]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[421] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[422] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[429] = zero[2]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[430] = \UART_1:BUART:rx_parity_error_status\[431]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[432] = \UART_1:BUART:rx_stop_bit_error\[433]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_4\[443] = \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\[492]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\[447] = \UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\[514]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\[448] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\[449] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\[450] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_3\[451] = \UART_1:BUART:sRX:MODIN4_6\[452]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_6\[452] = \UART_1:BUART:rx_count_6\[370]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_2\[453] = \UART_1:BUART:sRX:MODIN4_5\[454]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_5\[454] = \UART_1:BUART:rx_count_5\[371]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_1\[455] = \UART_1:BUART:sRX:MODIN4_4\[456]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_4\[456] = \UART_1:BUART:rx_count_4\[372]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_0\[457] = \UART_1:BUART:sRX:MODIN4_3\[458]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_3\[458] = \UART_1:BUART:rx_count_3\[373]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\[459] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\[460] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\[461] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\[462] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\[463] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\[464] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\[465] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\[466] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\[467] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\[468] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\[469] = \UART_1:BUART:rx_count_6\[370]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\[470] = \UART_1:BUART:rx_count_5\[371]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\[471] = \UART_1:BUART:rx_count_4\[372]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\[472] = \UART_1:BUART:rx_count_3\[373]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_6\[473] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_5\[474] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_4\[475] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_3\[476] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_2\[477] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_1\[478] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_0\[479] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newa_0\[494] = \UART_1:BUART:rx_postpoll\[329]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newb_0\[495] = \UART_1:BUART:rx_parity_bit\[446]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\[496] = \UART_1:BUART:rx_postpoll\[329]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:datab_0\[497] = \UART_1:BUART:rx_parity_bit\[446]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[498] = \UART_1:BUART:rx_postpoll\[329]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[499] = \UART_1:BUART:rx_parity_bit\[446]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[501] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[502] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[500]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[503] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[500]
Removing Lhs of wire tmpOE__Rx_1_net_0[525] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__Tx_1_net_0[530] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__Motor_2_IN_3_net_0[536] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__Motor_2_IN_4_net_0[542] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__Motor_2_ENB_net_0[548] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Rhs of wire Net_139[549] = \PWM_Slave:Net_57\[764]
Removing Rhs of wire \QuadDec_2:Net_1275\[556] = \QuadDec_2:Cnt16:Net_49\[557]
Removing Rhs of wire \QuadDec_2:Net_1275\[556] = \QuadDec_2:Cnt16:CounterUDB:tc_reg_i\[613]
Removing Lhs of wire \QuadDec_2:Cnt16:Net_89\[559] = \QuadDec_2:Net_1251\[560]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:ctrl_capmode_1\[569] = zero[2]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:ctrl_capmode_0\[570] = zero[2]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:ctrl_enable\[582] = \QuadDec_2:Cnt16:CounterUDB:control_7\[574]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:capt_rising\[584] = zero[2]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:capt_falling\[585] = \QuadDec_2:Cnt16:CounterUDB:prevCapture\[583]
Removing Rhs of wire \QuadDec_2:Net_1260\[589] = \QuadDec_2:bQuadDec:state_2\[727]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:final_enable\[591] = \QuadDec_2:Cnt16:CounterUDB:control_7\[574]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:counter_enable\[592] = \QuadDec_2:Cnt16:CounterUDB:control_7\[574]
Removing Rhs of wire \QuadDec_2:Cnt16:CounterUDB:status_0\[593] = \QuadDec_2:Cnt16:CounterUDB:cmp_out_status\[594]
Removing Rhs of wire \QuadDec_2:Cnt16:CounterUDB:status_1\[595] = \QuadDec_2:Cnt16:CounterUDB:per_zero\[596]
Removing Rhs of wire \QuadDec_2:Cnt16:CounterUDB:status_2\[597] = \QuadDec_2:Cnt16:CounterUDB:overflow_status\[598]
Removing Rhs of wire \QuadDec_2:Cnt16:CounterUDB:status_3\[599] = \QuadDec_2:Cnt16:CounterUDB:underflow_status\[600]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:status_4\[601] = \QuadDec_2:Cnt16:CounterUDB:hwCapture\[587]
Removing Rhs of wire \QuadDec_2:Cnt16:CounterUDB:status_5\[602] = \QuadDec_2:Cnt16:CounterUDB:fifo_full\[603]
Removing Rhs of wire \QuadDec_2:Cnt16:CounterUDB:status_6\[604] = \QuadDec_2:Cnt16:CounterUDB:fifo_nempty\[605]
Removing Rhs of wire \QuadDec_2:Cnt16:CounterUDB:overflow\[607] = \QuadDec_2:Cnt16:CounterUDB:per_FF\[608]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:underflow\[609] = \QuadDec_2:Cnt16:CounterUDB:status_1\[595]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:tc_i\[612] = \QuadDec_2:Cnt16:CounterUDB:reload_tc\[590]
Removing Rhs of wire \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\[614] = \QuadDec_2:Cnt16:CounterUDB:cmp_equal\[615]
Removing Rhs of wire \QuadDec_2:Net_1264\[618] = \QuadDec_2:Cnt16:CounterUDB:cmp_out_reg_i\[617]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:dp_dir\[622] = \QuadDec_2:Net_1251\[560]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:cs_addr_2\[623] = \QuadDec_2:Net_1251\[560]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:cs_addr_1\[624] = \QuadDec_2:Cnt16:CounterUDB:count_enable\[621]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:cs_addr_0\[625] = \QuadDec_2:Cnt16:CounterUDB:reload\[588]
Removing Lhs of wire \QuadDec_2:Net_1290\[702] = \QuadDec_2:Net_1275\[556]
Removing Lhs of wire \QuadDec_2:bQuadDec:index_filt\[725] = \QuadDec_2:Net_1232\[726]
Removing Lhs of wire \QuadDec_2:Net_1232\[726] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Rhs of wire \QuadDec_2:bQuadDec:error\[728] = \QuadDec_2:bQuadDec:state_3\[729]
Removing Lhs of wire \QuadDec_2:bQuadDec:status_0\[732] = \QuadDec_2:Net_530\[733]
Removing Lhs of wire \QuadDec_2:bQuadDec:status_1\[734] = \QuadDec_2:Net_611\[735]
Removing Lhs of wire \QuadDec_2:bQuadDec:status_2\[736] = \QuadDec_2:Net_1260\[589]
Removing Lhs of wire \QuadDec_2:bQuadDec:status_3\[737] = \QuadDec_2:bQuadDec:error\[728]
Removing Lhs of wire \QuadDec_2:bQuadDec:status_4\[738] = zero[2]
Removing Lhs of wire \QuadDec_2:bQuadDec:status_5\[739] = zero[2]
Removing Lhs of wire \QuadDec_2:bQuadDec:status_6\[740] = zero[2]
Removing Lhs of wire \QuadDec_2:Net_1229\[745] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \QuadDec_2:Net_1272\[746] = \QuadDec_2:Net_1264\[618]
Removing Lhs of wire tmpOE__Motor_2_Phase_A_net_0[749] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__Motor_2_Phase_B_net_0[754] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \PWM_Slave:Net_107\[760] = zero[2]
Removing Lhs of wire \PWM_Slave:Net_113\[761] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire Net_136[762] = zero[2]
Removing Lhs of wire Net_12[772] = zero[2]
Removing Rhs of wire Net_158[776] = \Timer_1:Net_53\[777]
Removing Rhs of wire Net_158[776] = \Timer_1:TimerUDB:tc_reg_i\[809]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_enable\[791] = \Timer_1:TimerUDB:control_7\[783]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_cmode_1\[793] = zero[2]
Removing Rhs of wire \Timer_1:TimerUDB:timer_enable\[802] = \Timer_1:TimerUDB:runmode_enable\[814]
Removing Rhs of wire \Timer_1:TimerUDB:run_mode\[803] = \Timer_1:TimerUDB:hwEnable\[804]
Removing Lhs of wire \Timer_1:TimerUDB:run_mode\[803] = \Timer_1:TimerUDB:control_7\[783]
Removing Lhs of wire \Timer_1:TimerUDB:trigger_enable\[806] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \Timer_1:TimerUDB:tc_i\[808] = \Timer_1:TimerUDB:status_tc\[805]
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load_int\[813] = \Timer_1:TimerUDB:capt_fifo_load\[801]
Removing Lhs of wire \Timer_1:TimerUDB:status_6\[816] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:status_5\[817] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:status_4\[818] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:status_0\[819] = \Timer_1:TimerUDB:status_tc\[805]
Removing Lhs of wire \Timer_1:TimerUDB:status_1\[820] = \Timer_1:TimerUDB:capt_fifo_load\[801]
Removing Rhs of wire \Timer_1:TimerUDB:status_2\[821] = \Timer_1:TimerUDB:fifo_full\[822]
Removing Rhs of wire \Timer_1:TimerUDB:status_3\[823] = \Timer_1:TimerUDB:fifo_nempty\[824]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_2\[826] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_1\[827] = \Timer_1:TimerUDB:trig_reg\[815]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_0\[828] = \Timer_1:TimerUDB:per_zero\[807]
Removing Rhs of wire Net_5[960] = \Timer_2:Net_55\[976]
Removing Lhs of wire tmpOE__Front_Echo_1_net_0[962] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__Front_Trigger_1_net_0[968] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \Timer_2:TimerUDB:ctrl_enable\[992] = \Timer_2:TimerUDB:control_7\[984]
Removing Lhs of wire \Timer_2:TimerUDB:ctrl_cmode_1\[994] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \Timer_2:TimerUDB:ctrl_cmode_0\[995] = zero[2]
Removing Lhs of wire \Timer_2:TimerUDB:ctrl_ic_1\[998] = \Timer_2:TimerUDB:control_1\[990]
Removing Lhs of wire \Timer_2:TimerUDB:ctrl_ic_0\[999] = \Timer_2:TimerUDB:control_0\[991]
Removing Rhs of wire \Timer_2:TimerUDB:timer_enable\[1003] = \Timer_2:TimerUDB:runmode_enable\[1076]
Removing Rhs of wire \Timer_2:TimerUDB:run_mode\[1004] = \Timer_2:TimerUDB:hwEnable_reg\[1005]
Removing Lhs of wire \Timer_2:TimerUDB:trigger_enable\[1007] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \Timer_2:TimerUDB:tc_i\[1009] = \Timer_2:TimerUDB:status_tc\[1006]
Removing Lhs of wire cmp_vv_vv_MODGEN_6[1015] = \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xeq\[1054]
Removing Rhs of wire add_vv_vv_MODGEN_7_1[1016] = \Timer_2:TimerUDB:sIntCapCount:MODULE_7:g2:a0:s_1\[1071]
Removing Rhs of wire add_vv_vv_MODGEN_7_0[1018] = \Timer_2:TimerUDB:sIntCapCount:MODULE_7:g2:a0:s_0\[1072]
Removing Lhs of wire \Timer_2:TimerUDB:capt_fifo_load_int\[1020] = \Timer_2:TimerUDB:capt_int_temp\[1019]
Removing Lhs of wire \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:newa_1\[1021] = MODIN5_1[1022]
Removing Rhs of wire MODIN5_1[1022] = \Timer_2:TimerUDB:int_capt_count_1\[1014]
Removing Lhs of wire \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:newa_0\[1023] = MODIN5_0[1024]
Removing Rhs of wire MODIN5_0[1024] = \Timer_2:TimerUDB:int_capt_count_0\[1017]
Removing Lhs of wire \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:newb_1\[1025] = MODIN6_1[1026]
Removing Rhs of wire MODIN6_1[1026] = \Timer_2:TimerUDB:control_1\[990]
Removing Lhs of wire \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:newb_0\[1027] = MODIN6_0[1028]
Removing Rhs of wire MODIN6_0[1028] = \Timer_2:TimerUDB:control_0\[991]
Removing Lhs of wire \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:dataa_1\[1029] = MODIN5_1[1022]
Removing Lhs of wire \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:dataa_0\[1030] = MODIN5_0[1024]
Removing Lhs of wire \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:datab_1\[1031] = MODIN6_1[1026]
Removing Lhs of wire \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:datab_0\[1032] = MODIN6_0[1028]
Removing Lhs of wire \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:a_1\[1033] = MODIN5_1[1022]
Removing Lhs of wire \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:a_0\[1034] = MODIN5_0[1024]
Removing Lhs of wire \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:b_1\[1035] = MODIN6_1[1026]
Removing Lhs of wire \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:b_0\[1036] = MODIN6_0[1028]
Removing Lhs of wire \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:aeqb_0\[1039] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:eq_0\[1040] = \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:xnor_array_0\[1038]
Removing Lhs of wire \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:eqi_0\[1042] = \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:eq_1\[1041]
Removing Rhs of wire \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xeq\[1054] = \Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:aeqb_1\[1043]
Removing Lhs of wire \Timer_2:TimerUDB:sIntCapCount:MODULE_7:g2:a0:a_1\[1065] = MODIN5_1[1022]
Removing Lhs of wire MODIN7_1[1066] = MODIN5_1[1022]
Removing Lhs of wire \Timer_2:TimerUDB:sIntCapCount:MODULE_7:g2:a0:a_0\[1067] = MODIN5_0[1024]
Removing Lhs of wire MODIN7_0[1068] = MODIN5_0[1024]
Removing Lhs of wire \Timer_2:TimerUDB:sIntCapCount:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1074] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \Timer_2:TimerUDB:sIntCapCount:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1075] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \Timer_2:TimerUDB:status_6\[1079] = zero[2]
Removing Lhs of wire \Timer_2:TimerUDB:status_5\[1080] = zero[2]
Removing Lhs of wire \Timer_2:TimerUDB:status_4\[1081] = zero[2]
Removing Lhs of wire \Timer_2:TimerUDB:status_0\[1082] = \Timer_2:TimerUDB:status_tc\[1006]
Removing Lhs of wire \Timer_2:TimerUDB:status_1\[1083] = \Timer_2:TimerUDB:capt_int_temp\[1019]
Removing Rhs of wire \Timer_2:TimerUDB:status_2\[1084] = \Timer_2:TimerUDB:fifo_full\[1085]
Removing Rhs of wire \Timer_2:TimerUDB:status_3\[1086] = \Timer_2:TimerUDB:fifo_nempty\[1087]
Removing Lhs of wire \Timer_2:TimerUDB:cs_addr_2\[1089] = Net_245[969]
Removing Lhs of wire \Timer_2:TimerUDB:cs_addr_1\[1090] = \Timer_2:TimerUDB:trig_reg\[1078]
Removing Lhs of wire \Timer_2:TimerUDB:cs_addr_0\[1091] = \Timer_2:TimerUDB:per_zero\[1008]
Removing Rhs of wire Net_258[1175] = \Timer_3:Net_55\[1176]
Removing Lhs of wire \Timer_3:TimerUDB:ctrl_enable\[1192] = \Timer_3:TimerUDB:control_7\[1184]
Removing Lhs of wire \Timer_3:TimerUDB:ctrl_cmode_1\[1194] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \Timer_3:TimerUDB:ctrl_cmode_0\[1195] = zero[2]
Removing Lhs of wire \Timer_3:TimerUDB:ctrl_ic_1\[1198] = \Timer_3:TimerUDB:control_1\[1190]
Removing Lhs of wire \Timer_3:TimerUDB:ctrl_ic_0\[1199] = \Timer_3:TimerUDB:control_0\[1191]
Removing Rhs of wire \Timer_3:TimerUDB:timer_enable\[1204] = \Timer_3:TimerUDB:runmode_enable\[1278]
Removing Rhs of wire \Timer_3:TimerUDB:run_mode\[1205] = \Timer_3:TimerUDB:hwEnable_reg\[1206]
Removing Lhs of wire \Timer_3:TimerUDB:trigger_enable\[1208] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \Timer_3:TimerUDB:tc_i\[1210] = \Timer_3:TimerUDB:status_tc\[1207]
Removing Lhs of wire cmp_vv_vv_MODGEN_8[1217] = \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xeq\[1256]
Removing Rhs of wire add_vv_vv_MODGEN_9_1[1218] = \Timer_3:TimerUDB:sIntCapCount:MODULE_9:g2:a0:s_1\[1273]
Removing Rhs of wire add_vv_vv_MODGEN_9_0[1220] = \Timer_3:TimerUDB:sIntCapCount:MODULE_9:g2:a0:s_0\[1274]
Removing Lhs of wire \Timer_3:TimerUDB:capt_fifo_load_int\[1222] = \Timer_3:TimerUDB:capt_int_temp\[1221]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:newa_1\[1223] = MODIN8_1[1224]
Removing Rhs of wire MODIN8_1[1224] = \Timer_3:TimerUDB:int_capt_count_1\[1215]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:newa_0\[1225] = MODIN8_0[1226]
Removing Rhs of wire MODIN8_0[1226] = \Timer_3:TimerUDB:int_capt_count_0\[1219]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:newb_1\[1227] = MODIN9_1[1228]
Removing Rhs of wire MODIN9_1[1228] = \Timer_3:TimerUDB:control_1\[1190]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:newb_0\[1229] = MODIN9_0[1230]
Removing Rhs of wire MODIN9_0[1230] = \Timer_3:TimerUDB:control_0\[1191]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:dataa_1\[1231] = MODIN8_1[1224]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:dataa_0\[1232] = MODIN8_0[1226]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:datab_1\[1233] = MODIN9_1[1228]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:datab_0\[1234] = MODIN9_0[1230]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:a_1\[1235] = MODIN8_1[1224]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:a_0\[1236] = MODIN8_0[1226]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:b_1\[1237] = MODIN9_1[1228]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:b_0\[1238] = MODIN9_0[1230]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:aeqb_0\[1241] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eq_0\[1242] = \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:xnor_array_0\[1240]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eqi_0\[1244] = \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eq_1\[1243]
Removing Rhs of wire \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xeq\[1256] = \Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:aeqb_1\[1245]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:MODULE_9:g2:a0:a_1\[1267] = MODIN8_1[1224]
Removing Lhs of wire MODIN10_1[1268] = MODIN8_1[1224]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:MODULE_9:g2:a0:a_0\[1269] = MODIN8_0[1226]
Removing Lhs of wire MODIN10_0[1270] = MODIN8_0[1226]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[1276] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[1277] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \Timer_3:TimerUDB:status_6\[1281] = zero[2]
Removing Lhs of wire \Timer_3:TimerUDB:status_5\[1282] = zero[2]
Removing Lhs of wire \Timer_3:TimerUDB:status_4\[1283] = zero[2]
Removing Lhs of wire \Timer_3:TimerUDB:status_0\[1284] = \Timer_3:TimerUDB:status_tc\[1207]
Removing Lhs of wire \Timer_3:TimerUDB:status_1\[1285] = \Timer_3:TimerUDB:capt_int_temp\[1221]
Removing Rhs of wire \Timer_3:TimerUDB:status_2\[1286] = \Timer_3:TimerUDB:fifo_full\[1287]
Removing Rhs of wire \Timer_3:TimerUDB:status_3\[1288] = \Timer_3:TimerUDB:fifo_nempty\[1289]
Removing Lhs of wire \Timer_3:TimerUDB:cs_addr_2\[1291] = Net_259[1216]
Removing Lhs of wire \Timer_3:TimerUDB:cs_addr_1\[1292] = \Timer_3:TimerUDB:trig_reg\[1280]
Removing Lhs of wire \Timer_3:TimerUDB:cs_addr_0\[1293] = \Timer_3:TimerUDB:per_zero\[1209]
Removing Lhs of wire tmpOE__led_green_net_0[1377] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__Right_Trigger_net_0[1383] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__Right_Echo_net_0[1388] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Rhs of wire Net_267[1394] = \Timer_4:Net_55\[1395]
Removing Lhs of wire \Timer_4:TimerUDB:ctrl_enable\[1411] = \Timer_4:TimerUDB:control_7\[1403]
Removing Lhs of wire \Timer_4:TimerUDB:ctrl_cmode_1\[1413] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \Timer_4:TimerUDB:ctrl_cmode_0\[1414] = zero[2]
Removing Lhs of wire \Timer_4:TimerUDB:ctrl_ic_1\[1417] = \Timer_4:TimerUDB:control_1\[1409]
Removing Lhs of wire \Timer_4:TimerUDB:ctrl_ic_0\[1418] = \Timer_4:TimerUDB:control_0\[1410]
Removing Rhs of wire \Timer_4:TimerUDB:timer_enable\[1423] = \Timer_4:TimerUDB:runmode_enable\[1497]
Removing Rhs of wire \Timer_4:TimerUDB:run_mode\[1424] = \Timer_4:TimerUDB:hwEnable_reg\[1425]
Removing Lhs of wire \Timer_4:TimerUDB:trigger_enable\[1427] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \Timer_4:TimerUDB:tc_i\[1429] = \Timer_4:TimerUDB:status_tc\[1426]
Removing Lhs of wire cmp_vv_vv_MODGEN_10[1436] = \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xeq\[1475]
Removing Rhs of wire add_vv_vv_MODGEN_11_1[1437] = \Timer_4:TimerUDB:sIntCapCount:MODULE_11:g2:a0:s_1\[1492]
Removing Rhs of wire add_vv_vv_MODGEN_11_0[1439] = \Timer_4:TimerUDB:sIntCapCount:MODULE_11:g2:a0:s_0\[1493]
Removing Lhs of wire \Timer_4:TimerUDB:capt_fifo_load_int\[1441] = \Timer_4:TimerUDB:capt_int_temp\[1440]
Removing Lhs of wire \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:newa_1\[1442] = MODIN11_1[1443]
Removing Rhs of wire MODIN11_1[1443] = \Timer_4:TimerUDB:int_capt_count_1\[1434]
Removing Lhs of wire \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:newa_0\[1444] = MODIN11_0[1445]
Removing Rhs of wire MODIN11_0[1445] = \Timer_4:TimerUDB:int_capt_count_0\[1438]
Removing Lhs of wire \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:newb_1\[1446] = MODIN12_1[1447]
Removing Rhs of wire MODIN12_1[1447] = \Timer_4:TimerUDB:control_1\[1409]
Removing Lhs of wire \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:newb_0\[1448] = MODIN12_0[1449]
Removing Rhs of wire MODIN12_0[1449] = \Timer_4:TimerUDB:control_0\[1410]
Removing Lhs of wire \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:dataa_1\[1450] = MODIN11_1[1443]
Removing Lhs of wire \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:dataa_0\[1451] = MODIN11_0[1445]
Removing Lhs of wire \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:datab_1\[1452] = MODIN12_1[1447]
Removing Lhs of wire \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:datab_0\[1453] = MODIN12_0[1449]
Removing Lhs of wire \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:a_1\[1454] = MODIN11_1[1443]
Removing Lhs of wire \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:a_0\[1455] = MODIN11_0[1445]
Removing Lhs of wire \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:b_1\[1456] = MODIN12_1[1447]
Removing Lhs of wire \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:b_0\[1457] = MODIN12_0[1449]
Removing Lhs of wire \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:aeqb_0\[1460] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:eq_0\[1461] = \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:xnor_array_0\[1459]
Removing Lhs of wire \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:eqi_0\[1463] = \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:eq_1\[1462]
Removing Rhs of wire \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xeq\[1475] = \Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:aeqb_1\[1464]
Removing Lhs of wire \Timer_4:TimerUDB:sIntCapCount:MODULE_11:g2:a0:a_1\[1486] = MODIN11_1[1443]
Removing Lhs of wire MODIN13_1[1487] = MODIN11_1[1443]
Removing Lhs of wire \Timer_4:TimerUDB:sIntCapCount:MODULE_11:g2:a0:a_0\[1488] = MODIN11_0[1445]
Removing Lhs of wire MODIN13_0[1489] = MODIN11_0[1445]
Removing Lhs of wire \Timer_4:TimerUDB:sIntCapCount:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[1495] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \Timer_4:TimerUDB:sIntCapCount:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[1496] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \Timer_4:TimerUDB:status_6\[1500] = zero[2]
Removing Lhs of wire \Timer_4:TimerUDB:status_5\[1501] = zero[2]
Removing Lhs of wire \Timer_4:TimerUDB:status_4\[1502] = zero[2]
Removing Lhs of wire \Timer_4:TimerUDB:status_0\[1503] = \Timer_4:TimerUDB:status_tc\[1426]
Removing Lhs of wire \Timer_4:TimerUDB:status_1\[1504] = \Timer_4:TimerUDB:capt_int_temp\[1440]
Removing Rhs of wire \Timer_4:TimerUDB:status_2\[1505] = \Timer_4:TimerUDB:fifo_full\[1506]
Removing Rhs of wire \Timer_4:TimerUDB:status_3\[1507] = \Timer_4:TimerUDB:fifo_nempty\[1508]
Removing Lhs of wire \Timer_4:TimerUDB:cs_addr_2\[1510] = Net_268[1435]
Removing Lhs of wire \Timer_4:TimerUDB:cs_addr_1\[1511] = \Timer_4:TimerUDB:trig_reg\[1499]
Removing Lhs of wire \Timer_4:TimerUDB:cs_addr_0\[1512] = \Timer_4:TimerUDB:per_zero\[1428]
Removing Lhs of wire tmpOE__IR_input_net_0[1596] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__Left_Trigger_net_0[1602] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__Left_Echo_net_0[1607] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Rhs of wire Net_276[1613] = \Timer_5:Net_55\[1614]
Removing Lhs of wire \Timer_5:TimerUDB:ctrl_enable\[1630] = \Timer_5:TimerUDB:control_7\[1622]
Removing Lhs of wire \Timer_5:TimerUDB:ctrl_cmode_1\[1632] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \Timer_5:TimerUDB:ctrl_cmode_0\[1633] = zero[2]
Removing Lhs of wire \Timer_5:TimerUDB:ctrl_ic_1\[1636] = \Timer_5:TimerUDB:control_1\[1628]
Removing Lhs of wire \Timer_5:TimerUDB:ctrl_ic_0\[1637] = \Timer_5:TimerUDB:control_0\[1629]
Removing Rhs of wire \Timer_5:TimerUDB:timer_enable\[1642] = \Timer_5:TimerUDB:runmode_enable\[1716]
Removing Rhs of wire \Timer_5:TimerUDB:run_mode\[1643] = \Timer_5:TimerUDB:hwEnable_reg\[1644]
Removing Lhs of wire \Timer_5:TimerUDB:trigger_enable\[1646] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \Timer_5:TimerUDB:tc_i\[1648] = \Timer_5:TimerUDB:status_tc\[1645]
Removing Lhs of wire \Timer_5:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_12\[1655] = \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:xeq\[1694]
Removing Lhs of wire \Timer_5:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_13_1\[1656] = \Timer_5:TimerUDB:sIntCapCount:MODULE_13:g2:a0:s_1\[1711]
Removing Lhs of wire \Timer_5:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_13_0\[1658] = \Timer_5:TimerUDB:sIntCapCount:MODULE_13:g2:a0:s_0\[1712]
Removing Lhs of wire \Timer_5:TimerUDB:capt_fifo_load_int\[1660] = \Timer_5:TimerUDB:capt_int_temp\[1659]
Removing Lhs of wire \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:newa_1\[1661] = \Timer_5:TimerUDB:sIntCapCount:MODIN14_1\[1662]
Removing Lhs of wire \Timer_5:TimerUDB:sIntCapCount:MODIN14_1\[1662] = \Timer_5:TimerUDB:int_capt_count_1\[1653]
Removing Lhs of wire \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:newa_0\[1663] = \Timer_5:TimerUDB:sIntCapCount:MODIN14_0\[1664]
Removing Lhs of wire \Timer_5:TimerUDB:sIntCapCount:MODIN14_0\[1664] = \Timer_5:TimerUDB:int_capt_count_0\[1657]
Removing Lhs of wire \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:newb_1\[1665] = \Timer_5:TimerUDB:sIntCapCount:MODIN15_1\[1666]
Removing Lhs of wire \Timer_5:TimerUDB:sIntCapCount:MODIN15_1\[1666] = \Timer_5:TimerUDB:control_1\[1628]
Removing Lhs of wire \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:newb_0\[1667] = \Timer_5:TimerUDB:sIntCapCount:MODIN15_0\[1668]
Removing Lhs of wire \Timer_5:TimerUDB:sIntCapCount:MODIN15_0\[1668] = \Timer_5:TimerUDB:control_0\[1629]
Removing Lhs of wire \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:dataa_1\[1669] = \Timer_5:TimerUDB:int_capt_count_1\[1653]
Removing Lhs of wire \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:dataa_0\[1670] = \Timer_5:TimerUDB:int_capt_count_0\[1657]
Removing Lhs of wire \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:datab_1\[1671] = \Timer_5:TimerUDB:control_1\[1628]
Removing Lhs of wire \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:datab_0\[1672] = \Timer_5:TimerUDB:control_0\[1629]
Removing Lhs of wire \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:a_1\[1673] = \Timer_5:TimerUDB:int_capt_count_1\[1653]
Removing Lhs of wire \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:a_0\[1674] = \Timer_5:TimerUDB:int_capt_count_0\[1657]
Removing Lhs of wire \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:b_1\[1675] = \Timer_5:TimerUDB:control_1\[1628]
Removing Lhs of wire \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:b_0\[1676] = \Timer_5:TimerUDB:control_0\[1629]
Removing Lhs of wire \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:aeqb_0\[1679] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:eq_0\[1680] = \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:xnor_array_0\[1678]
Removing Lhs of wire \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:eqi_0\[1682] = \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:eq_1\[1681]
Removing Rhs of wire \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:xeq\[1694] = \Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:aeqb_1\[1683]
Removing Lhs of wire \Timer_5:TimerUDB:sIntCapCount:MODULE_13:g2:a0:a_1\[1705] = \Timer_5:TimerUDB:int_capt_count_1\[1653]
Removing Lhs of wire \Timer_5:TimerUDB:sIntCapCount:MODIN16_1\[1706] = \Timer_5:TimerUDB:int_capt_count_1\[1653]
Removing Lhs of wire \Timer_5:TimerUDB:sIntCapCount:MODULE_13:g2:a0:a_0\[1707] = \Timer_5:TimerUDB:int_capt_count_0\[1657]
Removing Lhs of wire \Timer_5:TimerUDB:sIntCapCount:MODIN16_0\[1708] = \Timer_5:TimerUDB:int_capt_count_0\[1657]
Removing Lhs of wire \Timer_5:TimerUDB:sIntCapCount:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_0\[1714] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \Timer_5:TimerUDB:sIntCapCount:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_0\[1715] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \Timer_5:TimerUDB:status_6\[1719] = zero[2]
Removing Lhs of wire \Timer_5:TimerUDB:status_5\[1720] = zero[2]
Removing Lhs of wire \Timer_5:TimerUDB:status_4\[1721] = zero[2]
Removing Lhs of wire \Timer_5:TimerUDB:status_0\[1722] = \Timer_5:TimerUDB:status_tc\[1645]
Removing Lhs of wire \Timer_5:TimerUDB:status_1\[1723] = \Timer_5:TimerUDB:capt_int_temp\[1659]
Removing Rhs of wire \Timer_5:TimerUDB:status_2\[1724] = \Timer_5:TimerUDB:fifo_full\[1725]
Removing Rhs of wire \Timer_5:TimerUDB:status_3\[1726] = \Timer_5:TimerUDB:fifo_nempty\[1727]
Removing Lhs of wire \Timer_5:TimerUDB:cs_addr_2\[1729] = Net_277[1654]
Removing Lhs of wire \Timer_5:TimerUDB:cs_addr_1\[1730] = \Timer_5:TimerUDB:trig_reg\[1718]
Removing Lhs of wire \Timer_5:TimerUDB:cs_addr_0\[1731] = \Timer_5:TimerUDB:per_zero\[1647]
Removing Lhs of wire tmpOE__led_red_net_0[1815] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__Front_Trigger_2_net_0[1821] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__Front_Echo_2_net_0[1826] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:ctrl_enable\[1845] = \PWM_ColorSensor:PWMUDB:control_7\[1837]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:hwCapture\[1855] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:hwEnable\[1856] = \PWM_ColorSensor:PWMUDB:control_7\[1837]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:trig_out\[1860] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:runmode_enable\\R\[1864] = Net_108[1865]
Removing Rhs of wire Net_108[1865] = \Control_Reg_1:control_out_0\[2469]
Removing Rhs of wire Net_108[1865] = \Control_Reg_1:control_0\[2492]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:runmode_enable\\S\[1866] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:trig_disable\\R\[1867] = Net_108[1865]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:trig_disable\\S\[1868] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:final_enable\[1869] = \PWM_ColorSensor:PWMUDB:runmode_enable\[1861]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:ltch_kill_reg\\R\[1872] = Net_108[1865]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:ltch_kill_reg\\S\[1873] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:min_kill_reg\\R\[1874] = Net_108[1865]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:min_kill_reg\\S\[1875] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:final_kill\[1878] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_1\[1882] = \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_1\[2169]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_14_0\[1884] = \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_0\[2170]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:dith_count_1\\R\[1885] = Net_108[1865]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:dith_count_1\\S\[1886] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:dith_count_0\\R\[1887] = Net_108[1865]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:dith_count_0\\S\[1888] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:status_6\[1891] = zero[2]
Removing Rhs of wire \PWM_ColorSensor:PWMUDB:status_5\[1892] = \PWM_ColorSensor:PWMUDB:final_kill_reg\[1906]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:status_4\[1893] = zero[2]
Removing Rhs of wire \PWM_ColorSensor:PWMUDB:status_3\[1894] = \PWM_ColorSensor:PWMUDB:fifo_full\[1913]
Removing Rhs of wire \PWM_ColorSensor:PWMUDB:status_1\[1896] = \PWM_ColorSensor:PWMUDB:cmp2_status_reg\[1905]
Removing Rhs of wire \PWM_ColorSensor:PWMUDB:status_0\[1897] = \PWM_ColorSensor:PWMUDB:cmp1_status_reg\[1904]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:cmp2_status\[1902] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:cmp2\[1903] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:cmp1_status_reg\\R\[1907] = Net_108[1865]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:cmp1_status_reg\\S\[1908] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:cmp2_status_reg\\R\[1909] = Net_108[1865]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:cmp2_status_reg\\S\[1910] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:final_kill_reg\\R\[1911] = Net_108[1865]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:final_kill_reg\\S\[1912] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:cs_addr_2\[1914] = \PWM_ColorSensor:PWMUDB:tc_i\[1862]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:cs_addr_1\[1915] = \PWM_ColorSensor:PWMUDB:runmode_enable\[1861]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:cs_addr_0\[1916] = Net_108[1865]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:compare1\[1997] = \PWM_ColorSensor:PWMUDB:cmp1_less\[1968]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:pwm1_i\[2002] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:pwm2_i\[2004] = zero[2]
Removing Rhs of wire \PWM_ColorSensor:Net_96\[2007] = \PWM_ColorSensor:PWMUDB:pwm_i_reg\[1999]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:pwm_temp\[2010] = \PWM_ColorSensor:PWMUDB:cmp1\[1900]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_23\[2051] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_22\[2052] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_21\[2053] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_20\[2054] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_19\[2055] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_18\[2056] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_17\[2057] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_16\[2058] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_15\[2059] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_14\[2060] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_13\[2061] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_12\[2062] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_11\[2063] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_10\[2064] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_9\[2065] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_8\[2066] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_7\[2067] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_6\[2068] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_5\[2069] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_4\[2070] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_3\[2071] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_2\[2072] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_1\[2073] = \PWM_ColorSensor:PWMUDB:MODIN17_1\[2074]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODIN17_1\[2074] = \PWM_ColorSensor:PWMUDB:dith_count_1\[1881]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:a_0\[2075] = \PWM_ColorSensor:PWMUDB:MODIN17_0\[2076]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODIN17_0\[2076] = \PWM_ColorSensor:PWMUDB:dith_count_0\[1883]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_0\[2208] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_0\[2209] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Rhs of wire Net_288[2210] = \PWM_ColorSensor:Net_96\[2007]
Removing Rhs of wire Net_101[2211] = \PWM_ColorSensor:Net_55\[1898]
Removing Lhs of wire \Counter_ColorSensor:Net_89\[2221] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \Counter_ColorSensor:CounterUDB:ctrl_capmode_1\[2230] = zero[2]
Removing Lhs of wire \Counter_ColorSensor:CounterUDB:ctrl_capmode_0\[2231] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \Counter_ColorSensor:CounterUDB:ctrl_enable\[2243] = \Counter_ColorSensor:CounterUDB:control_7\[2235]
Removing Lhs of wire \Counter_ColorSensor:CounterUDB:final_enable\[2251] = \Counter_ColorSensor:CounterUDB:control_7\[2235]
Removing Rhs of wire \Counter_ColorSensor:CounterUDB:status_0\[2256] = \Counter_ColorSensor:CounterUDB:cmp_out_status\[2257]
Removing Rhs of wire \Counter_ColorSensor:CounterUDB:status_1\[2258] = \Counter_ColorSensor:CounterUDB:per_zero\[2259]
Removing Lhs of wire \Counter_ColorSensor:CounterUDB:status_2\[2260] = \Counter_ColorSensor:CounterUDB:overflow_status\[2253]
Removing Lhs of wire \Counter_ColorSensor:CounterUDB:status_3\[2261] = \Counter_ColorSensor:CounterUDB:underflow_status\[2254]
Removing Lhs of wire \Counter_ColorSensor:CounterUDB:status_4\[2262] = \Counter_ColorSensor:CounterUDB:hwCapture\[2248]
Removing Rhs of wire \Counter_ColorSensor:CounterUDB:status_5\[2263] = \Counter_ColorSensor:CounterUDB:fifo_full\[2264]
Removing Rhs of wire \Counter_ColorSensor:CounterUDB:status_6\[2265] = \Counter_ColorSensor:CounterUDB:fifo_nempty\[2266]
Removing Lhs of wire \Counter_ColorSensor:CounterUDB:dp_dir\[2269] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \Counter_ColorSensor:CounterUDB:tc_i\[2274] = \Counter_ColorSensor:CounterUDB:reload_tc\[2250]
Removing Rhs of wire \Counter_ColorSensor:CounterUDB:cmp_out_i\[2276] = \Counter_ColorSensor:CounterUDB:cmp_less\[2277]
Removing Lhs of wire \Counter_ColorSensor:CounterUDB:cs_addr_2\[2284] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \Counter_ColorSensor:CounterUDB:cs_addr_1\[2285] = \Counter_ColorSensor:CounterUDB:count_enable\[2283]
Removing Lhs of wire \Counter_ColorSensor:CounterUDB:cs_addr_0\[2286] = \Counter_ColorSensor:CounterUDB:reload\[2249]
Removing Lhs of wire tmpOE__led_blue_net_0[2461] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \Control_Reg_1:clk\[2467] = zero[2]
Removing Lhs of wire \Control_Reg_1:rst\[2468] = zero[2]
Removing Lhs of wire tmpOE__S1_net_0[2494] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__S2_net_0[2500] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__S0_net_0[2506] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__S3_net_0[2512] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__CS_LED_net_0[2518] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__CS_out_net_0[2524] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:prevCapture\\D\[2529] = zero[2]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\\D\[2530] = \QuadDec_1:Cnt16:CounterUDB:overflow\[86]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\\D\[2531] = \QuadDec_1:Cnt16:CounterUDB:status_1\[74]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:tc_reg_i\\D\[2532] = \QuadDec_1:Cnt16:CounterUDB:reload_tc\[69]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:prevCompare\\D\[2533] = \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\[93]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:cmp_out_reg_i\\D\[2534] = \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\[93]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:count_stored_i\\D\[2535] = \QuadDec_1:Net_1203\[99]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[2543] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[2558] = \UART_1:BUART:rx_bitclk_pre\[364]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[2567] = \UART_1:BUART:rx_parity_error_pre\[441]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[2568] = zero[2]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:prevCapture\\D\[2573] = zero[2]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\\D\[2574] = \QuadDec_2:Cnt16:CounterUDB:overflow\[607]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\\D\[2575] = \QuadDec_2:Cnt16:CounterUDB:status_1\[595]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:tc_reg_i\\D\[2576] = \QuadDec_2:Cnt16:CounterUDB:reload_tc\[590]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:prevCompare\\D\[2577] = \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\[614]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:cmp_out_reg_i\\D\[2578] = \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\[614]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:count_stored_i\\D\[2579] = \QuadDec_2:Net_1203\[620]
Removing Lhs of wire \Timer_1:TimerUDB:capture_last\\D\[2587] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:tc_reg_i\\D\[2588] = \Timer_1:TimerUDB:status_tc\[805]
Removing Lhs of wire \Timer_1:TimerUDB:hwEnable_reg\\D\[2589] = \Timer_1:TimerUDB:control_7\[783]
Removing Lhs of wire \Timer_1:TimerUDB:capture_out_reg_i\\D\[2590] = \Timer_1:TimerUDB:capt_fifo_load\[801]
Removing Lhs of wire \Timer_2:TimerUDB:capture_last\\D\[2591] = Net_242[963]
Removing Lhs of wire \Timer_2:TimerUDB:hwEnable_reg\\D\[2592] = \Timer_2:TimerUDB:hwEnable\[1011]
Removing Lhs of wire \Timer_2:TimerUDB:tc_reg_i\\D\[2593] = \Timer_2:TimerUDB:status_tc\[1006]
Removing Lhs of wire \Timer_2:TimerUDB:capture_out_reg_i\\D\[2594] = \Timer_2:TimerUDB:capt_fifo_load\[1002]
Removing Lhs of wire \Timer_3:TimerUDB:capture_last\\D\[2600] = Net_255[1201]
Removing Lhs of wire \Timer_3:TimerUDB:hwEnable_reg\\D\[2601] = \Timer_3:TimerUDB:hwEnable\[1212]
Removing Lhs of wire \Timer_3:TimerUDB:tc_reg_i\\D\[2602] = \Timer_3:TimerUDB:status_tc\[1207]
Removing Lhs of wire \Timer_3:TimerUDB:capture_out_reg_i\\D\[2603] = \Timer_3:TimerUDB:capt_fifo_load\[1203]
Removing Lhs of wire \Timer_4:TimerUDB:capture_last\\D\[2609] = Net_264[1420]
Removing Lhs of wire \Timer_4:TimerUDB:hwEnable_reg\\D\[2610] = \Timer_4:TimerUDB:hwEnable\[1431]
Removing Lhs of wire \Timer_4:TimerUDB:tc_reg_i\\D\[2611] = \Timer_4:TimerUDB:status_tc\[1426]
Removing Lhs of wire \Timer_4:TimerUDB:capture_out_reg_i\\D\[2612] = \Timer_4:TimerUDB:capt_fifo_load\[1422]
Removing Lhs of wire \Timer_5:TimerUDB:capture_last\\D\[2618] = Net_273[1639]
Removing Lhs of wire \Timer_5:TimerUDB:hwEnable_reg\\D\[2619] = \Timer_5:TimerUDB:hwEnable\[1650]
Removing Lhs of wire \Timer_5:TimerUDB:tc_reg_i\\D\[2620] = \Timer_5:TimerUDB:status_tc\[1645]
Removing Lhs of wire \Timer_5:TimerUDB:capture_out_reg_i\\D\[2621] = \Timer_5:TimerUDB:capt_fifo_load\[1641]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:min_kill_reg\\D\[2627] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:prevCapture\\D\[2628] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:trig_last\\D\[2629] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:ltch_kill_reg\\D\[2633] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:prevCompare1\\D\[2636] = \PWM_ColorSensor:PWMUDB:cmp1\[1900]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:cmp1_status_reg\\D\[2637] = \PWM_ColorSensor:PWMUDB:cmp1_status\[1901]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:cmp2_status_reg\\D\[2638] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:pwm_i_reg\\D\[2640] = \PWM_ColorSensor:PWMUDB:pwm_i\[2000]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:pwm1_i_reg\\D\[2641] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:pwm2_i_reg\\D\[2642] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:tc_i_reg\\D\[2643] = \PWM_ColorSensor:PWMUDB:status_2\[1895]
Removing Lhs of wire \Counter_ColorSensor:CounterUDB:prevCapture\\D\[2644] = Net_288[2210]
Removing Lhs of wire \Counter_ColorSensor:CounterUDB:overflow_reg_i\\D\[2646] = \Counter_ColorSensor:CounterUDB:overflow\[2268]
Removing Lhs of wire \Counter_ColorSensor:CounterUDB:underflow_reg_i\\D\[2647] = \Counter_ColorSensor:CounterUDB:underflow\[2271]
Removing Lhs of wire \Counter_ColorSensor:CounterUDB:tc_reg_i\\D\[2648] = \Counter_ColorSensor:CounterUDB:reload_tc\[2250]
Removing Lhs of wire \Counter_ColorSensor:CounterUDB:prevCompare\\D\[2649] = \Counter_ColorSensor:CounterUDB:cmp_out_i\[2276]
Removing Lhs of wire \Counter_ColorSensor:CounterUDB:cmp_out_reg_i\\D\[2650] = \Counter_ColorSensor:CounterUDB:cmp_out_i\[2276]
Removing Lhs of wire \Counter_ColorSensor:CounterUDB:count_stored_i\\D\[2651] = Net_295[2282]

------------------------------------------------------
Aliased 0 equations, 582 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Motor_1_IN_1_net_0' (cost = 0):
tmpOE__Motor_1_IN_1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\QuadDec_1:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_1:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_1:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_1:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_1:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_1:Cnt16:CounterUDB:status_1\
	OR \QuadDec_1:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_1:bQuadDec:A_j\' (cost = 1):
\QuadDec_1:bQuadDec:A_j\ <= ((\QuadDec_1:bQuadDec:quad_A_delayed_0\ and \QuadDec_1:bQuadDec:quad_A_delayed_1\ and \QuadDec_1:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_1:bQuadDec:A_k\' (cost = 3):
\QuadDec_1:bQuadDec:A_k\ <= ((not \QuadDec_1:bQuadDec:quad_A_delayed_0\ and not \QuadDec_1:bQuadDec:quad_A_delayed_1\ and not \QuadDec_1:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_1:bQuadDec:B_j\' (cost = 1):
\QuadDec_1:bQuadDec:B_j\ <= ((\QuadDec_1:bQuadDec:quad_B_delayed_0\ and \QuadDec_1:bQuadDec:quad_B_delayed_1\ and \QuadDec_1:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_1:bQuadDec:B_k\' (cost = 3):
\QuadDec_1:bQuadDec:B_k\ <= ((not \QuadDec_1:bQuadDec:quad_B_delayed_0\ and not \QuadDec_1:bQuadDec:quad_B_delayed_1\ and not \QuadDec_1:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_1:Net_1151\' (cost = 0):
\QuadDec_1:Net_1151\ <= (not \QuadDec_1:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_1:Net_1287\' (cost = 0):
\QuadDec_1:Net_1287\ <= (not \QuadDec_1:Net_1264\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\QuadDec_2:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_2:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_2:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_2:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_2:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_2:Cnt16:CounterUDB:status_1\
	OR \QuadDec_2:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_2:bQuadDec:A_j\' (cost = 1):
\QuadDec_2:bQuadDec:A_j\ <= ((\QuadDec_2:bQuadDec:quad_A_delayed_0\ and \QuadDec_2:bQuadDec:quad_A_delayed_1\ and \QuadDec_2:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_2:bQuadDec:A_k\' (cost = 3):
\QuadDec_2:bQuadDec:A_k\ <= ((not \QuadDec_2:bQuadDec:quad_A_delayed_0\ and not \QuadDec_2:bQuadDec:quad_A_delayed_1\ and not \QuadDec_2:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_2:bQuadDec:B_j\' (cost = 1):
\QuadDec_2:bQuadDec:B_j\ <= ((\QuadDec_2:bQuadDec:quad_B_delayed_0\ and \QuadDec_2:bQuadDec:quad_B_delayed_1\ and \QuadDec_2:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_2:bQuadDec:B_k\' (cost = 3):
\QuadDec_2:bQuadDec:B_k\ <= ((not \QuadDec_2:bQuadDec:quad_B_delayed_0\ and not \QuadDec_2:bQuadDec:quad_B_delayed_1\ and not \QuadDec_2:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_2:Net_1151\' (cost = 0):
\QuadDec_2:Net_1151\ <= (not \QuadDec_2:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_2:Net_1287\' (cost = 0):
\QuadDec_2:Net_1287\ <= (not \QuadDec_2:Net_1264\);

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_1:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:timer_enable\' (cost = 0):
\Timer_1:TimerUDB:timer_enable\ <= (\Timer_1:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Timer_2:TimerUDB:fifo_load_polarized\' (cost = 1):
\Timer_2:TimerUDB:fifo_load_polarized\ <= ((not Net_242 and \Timer_2:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Timer_2:TimerUDB:capt_fifo_load\' (cost = 9):
\Timer_2:TimerUDB:capt_fifo_load\ <= ((not Net_242 and \Timer_2:TimerUDB:capture_last\ and \Timer_2:TimerUDB:timer_enable\));

Note:  Expanding virtual equation for '\Timer_2:TimerUDB:hwEnable\' (cost = 2):
\Timer_2:TimerUDB:hwEnable\ <= ((Net_242 and \Timer_2:TimerUDB:control_7\));

Note:  Expanding virtual equation for '\Timer_2:TimerUDB:status_tc\' (cost = 3):
\Timer_2:TimerUDB:status_tc\ <= ((\Timer_2:TimerUDB:run_mode\ and \Timer_2:TimerUDB:per_zero\));

Note:  Expanding virtual equation for '\Timer_2:TimerUDB:sIntCapCount:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Timer_2:TimerUDB:sIntCapCount:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN5_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_7_0' (cost = 0):
add_vv_vv_MODGEN_7_0 <= (not MODIN5_0);

Note:  Expanding virtual equation for '\Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:xnor_array_1\ <= ((not MODIN5_1 and not MODIN6_1)
	OR (MODIN5_1 and MODIN6_1));

Note:  Expanding virtual equation for '\Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not MODIN5_0 and not MODIN6_0)
	OR (MODIN5_0 and MODIN6_0));

Note:  Expanding virtual equation for '\Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:eq_1\' (cost = 4):
\Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:eq_1\ <= ((not MODIN5_1 and not MODIN5_0 and not MODIN6_1 and not MODIN6_0)
	OR (not MODIN5_1 and not MODIN6_1 and MODIN5_0 and MODIN6_0)
	OR (not MODIN5_0 and not MODIN6_0 and MODIN5_1 and MODIN6_1)
	OR (MODIN5_1 and MODIN5_0 and MODIN6_1 and MODIN6_0));

Note:  Expanding virtual equation for '\Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xeq\' (cost = 60):
\Timer_2:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xeq\ <= ((not MODIN5_1 and not MODIN5_0 and not MODIN6_1 and not MODIN6_0)
	OR (not MODIN5_1 and not MODIN6_1 and MODIN5_0 and MODIN6_0)
	OR (not MODIN5_0 and not MODIN6_0 and MODIN5_1 and MODIN6_1)
	OR (MODIN5_1 and MODIN5_0 and MODIN6_1 and MODIN6_0));

Note:  Expanding virtual equation for '\Timer_3:TimerUDB:fifo_load_polarized\' (cost = 1):
\Timer_3:TimerUDB:fifo_load_polarized\ <= ((not Net_255 and \Timer_3:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Timer_3:TimerUDB:capt_fifo_load\' (cost = 9):
\Timer_3:TimerUDB:capt_fifo_load\ <= ((not Net_255 and \Timer_3:TimerUDB:capture_last\ and \Timer_3:TimerUDB:timer_enable\));

Note:  Expanding virtual equation for '\Timer_3:TimerUDB:hwEnable\' (cost = 2):
\Timer_3:TimerUDB:hwEnable\ <= ((\Timer_3:TimerUDB:control_7\ and Net_255));

Note:  Expanding virtual equation for '\Timer_3:TimerUDB:status_tc\' (cost = 3):
\Timer_3:TimerUDB:status_tc\ <= ((\Timer_3:TimerUDB:run_mode\ and \Timer_3:TimerUDB:per_zero\));

Note:  Expanding virtual equation for '\Timer_3:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Timer_3:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN8_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_9_0' (cost = 0):
add_vv_vv_MODGEN_9_0 <= (not MODIN8_0);

Note:  Expanding virtual equation for '\Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:xnor_array_1\ <= ((not MODIN8_1 and not MODIN9_1)
	OR (MODIN8_1 and MODIN9_1));

Note:  Expanding virtual equation for '\Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:xnor_array_0\ <= ((not MODIN8_0 and not MODIN9_0)
	OR (MODIN8_0 and MODIN9_0));

Note:  Expanding virtual equation for '\Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eq_1\' (cost = 4):
\Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eq_1\ <= ((not MODIN8_1 and not MODIN8_0 and not MODIN9_1 and not MODIN9_0)
	OR (not MODIN8_1 and not MODIN9_1 and MODIN8_0 and MODIN9_0)
	OR (not MODIN8_0 and not MODIN9_0 and MODIN8_1 and MODIN9_1)
	OR (MODIN8_1 and MODIN8_0 and MODIN9_1 and MODIN9_0));

Note:  Expanding virtual equation for '\Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xeq\' (cost = 60):
\Timer_3:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xeq\ <= ((not MODIN8_1 and not MODIN8_0 and not MODIN9_1 and not MODIN9_0)
	OR (not MODIN8_1 and not MODIN9_1 and MODIN8_0 and MODIN9_0)
	OR (not MODIN8_0 and not MODIN9_0 and MODIN8_1 and MODIN9_1)
	OR (MODIN8_1 and MODIN8_0 and MODIN9_1 and MODIN9_0));

Note:  Expanding virtual equation for '\Timer_4:TimerUDB:fifo_load_polarized\' (cost = 1):
\Timer_4:TimerUDB:fifo_load_polarized\ <= ((not Net_264 and \Timer_4:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Timer_4:TimerUDB:capt_fifo_load\' (cost = 9):
\Timer_4:TimerUDB:capt_fifo_load\ <= ((not Net_264 and \Timer_4:TimerUDB:capture_last\ and \Timer_4:TimerUDB:timer_enable\));

Note:  Expanding virtual equation for '\Timer_4:TimerUDB:hwEnable\' (cost = 2):
\Timer_4:TimerUDB:hwEnable\ <= ((\Timer_4:TimerUDB:control_7\ and Net_264));

Note:  Expanding virtual equation for '\Timer_4:TimerUDB:status_tc\' (cost = 3):
\Timer_4:TimerUDB:status_tc\ <= ((\Timer_4:TimerUDB:run_mode\ and \Timer_4:TimerUDB:per_zero\));

Note:  Expanding virtual equation for '\Timer_4:TimerUDB:sIntCapCount:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Timer_4:TimerUDB:sIntCapCount:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN11_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_11_0' (cost = 0):
add_vv_vv_MODGEN_11_0 <= (not MODIN11_0);

Note:  Expanding virtual equation for '\Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:xnor_array_1\ <= ((not MODIN11_1 and not MODIN12_1)
	OR (MODIN11_1 and MODIN12_1));

Note:  Expanding virtual equation for '\Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not MODIN11_0 and not MODIN12_0)
	OR (MODIN11_0 and MODIN12_0));

Note:  Expanding virtual equation for '\Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:eq_1\' (cost = 4):
\Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:eq_1\ <= ((not MODIN11_1 and not MODIN11_0 and not MODIN12_1 and not MODIN12_0)
	OR (not MODIN11_1 and not MODIN12_1 and MODIN11_0 and MODIN12_0)
	OR (not MODIN11_0 and not MODIN12_0 and MODIN11_1 and MODIN12_1)
	OR (MODIN11_1 and MODIN11_0 and MODIN12_1 and MODIN12_0));

Note:  Expanding virtual equation for '\Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xeq\' (cost = 60):
\Timer_4:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xeq\ <= ((not MODIN11_1 and not MODIN11_0 and not MODIN12_1 and not MODIN12_0)
	OR (not MODIN11_1 and not MODIN12_1 and MODIN11_0 and MODIN12_0)
	OR (not MODIN11_0 and not MODIN12_0 and MODIN11_1 and MODIN12_1)
	OR (MODIN11_1 and MODIN11_0 and MODIN12_1 and MODIN12_0));

Note:  Expanding virtual equation for '\Timer_5:TimerUDB:fifo_load_polarized\' (cost = 1):
\Timer_5:TimerUDB:fifo_load_polarized\ <= ((not Net_273 and \Timer_5:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Timer_5:TimerUDB:capt_fifo_load\' (cost = 9):
\Timer_5:TimerUDB:capt_fifo_load\ <= ((not Net_273 and \Timer_5:TimerUDB:capture_last\ and \Timer_5:TimerUDB:timer_enable\));

Note:  Expanding virtual equation for '\Timer_5:TimerUDB:hwEnable\' (cost = 2):
\Timer_5:TimerUDB:hwEnable\ <= ((\Timer_5:TimerUDB:control_7\ and Net_273));

Note:  Expanding virtual equation for '\Timer_5:TimerUDB:status_tc\' (cost = 3):
\Timer_5:TimerUDB:status_tc\ <= ((\Timer_5:TimerUDB:run_mode\ and \Timer_5:TimerUDB:per_zero\));

Note:  Expanding virtual equation for '\Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:xnor_array_1\ <= ((not \Timer_5:TimerUDB:control_1\ and not \Timer_5:TimerUDB:int_capt_count_1\)
	OR (\Timer_5:TimerUDB:control_1\ and \Timer_5:TimerUDB:int_capt_count_1\));

Note:  Expanding virtual equation for '\Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:xnor_array_0\ <= ((not \Timer_5:TimerUDB:control_0\ and not \Timer_5:TimerUDB:int_capt_count_0\)
	OR (\Timer_5:TimerUDB:control_0\ and \Timer_5:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:eq_1\' (cost = 4):
\Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:eq_1\ <= ((not \Timer_5:TimerUDB:control_1\ and not \Timer_5:TimerUDB:control_0\ and not \Timer_5:TimerUDB:int_capt_count_1\ and not \Timer_5:TimerUDB:int_capt_count_0\)
	OR (not \Timer_5:TimerUDB:control_1\ and not \Timer_5:TimerUDB:int_capt_count_1\ and \Timer_5:TimerUDB:control_0\ and \Timer_5:TimerUDB:int_capt_count_0\)
	OR (not \Timer_5:TimerUDB:control_0\ and not \Timer_5:TimerUDB:int_capt_count_0\ and \Timer_5:TimerUDB:control_1\ and \Timer_5:TimerUDB:int_capt_count_1\)
	OR (\Timer_5:TimerUDB:control_1\ and \Timer_5:TimerUDB:control_0\ and \Timer_5:TimerUDB:int_capt_count_1\ and \Timer_5:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:xeq\' (cost = 60):
\Timer_5:TimerUDB:sIntCapCount:MODULE_12:g1:a0:xeq\ <= ((not \Timer_5:TimerUDB:control_1\ and not \Timer_5:TimerUDB:control_0\ and not \Timer_5:TimerUDB:int_capt_count_1\ and not \Timer_5:TimerUDB:int_capt_count_0\)
	OR (not \Timer_5:TimerUDB:control_1\ and not \Timer_5:TimerUDB:int_capt_count_1\ and \Timer_5:TimerUDB:control_0\ and \Timer_5:TimerUDB:int_capt_count_0\)
	OR (not \Timer_5:TimerUDB:control_0\ and not \Timer_5:TimerUDB:int_capt_count_0\ and \Timer_5:TimerUDB:control_1\ and \Timer_5:TimerUDB:int_capt_count_1\)
	OR (\Timer_5:TimerUDB:control_1\ and \Timer_5:TimerUDB:control_0\ and \Timer_5:TimerUDB:int_capt_count_1\ and \Timer_5:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_5:TimerUDB:sIntCapCount:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Timer_5:TimerUDB:sIntCapCount:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Timer_5:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\Timer_5:TimerUDB:sIntCapCount:MODULE_13:g2:a0:s_0\' (cost = 0):
\Timer_5:TimerUDB:sIntCapCount:MODULE_13:g2:a0:s_0\ <= (not \Timer_5:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:cmp1\' (cost = 0):
\PWM_ColorSensor:PWMUDB:cmp1\ <= (\PWM_ColorSensor:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_ColorSensor:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_0\' (cost = 0):
\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_0\ <= (not \PWM_ColorSensor:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_ColorSensor:PWMUDB:dith_count_1\ and \PWM_ColorSensor:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Counter_ColorSensor:CounterUDB:capt_rising\' (cost = 2):
\Counter_ColorSensor:CounterUDB:capt_rising\ <= ((not \Counter_ColorSensor:CounterUDB:prevCapture\ and Net_288));

Note:  Expanding virtual equation for '\Counter_ColorSensor:CounterUDB:capt_falling\' (cost = 1):
\Counter_ColorSensor:CounterUDB:capt_falling\ <= ((not Net_288 and \Counter_ColorSensor:CounterUDB:prevCapture\));

Note:  Expanding virtual equation for '\Counter_ColorSensor:CounterUDB:capt_either_edge\' (cost = 0):
\Counter_ColorSensor:CounterUDB:capt_either_edge\ <= ((not Net_288 and \Counter_ColorSensor:CounterUDB:prevCapture\)
	OR (not \Counter_ColorSensor:CounterUDB:prevCapture\ and Net_288));

Note:  Expanding virtual equation for '\Counter_ColorSensor:CounterUDB:hwCapture\' (cost = 1):
\Counter_ColorSensor:CounterUDB:hwCapture\ <= ((not \Counter_ColorSensor:CounterUDB:prevCapture\ and Net_288));

Note:  Expanding virtual equation for '\Counter_ColorSensor:CounterUDB:overflow\' (cost = 0):
\Counter_ColorSensor:CounterUDB:overflow\ <= (\Counter_ColorSensor:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Counter_ColorSensor:CounterUDB:underflow\' (cost = 0):
\Counter_ColorSensor:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_ColorSensor:CounterUDB:overflow_status\' (cost = 1):
\Counter_ColorSensor:CounterUDB:overflow_status\ <= ((not \Counter_ColorSensor:CounterUDB:overflow_reg_i\ and \Counter_ColorSensor:CounterUDB:per_equal\));

Note:  Expanding virtual equation for '\Counter_ColorSensor:CounterUDB:underflow_status\' (cost = 0):
\Counter_ColorSensor:CounterUDB:underflow_status\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_ColorSensor:CounterUDB:counter_enable\' (cost = 1):
\Counter_ColorSensor:CounterUDB:counter_enable\ <= ((not \Counter_ColorSensor:CounterUDB:disable_run_i\ and \Counter_ColorSensor:CounterUDB:control_7\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\QuadDec_1:Net_1248\' (cost = 2):
\QuadDec_1:Net_1248\ <= ((not \QuadDec_1:Net_1264\ and \QuadDec_1:Net_1275\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\QuadDec_2:Net_1248\' (cost = 2):
\QuadDec_2:Net_1248\ <= ((not \QuadDec_2:Net_1264\ and \QuadDec_2:Net_1275\));

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_7_1' (cost = 8):
add_vv_vv_MODGEN_7_1 <= ((not MODIN5_0 and MODIN5_1)
	OR (not MODIN5_1 and MODIN5_0));

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_9_1' (cost = 8):
add_vv_vv_MODGEN_9_1 <= ((not MODIN8_0 and MODIN8_1)
	OR (not MODIN8_1 and MODIN8_0));

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_11_1' (cost = 8):
add_vv_vv_MODGEN_11_1 <= ((not MODIN11_0 and MODIN11_1)
	OR (not MODIN11_1 and MODIN11_0));

Note:  Expanding virtual equation for '\Timer_5:TimerUDB:sIntCapCount:MODULE_13:g2:a0:s_1\' (cost = 8):
\Timer_5:TimerUDB:sIntCapCount:MODULE_13:g2:a0:s_1\ <= ((not \Timer_5:TimerUDB:int_capt_count_0\ and \Timer_5:TimerUDB:int_capt_count_1\)
	OR (not \Timer_5:TimerUDB:int_capt_count_1\ and \Timer_5:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_1\' (cost = 2):
\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:s_1\ <= ((not \PWM_ColorSensor:PWMUDB:dith_count_0\ and \PWM_ColorSensor:PWMUDB:dith_count_1\)
	OR (not \PWM_ColorSensor:PWMUDB:dith_count_1\ and \PWM_ColorSensor:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_ColorSensor:CounterUDB:reload_tc\' (cost = 0):
\Counter_ColorSensor:CounterUDB:reload_tc\ <= (\Counter_ColorSensor:CounterUDB:per_equal\);


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_43 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_43 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_43 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_43 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_43 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 131 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \QuadDec_1:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \QuadDec_2:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \Timer_1:TimerUDB:capt_fifo_load\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:final_capture\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Counter_ColorSensor:CounterUDB:underflow_status\ to zero
Aliasing \Counter_ColorSensor:CounterUDB:underflow\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:hwCapture\[66] = zero[2]
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[328] = \UART_1:BUART:rx_bitclk\[376]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[427] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[436] = zero[2]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:hwCapture\[587] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load\[801] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:trig_reg\[815] = \Timer_1:TimerUDB:control_7\[783]
Removing Lhs of wire \Timer_2:TimerUDB:trig_reg\[1078] = \Timer_2:TimerUDB:timer_enable\[1003]
Removing Lhs of wire \Timer_3:TimerUDB:trig_reg\[1280] = \Timer_3:TimerUDB:timer_enable\[1204]
Removing Lhs of wire \Timer_4:TimerUDB:trig_reg\[1499] = \Timer_4:TimerUDB:timer_enable\[1423]
Removing Lhs of wire \Timer_5:TimerUDB:trig_reg\[1718] = \Timer_5:TimerUDB:timer_enable\[1642]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:final_capture\[1918] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_24\[2179] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_16\[2189] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_8\[2199] = zero[2]
Removing Lhs of wire \Counter_ColorSensor:CounterUDB:underflow_status\[2254] = zero[2]
Removing Lhs of wire \Counter_ColorSensor:CounterUDB:underflow\[2271] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[2550] = \UART_1:BUART:tx_ctrl_mark_last\[319]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[2562] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[2563] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[2565] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[2566] = \UART_1:BUART:rx_markspace_pre\[440]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[2571] = \UART_1:BUART:rx_parity_bit\[446]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:final_kill_reg\\D\[2639] = zero[2]

------------------------------------------------------
Aliased 0 equations, 24 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_43 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not Net_43 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\weiro\OneDrive - Monash University\Monash\Y4_S1\ECE4191\ece4191\ece4191\DC_Motor_1\Design01.cydsn\Design01.cyprj" -dcpsoc3 Design01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.954ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Wednesday, 06 September 2023 14:20:09
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\weiro\OneDrive - Monash University\Monash\Y4_S1\ECE4191\ece4191\ece4191\DC_Motor_1\Design01.cydsn\Design01.cyprj -d CY8C5888LTI-LP097 Design01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.041ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_ColorSensor:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \QuadDec_1:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec_2:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Timer_1:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_1:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_ColorSensor:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_ColorSensor:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_ColorSensor:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_ColorSensor:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_ColorSensor:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_ColorSensor:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Counter_ColorSensor:CounterUDB:underflow_reg_i\ from registered to combinatorial
Assigning clock timer_clock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_132
    Digital Clock 1: Automatic-assigning  clock 'Clock_3'. Fanout=8, Signal=Net_244
    Digital Clock 2: Automatic-assigning  clock 'Clock_1'. Fanout=7, Signal=Net_18
    Digital Clock 3: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
    Digital Clock 4: Automatic-assigning  clock 'Clock_7'. Fanout=3, Signal=Net_56
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \QuadDec_1:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_1:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_1:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_2:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_2:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_2:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Timer_1:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Timer_1:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Timer_2:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \Timer_2:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \Timer_3:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \Timer_3:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \Timer_4:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \Timer_4:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \Timer_5:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \Timer_5:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \PWM_ColorSensor:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_7 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_7, EnableOut: Constant 1
    UDB Clk/Enable \Counter_ColorSensor:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_7 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_7, EnableOut: Constant 1
    UDB Clk/Enable \Counter_ColorSensor:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_7 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_7, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \QuadDec_2:Net_1264\, Duplicate of \QuadDec_2:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_2:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_2:Net_1264\ (fanout=2)

    Removing \QuadDec_1:Net_1264\, Duplicate of \QuadDec_1:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_1:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_1:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Motor_1_IN_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_1_IN_1(0)__PA ,
            pad => Motor_1_IN_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_1_IN_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_1_IN_2(0)__PA ,
            pad => Motor_1_IN_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_1_ENA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_1_ENA(0)__PA ,
            pin_input => Net_33 ,
            pad => Motor_1_ENA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_1_Phase_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_1_Phase_A(0)__PA ,
            fb => Net_34 ,
            pad => Motor_1_Phase_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_1_Phase_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_1_Phase_B(0)__PA ,
            fb => Net_35 ,
            pad => Motor_1_Phase_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_43 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_47 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_2_IN_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_2_IN_3(0)__PA ,
            pad => Motor_2_IN_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_2_IN_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_2_IN_4(0)__PA ,
            pad => Motor_2_IN_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_2_ENB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_2_ENB(0)__PA ,
            pin_input => Net_139 ,
            pad => Motor_2_ENB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_2_Phase_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_2_Phase_A(0)__PA ,
            fb => Net_87 ,
            pad => Motor_2_Phase_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_2_Phase_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_2_Phase_B(0)__PA ,
            fb => Net_88 ,
            pad => Motor_2_Phase_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Front_Echo_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Front_Echo_1(0)__PA ,
            fb => Net_242 ,
            pad => Front_Echo_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Front_Trigger_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Front_Trigger_1(0)__PA ,
            fb => Net_245 ,
            pad => Front_Trigger_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = led_green(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => led_green(0)__PA ,
            pad => led_green(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Right_Trigger(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Right_Trigger(0)__PA ,
            fb => Net_259 ,
            pad => Right_Trigger(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Right_Echo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Right_Echo(0)__PA ,
            fb => Net_255 ,
            pad => Right_Echo(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IR_input(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => IR_input(0)__PA ,
            pad => IR_input(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Left_Trigger(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Left_Trigger(0)__PA ,
            fb => Net_268 ,
            pad => Left_Trigger(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Left_Echo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Left_Echo(0)__PA ,
            fb => Net_264 ,
            pad => Left_Echo(0)_PAD );
        Properties:
        {
        }

    Pin : Name = led_red(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => led_red(0)__PA ,
            pad => led_red(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Front_Trigger_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Front_Trigger_2(0)__PA ,
            fb => Net_277 ,
            pad => Front_Trigger_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Front_Echo_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Front_Echo_2(0)__PA ,
            fb => Net_273 ,
            pad => Front_Echo_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = led_blue(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => led_blue(0)__PA ,
            pad => led_blue(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S1(0)__PA ,
            pad => S1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S2(0)__PA ,
            pad => S2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S0(0)__PA ,
            pad => S0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S3(0)__PA ,
            pad => S3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS_LED(0)__PA ,
            pad => CS_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS_out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS_out(0)__PA ,
            fb => Net_295 ,
            pad => CS_out(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_1:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_1:Net_1203\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_1:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1275\ * \QuadDec_1:Net_1251\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1275\ * !\QuadDec_1:Net_1251\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Net_611\ (fanout=1)

    MacroCell: Name=Net_47, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_47 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_43 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_2:Net_1260\ * !\QuadDec_2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_2:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_2:Net_1203\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_2:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Net_1275\ * \QuadDec_2:Net_1251\ * 
              !\QuadDec_2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_2:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Net_1275\ * !\QuadDec_2:Net_1251\ * 
              !\QuadDec_2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_2:Net_611\ (fanout=1)

    MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer_2:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_242 * \Timer_2:TimerUDB:capture_last\ * 
              \Timer_2:TimerUDB:timer_enable\
        );
        Output = \Timer_2:TimerUDB:capt_fifo_load\ (fanout=2)

    MacroCell: Name=\Timer_2:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_2:TimerUDB:run_mode\ * \Timer_2:TimerUDB:per_zero\
        );
        Output = \Timer_2:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer_3:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_255 * \Timer_3:TimerUDB:capture_last\ * 
              \Timer_3:TimerUDB:timer_enable\
        );
        Output = \Timer_3:TimerUDB:capt_fifo_load\ (fanout=2)

    MacroCell: Name=\Timer_3:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_3:TimerUDB:run_mode\ * \Timer_3:TimerUDB:per_zero\
        );
        Output = \Timer_3:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer_4:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_264 * \Timer_4:TimerUDB:capture_last\ * 
              \Timer_4:TimerUDB:timer_enable\
        );
        Output = \Timer_4:TimerUDB:capt_fifo_load\ (fanout=2)

    MacroCell: Name=\Timer_4:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_4:TimerUDB:run_mode\ * \Timer_4:TimerUDB:per_zero\
        );
        Output = \Timer_4:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer_5:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_273 * \Timer_5:TimerUDB:capture_last\ * 
              \Timer_5:TimerUDB:timer_enable\
        );
        Output = \Timer_5:TimerUDB:capt_fifo_load\ (fanout=2)

    MacroCell: Name=\Timer_5:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_5:TimerUDB:run_mode\ * \Timer_5:TimerUDB:per_zero\
        );
        Output = \Timer_5:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\PWM_ColorSensor:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ColorSensor:PWMUDB:runmode_enable\ * 
              \PWM_ColorSensor:PWMUDB:tc_i\
        );
        Output = \PWM_ColorSensor:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Counter_ColorSensor:CounterUDB:hwCapture\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_288 * !\Counter_ColorSensor:CounterUDB:prevCapture\
        );
        Output = \Counter_ColorSensor:CounterUDB:hwCapture\ (fanout=5)

    MacroCell: Name=\Counter_ColorSensor:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_108 * !Net_288 * 
              !\Counter_ColorSensor:CounterUDB:per_equal\
            + !Net_108 * \Counter_ColorSensor:CounterUDB:prevCapture\ * 
              !\Counter_ColorSensor:CounterUDB:per_equal\
        );
        Output = \Counter_ColorSensor:CounterUDB:reload\ (fanout=4)

    MacroCell: Name=\Counter_ColorSensor:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_ColorSensor:CounterUDB:cmp_out_i\ * 
              !\Counter_ColorSensor:CounterUDB:prevCompare\
        );
        Output = \Counter_ColorSensor:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Counter_ColorSensor:CounterUDB:overflow_status\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_ColorSensor:CounterUDB:per_equal\ * 
              !\Counter_ColorSensor:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_ColorSensor:CounterUDB:overflow_status\ (fanout=1)

    MacroCell: Name=\Counter_ColorSensor:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_ColorSensor:CounterUDB:control_7\ * 
              !\Counter_ColorSensor:CounterUDB:disable_run_i\ * 
              !\Counter_ColorSensor:CounterUDB:count_stored_i\ * Net_295
        );
        Output = \Counter_ColorSensor:CounterUDB:count_enable\ (fanout=4)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=6)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_34
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_35
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_2:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_87
        );
        Output = \QuadDec_2:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_2:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_2:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_2:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_2:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_2:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_88
        );
        Output = \QuadDec_2:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_2:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_2:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_2:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_2:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              !\QuadDec_1:bQuadDec:quad_A_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:quad_A_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\
            + \QuadDec_1:Net_1251_split\
        );
        Output = \QuadDec_1:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_1:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1203\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:Net_1203\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_1:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_1:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_1:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_1:bQuadDec:quad_A_filt\
            + \QuadDec_1:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_1:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_1:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_1:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_1:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_1:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_1:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\
            + \QuadDec_1:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_1:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_1:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_filt\ (fanout=7)

    MacroCell: Name=\QuadDec_1:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:error\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_1:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\QuadDec_1:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * \QuadDec_1:bQuadDec:state_1\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\QuadDec_1:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_43
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_43 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_43 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_43
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_43 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_43 * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_43
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_43
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              !\QuadDec_2:bQuadDec:quad_A_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              \QuadDec_2:bQuadDec:quad_A_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\
            + \QuadDec_2:Net_1251_split\
        );
        Output = \QuadDec_2:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_2:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_2:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\
            + \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              \QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:Net_1251\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:Net_1251\ * \QuadDec_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Net_1203\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec_2:Net_1260\ * \QuadDec_2:Net_1203\ * 
              \QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_2:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_2:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_2:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_2:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_2:bQuadDec:quad_A_filt\
            + \QuadDec_2:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_2:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_2:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_2:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_2:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\QuadDec_2:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_2:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_2:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_2:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\
            + \QuadDec_2:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_2:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_2:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_2:bQuadDec:quad_B_filt\ (fanout=7)

    MacroCell: Name=\QuadDec_2:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:error\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_2:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\QuadDec_2:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:error\ * \QuadDec_2:bQuadDec:state_1\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\QuadDec_2:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_2:bQuadDec:error\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_B_filt\ * 
              \QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=Net_158, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = Net_158 (fanout=1)

    MacroCell: Name=\Timer_2:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_242
        );
        Output = \Timer_2:TimerUDB:capture_last\ (fanout=4)

    MacroCell: Name=\Timer_2:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_242 * \Timer_2:TimerUDB:control_7\
        );
        Output = \Timer_2:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=MODIN5_1, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_242 * !Net_245 * \Timer_2:TimerUDB:capture_last\ * 
              \Timer_2:TimerUDB:timer_enable\ * MODIN5_0 * MODIN6_1
            + !Net_242 * !Net_245 * \Timer_2:TimerUDB:capture_last\ * 
              \Timer_2:TimerUDB:timer_enable\ * MODIN5_0 * !MODIN6_0
            + !Net_242 * \Timer_2:TimerUDB:capture_last\ * 
              \Timer_2:TimerUDB:timer_enable\ * MODIN5_1 * MODIN5_0
            + !Net_242 * \Timer_2:TimerUDB:capture_last\ * 
              \Timer_2:TimerUDB:timer_enable\ * MODIN5_1 * MODIN6_1 * 
              !MODIN6_0
            + Net_245 * MODIN5_1
        );
        Output = MODIN5_1 (fanout=3)

    MacroCell: Name=MODIN5_0, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_242 * !Net_245 * \Timer_2:TimerUDB:capture_last\ * 
              \Timer_2:TimerUDB:timer_enable\ * !MODIN5_1 * MODIN6_1
            + !Net_242 * !Net_245 * \Timer_2:TimerUDB:capture_last\ * 
              \Timer_2:TimerUDB:timer_enable\ * MODIN5_1 * !MODIN6_1
            + !Net_242 * !Net_245 * \Timer_2:TimerUDB:capture_last\ * 
              \Timer_2:TimerUDB:timer_enable\ * MODIN6_0
            + !Net_242 * \Timer_2:TimerUDB:capture_last\ * 
              \Timer_2:TimerUDB:timer_enable\ * MODIN5_0
            + Net_245 * MODIN5_0
        );
        Output = MODIN5_0 (fanout=3)

    MacroCell: Name=\Timer_2:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_242 * !Net_245 * \Timer_2:TimerUDB:capture_last\ * 
              \Timer_2:TimerUDB:timer_enable\ * !MODIN5_1 * !MODIN5_0 * 
              !MODIN6_1 * !MODIN6_0
            + !Net_242 * !Net_245 * \Timer_2:TimerUDB:capture_last\ * 
              \Timer_2:TimerUDB:timer_enable\ * !MODIN5_1 * MODIN5_0 * 
              !MODIN6_1 * MODIN6_0
            + !Net_242 * !Net_245 * \Timer_2:TimerUDB:capture_last\ * 
              \Timer_2:TimerUDB:timer_enable\ * MODIN5_1 * !MODIN5_0 * 
              MODIN6_1 * !MODIN6_0
            + !Net_242 * !Net_245 * \Timer_2:TimerUDB:capture_last\ * 
              \Timer_2:TimerUDB:timer_enable\ * MODIN5_1 * MODIN5_0 * 
              MODIN6_1 * MODIN6_0
        );
        Output = \Timer_2:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\Timer_2:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_242 * !Net_245 * \Timer_2:TimerUDB:control_7\ * 
              !\Timer_2:TimerUDB:timer_enable\ * 
              !\Timer_2:TimerUDB:trig_disable\
            + Net_242 * !Net_245 * \Timer_2:TimerUDB:control_7\ * 
              !\Timer_2:TimerUDB:run_mode\ * !\Timer_2:TimerUDB:trig_disable\
            + Net_242 * !Net_245 * \Timer_2:TimerUDB:control_7\ * 
              !\Timer_2:TimerUDB:per_zero\ * !\Timer_2:TimerUDB:trig_disable\
        );
        Output = \Timer_2:TimerUDB:timer_enable\ (fanout=8)

    MacroCell: Name=\Timer_2:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_245 * \Timer_2:TimerUDB:timer_enable\ * 
              \Timer_2:TimerUDB:run_mode\ * \Timer_2:TimerUDB:per_zero\
            + !Net_245 * \Timer_2:TimerUDB:trig_disable\
        );
        Output = \Timer_2:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\Timer_3:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_255
        );
        Output = \Timer_3:TimerUDB:capture_last\ (fanout=4)

    MacroCell: Name=\Timer_3:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_3:TimerUDB:control_7\ * Net_255
        );
        Output = \Timer_3:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=MODIN8_1, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_255 * \Timer_3:TimerUDB:capture_last\ * 
              \Timer_3:TimerUDB:timer_enable\ * !Net_259 * MODIN8_0 * 
              MODIN9_1
            + !Net_255 * \Timer_3:TimerUDB:capture_last\ * 
              \Timer_3:TimerUDB:timer_enable\ * !Net_259 * MODIN8_0 * 
              !MODIN9_0
            + !Net_255 * \Timer_3:TimerUDB:capture_last\ * 
              \Timer_3:TimerUDB:timer_enable\ * MODIN8_1 * MODIN8_0
            + !Net_255 * \Timer_3:TimerUDB:capture_last\ * 
              \Timer_3:TimerUDB:timer_enable\ * MODIN8_1 * MODIN9_1 * 
              !MODIN9_0
            + Net_259 * MODIN8_1
        );
        Output = MODIN8_1 (fanout=3)

    MacroCell: Name=MODIN8_0, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_255 * \Timer_3:TimerUDB:capture_last\ * 
              \Timer_3:TimerUDB:timer_enable\ * !Net_259 * !MODIN8_1 * 
              MODIN9_1
            + !Net_255 * \Timer_3:TimerUDB:capture_last\ * 
              \Timer_3:TimerUDB:timer_enable\ * !Net_259 * MODIN8_1 * 
              !MODIN9_1
            + !Net_255 * \Timer_3:TimerUDB:capture_last\ * 
              \Timer_3:TimerUDB:timer_enable\ * !Net_259 * MODIN9_0
            + !Net_255 * \Timer_3:TimerUDB:capture_last\ * 
              \Timer_3:TimerUDB:timer_enable\ * MODIN8_0
            + Net_259 * MODIN8_0
        );
        Output = MODIN8_0 (fanout=3)

    MacroCell: Name=\Timer_3:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_255 * \Timer_3:TimerUDB:capture_last\ * 
              \Timer_3:TimerUDB:timer_enable\ * !Net_259 * !MODIN8_1 * 
              !MODIN8_0 * !MODIN9_1 * !MODIN9_0
            + !Net_255 * \Timer_3:TimerUDB:capture_last\ * 
              \Timer_3:TimerUDB:timer_enable\ * !Net_259 * !MODIN8_1 * 
              MODIN8_0 * !MODIN9_1 * MODIN9_0
            + !Net_255 * \Timer_3:TimerUDB:capture_last\ * 
              \Timer_3:TimerUDB:timer_enable\ * !Net_259 * MODIN8_1 * 
              !MODIN8_0 * MODIN9_1 * !MODIN9_0
            + !Net_255 * \Timer_3:TimerUDB:capture_last\ * 
              \Timer_3:TimerUDB:timer_enable\ * !Net_259 * MODIN8_1 * 
              MODIN8_0 * MODIN9_1 * MODIN9_0
        );
        Output = \Timer_3:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\Timer_3:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Timer_3:TimerUDB:control_7\ * Net_255 * 
              !\Timer_3:TimerUDB:timer_enable\ * !Net_259 * 
              !\Timer_3:TimerUDB:trig_disable\
            + \Timer_3:TimerUDB:control_7\ * Net_255 * 
              !\Timer_3:TimerUDB:run_mode\ * !Net_259 * 
              !\Timer_3:TimerUDB:trig_disable\
            + \Timer_3:TimerUDB:control_7\ * Net_255 * 
              !\Timer_3:TimerUDB:per_zero\ * !Net_259 * 
              !\Timer_3:TimerUDB:trig_disable\
        );
        Output = \Timer_3:TimerUDB:timer_enable\ (fanout=8)

    MacroCell: Name=\Timer_3:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Timer_3:TimerUDB:timer_enable\ * \Timer_3:TimerUDB:run_mode\ * 
              \Timer_3:TimerUDB:per_zero\ * !Net_259
            + !Net_259 * \Timer_3:TimerUDB:trig_disable\
        );
        Output = \Timer_3:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\Timer_4:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_264
        );
        Output = \Timer_4:TimerUDB:capture_last\ (fanout=4)

    MacroCell: Name=\Timer_4:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_4:TimerUDB:control_7\ * Net_264
        );
        Output = \Timer_4:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=MODIN11_1, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_264 * \Timer_4:TimerUDB:capture_last\ * 
              \Timer_4:TimerUDB:timer_enable\ * !Net_268 * MODIN11_0 * 
              MODIN12_1
            + !Net_264 * \Timer_4:TimerUDB:capture_last\ * 
              \Timer_4:TimerUDB:timer_enable\ * !Net_268 * MODIN11_0 * 
              !MODIN12_0
            + !Net_264 * \Timer_4:TimerUDB:capture_last\ * 
              \Timer_4:TimerUDB:timer_enable\ * MODIN11_1 * MODIN11_0
            + !Net_264 * \Timer_4:TimerUDB:capture_last\ * 
              \Timer_4:TimerUDB:timer_enable\ * MODIN11_1 * MODIN12_1 * 
              !MODIN12_0
            + Net_268 * MODIN11_1
        );
        Output = MODIN11_1 (fanout=3)

    MacroCell: Name=MODIN11_0, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_264 * \Timer_4:TimerUDB:capture_last\ * 
              \Timer_4:TimerUDB:timer_enable\ * !Net_268 * !MODIN11_1 * 
              MODIN12_1
            + !Net_264 * \Timer_4:TimerUDB:capture_last\ * 
              \Timer_4:TimerUDB:timer_enable\ * !Net_268 * MODIN11_1 * 
              !MODIN12_1
            + !Net_264 * \Timer_4:TimerUDB:capture_last\ * 
              \Timer_4:TimerUDB:timer_enable\ * !Net_268 * MODIN12_0
            + !Net_264 * \Timer_4:TimerUDB:capture_last\ * 
              \Timer_4:TimerUDB:timer_enable\ * MODIN11_0
            + Net_268 * MODIN11_0
        );
        Output = MODIN11_0 (fanout=3)

    MacroCell: Name=\Timer_4:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_264 * \Timer_4:TimerUDB:capture_last\ * 
              \Timer_4:TimerUDB:timer_enable\ * !Net_268 * !MODIN11_1 * 
              !MODIN11_0 * !MODIN12_1 * !MODIN12_0
            + !Net_264 * \Timer_4:TimerUDB:capture_last\ * 
              \Timer_4:TimerUDB:timer_enable\ * !Net_268 * !MODIN11_1 * 
              MODIN11_0 * !MODIN12_1 * MODIN12_0
            + !Net_264 * \Timer_4:TimerUDB:capture_last\ * 
              \Timer_4:TimerUDB:timer_enable\ * !Net_268 * MODIN11_1 * 
              !MODIN11_0 * MODIN12_1 * !MODIN12_0
            + !Net_264 * \Timer_4:TimerUDB:capture_last\ * 
              \Timer_4:TimerUDB:timer_enable\ * !Net_268 * MODIN11_1 * 
              MODIN11_0 * MODIN12_1 * MODIN12_0
        );
        Output = \Timer_4:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\Timer_4:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Timer_4:TimerUDB:control_7\ * Net_264 * 
              !\Timer_4:TimerUDB:timer_enable\ * !Net_268 * 
              !\Timer_4:TimerUDB:trig_disable\
            + \Timer_4:TimerUDB:control_7\ * Net_264 * 
              !\Timer_4:TimerUDB:run_mode\ * !Net_268 * 
              !\Timer_4:TimerUDB:trig_disable\
            + \Timer_4:TimerUDB:control_7\ * Net_264 * 
              !\Timer_4:TimerUDB:per_zero\ * !Net_268 * 
              !\Timer_4:TimerUDB:trig_disable\
        );
        Output = \Timer_4:TimerUDB:timer_enable\ (fanout=8)

    MacroCell: Name=\Timer_4:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Timer_4:TimerUDB:timer_enable\ * \Timer_4:TimerUDB:run_mode\ * 
              \Timer_4:TimerUDB:per_zero\ * !Net_268
            + !Net_268 * \Timer_4:TimerUDB:trig_disable\
        );
        Output = \Timer_4:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\Timer_5:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_273
        );
        Output = \Timer_5:TimerUDB:capture_last\ (fanout=4)

    MacroCell: Name=\Timer_5:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_5:TimerUDB:control_7\ * Net_273
        );
        Output = \Timer_5:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=\Timer_5:TimerUDB:int_capt_count_1\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Timer_5:TimerUDB:control_1\ * !\Timer_5:TimerUDB:control_0\ * 
              !Net_273 * \Timer_5:TimerUDB:capture_last\ * 
              \Timer_5:TimerUDB:timer_enable\ * 
              \Timer_5:TimerUDB:int_capt_count_1\
            + \Timer_5:TimerUDB:control_1\ * !Net_273 * 
              \Timer_5:TimerUDB:capture_last\ * 
              \Timer_5:TimerUDB:timer_enable\ * !Net_277 * 
              \Timer_5:TimerUDB:int_capt_count_0\
            + !\Timer_5:TimerUDB:control_0\ * !Net_273 * 
              \Timer_5:TimerUDB:capture_last\ * 
              \Timer_5:TimerUDB:timer_enable\ * !Net_277 * 
              \Timer_5:TimerUDB:int_capt_count_0\
            + !Net_273 * \Timer_5:TimerUDB:capture_last\ * 
              \Timer_5:TimerUDB:timer_enable\ * 
              \Timer_5:TimerUDB:int_capt_count_1\ * 
              \Timer_5:TimerUDB:int_capt_count_0\
            + \Timer_5:TimerUDB:int_capt_count_1\ * Net_277
        );
        Output = \Timer_5:TimerUDB:int_capt_count_1\ (fanout=3)

    MacroCell: Name=\Timer_5:TimerUDB:int_capt_count_0\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Timer_5:TimerUDB:control_1\ * !Net_273 * 
              \Timer_5:TimerUDB:capture_last\ * 
              \Timer_5:TimerUDB:timer_enable\ * 
              \Timer_5:TimerUDB:int_capt_count_1\ * !Net_277
            + \Timer_5:TimerUDB:control_1\ * !Net_273 * 
              \Timer_5:TimerUDB:capture_last\ * 
              \Timer_5:TimerUDB:timer_enable\ * 
              !\Timer_5:TimerUDB:int_capt_count_1\ * !Net_277
            + \Timer_5:TimerUDB:control_0\ * !Net_273 * 
              \Timer_5:TimerUDB:capture_last\ * 
              \Timer_5:TimerUDB:timer_enable\ * !Net_277
            + !Net_273 * \Timer_5:TimerUDB:capture_last\ * 
              \Timer_5:TimerUDB:timer_enable\ * 
              \Timer_5:TimerUDB:int_capt_count_0\
            + Net_277 * \Timer_5:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_5:TimerUDB:int_capt_count_0\ (fanout=3)

    MacroCell: Name=\Timer_5:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Timer_5:TimerUDB:control_1\ * !\Timer_5:TimerUDB:control_0\ * 
              !Net_273 * \Timer_5:TimerUDB:capture_last\ * 
              \Timer_5:TimerUDB:timer_enable\ * 
              !\Timer_5:TimerUDB:int_capt_count_1\ * !Net_277 * 
              !\Timer_5:TimerUDB:int_capt_count_0\
            + !\Timer_5:TimerUDB:control_1\ * \Timer_5:TimerUDB:control_0\ * 
              !Net_273 * \Timer_5:TimerUDB:capture_last\ * 
              \Timer_5:TimerUDB:timer_enable\ * 
              !\Timer_5:TimerUDB:int_capt_count_1\ * !Net_277 * 
              \Timer_5:TimerUDB:int_capt_count_0\
            + \Timer_5:TimerUDB:control_1\ * !\Timer_5:TimerUDB:control_0\ * 
              !Net_273 * \Timer_5:TimerUDB:capture_last\ * 
              \Timer_5:TimerUDB:timer_enable\ * 
              \Timer_5:TimerUDB:int_capt_count_1\ * !Net_277 * 
              !\Timer_5:TimerUDB:int_capt_count_0\
            + \Timer_5:TimerUDB:control_1\ * \Timer_5:TimerUDB:control_0\ * 
              !Net_273 * \Timer_5:TimerUDB:capture_last\ * 
              \Timer_5:TimerUDB:timer_enable\ * 
              \Timer_5:TimerUDB:int_capt_count_1\ * !Net_277 * 
              \Timer_5:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_5:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\Timer_5:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Timer_5:TimerUDB:control_7\ * Net_273 * 
              !\Timer_5:TimerUDB:timer_enable\ * !Net_277 * 
              !\Timer_5:TimerUDB:trig_disable\
            + \Timer_5:TimerUDB:control_7\ * Net_273 * 
              !\Timer_5:TimerUDB:run_mode\ * !Net_277 * 
              !\Timer_5:TimerUDB:trig_disable\
            + \Timer_5:TimerUDB:control_7\ * Net_273 * 
              !\Timer_5:TimerUDB:per_zero\ * !Net_277 * 
              !\Timer_5:TimerUDB:trig_disable\
        );
        Output = \Timer_5:TimerUDB:timer_enable\ (fanout=8)

    MacroCell: Name=\Timer_5:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Timer_5:TimerUDB:timer_enable\ * \Timer_5:TimerUDB:run_mode\ * 
              \Timer_5:TimerUDB:per_zero\ * !Net_277
            + !Net_277 * \Timer_5:TimerUDB:trig_disable\
        );
        Output = \Timer_5:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\PWM_ColorSensor:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_56) => Global
            Reset  = (Net_108)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_ColorSensor:PWMUDB:control_7\ * 
              !\PWM_ColorSensor:PWMUDB:runmode_enable\ * 
              !\PWM_ColorSensor:PWMUDB:trig_disable\
            + \PWM_ColorSensor:PWMUDB:control_7\ * 
              \PWM_ColorSensor:PWMUDB:runmode_enable\ * 
              !\PWM_ColorSensor:PWMUDB:tc_i\
        );
        Output = \PWM_ColorSensor:PWMUDB:runmode_enable\ (fanout=6)

    MacroCell: Name=\PWM_ColorSensor:PWMUDB:trig_disable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_56) => Global
            Reset  = (Net_108)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ColorSensor:PWMUDB:control_7\ * 
              \PWM_ColorSensor:PWMUDB:runmode_enable\ * 
              \PWM_ColorSensor:PWMUDB:tc_i\ * 
              !\PWM_ColorSensor:PWMUDB:trig_disable\
        );
        Output = \PWM_ColorSensor:PWMUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\PWM_ColorSensor:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_56) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ColorSensor:PWMUDB:cmp1_less\
        );
        Output = \PWM_ColorSensor:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_ColorSensor:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_56) => Global
            Reset  = (Net_108)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_ColorSensor:PWMUDB:prevCompare1\ * 
              \PWM_ColorSensor:PWMUDB:cmp1_less\
        );
        Output = \PWM_ColorSensor:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_288, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_56) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ColorSensor:PWMUDB:runmode_enable\ * 
              \PWM_ColorSensor:PWMUDB:cmp1_less\
        );
        Output = Net_288 (fanout=3)

    MacroCell: Name=\Counter_ColorSensor:CounterUDB:prevCapture\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_56) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_288
        );
        Output = \Counter_ColorSensor:CounterUDB:prevCapture\ (fanout=2)

    MacroCell: Name=\Counter_ColorSensor:CounterUDB:disable_run_i\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_56) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_108 * \Counter_ColorSensor:CounterUDB:disable_run_i\
            + !Net_108 * \Counter_ColorSensor:CounterUDB:per_equal\ * 
              !\Counter_ColorSensor:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_ColorSensor:CounterUDB:disable_run_i\ (fanout=2)

    MacroCell: Name=\Counter_ColorSensor:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_56) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_ColorSensor:CounterUDB:per_equal\
        );
        Output = \Counter_ColorSensor:CounterUDB:overflow_reg_i\ (fanout=2)

    MacroCell: Name=\Counter_ColorSensor:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_56) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_ColorSensor:CounterUDB:cmp_out_i\
        );
        Output = \Counter_ColorSensor:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Counter_ColorSensor:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_56) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_295
        );
        Output = \Counter_ColorSensor:CounterUDB:count_stored_i\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_18 ,
            cs_addr_2 => \QuadDec_1:Net_1251\ ,
            cs_addr_1 => \QuadDec_1:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_1:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_18 ,
            cs_addr_2 => \QuadDec_1:Net_1251\ ,
            cs_addr_1 => \QuadDec_1:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_1:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_1:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_1:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_1:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_1:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_18 ,
            cs_addr_2 => \QuadDec_2:Net_1251\ ,
            cs_addr_1 => \QuadDec_2:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_2:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_18 ,
            cs_addr_2 => \QuadDec_2:Net_1251\ ,
            cs_addr_1 => \QuadDec_2:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_2:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_2:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_2:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_2:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_2:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\Timer_1:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            chain_out => \Timer_1:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_1:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Timer_1:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            chain_in => \Timer_1:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \Timer_1:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_1:TimerUDB:sT24:timerdp:u0\
        Next in chain : \Timer_1:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\Timer_1:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            z0_comb => \Timer_1:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ ,
            chain_in => \Timer_1:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_1:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Timer_2:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_244 ,
            cs_addr_2 => Net_245 ,
            cs_addr_1 => \Timer_2:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Timer_2:TimerUDB:per_zero\ ,
            f0_load => \Timer_2:TimerUDB:capt_fifo_load\ ,
            chain_out => \Timer_2:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_2:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer_2:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_244 ,
            cs_addr_2 => Net_245 ,
            cs_addr_1 => \Timer_2:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Timer_2:TimerUDB:per_zero\ ,
            f0_load => \Timer_2:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Timer_2:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_2:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_2:TimerUDB:status_2\ ,
            chain_in => \Timer_2:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_2:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\Timer_3:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_244 ,
            cs_addr_2 => Net_259 ,
            cs_addr_1 => \Timer_3:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Timer_3:TimerUDB:per_zero\ ,
            f0_load => \Timer_3:TimerUDB:capt_fifo_load\ ,
            chain_out => \Timer_3:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_3:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer_3:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_244 ,
            cs_addr_2 => Net_259 ,
            cs_addr_1 => \Timer_3:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Timer_3:TimerUDB:per_zero\ ,
            f0_load => \Timer_3:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Timer_3:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_3:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_3:TimerUDB:status_2\ ,
            chain_in => \Timer_3:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_3:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\Timer_4:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_244 ,
            cs_addr_2 => Net_268 ,
            cs_addr_1 => \Timer_4:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Timer_4:TimerUDB:per_zero\ ,
            f0_load => \Timer_4:TimerUDB:capt_fifo_load\ ,
            chain_out => \Timer_4:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_4:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer_4:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_244 ,
            cs_addr_2 => Net_268 ,
            cs_addr_1 => \Timer_4:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Timer_4:TimerUDB:per_zero\ ,
            f0_load => \Timer_4:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Timer_4:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_4:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_4:TimerUDB:status_2\ ,
            chain_in => \Timer_4:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_4:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\Timer_5:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_244 ,
            cs_addr_2 => Net_277 ,
            cs_addr_1 => \Timer_5:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Timer_5:TimerUDB:per_zero\ ,
            f0_load => \Timer_5:TimerUDB:capt_fifo_load\ ,
            chain_out => \Timer_5:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_5:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer_5:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_244 ,
            cs_addr_2 => Net_277 ,
            cs_addr_1 => \Timer_5:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Timer_5:TimerUDB:per_zero\ ,
            f0_load => \Timer_5:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Timer_5:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_5:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_5:TimerUDB:status_2\ ,
            chain_in => \Timer_5:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_5:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_56 ,
            cs_addr_2 => \PWM_ColorSensor:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_ColorSensor:PWMUDB:runmode_enable\ ,
            cs_addr_0 => Net_108 ,
            chain_out => \PWM_ColorSensor:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_ColorSensor:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_56 ,
            cs_addr_2 => \PWM_ColorSensor:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_ColorSensor:PWMUDB:runmode_enable\ ,
            cs_addr_0 => Net_108 ,
            cl0_comb => \PWM_ColorSensor:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_ColorSensor:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_ColorSensor:PWMUDB:status_3\ ,
            chain_in => \PWM_ColorSensor:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\
        PORT MAP (
            clock => Net_56 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_ColorSensor:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_ColorSensor:CounterUDB:reload\ ,
            f0_load => \Counter_ColorSensor:CounterUDB:hwCapture\ ,
            chain_out => \Counter_ColorSensor:CounterUDB:sC32:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\

    datapathcell: Name =\Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\
        PORT MAP (
            clock => Net_56 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_ColorSensor:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_ColorSensor:CounterUDB:reload\ ,
            f0_load => \Counter_ColorSensor:CounterUDB:hwCapture\ ,
            chain_in => \Counter_ColorSensor:CounterUDB:sC32:counterdp:carry0\ ,
            chain_out => \Counter_ColorSensor:CounterUDB:sC32:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\
        Next in chain : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\
        PORT MAP (
            clock => Net_56 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_ColorSensor:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_ColorSensor:CounterUDB:reload\ ,
            f0_load => \Counter_ColorSensor:CounterUDB:hwCapture\ ,
            chain_in => \Counter_ColorSensor:CounterUDB:sC32:counterdp:carry1\ ,
            chain_out => \Counter_ColorSensor:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\
        Next in chain : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\

    datapathcell: Name =\Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\
        PORT MAP (
            clock => Net_56 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_ColorSensor:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_ColorSensor:CounterUDB:reload\ ,
            f0_load => \Counter_ColorSensor:CounterUDB:hwCapture\ ,
            ce0_comb => \Counter_ColorSensor:CounterUDB:per_equal\ ,
            z0_comb => \Counter_ColorSensor:CounterUDB:status_1\ ,
            cl1_comb => \Counter_ColorSensor:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Counter_ColorSensor:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Counter_ColorSensor:CounterUDB:status_5\ ,
            chain_in => \Counter_ColorSensor:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_1:Net_1260\ ,
            clock => Net_18 ,
            status_6 => \QuadDec_1:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_1:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_1:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_1:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_1:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_1:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_1:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_18 ,
            status_3 => \QuadDec_1:bQuadDec:error\ ,
            status_2 => \QuadDec_1:Net_1260\ ,
            status_1 => \QuadDec_1:Net_611\ ,
            status_0 => \QuadDec_1:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_2:Net_1260\ ,
            clock => Net_18 ,
            status_6 => \QuadDec_2:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_2:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_2:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_2:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_2:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_2:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_2:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_18 ,
            status_3 => \QuadDec_2:bQuadDec:error\ ,
            status_2 => \QuadDec_2:Net_1260\ ,
            status_1 => \QuadDec_2:Net_611\ ,
            status_0 => \QuadDec_2:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \Timer_1:TimerUDB:status_3\ ,
            status_2 => \Timer_1:TimerUDB:status_2\ ,
            status_0 => \Timer_1:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_2:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_245 ,
            clock => Net_244 ,
            status_3 => \Timer_2:TimerUDB:status_3\ ,
            status_2 => \Timer_2:TimerUDB:status_2\ ,
            status_1 => \Timer_2:TimerUDB:capt_int_temp\ ,
            status_0 => \Timer_2:TimerUDB:status_tc\ ,
            interrupt => Net_5 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_3:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_259 ,
            clock => Net_244 ,
            status_3 => \Timer_3:TimerUDB:status_3\ ,
            status_2 => \Timer_3:TimerUDB:status_2\ ,
            status_1 => \Timer_3:TimerUDB:capt_int_temp\ ,
            status_0 => \Timer_3:TimerUDB:status_tc\ ,
            interrupt => Net_258 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_4:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_268 ,
            clock => Net_244 ,
            status_3 => \Timer_4:TimerUDB:status_3\ ,
            status_2 => \Timer_4:TimerUDB:status_2\ ,
            status_1 => \Timer_4:TimerUDB:capt_int_temp\ ,
            status_0 => \Timer_4:TimerUDB:status_tc\ ,
            interrupt => Net_267 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_5:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_277 ,
            clock => Net_244 ,
            status_3 => \Timer_5:TimerUDB:status_3\ ,
            status_2 => \Timer_5:TimerUDB:status_2\ ,
            status_1 => \Timer_5:TimerUDB:capt_int_temp\ ,
            status_0 => \Timer_5:TimerUDB:status_tc\ ,
            interrupt => Net_276 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_ColorSensor:PWMUDB:genblk8:stsreg\
        PORT MAP (
            reset => Net_108 ,
            clock => Net_56 ,
            status_3 => \PWM_ColorSensor:PWMUDB:status_3\ ,
            status_2 => \PWM_ColorSensor:PWMUDB:status_2\ ,
            status_0 => \PWM_ColorSensor:PWMUDB:status_0\ ,
            interrupt => Net_101 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Counter_ColorSensor:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => Net_108 ,
            clock => Net_56 ,
            status_6 => \Counter_ColorSensor:CounterUDB:status_6\ ,
            status_5 => \Counter_ColorSensor:CounterUDB:status_5\ ,
            status_4 => \Counter_ColorSensor:CounterUDB:hwCapture\ ,
            status_2 => \Counter_ColorSensor:CounterUDB:overflow_status\ ,
            status_1 => \Counter_ColorSensor:CounterUDB:status_1\ ,
            status_0 => \Counter_ColorSensor:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\QuadDec_1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_18 ,
            control_7 => \QuadDec_1:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_1:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_1:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_1:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_1:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_1:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_1:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_1:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QuadDec_2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_18 ,
            control_7 => \QuadDec_2:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_2:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_2:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_2:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_2:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_2:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_2:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_2:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Timer_1:TimerUDB:control_7\ ,
            control_6 => \Timer_1:TimerUDB:control_6\ ,
            control_5 => \Timer_1:TimerUDB:control_5\ ,
            control_4 => \Timer_1:TimerUDB:control_4\ ,
            control_3 => \Timer_1:TimerUDB:control_3\ ,
            control_2 => \Timer_1:TimerUDB:control_2\ ,
            control_1 => \Timer_1:TimerUDB:control_1\ ,
            control_0 => \Timer_1:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_244 ,
            control_7 => \Timer_2:TimerUDB:control_7\ ,
            control_6 => \Timer_2:TimerUDB:control_6\ ,
            control_5 => \Timer_2:TimerUDB:control_5\ ,
            control_4 => \Timer_2:TimerUDB:control_4\ ,
            control_3 => \Timer_2:TimerUDB:control_3\ ,
            control_2 => \Timer_2:TimerUDB:control_2\ ,
            control_1 => MODIN6_1 ,
            control_0 => MODIN6_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_244 ,
            control_7 => \Timer_3:TimerUDB:control_7\ ,
            control_6 => \Timer_3:TimerUDB:control_6\ ,
            control_5 => \Timer_3:TimerUDB:control_5\ ,
            control_4 => \Timer_3:TimerUDB:control_4\ ,
            control_3 => \Timer_3:TimerUDB:control_3\ ,
            control_2 => \Timer_3:TimerUDB:control_2\ ,
            control_1 => MODIN9_1 ,
            control_0 => MODIN9_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer_4:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_244 ,
            control_7 => \Timer_4:TimerUDB:control_7\ ,
            control_6 => \Timer_4:TimerUDB:control_6\ ,
            control_5 => \Timer_4:TimerUDB:control_5\ ,
            control_4 => \Timer_4:TimerUDB:control_4\ ,
            control_3 => \Timer_4:TimerUDB:control_3\ ,
            control_2 => \Timer_4:TimerUDB:control_2\ ,
            control_1 => MODIN12_1 ,
            control_0 => MODIN12_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer_5:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_244 ,
            control_7 => \Timer_5:TimerUDB:control_7\ ,
            control_6 => \Timer_5:TimerUDB:control_6\ ,
            control_5 => \Timer_5:TimerUDB:control_5\ ,
            control_4 => \Timer_5:TimerUDB:control_4\ ,
            control_3 => \Timer_5:TimerUDB:control_3\ ,
            control_2 => \Timer_5:TimerUDB:control_2\ ,
            control_1 => \Timer_5:TimerUDB:control_1\ ,
            control_0 => \Timer_5:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_ColorSensor:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_56 ,
            control_7 => \PWM_ColorSensor:PWMUDB:control_7\ ,
            control_6 => \PWM_ColorSensor:PWMUDB:control_6\ ,
            control_5 => \PWM_ColorSensor:PWMUDB:control_5\ ,
            control_4 => \PWM_ColorSensor:PWMUDB:control_4\ ,
            control_3 => \PWM_ColorSensor:PWMUDB:control_3\ ,
            control_2 => \PWM_ColorSensor:PWMUDB:control_2\ ,
            control_1 => \PWM_ColorSensor:PWMUDB:control_1\ ,
            control_0 => \PWM_ColorSensor:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Counter_ColorSensor:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_56 ,
            control_7 => \Counter_ColorSensor:CounterUDB:control_7\ ,
            control_6 => \Counter_ColorSensor:CounterUDB:control_6\ ,
            control_5 => \Counter_ColorSensor:CounterUDB:control_5\ ,
            control_4 => \Counter_ColorSensor:CounterUDB:control_4\ ,
            control_3 => \Counter_ColorSensor:CounterUDB:control_3\ ,
            control_2 => \Counter_ColorSensor:CounterUDB:control_2\ ,
            control_1 => \Counter_ColorSensor:CounterUDB:control_1\ ,
            control_0 => \Counter_ColorSensor:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_1:control_7\ ,
            control_6 => \Control_Reg_1:control_6\ ,
            control_5 => \Control_Reg_1:control_5\ ,
            control_4 => \Control_Reg_1:control_4\ ,
            control_3 => \Control_Reg_1:control_3\ ,
            control_2 => \Control_Reg_1:control_2\ ,
            control_1 => \Control_Reg_1:control_1\ ,
            control_0 => Net_108 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_158 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_2
        PORT MAP (
            interrupt => Net_5 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_3
        PORT MAP (
            interrupt => Net_258 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_4
        PORT MAP (
            interrupt => Net_267 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_5
        PORT MAP (
            interrupt => Net_276 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_6
        PORT MAP (
            interrupt => Net_101 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    6 :   26 :   32 : 18.75 %
IO                            :   33 :   15 :   48 : 68.75 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    2 :    2 :    4 : 50.00 %
UDB                           :      :      :      :        
  Macrocells                  :  133 :   59 :  192 : 69.27 %
  Unique P-terms              :  256 :  128 :  384 : 66.67 %
  Total P-terms               :  270 :      :      :        
  Datapath Cells              :   24 :    0 :   24 : 100.00 %
  Status Cells                :   14 :   10 :   24 : 58.33 %
    StatusI Registers         :   13 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :   11 :   13 :   24 : 45.83 %
    Control Registers         :   10 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.320ms
Tech Mapping phase: Elapsed time ==> 0s.389ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(2)][IoId=(6)] : CS_LED(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : CS_out(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Front_Echo_1(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Front_Echo_2(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Front_Trigger_1(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : Front_Trigger_2(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : IR_input(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Left_Echo(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : Left_Trigger(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : Motor_1_ENA(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Motor_1_IN_1(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Motor_1_IN_2(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Motor_1_Phase_A(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Motor_1_Phase_B(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Motor_2_ENB(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Motor_2_IN_3(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Motor_2_IN_4(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Motor_2_Phase_A(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Motor_2_Phase_B(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Right_Echo(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Right_Trigger(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : S0(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : S1(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : S2(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : S3(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : led_blue(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : led_green(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : led_red(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.051ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.240ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   47 :    1 :   48 :  97.92%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.70
                   Pterms :            5.57
               Macrocells :            2.83
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.259ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :      10.88 :       5.54
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_43 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_43
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_43 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_43 * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_43
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_1:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_1:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_1:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\
            + \QuadDec_1:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_1:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_1:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_35
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_1:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        z0_comb => \Timer_1:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ ,
        chain_in => \Timer_1:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_1:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Net_1203\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:Net_1203\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_34
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_43
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_43
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_1:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        chain_in => \Timer_1:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \Timer_1:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_1:TimerUDB:sT24:timerdp:u0\
    Next in chain : \Timer_1:TimerUDB:sT24:timerdp:u2\

statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \Timer_1:TimerUDB:status_3\ ,
        status_2 => \Timer_1:TimerUDB:status_2\ ,
        status_0 => \Timer_1:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Timer_1:TimerUDB:control_7\ ,
        control_6 => \Timer_1:TimerUDB:control_6\ ,
        control_5 => \Timer_1:TimerUDB:control_5\ ,
        control_4 => \Timer_1:TimerUDB:control_4\ ,
        control_3 => \Timer_1:TimerUDB:control_3\ ,
        control_2 => \Timer_1:TimerUDB:control_2\ ,
        control_1 => \Timer_1:TimerUDB:control_1\ ,
        control_0 => \Timer_1:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:bQuadDec:error\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:Net_1260\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:error\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Counter_ColorSensor:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_56) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_ColorSensor:CounterUDB:cmp_out_i\
        );
        Output = \Counter_ColorSensor:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Counter_ColorSensor:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_ColorSensor:CounterUDB:cmp_out_i\ * 
              !\Counter_ColorSensor:CounterUDB:prevCompare\
        );
        Output = \Counter_ColorSensor:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\
    PORT MAP (
        clock => Net_56 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_ColorSensor:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_ColorSensor:CounterUDB:reload\ ,
        f0_load => \Counter_ColorSensor:CounterUDB:hwCapture\ ,
        chain_in => \Counter_ColorSensor:CounterUDB:sC32:counterdp:carry0\ ,
        chain_out => \Counter_ColorSensor:CounterUDB:sC32:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\
    Next in chain : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_43 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Net_1251\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              !\QuadDec_1:bQuadDec:quad_A_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:quad_A_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\
            + \QuadDec_1:Net_1251_split\
        );
        Output = \QuadDec_1:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * \QuadDec_1:bQuadDec:state_1\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\
    PORT MAP (
        clock => Net_56 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_ColorSensor:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_ColorSensor:CounterUDB:reload\ ,
        f0_load => \Counter_ColorSensor:CounterUDB:hwCapture\ ,
        chain_in => \Counter_ColorSensor:CounterUDB:sC32:counterdp:carry1\ ,
        chain_out => \Counter_ColorSensor:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\
    Next in chain : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Timer_5:TimerUDB:int_capt_count_0\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Timer_5:TimerUDB:control_1\ * !Net_273 * 
              \Timer_5:TimerUDB:capture_last\ * 
              \Timer_5:TimerUDB:timer_enable\ * 
              \Timer_5:TimerUDB:int_capt_count_1\ * !Net_277
            + \Timer_5:TimerUDB:control_1\ * !Net_273 * 
              \Timer_5:TimerUDB:capture_last\ * 
              \Timer_5:TimerUDB:timer_enable\ * 
              !\Timer_5:TimerUDB:int_capt_count_1\ * !Net_277
            + \Timer_5:TimerUDB:control_0\ * !Net_273 * 
              \Timer_5:TimerUDB:capture_last\ * 
              \Timer_5:TimerUDB:timer_enable\ * !Net_277
            + !Net_273 * \Timer_5:TimerUDB:capture_last\ * 
              \Timer_5:TimerUDB:timer_enable\ * 
              \Timer_5:TimerUDB:int_capt_count_0\
            + Net_277 * \Timer_5:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_5:TimerUDB:int_capt_count_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Counter_ColorSensor:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_56) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_295
        );
        Output = \Counter_ColorSensor:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Counter_ColorSensor:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_ColorSensor:CounterUDB:control_7\ * 
              !\Counter_ColorSensor:CounterUDB:disable_run_i\ * 
              !\Counter_ColorSensor:CounterUDB:count_stored_i\ * Net_295
        );
        Output = \Counter_ColorSensor:CounterUDB:count_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_56 ,
        cs_addr_2 => \PWM_ColorSensor:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_ColorSensor:PWMUDB:runmode_enable\ ,
        cs_addr_0 => Net_108 ,
        cl0_comb => \PWM_ColorSensor:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_ColorSensor:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_ColorSensor:PWMUDB:status_3\ ,
        chain_in => \PWM_ColorSensor:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\Timer_5:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_244 ,
        control_7 => \Timer_5:TimerUDB:control_7\ ,
        control_6 => \Timer_5:TimerUDB:control_6\ ,
        control_5 => \Timer_5:TimerUDB:control_5\ ,
        control_4 => \Timer_5:TimerUDB:control_4\ ,
        control_3 => \Timer_5:TimerUDB:control_3\ ,
        control_2 => \Timer_5:TimerUDB:control_2\ ,
        control_1 => \Timer_5:TimerUDB:control_1\ ,
        control_0 => \Timer_5:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=2, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Timer_5:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Timer_5:TimerUDB:control_1\ * !\Timer_5:TimerUDB:control_0\ * 
              !Net_273 * \Timer_5:TimerUDB:capture_last\ * 
              \Timer_5:TimerUDB:timer_enable\ * 
              !\Timer_5:TimerUDB:int_capt_count_1\ * !Net_277 * 
              !\Timer_5:TimerUDB:int_capt_count_0\
            + !\Timer_5:TimerUDB:control_1\ * \Timer_5:TimerUDB:control_0\ * 
              !Net_273 * \Timer_5:TimerUDB:capture_last\ * 
              \Timer_5:TimerUDB:timer_enable\ * 
              !\Timer_5:TimerUDB:int_capt_count_1\ * !Net_277 * 
              \Timer_5:TimerUDB:int_capt_count_0\
            + \Timer_5:TimerUDB:control_1\ * !\Timer_5:TimerUDB:control_0\ * 
              !Net_273 * \Timer_5:TimerUDB:capture_last\ * 
              \Timer_5:TimerUDB:timer_enable\ * 
              \Timer_5:TimerUDB:int_capt_count_1\ * !Net_277 * 
              !\Timer_5:TimerUDB:int_capt_count_0\
            + \Timer_5:TimerUDB:control_1\ * \Timer_5:TimerUDB:control_0\ * 
              !Net_273 * \Timer_5:TimerUDB:capture_last\ * 
              \Timer_5:TimerUDB:timer_enable\ * 
              \Timer_5:TimerUDB:int_capt_count_1\ * !Net_277 * 
              \Timer_5:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_5:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Timer_5:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_273 * \Timer_5:TimerUDB:capture_last\ * 
              \Timer_5:TimerUDB:timer_enable\
        );
        Output = \Timer_5:TimerUDB:capt_fifo_load\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=2, #inputs=8, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer_5:TimerUDB:int_capt_count_1\, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Timer_5:TimerUDB:control_1\ * !\Timer_5:TimerUDB:control_0\ * 
              !Net_273 * \Timer_5:TimerUDB:capture_last\ * 
              \Timer_5:TimerUDB:timer_enable\ * 
              \Timer_5:TimerUDB:int_capt_count_1\
            + \Timer_5:TimerUDB:control_1\ * !Net_273 * 
              \Timer_5:TimerUDB:capture_last\ * 
              \Timer_5:TimerUDB:timer_enable\ * !Net_277 * 
              \Timer_5:TimerUDB:int_capt_count_0\
            + !\Timer_5:TimerUDB:control_0\ * !Net_273 * 
              \Timer_5:TimerUDB:capture_last\ * 
              \Timer_5:TimerUDB:timer_enable\ * !Net_277 * 
              \Timer_5:TimerUDB:int_capt_count_0\
            + !Net_273 * \Timer_5:TimerUDB:capture_last\ * 
              \Timer_5:TimerUDB:timer_enable\ * 
              \Timer_5:TimerUDB:int_capt_count_1\ * 
              \Timer_5:TimerUDB:int_capt_count_0\
            + \Timer_5:TimerUDB:int_capt_count_1\ * Net_277
        );
        Output = \Timer_5:TimerUDB:int_capt_count_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_5:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_244 ,
        cs_addr_2 => Net_277 ,
        cs_addr_1 => \Timer_5:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Timer_5:TimerUDB:per_zero\ ,
        f0_load => \Timer_5:TimerUDB:capt_fifo_load\ ,
        chain_out => \Timer_5:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_5:TimerUDB:sT16:timerdp:u1\

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_1:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_1:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_1:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_1:bQuadDec:quad_A_filt\
            + \QuadDec_1:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_1:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_1:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_1:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_1:control_7\ ,
        control_6 => \Control_Reg_1:control_6\ ,
        control_5 => \Control_Reg_1:control_5\ ,
        control_4 => \Control_Reg_1:control_4\ ,
        control_3 => \Control_Reg_1:control_3\ ,
        control_2 => \Control_Reg_1:control_2\ ,
        control_1 => \Control_Reg_1:control_1\ ,
        control_0 => Net_108 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Counter_ColorSensor:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_108 * !Net_288 * 
              !\Counter_ColorSensor:CounterUDB:per_equal\
            + !Net_108 * \Counter_ColorSensor:CounterUDB:prevCapture\ * 
              !\Counter_ColorSensor:CounterUDB:per_equal\
        );
        Output = \Counter_ColorSensor:CounterUDB:reload\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Counter_ColorSensor:CounterUDB:disable_run_i\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_56) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_108 * \Counter_ColorSensor:CounterUDB:disable_run_i\
            + !Net_108 * \Counter_ColorSensor:CounterUDB:per_equal\ * 
              !\Counter_ColorSensor:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_ColorSensor:CounterUDB:disable_run_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Counter_ColorSensor:CounterUDB:hwCapture\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_288 * !\Counter_ColorSensor:CounterUDB:prevCapture\
        );
        Output = \Counter_ColorSensor:CounterUDB:hwCapture\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_ColorSensor:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_56) => Global
            Reset  = (Net_108)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_ColorSensor:PWMUDB:prevCompare1\ * 
              \PWM_ColorSensor:PWMUDB:cmp1_less\
        );
        Output = \PWM_ColorSensor:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Net_530\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1275\ * \QuadDec_1:Net_1251\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:Net_611\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1275\ * !\QuadDec_1:Net_1251\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_1:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        chain_out => \Timer_1:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_1:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\QuadDec_1:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_18 ,
        status_3 => \QuadDec_1:bQuadDec:error\ ,
        status_2 => \QuadDec_1:Net_1260\ ,
        status_1 => \QuadDec_1:Net_611\ ,
        status_0 => \QuadDec_1:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=9, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_47, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_47 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\
    PORT MAP (
        clock => Net_56 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_ColorSensor:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_ColorSensor:CounterUDB:reload\ ,
        f0_load => \Counter_ColorSensor:CounterUDB:hwCapture\ ,
        chain_out => \Counter_ColorSensor:CounterUDB:sC32:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\

statusicell: Name =\Counter_ColorSensor:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => Net_108 ,
        clock => Net_56 ,
        status_6 => \Counter_ColorSensor:CounterUDB:status_6\ ,
        status_5 => \Counter_ColorSensor:CounterUDB:status_5\ ,
        status_4 => \Counter_ColorSensor:CounterUDB:hwCapture\ ,
        status_2 => \Counter_ColorSensor:CounterUDB:overflow_status\ ,
        status_1 => \Counter_ColorSensor:CounterUDB:status_1\ ,
        status_0 => \Counter_ColorSensor:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\PWM_ColorSensor:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_56) => Global
            Reset  = (Net_108)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_ColorSensor:PWMUDB:control_7\ * 
              !\PWM_ColorSensor:PWMUDB:runmode_enable\ * 
              !\PWM_ColorSensor:PWMUDB:trig_disable\
            + \PWM_ColorSensor:PWMUDB:control_7\ * 
              \PWM_ColorSensor:PWMUDB:runmode_enable\ * 
              !\PWM_ColorSensor:PWMUDB:tc_i\
        );
        Output = \PWM_ColorSensor:PWMUDB:runmode_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_ColorSensor:PWMUDB:trig_disable\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_56) => Global
            Reset  = (Net_108)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ColorSensor:PWMUDB:control_7\ * 
              \PWM_ColorSensor:PWMUDB:runmode_enable\ * 
              \PWM_ColorSensor:PWMUDB:tc_i\ * 
              !\PWM_ColorSensor:PWMUDB:trig_disable\
        );
        Output = \PWM_ColorSensor:PWMUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_ColorSensor:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ColorSensor:PWMUDB:runmode_enable\ * 
              \PWM_ColorSensor:PWMUDB:tc_i\
        );
        Output = \PWM_ColorSensor:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Counter_ColorSensor:CounterUDB:prevCapture\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_56) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_288
        );
        Output = \Counter_ColorSensor:CounterUDB:prevCapture\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\
    PORT MAP (
        clock => Net_56 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_ColorSensor:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_ColorSensor:CounterUDB:reload\ ,
        f0_load => \Counter_ColorSensor:CounterUDB:hwCapture\ ,
        ce0_comb => \Counter_ColorSensor:CounterUDB:per_equal\ ,
        z0_comb => \Counter_ColorSensor:CounterUDB:status_1\ ,
        cl1_comb => \Counter_ColorSensor:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Counter_ColorSensor:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Counter_ColorSensor:CounterUDB:status_5\ ,
        chain_in => \Counter_ColorSensor:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\

controlcell: Name =\PWM_ColorSensor:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_56 ,
        control_7 => \PWM_ColorSensor:PWMUDB:control_7\ ,
        control_6 => \PWM_ColorSensor:PWMUDB:control_6\ ,
        control_5 => \PWM_ColorSensor:PWMUDB:control_5\ ,
        control_4 => \PWM_ColorSensor:PWMUDB:control_4\ ,
        control_3 => \PWM_ColorSensor:PWMUDB:control_3\ ,
        control_2 => \PWM_ColorSensor:PWMUDB:control_2\ ,
        control_1 => \PWM_ColorSensor:PWMUDB:control_1\ ,
        control_0 => \PWM_ColorSensor:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_2:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_2:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_2:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_2:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_2:bQuadDec:quad_A_filt\
            + \QuadDec_2:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_2:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_2:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_2:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_2:bQuadDec:quad_A_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_2:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_2:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_2:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_2:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_2:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_87
        );
        Output = \QuadDec_2:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Counter_ColorSensor:CounterUDB:overflow_status\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_ColorSensor:CounterUDB:per_equal\ * 
              !\Counter_ColorSensor:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_ColorSensor:CounterUDB:overflow_status\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_288, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_56) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ColorSensor:PWMUDB:runmode_enable\ * 
              \PWM_ColorSensor:PWMUDB:cmp1_less\
        );
        Output = Net_288 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_ColorSensor:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_56) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ColorSensor:PWMUDB:cmp1_less\
        );
        Output = \PWM_ColorSensor:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Counter_ColorSensor:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_56) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_ColorSensor:CounterUDB:per_equal\
        );
        Output = \Counter_ColorSensor:CounterUDB:overflow_reg_i\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_56 ,
        cs_addr_2 => \PWM_ColorSensor:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_ColorSensor:PWMUDB:runmode_enable\ ,
        cs_addr_0 => Net_108 ,
        chain_out => \PWM_ColorSensor:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_ColorSensor:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\PWM_ColorSensor:PWMUDB:genblk8:stsreg\
    PORT MAP (
        reset => Net_108 ,
        clock => Net_56 ,
        status_3 => \PWM_ColorSensor:PWMUDB:status_3\ ,
        status_2 => \PWM_ColorSensor:PWMUDB:status_2\ ,
        status_0 => \PWM_ColorSensor:PWMUDB:status_0\ ,
        interrupt => Net_101 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Counter_ColorSensor:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_56 ,
        control_7 => \Counter_ColorSensor:CounterUDB:control_7\ ,
        control_6 => \Counter_ColorSensor:CounterUDB:control_6\ ,
        control_5 => \Counter_ColorSensor:CounterUDB:control_5\ ,
        control_4 => \Counter_ColorSensor:CounterUDB:control_4\ ,
        control_3 => \Counter_ColorSensor:CounterUDB:control_3\ ,
        control_2 => \Counter_ColorSensor:CounterUDB:control_2\ ,
        control_1 => \Counter_ColorSensor:CounterUDB:control_1\ ,
        control_0 => \Counter_ColorSensor:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Timer_5:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_5:TimerUDB:run_mode\ * \Timer_5:TimerUDB:per_zero\
        );
        Output = \Timer_5:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=3, #inputs=7, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer_5:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Timer_5:TimerUDB:control_7\ * Net_273 * 
              !\Timer_5:TimerUDB:timer_enable\ * !Net_277 * 
              !\Timer_5:TimerUDB:trig_disable\
            + \Timer_5:TimerUDB:control_7\ * Net_273 * 
              !\Timer_5:TimerUDB:run_mode\ * !Net_277 * 
              !\Timer_5:TimerUDB:trig_disable\
            + \Timer_5:TimerUDB:control_7\ * Net_273 * 
              !\Timer_5:TimerUDB:per_zero\ * !Net_277 * 
              !\Timer_5:TimerUDB:trig_disable\
        );
        Output = \Timer_5:TimerUDB:timer_enable\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Timer_5:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Timer_5:TimerUDB:timer_enable\ * \Timer_5:TimerUDB:run_mode\ * 
              \Timer_5:TimerUDB:per_zero\ * !Net_277
            + !Net_277 * \Timer_5:TimerUDB:trig_disable\
        );
        Output = \Timer_5:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Timer_5:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_5:TimerUDB:control_7\ * Net_273
        );
        Output = \Timer_5:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_5:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_244 ,
        cs_addr_2 => Net_277 ,
        cs_addr_1 => \Timer_5:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Timer_5:TimerUDB:per_zero\ ,
        f0_load => \Timer_5:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Timer_5:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_5:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_5:TimerUDB:status_2\ ,
        chain_in => \Timer_5:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_5:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Timer_5:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_277 ,
        clock => Net_244 ,
        status_3 => \Timer_5:TimerUDB:status_3\ ,
        status_2 => \Timer_5:TimerUDB:status_2\ ,
        status_1 => \Timer_5:TimerUDB:capt_int_temp\ ,
        status_0 => \Timer_5:TimerUDB:status_tc\ ,
        interrupt => Net_276 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=7, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer_4:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Timer_4:TimerUDB:control_7\ * Net_264 * 
              !\Timer_4:TimerUDB:timer_enable\ * !Net_268 * 
              !\Timer_4:TimerUDB:trig_disable\
            + \Timer_4:TimerUDB:control_7\ * Net_264 * 
              !\Timer_4:TimerUDB:run_mode\ * !Net_268 * 
              !\Timer_4:TimerUDB:trig_disable\
            + \Timer_4:TimerUDB:control_7\ * Net_264 * 
              !\Timer_4:TimerUDB:per_zero\ * !Net_268 * 
              !\Timer_4:TimerUDB:trig_disable\
        );
        Output = \Timer_4:TimerUDB:timer_enable\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Timer_4:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Timer_4:TimerUDB:timer_enable\ * \Timer_4:TimerUDB:run_mode\ * 
              \Timer_4:TimerUDB:per_zero\ * !Net_268
            + !Net_268 * \Timer_4:TimerUDB:trig_disable\
        );
        Output = \Timer_4:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Timer_4:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_4:TimerUDB:run_mode\ * \Timer_4:TimerUDB:per_zero\
        );
        Output = \Timer_4:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_4:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_244 ,
        cs_addr_2 => Net_268 ,
        cs_addr_1 => \Timer_4:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Timer_4:TimerUDB:per_zero\ ,
        f0_load => \Timer_4:TimerUDB:capt_fifo_load\ ,
        chain_out => \Timer_4:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_4:TimerUDB:sT16:timerdp:u1\

controlcell: Name =\QuadDec_1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_18 ,
        control_7 => \QuadDec_1:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_1:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_1:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_1:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_1:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_1:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_1:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_1:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_1:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_1:Net_1203\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1203\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:Net_1275\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_18 ,
        cs_addr_2 => \QuadDec_1:Net_1251\ ,
        cs_addr_1 => \QuadDec_1:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_1:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_1:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_1:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_1:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_1:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_1:Net_1260\ ,
        clock => Net_18 ,
        status_6 => \QuadDec_1:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_1:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_1:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_1:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_1:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_1:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Timer_2:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_242 * !Net_245 * \Timer_2:TimerUDB:capture_last\ * 
              \Timer_2:TimerUDB:timer_enable\ * !MODIN5_1 * !MODIN5_0 * 
              !MODIN6_1 * !MODIN6_0
            + !Net_242 * !Net_245 * \Timer_2:TimerUDB:capture_last\ * 
              \Timer_2:TimerUDB:timer_enable\ * !MODIN5_1 * MODIN5_0 * 
              !MODIN6_1 * MODIN6_0
            + !Net_242 * !Net_245 * \Timer_2:TimerUDB:capture_last\ * 
              \Timer_2:TimerUDB:timer_enable\ * MODIN5_1 * !MODIN5_0 * 
              MODIN6_1 * !MODIN6_0
            + !Net_242 * !Net_245 * \Timer_2:TimerUDB:capture_last\ * 
              \Timer_2:TimerUDB:timer_enable\ * MODIN5_1 * MODIN5_0 * 
              MODIN6_1 * MODIN6_0
        );
        Output = \Timer_2:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_2:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_242
        );
        Output = \Timer_2:TimerUDB:capture_last\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_43 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_158, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = Net_158 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_2:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_244 ,
        cs_addr_2 => Net_245 ,
        cs_addr_1 => \Timer_2:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Timer_2:TimerUDB:per_zero\ ,
        f0_load => \Timer_2:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Timer_2:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_2:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_2:TimerUDB:status_2\ ,
        chain_in => \Timer_2:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_2:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Timer_2:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_245 ,
        clock => Net_244 ,
        status_3 => \Timer_2:TimerUDB:status_3\ ,
        status_2 => \Timer_2:TimerUDB:status_2\ ,
        status_1 => \Timer_2:TimerUDB:capt_int_temp\ ,
        status_0 => \Timer_2:TimerUDB:status_tc\ ,
        interrupt => Net_5 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Timer_3:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_255
        );
        Output = \Timer_3:TimerUDB:capture_last\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Timer_3:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_255 * \Timer_3:TimerUDB:capture_last\ * 
              \Timer_3:TimerUDB:timer_enable\ * !Net_259 * !MODIN8_1 * 
              !MODIN8_0 * !MODIN9_1 * !MODIN9_0
            + !Net_255 * \Timer_3:TimerUDB:capture_last\ * 
              \Timer_3:TimerUDB:timer_enable\ * !Net_259 * !MODIN8_1 * 
              MODIN8_0 * !MODIN9_1 * MODIN9_0
            + !Net_255 * \Timer_3:TimerUDB:capture_last\ * 
              \Timer_3:TimerUDB:timer_enable\ * !Net_259 * MODIN8_1 * 
              !MODIN8_0 * MODIN9_1 * !MODIN9_0
            + !Net_255 * \Timer_3:TimerUDB:capture_last\ * 
              \Timer_3:TimerUDB:timer_enable\ * !Net_259 * MODIN8_1 * 
              MODIN8_0 * MODIN9_1 * MODIN9_0
        );
        Output = \Timer_3:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=MODIN8_1, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_255 * \Timer_3:TimerUDB:capture_last\ * 
              \Timer_3:TimerUDB:timer_enable\ * !Net_259 * MODIN8_0 * 
              MODIN9_1
            + !Net_255 * \Timer_3:TimerUDB:capture_last\ * 
              \Timer_3:TimerUDB:timer_enable\ * !Net_259 * MODIN8_0 * 
              !MODIN9_0
            + !Net_255 * \Timer_3:TimerUDB:capture_last\ * 
              \Timer_3:TimerUDB:timer_enable\ * MODIN8_1 * MODIN8_0
            + !Net_255 * \Timer_3:TimerUDB:capture_last\ * 
              \Timer_3:TimerUDB:timer_enable\ * MODIN8_1 * MODIN9_1 * 
              !MODIN9_0
            + Net_259 * MODIN8_1
        );
        Output = MODIN8_1 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Timer_3:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_255 * \Timer_3:TimerUDB:capture_last\ * 
              \Timer_3:TimerUDB:timer_enable\
        );
        Output = \Timer_3:TimerUDB:capt_fifo_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_3:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_244 ,
        cs_addr_2 => Net_259 ,
        cs_addr_1 => \Timer_3:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Timer_3:TimerUDB:per_zero\ ,
        f0_load => \Timer_3:TimerUDB:capt_fifo_load\ ,
        chain_out => \Timer_3:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_3:TimerUDB:sT16:timerdp:u1\

controlcell: Name =\Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_244 ,
        control_7 => \Timer_3:TimerUDB:control_7\ ,
        control_6 => \Timer_3:TimerUDB:control_6\ ,
        control_5 => \Timer_3:TimerUDB:control_5\ ,
        control_4 => \Timer_3:TimerUDB:control_4\ ,
        control_3 => \Timer_3:TimerUDB:control_3\ ,
        control_2 => \Timer_3:TimerUDB:control_2\ ,
        control_1 => MODIN9_1 ,
        control_0 => MODIN9_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=MODIN8_0, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_255 * \Timer_3:TimerUDB:capture_last\ * 
              \Timer_3:TimerUDB:timer_enable\ * !Net_259 * !MODIN8_1 * 
              MODIN9_1
            + !Net_255 * \Timer_3:TimerUDB:capture_last\ * 
              \Timer_3:TimerUDB:timer_enable\ * !Net_259 * MODIN8_1 * 
              !MODIN9_1
            + !Net_255 * \Timer_3:TimerUDB:capture_last\ * 
              \Timer_3:TimerUDB:timer_enable\ * !Net_259 * MODIN9_0
            + !Net_255 * \Timer_3:TimerUDB:capture_last\ * 
              \Timer_3:TimerUDB:timer_enable\ * MODIN8_0
            + Net_259 * MODIN8_0
        );
        Output = MODIN8_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_5:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_273
        );
        Output = \Timer_5:TimerUDB:capture_last\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_2:Net_530\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Net_1275\ * \QuadDec_2:Net_1251\ * 
              !\QuadDec_2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_2:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_2:Net_611\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Net_1275\ * !\QuadDec_2:Net_1251\ * 
              !\QuadDec_2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_2:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_2:Net_1275\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_2:Net_1275\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_18 ,
        cs_addr_2 => \QuadDec_2:Net_1251\ ,
        cs_addr_1 => \QuadDec_2:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_2:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_2:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_2:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_2:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_2:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_2:Net_1260\ ,
        clock => Net_18 ,
        status_6 => \QuadDec_2:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_2:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_2:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_2:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_2:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_2:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_2:Net_1260\ * !\QuadDec_2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_2:Net_1260\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:error\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_2:Net_1251\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              !\QuadDec_2:bQuadDec:quad_A_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              \QuadDec_2:bQuadDec:quad_A_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\
            + \QuadDec_2:Net_1251_split\
        );
        Output = \QuadDec_2:Net_1251\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_2:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\
            + \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              \QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:Net_1251\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:Net_1251\ * \QuadDec_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\QuadDec_2:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_18 ,
        status_3 => \QuadDec_2:bQuadDec:error\ ,
        status_2 => \QuadDec_2:Net_1260\ ,
        status_1 => \QuadDec_2:Net_611\ ,
        status_0 => \QuadDec_2:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=MODIN11_0, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_264 * \Timer_4:TimerUDB:capture_last\ * 
              \Timer_4:TimerUDB:timer_enable\ * !Net_268 * !MODIN11_1 * 
              MODIN12_1
            + !Net_264 * \Timer_4:TimerUDB:capture_last\ * 
              \Timer_4:TimerUDB:timer_enable\ * !Net_268 * MODIN11_1 * 
              !MODIN12_1
            + !Net_264 * \Timer_4:TimerUDB:capture_last\ * 
              \Timer_4:TimerUDB:timer_enable\ * !Net_268 * MODIN12_0
            + !Net_264 * \Timer_4:TimerUDB:capture_last\ * 
              \Timer_4:TimerUDB:timer_enable\ * MODIN11_0
            + Net_268 * MODIN11_0
        );
        Output = MODIN11_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_4:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_264
        );
        Output = \Timer_4:TimerUDB:capture_last\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer_4:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_4:TimerUDB:control_7\ * Net_264
        );
        Output = \Timer_4:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Timer_4:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_264 * \Timer_4:TimerUDB:capture_last\ * 
              \Timer_4:TimerUDB:timer_enable\ * !Net_268 * !MODIN11_1 * 
              !MODIN11_0 * !MODIN12_1 * !MODIN12_0
            + !Net_264 * \Timer_4:TimerUDB:capture_last\ * 
              \Timer_4:TimerUDB:timer_enable\ * !Net_268 * !MODIN11_1 * 
              MODIN11_0 * !MODIN12_1 * MODIN12_0
            + !Net_264 * \Timer_4:TimerUDB:capture_last\ * 
              \Timer_4:TimerUDB:timer_enable\ * !Net_268 * MODIN11_1 * 
              !MODIN11_0 * MODIN12_1 * !MODIN12_0
            + !Net_264 * \Timer_4:TimerUDB:capture_last\ * 
              \Timer_4:TimerUDB:timer_enable\ * !Net_268 * MODIN11_1 * 
              MODIN11_0 * MODIN12_1 * MODIN12_0
        );
        Output = \Timer_4:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Timer_4:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_264 * \Timer_4:TimerUDB:capture_last\ * 
              \Timer_4:TimerUDB:timer_enable\
        );
        Output = \Timer_4:TimerUDB:capt_fifo_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_4:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_244 ,
        cs_addr_2 => Net_268 ,
        cs_addr_1 => \Timer_4:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Timer_4:TimerUDB:per_zero\ ,
        f0_load => \Timer_4:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Timer_4:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_4:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_4:TimerUDB:status_2\ ,
        chain_in => \Timer_4:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_4:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Timer_4:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_268 ,
        clock => Net_244 ,
        status_3 => \Timer_4:TimerUDB:status_3\ ,
        status_2 => \Timer_4:TimerUDB:status_2\ ,
        status_1 => \Timer_4:TimerUDB:capt_int_temp\ ,
        status_0 => \Timer_4:TimerUDB:status_tc\ ,
        interrupt => Net_267 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer_4:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_244 ,
        control_7 => \Timer_4:TimerUDB:control_7\ ,
        control_6 => \Timer_4:TimerUDB:control_6\ ,
        control_5 => \Timer_4:TimerUDB:control_5\ ,
        control_4 => \Timer_4:TimerUDB:control_4\ ,
        control_3 => \Timer_4:TimerUDB:control_3\ ,
        control_2 => \Timer_4:TimerUDB:control_2\ ,
        control_1 => MODIN12_1 ,
        control_0 => MODIN12_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Timer_2:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_242 * \Timer_2:TimerUDB:control_7\
        );
        Output = \Timer_2:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_2:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_242 * !Net_245 * \Timer_2:TimerUDB:control_7\ * 
              !\Timer_2:TimerUDB:timer_enable\ * 
              !\Timer_2:TimerUDB:trig_disable\
            + Net_242 * !Net_245 * \Timer_2:TimerUDB:control_7\ * 
              !\Timer_2:TimerUDB:run_mode\ * !\Timer_2:TimerUDB:trig_disable\
            + Net_242 * !Net_245 * \Timer_2:TimerUDB:control_7\ * 
              !\Timer_2:TimerUDB:per_zero\ * !\Timer_2:TimerUDB:trig_disable\
        );
        Output = \Timer_2:TimerUDB:timer_enable\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Timer_2:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_245 * \Timer_2:TimerUDB:timer_enable\ * 
              \Timer_2:TimerUDB:run_mode\ * \Timer_2:TimerUDB:per_zero\
            + !Net_245 * \Timer_2:TimerUDB:trig_disable\
        );
        Output = \Timer_2:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Timer_2:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_2:TimerUDB:run_mode\ * \Timer_2:TimerUDB:per_zero\
        );
        Output = \Timer_2:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=MODIN11_1, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_264 * \Timer_4:TimerUDB:capture_last\ * 
              \Timer_4:TimerUDB:timer_enable\ * !Net_268 * MODIN11_0 * 
              MODIN12_1
            + !Net_264 * \Timer_4:TimerUDB:capture_last\ * 
              \Timer_4:TimerUDB:timer_enable\ * !Net_268 * MODIN11_0 * 
              !MODIN12_0
            + !Net_264 * \Timer_4:TimerUDB:capture_last\ * 
              \Timer_4:TimerUDB:timer_enable\ * MODIN11_1 * MODIN11_0
            + !Net_264 * \Timer_4:TimerUDB:capture_last\ * 
              \Timer_4:TimerUDB:timer_enable\ * MODIN11_1 * MODIN12_1 * 
              !MODIN12_0
            + Net_268 * MODIN11_1
        );
        Output = MODIN11_1 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_18 ,
        cs_addr_2 => \QuadDec_1:Net_1251\ ,
        cs_addr_1 => \QuadDec_1:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_1:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=MODIN5_1, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_242 * !Net_245 * \Timer_2:TimerUDB:capture_last\ * 
              \Timer_2:TimerUDB:timer_enable\ * MODIN5_0 * MODIN6_1
            + !Net_242 * !Net_245 * \Timer_2:TimerUDB:capture_last\ * 
              \Timer_2:TimerUDB:timer_enable\ * MODIN5_0 * !MODIN6_0
            + !Net_242 * \Timer_2:TimerUDB:capture_last\ * 
              \Timer_2:TimerUDB:timer_enable\ * MODIN5_1 * MODIN5_0
            + !Net_242 * \Timer_2:TimerUDB:capture_last\ * 
              \Timer_2:TimerUDB:timer_enable\ * MODIN5_1 * MODIN6_1 * 
              !MODIN6_0
            + Net_245 * MODIN5_1
        );
        Output = MODIN5_1 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Timer_2:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_242 * \Timer_2:TimerUDB:capture_last\ * 
              \Timer_2:TimerUDB:timer_enable\
        );
        Output = \Timer_2:TimerUDB:capt_fifo_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=MODIN5_0, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_242 * !Net_245 * \Timer_2:TimerUDB:capture_last\ * 
              \Timer_2:TimerUDB:timer_enable\ * !MODIN5_1 * MODIN6_1
            + !Net_242 * !Net_245 * \Timer_2:TimerUDB:capture_last\ * 
              \Timer_2:TimerUDB:timer_enable\ * MODIN5_1 * !MODIN6_1
            + !Net_242 * !Net_245 * \Timer_2:TimerUDB:capture_last\ * 
              \Timer_2:TimerUDB:timer_enable\ * MODIN6_0
            + !Net_242 * \Timer_2:TimerUDB:capture_last\ * 
              \Timer_2:TimerUDB:timer_enable\ * MODIN5_0
            + Net_245 * MODIN5_0
        );
        Output = MODIN5_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_2:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_244 ,
        cs_addr_2 => Net_245 ,
        cs_addr_1 => \Timer_2:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Timer_2:TimerUDB:per_zero\ ,
        f0_load => \Timer_2:TimerUDB:capt_fifo_load\ ,
        chain_out => \Timer_2:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_2:TimerUDB:sT16:timerdp:u1\

controlcell: Name =\Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_244 ,
        control_7 => \Timer_2:TimerUDB:control_7\ ,
        control_6 => \Timer_2:TimerUDB:control_6\ ,
        control_5 => \Timer_2:TimerUDB:control_5\ ,
        control_4 => \Timer_2:TimerUDB:control_4\ ,
        control_3 => \Timer_2:TimerUDB:control_3\ ,
        control_2 => \Timer_2:TimerUDB:control_2\ ,
        control_1 => MODIN6_1 ,
        control_0 => MODIN6_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Timer_3:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_3:TimerUDB:run_mode\ * \Timer_3:TimerUDB:per_zero\
        );
        Output = \Timer_3:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_3:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Timer_3:TimerUDB:control_7\ * Net_255 * 
              !\Timer_3:TimerUDB:timer_enable\ * !Net_259 * 
              !\Timer_3:TimerUDB:trig_disable\
            + \Timer_3:TimerUDB:control_7\ * Net_255 * 
              !\Timer_3:TimerUDB:run_mode\ * !Net_259 * 
              !\Timer_3:TimerUDB:trig_disable\
            + \Timer_3:TimerUDB:control_7\ * Net_255 * 
              !\Timer_3:TimerUDB:per_zero\ * !Net_259 * 
              !\Timer_3:TimerUDB:trig_disable\
        );
        Output = \Timer_3:TimerUDB:timer_enable\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Timer_3:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Timer_3:TimerUDB:timer_enable\ * \Timer_3:TimerUDB:run_mode\ * 
              \Timer_3:TimerUDB:per_zero\ * !Net_259
            + !Net_259 * \Timer_3:TimerUDB:trig_disable\
        );
        Output = \Timer_3:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Timer_3:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_244) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_3:TimerUDB:control_7\ * Net_255
        );
        Output = \Timer_3:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_2:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_88
        );
        Output = \QuadDec_2:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_3:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_244 ,
        cs_addr_2 => Net_259 ,
        cs_addr_1 => \Timer_3:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Timer_3:TimerUDB:per_zero\ ,
        f0_load => \Timer_3:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Timer_3:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_3:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_3:TimerUDB:status_2\ ,
        chain_in => \Timer_3:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_3:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Timer_3:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_259 ,
        clock => Net_244 ,
        status_3 => \Timer_3:TimerUDB:status_3\ ,
        status_2 => \Timer_3:TimerUDB:status_2\ ,
        status_1 => \Timer_3:TimerUDB:capt_int_temp\ ,
        status_0 => \Timer_3:TimerUDB:status_tc\ ,
        interrupt => Net_258 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_2:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_2:Net_1203\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Net_1203\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=3, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_2:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_2:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_2:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_2:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\
            + \QuadDec_2:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_2:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_2:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_2:bQuadDec:quad_B_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_2:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_2:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_2:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_2:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_18 ,
        cs_addr_2 => \QuadDec_2:Net_1251\ ,
        cs_addr_1 => \QuadDec_2:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_2:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_2:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:error\ * \QuadDec_2:bQuadDec:state_1\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_2:Net_1203\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec_2:Net_1260\ * \QuadDec_2:Net_1203\ * 
              \QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_2:bQuadDec:error\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_2:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_2:bQuadDec:error\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_B_filt\ * 
              \QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\QuadDec_2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_18 ,
        control_7 => \QuadDec_2:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_2:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_2:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_2:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_2:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_2:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_2:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_2:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_158 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_2
        PORT MAP (
            interrupt => Net_5 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isr_3
        PORT MAP (
            interrupt => Net_258 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =isr_4
        PORT MAP (
            interrupt => Net_267 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =isr_5
        PORT MAP (
            interrupt => Net_276 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =isr_6
        PORT MAP (
            interrupt => Net_101 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=2]: 
Pin : Name = led_red(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => led_red(0)__PA ,
        pad => led_red(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = led_green(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => led_green(0)__PA ,
        pad => led_green(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = led_blue(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => led_blue(0)__PA ,
        pad => led_blue(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Right_Trigger(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Right_Trigger(0)__PA ,
        fb => Net_259 ,
        pad => Right_Trigger(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Right_Echo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Right_Echo(0)__PA ,
        fb => Net_255 ,
        pad => Right_Echo(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = Motor_1_ENA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_1_ENA(0)__PA ,
        pin_input => Net_33 ,
        pad => Motor_1_ENA(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Motor_1_IN_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_1_IN_2(0)__PA ,
        pad => Motor_1_IN_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Motor_1_IN_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_1_IN_1(0)__PA ,
        pad => Motor_1_IN_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Motor_1_Phase_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_1_Phase_A(0)__PA ,
        fb => Net_34 ,
        pad => Motor_1_Phase_A(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Motor_1_Phase_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_1_Phase_B(0)__PA ,
        fb => Net_35 ,
        pad => Motor_1_Phase_B(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = S3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S3(0)__PA ,
        pad => S3(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Front_Echo_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Front_Echo_2(0)__PA ,
        fb => Net_273 ,
        pad => Front_Echo_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = S2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S2(0)__PA ,
        pad => S2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = S1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S1(0)__PA ,
        pad => S1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = S0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S0(0)__PA ,
        pad => S0(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = CS_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS_LED(0)__PA ,
        pad => CS_LED(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = CS_out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS_out(0)__PA ,
        fb => Net_295 ,
        pad => CS_out(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Motor_2_ENB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_2_ENB(0)__PA ,
        pin_input => Net_139 ,
        pad => Motor_2_ENB(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Motor_2_IN_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_2_IN_3(0)__PA ,
        pad => Motor_2_IN_3(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Motor_2_IN_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_2_IN_4(0)__PA ,
        pad => Motor_2_IN_4(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Motor_2_Phase_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_2_Phase_A(0)__PA ,
        fb => Net_87 ,
        pad => Motor_2_Phase_A(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Motor_2_Phase_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_2_Phase_B(0)__PA ,
        fb => Net_88 ,
        pad => Motor_2_Phase_B(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Left_Trigger(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Left_Trigger(0)__PA ,
        fb => Net_268 ,
        pad => Left_Trigger(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Left_Echo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Left_Echo(0)__PA ,
        fb => Net_264 ,
        pad => Left_Echo(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = IR_input(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => IR_input(0)__PA ,
        pad => IR_input(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = Front_Trigger_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Front_Trigger_1(0)__PA ,
        fb => Net_245 ,
        pad => Front_Trigger_1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Front_Echo_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Front_Echo_1(0)__PA ,
        fb => Net_242 ,
        pad => Front_Echo_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Front_Trigger_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Front_Trigger_2(0)__PA ,
        fb => Net_277 ,
        pad => Front_Trigger_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_43 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_47 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_132 ,
            dclk_0 => Net_132_local ,
            dclk_glb_1 => Net_244 ,
            dclk_1 => Net_244_local ,
            dclk_glb_2 => Net_18 ,
            dclk_2 => Net_18_local ,
            dclk_glb_3 => \UART_1:Net_9\ ,
            dclk_3 => \UART_1:Net_9_local\ ,
            dclk_glb_4 => Net_56 ,
            dclk_4 => Net_56_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\PWM_Master:PWMHW\
        PORT MAP (
            clock => Net_18 ,
            enable => __ONE__ ,
            tc => \PWM_Master:Net_63\ ,
            cmp => Net_33 ,
            irq => \PWM_Master:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\PWM_Slave:PWMHW\
        PORT MAP (
            clock => Net_132 ,
            enable => __ONE__ ,
            tc => \PWM_Slave:Net_63\ ,
            cmp => Net_139 ,
            irq => \PWM_Slave:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                    | 
Port | Pin | Fixed |      Type |       Drive Mode |               Name | Connections
-----+-----+-------+-----------+------------------+--------------------+------------
   0 |   2 |     * |      NONE |         CMOS_OUT |         led_red(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |       led_green(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |        led_blue(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |   Right_Trigger(0) | FB(Net_259)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |      Right_Echo(0) | FB(Net_255)
-----+-----+-------+-----------+------------------+--------------------+------------
   1 |   2 |     * |      NONE |         CMOS_OUT |     Motor_1_ENA(0) | In(Net_33)
     |   4 |     * |      NONE |         CMOS_OUT |    Motor_1_IN_2(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |    Motor_1_IN_1(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL | Motor_1_Phase_A(0) | FB(Net_34)
     |   7 |     * |      NONE |     HI_Z_DIGITAL | Motor_1_Phase_B(0) | FB(Net_35)
-----+-----+-------+-----------+------------------+--------------------+------------
   2 |   0 |     * |      NONE |         CMOS_OUT |              S3(0) | 
     |   2 |     * |      NONE |     HI_Z_DIGITAL |    Front_Echo_2(0) | FB(Net_273)
     |   3 |     * |      NONE |         CMOS_OUT |              S2(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |              S1(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |              S0(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |          CS_LED(0) | 
     |   7 |     * |      NONE |     HI_Z_DIGITAL |          CS_out(0) | FB(Net_295)
-----+-----+-------+-----------+------------------+--------------------+------------
   3 |   0 |     * |      NONE |         CMOS_OUT |     Motor_2_ENB(0) | In(Net_139)
     |   1 |     * |      NONE |         CMOS_OUT |    Motor_2_IN_3(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |    Motor_2_IN_4(0) | 
     |   3 |     * |      NONE |     HI_Z_DIGITAL | Motor_2_Phase_A(0) | FB(Net_87)
     |   4 |     * |      NONE |     HI_Z_DIGITAL | Motor_2_Phase_B(0) | FB(Net_88)
     |   5 |     * |      NONE |         CMOS_OUT |    Left_Trigger(0) | FB(Net_268)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |       Left_Echo(0) | FB(Net_264)
     |   7 |     * |      NONE |      RES_PULL_UP |        IR_input(0) | 
-----+-----+-------+-----------+------------------+--------------------+------------
  12 |   2 |     * |      NONE |         CMOS_OUT | Front_Trigger_1(0) | FB(Net_245)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |    Front_Echo_1(0) | FB(Net_242)
     |   4 |     * |      NONE |         CMOS_OUT | Front_Trigger_2(0) | FB(Net_277)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |            Rx_1(0) | FB(Net_43)
     |   7 |     * |      NONE |         CMOS_OUT |            Tx_1(0) | In(Net_47)
------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.164ms
Digital Placement phase: Elapsed time ==> 3s.919ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Design01_r.vh2" --pcf-path "Design01.pco" --des-name "Design01" --dsf-path "Design01.dsf" --sdc-path "Design01.sdc" --lib-path "Design01_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.629ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.166ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.032ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Design01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.927ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.300ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 9s.760ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 9s.761ms
API generation phase: Elapsed time ==> 2s.766ms
Dependency generation phase: Elapsed time ==> 0s.010ms
Cleanup phase: Elapsed time ==> 0s.001ms
