ARM GAS  D:\Dev\msys64\tmp\ccq4p4z1.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"system_stm32f7xx.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.SystemInit,"ax",%progbits
  18              		.align	1
  19              		.global	SystemInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv5-sp-d16
  26              	SystemInit:
  27              	.LFB141:
  28              		.file 1 "Core/Src/system_stm32f7xx.c"
   1:Core/Src/system_stm32f7xx.c **** /**
   2:Core/Src/system_stm32f7xx.c ****   ******************************************************************************
   3:Core/Src/system_stm32f7xx.c ****   * @file    system_stm32f7xx.c
   4:Core/Src/system_stm32f7xx.c ****   * @author  MCD Application Team
   5:Core/Src/system_stm32f7xx.c ****   * @brief   - CMSIS Cortex-M7 Device Peripheral Access Layer System Source File.
   6:Core/Src/system_stm32f7xx.c ****   *          - This file is dedicated only for STM32F746 NUCLEO 144 boards.
   7:Core/Src/system_stm32f7xx.c ****   *
   8:Core/Src/system_stm32f7xx.c ****   *   This file provides two functions and one global variable to be called from 
   9:Core/Src/system_stm32f7xx.c ****   *   user application:
  10:Core/Src/system_stm32f7xx.c ****   *      - SystemInit(): This function is called at startup just after reset and 
  11:Core/Src/system_stm32f7xx.c ****   *                      before branch to main program. This call is made inside
  12:Core/Src/system_stm32f7xx.c ****   *                      the "startup_stm32f7xx.s" file.
  13:Core/Src/system_stm32f7xx.c ****   *
  14:Core/Src/system_stm32f7xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  15:Core/Src/system_stm32f7xx.c ****   *                                  by the user application to setup the SysTick 
  16:Core/Src/system_stm32f7xx.c ****   *                                  timer or configure other parameters.
  17:Core/Src/system_stm32f7xx.c ****   *                                     
  18:Core/Src/system_stm32f7xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  19:Core/Src/system_stm32f7xx.c ****   *                                 be called whenever the core clock is changed
  20:Core/Src/system_stm32f7xx.c ****   *                                 during program execution.
  21:Core/Src/system_stm32f7xx.c ****   *
  22:Core/Src/system_stm32f7xx.c ****   *
  23:Core/Src/system_stm32f7xx.c ****   ******************************************************************************
  24:Core/Src/system_stm32f7xx.c ****   * @attention
  25:Core/Src/system_stm32f7xx.c ****   *
  26:Core/Src/system_stm32f7xx.c ****   * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics.
  27:Core/Src/system_stm32f7xx.c ****   * All rights reserved.</center></h2>
  28:Core/Src/system_stm32f7xx.c ****   *
  29:Core/Src/system_stm32f7xx.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  30:Core/Src/system_stm32f7xx.c ****   * the "License"; You may not use this file except in compliance with the
ARM GAS  D:\Dev\msys64\tmp\ccq4p4z1.s 			page 2


  31:Core/Src/system_stm32f7xx.c ****   * License. You may obtain a copy of the License at:
  32:Core/Src/system_stm32f7xx.c ****   *                        opensource.org/licenses/BSD-3-Clause
  33:Core/Src/system_stm32f7xx.c ****   *
  34:Core/Src/system_stm32f7xx.c ****   ******************************************************************************
  35:Core/Src/system_stm32f7xx.c ****   */
  36:Core/Src/system_stm32f7xx.c **** 
  37:Core/Src/system_stm32f7xx.c **** /** @addtogroup CMSIS
  38:Core/Src/system_stm32f7xx.c ****   * @{
  39:Core/Src/system_stm32f7xx.c ****   */
  40:Core/Src/system_stm32f7xx.c **** 
  41:Core/Src/system_stm32f7xx.c **** /** @addtogroup stm32f7xx_system
  42:Core/Src/system_stm32f7xx.c ****   * @{
  43:Core/Src/system_stm32f7xx.c ****   */  
  44:Core/Src/system_stm32f7xx.c ****   
  45:Core/Src/system_stm32f7xx.c **** /** @addtogroup STM32F7xx_System_Private_Includes
  46:Core/Src/system_stm32f7xx.c ****   * @{
  47:Core/Src/system_stm32f7xx.c ****   */
  48:Core/Src/system_stm32f7xx.c **** 
  49:Core/Src/system_stm32f7xx.c **** #include "stm32f7xx.h"
  50:Core/Src/system_stm32f7xx.c **** 
  51:Core/Src/system_stm32f7xx.c **** #if !defined  (HSE_VALUE) 
  52:Core/Src/system_stm32f7xx.c ****   #define HSE_VALUE    ((uint32_t)8000000) /*!< Default value of the External oscillator in Hz */
  53:Core/Src/system_stm32f7xx.c **** #endif /* HSE_VALUE */
  54:Core/Src/system_stm32f7xx.c **** 
  55:Core/Src/system_stm32f7xx.c **** #if !defined  (HSI_VALUE)
  56:Core/Src/system_stm32f7xx.c ****   #define HSI_VALUE    ((uint32_t)16000000) /*!< Value of the Internal oscillator in Hz*/
  57:Core/Src/system_stm32f7xx.c **** #endif /* HSI_VALUE */
  58:Core/Src/system_stm32f7xx.c **** 
  59:Core/Src/system_stm32f7xx.c **** /**
  60:Core/Src/system_stm32f7xx.c ****   * @}
  61:Core/Src/system_stm32f7xx.c ****   */
  62:Core/Src/system_stm32f7xx.c **** 
  63:Core/Src/system_stm32f7xx.c **** /** @addtogroup STM32F7xx_System_Private_TypesDefinitions
  64:Core/Src/system_stm32f7xx.c ****   * @{
  65:Core/Src/system_stm32f7xx.c ****   */
  66:Core/Src/system_stm32f7xx.c **** 
  67:Core/Src/system_stm32f7xx.c **** /**
  68:Core/Src/system_stm32f7xx.c ****   * @}
  69:Core/Src/system_stm32f7xx.c ****   */
  70:Core/Src/system_stm32f7xx.c **** 
  71:Core/Src/system_stm32f7xx.c **** /** @addtogroup STM32F7xx_System_Private_Defines
  72:Core/Src/system_stm32f7xx.c ****   * @{
  73:Core/Src/system_stm32f7xx.c ****   */
  74:Core/Src/system_stm32f7xx.c **** 
  75:Core/Src/system_stm32f7xx.c **** /************************* Miscellaneous Configuration ************************/
  76:Core/Src/system_stm32f7xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
  77:Core/Src/system_stm32f7xx.c ****      Internal SRAM. */
  78:Core/Src/system_stm32f7xx.c **** /* #define VECT_TAB_SRAM */
  79:Core/Src/system_stm32f7xx.c **** #define VECT_TAB_OFFSET  0x00 /*!< Vector Table base offset field. 
  80:Core/Src/system_stm32f7xx.c ****                                    This value must be a multiple of 0x200. */
  81:Core/Src/system_stm32f7xx.c **** /******************************************************************************/
  82:Core/Src/system_stm32f7xx.c **** 
  83:Core/Src/system_stm32f7xx.c **** /**
  84:Core/Src/system_stm32f7xx.c ****   * @}
  85:Core/Src/system_stm32f7xx.c ****   */
  86:Core/Src/system_stm32f7xx.c **** 
  87:Core/Src/system_stm32f7xx.c **** /** @addtogroup STM32F7xx_System_Private_Macros
ARM GAS  D:\Dev\msys64\tmp\ccq4p4z1.s 			page 3


  88:Core/Src/system_stm32f7xx.c ****   * @{
  89:Core/Src/system_stm32f7xx.c ****   */
  90:Core/Src/system_stm32f7xx.c **** 
  91:Core/Src/system_stm32f7xx.c **** /**
  92:Core/Src/system_stm32f7xx.c ****   * @}
  93:Core/Src/system_stm32f7xx.c ****   */
  94:Core/Src/system_stm32f7xx.c **** 
  95:Core/Src/system_stm32f7xx.c **** /** @addtogroup STM32F7xx_System_Private_Variables
  96:Core/Src/system_stm32f7xx.c ****   * @{
  97:Core/Src/system_stm32f7xx.c ****   */
  98:Core/Src/system_stm32f7xx.c **** 
  99:Core/Src/system_stm32f7xx.c ****   /* This variable is updated in three ways:
 100:Core/Src/system_stm32f7xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 101:Core/Src/system_stm32f7xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 102:Core/Src/system_stm32f7xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency 
 103:Core/Src/system_stm32f7xx.c ****          Note: If you use this function to configure the system clock; then there
 104:Core/Src/system_stm32f7xx.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
 105:Core/Src/system_stm32f7xx.c ****                variable is updated automatically.
 106:Core/Src/system_stm32f7xx.c ****   */
 107:Core/Src/system_stm32f7xx.c ****   uint32_t SystemCoreClock = 16000000;
 108:Core/Src/system_stm32f7xx.c ****   const uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 109:Core/Src/system_stm32f7xx.c ****   const uint8_t APBPrescTable[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 110:Core/Src/system_stm32f7xx.c **** 
 111:Core/Src/system_stm32f7xx.c **** /**
 112:Core/Src/system_stm32f7xx.c ****   * @}
 113:Core/Src/system_stm32f7xx.c ****   */
 114:Core/Src/system_stm32f7xx.c **** 
 115:Core/Src/system_stm32f7xx.c **** /** @addtogroup STM32F7xx_System_Private_FunctionPrototypes
 116:Core/Src/system_stm32f7xx.c ****   * @{
 117:Core/Src/system_stm32f7xx.c ****   */
 118:Core/Src/system_stm32f7xx.c ****  
 119:Core/Src/system_stm32f7xx.c **** /**
 120:Core/Src/system_stm32f7xx.c ****   * @}
 121:Core/Src/system_stm32f7xx.c ****   */
 122:Core/Src/system_stm32f7xx.c **** 
 123:Core/Src/system_stm32f7xx.c **** /** @addtogroup STM32F7xx_System_Private_Functions
 124:Core/Src/system_stm32f7xx.c ****   * @{
 125:Core/Src/system_stm32f7xx.c ****   */
 126:Core/Src/system_stm32f7xx.c **** 
 127:Core/Src/system_stm32f7xx.c **** /**
 128:Core/Src/system_stm32f7xx.c ****   * @brief  Setup the microcontroller system
 129:Core/Src/system_stm32f7xx.c ****   *         Initialize the Embedded Flash Interface, the PLL and update the 
 130:Core/Src/system_stm32f7xx.c ****   *         SystemFrequency variable.
 131:Core/Src/system_stm32f7xx.c ****   * @param  None
 132:Core/Src/system_stm32f7xx.c ****   * @retval None
 133:Core/Src/system_stm32f7xx.c ****   */
 134:Core/Src/system_stm32f7xx.c **** void SystemInit(void)
 135:Core/Src/system_stm32f7xx.c **** {
  29              		.loc 1 135 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 10B4     		push	{r4}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 4
  37              		.cfi_offset 4, -4
ARM GAS  D:\Dev\msys64\tmp\ccq4p4z1.s 			page 4


 136:Core/Src/system_stm32f7xx.c ****   /* FPU settings ------------------------------------------------------------*/
 137:Core/Src/system_stm32f7xx.c ****   #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 138:Core/Src/system_stm32f7xx.c ****     SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  38              		.loc 1 138 5 view .LVU1
  39              		.loc 1 138 16 is_stmt 0 view .LVU2
  40 0002 0F4A     		ldr	r2, .L3
  41 0004 D2F88830 		ldr	r3, [r2, #136]
  42 0008 43F47003 		orr	r3, r3, #15728640
  43 000c C2F88830 		str	r3, [r2, #136]
 139:Core/Src/system_stm32f7xx.c ****   #endif
 140:Core/Src/system_stm32f7xx.c ****   /* Reset the RCC clock configuration to the default reset state ------------*/
 141:Core/Src/system_stm32f7xx.c ****   /* Set HSION bit */
 142:Core/Src/system_stm32f7xx.c ****   RCC->CR |= (uint32_t)0x00000001;
  44              		.loc 1 142 3 is_stmt 1 view .LVU3
  45              		.loc 1 142 11 is_stmt 0 view .LVU4
  46 0010 0C4B     		ldr	r3, .L3+4
  47 0012 1968     		ldr	r1, [r3]
  48 0014 41F00101 		orr	r1, r1, #1
  49 0018 1960     		str	r1, [r3]
 143:Core/Src/system_stm32f7xx.c **** 
 144:Core/Src/system_stm32f7xx.c ****   /* Reset CFGR register */
 145:Core/Src/system_stm32f7xx.c ****   RCC->CFGR = 0x00000000;
  50              		.loc 1 145 3 is_stmt 1 view .LVU5
  51              		.loc 1 145 13 is_stmt 0 view .LVU6
  52 001a 0020     		movs	r0, #0
  53 001c 9860     		str	r0, [r3, #8]
 146:Core/Src/system_stm32f7xx.c **** 
 147:Core/Src/system_stm32f7xx.c ****   /* Reset HSEON, CSSON and PLLON bits */
 148:Core/Src/system_stm32f7xx.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
  54              		.loc 1 148 3 is_stmt 1 view .LVU7
  55              		.loc 1 148 11 is_stmt 0 view .LVU8
  56 001e 1C68     		ldr	r4, [r3]
  57 0020 0949     		ldr	r1, .L3+8
  58 0022 2140     		ands	r1, r1, r4
  59 0024 1960     		str	r1, [r3]
 149:Core/Src/system_stm32f7xx.c **** 
 150:Core/Src/system_stm32f7xx.c ****   /* Reset PLLCFGR register */
 151:Core/Src/system_stm32f7xx.c ****   RCC->PLLCFGR = 0x24003010;
  60              		.loc 1 151 3 is_stmt 1 view .LVU9
  61              		.loc 1 151 16 is_stmt 0 view .LVU10
  62 0026 0949     		ldr	r1, .L3+12
  63 0028 5960     		str	r1, [r3, #4]
 152:Core/Src/system_stm32f7xx.c **** 
 153:Core/Src/system_stm32f7xx.c ****   /* Reset HSEBYP bit */
 154:Core/Src/system_stm32f7xx.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
  64              		.loc 1 154 3 is_stmt 1 view .LVU11
  65              		.loc 1 154 11 is_stmt 0 view .LVU12
  66 002a 1968     		ldr	r1, [r3]
  67 002c 21F48021 		bic	r1, r1, #262144
  68 0030 1960     		str	r1, [r3]
 155:Core/Src/system_stm32f7xx.c **** 
 156:Core/Src/system_stm32f7xx.c ****   /* Disable all interrupts */
 157:Core/Src/system_stm32f7xx.c ****   RCC->CIR = 0x00000000;
  69              		.loc 1 157 3 is_stmt 1 view .LVU13
  70              		.loc 1 157 12 is_stmt 0 view .LVU14
  71 0032 D860     		str	r0, [r3, #12]
 158:Core/Src/system_stm32f7xx.c **** 
ARM GAS  D:\Dev\msys64\tmp\ccq4p4z1.s 			page 5


 159:Core/Src/system_stm32f7xx.c ****   /* Configure the Vector Table location add offset address ------------------*/
 160:Core/Src/system_stm32f7xx.c **** #ifdef VECT_TAB_SRAM
 161:Core/Src/system_stm32f7xx.c ****   SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 162:Core/Src/system_stm32f7xx.c **** #else
 163:Core/Src/system_stm32f7xx.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
  72              		.loc 1 163 3 is_stmt 1 view .LVU15
  73              		.loc 1 163 13 is_stmt 0 view .LVU16
  74 0034 4FF00063 		mov	r3, #134217728
  75 0038 9360     		str	r3, [r2, #8]
 164:Core/Src/system_stm32f7xx.c **** #endif
 165:Core/Src/system_stm32f7xx.c **** }
  76              		.loc 1 165 1 view .LVU17
  77 003a 5DF8044B 		ldr	r4, [sp], #4
  78              	.LCFI1:
  79              		.cfi_restore 4
  80              		.cfi_def_cfa_offset 0
  81 003e 7047     		bx	lr
  82              	.L4:
  83              		.align	2
  84              	.L3:
  85 0040 00ED00E0 		.word	-536810240
  86 0044 00380240 		.word	1073887232
  87 0048 FFFFF6FE 		.word	-17367041
  88 004c 10300024 		.word	603992080
  89              		.cfi_endproc
  90              	.LFE141:
  92              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
  93              		.align	1
  94              		.global	SystemCoreClockUpdate
  95              		.syntax unified
  96              		.thumb
  97              		.thumb_func
  98              		.fpu fpv5-sp-d16
 100              	SystemCoreClockUpdate:
 101              	.LFB142:
 166:Core/Src/system_stm32f7xx.c **** 
 167:Core/Src/system_stm32f7xx.c **** /**
 168:Core/Src/system_stm32f7xx.c ****    * @brief  Update SystemCoreClock variable according to Clock Register Values.
 169:Core/Src/system_stm32f7xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 170:Core/Src/system_stm32f7xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 171:Core/Src/system_stm32f7xx.c ****   *         other parameters.
 172:Core/Src/system_stm32f7xx.c ****   *           
 173:Core/Src/system_stm32f7xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 174:Core/Src/system_stm32f7xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 175:Core/Src/system_stm32f7xx.c ****   *         based on this variable will be incorrect.         
 176:Core/Src/system_stm32f7xx.c ****   *     
 177:Core/Src/system_stm32f7xx.c ****   * @note   - The system frequency computed by this function is not the real 
 178:Core/Src/system_stm32f7xx.c ****   *           frequency in the chip. It is calculated based on the predefined 
 179:Core/Src/system_stm32f7xx.c ****   *           constant and the selected clock source:
 180:Core/Src/system_stm32f7xx.c ****   *             
 181:Core/Src/system_stm32f7xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 182:Core/Src/system_stm32f7xx.c ****   *                                              
 183:Core/Src/system_stm32f7xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 184:Core/Src/system_stm32f7xx.c ****   *                          
 185:Core/Src/system_stm32f7xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 186:Core/Src/system_stm32f7xx.c ****   *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
 187:Core/Src/system_stm32f7xx.c ****   *         
ARM GAS  D:\Dev\msys64\tmp\ccq4p4z1.s 			page 6


 188:Core/Src/system_stm32f7xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32f7xx.h file (default value
 189:Core/Src/system_stm32f7xx.c ****   *             16 MHz) but the real value may vary depending on the variations
 190:Core/Src/system_stm32f7xx.c ****   *             in voltage and temperature.   
 191:Core/Src/system_stm32f7xx.c ****   *    
 192:Core/Src/system_stm32f7xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32f7xx.h file (default value
 193:Core/Src/system_stm32f7xx.c ****   *              25 MHz), user has to ensure that HSE_VALUE is same as the real
 194:Core/Src/system_stm32f7xx.c ****   *              frequency of the crystal used. Otherwise, this function may
 195:Core/Src/system_stm32f7xx.c ****   *              have wrong result.
 196:Core/Src/system_stm32f7xx.c ****   *                
 197:Core/Src/system_stm32f7xx.c ****   *         - The result of this function could be not correct when using fractional
 198:Core/Src/system_stm32f7xx.c ****   *           value for HSE crystal.
 199:Core/Src/system_stm32f7xx.c ****   *     
 200:Core/Src/system_stm32f7xx.c ****   * @param  None
 201:Core/Src/system_stm32f7xx.c ****   * @retval None
 202:Core/Src/system_stm32f7xx.c ****   */
 203:Core/Src/system_stm32f7xx.c **** void SystemCoreClockUpdate(void)
 204:Core/Src/system_stm32f7xx.c **** {
 102              		.loc 1 204 1 is_stmt 1 view -0
 103              		.cfi_startproc
 104              		@ args = 0, pretend = 0, frame = 0
 105              		@ frame_needed = 0, uses_anonymous_args = 0
 106              		@ link register save eliminated.
 205:Core/Src/system_stm32f7xx.c ****   uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 107              		.loc 1 205 3 view .LVU19
 108              	.LVL0:
 206:Core/Src/system_stm32f7xx.c ****   
 207:Core/Src/system_stm32f7xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 208:Core/Src/system_stm32f7xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 109              		.loc 1 208 3 view .LVU20
 110              		.loc 1 208 12 is_stmt 0 view .LVU21
 111 0000 224B     		ldr	r3, .L13
 112 0002 9B68     		ldr	r3, [r3, #8]
 113              		.loc 1 208 7 view .LVU22
 114 0004 03F00C03 		and	r3, r3, #12
 115              	.LVL1:
 209:Core/Src/system_stm32f7xx.c **** 
 210:Core/Src/system_stm32f7xx.c ****   switch (tmp)
 116              		.loc 1 210 3 is_stmt 1 view .LVU23
 117 0008 042B     		cmp	r3, #4
 118 000a 14D0     		beq	.L6
 119 000c 082B     		cmp	r3, #8
 120 000e 16D0     		beq	.L7
 121 0010 1BB1     		cbz	r3, .L12
 211:Core/Src/system_stm32f7xx.c ****   {
 212:Core/Src/system_stm32f7xx.c ****     case 0x00:  /* HSI used as system clock source */
 213:Core/Src/system_stm32f7xx.c ****       SystemCoreClock = HSI_VALUE;
 214:Core/Src/system_stm32f7xx.c ****       break;
 215:Core/Src/system_stm32f7xx.c ****     case 0x04:  /* HSE used as system clock source */
 216:Core/Src/system_stm32f7xx.c ****       SystemCoreClock = HSE_VALUE;
 217:Core/Src/system_stm32f7xx.c ****       break;
 218:Core/Src/system_stm32f7xx.c ****     case 0x08:  /* PLL used as system clock source */
 219:Core/Src/system_stm32f7xx.c **** 
 220:Core/Src/system_stm32f7xx.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
 221:Core/Src/system_stm32f7xx.c ****          SYSCLK = PLL_VCO / PLL_P
 222:Core/Src/system_stm32f7xx.c ****          */    
 223:Core/Src/system_stm32f7xx.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 224:Core/Src/system_stm32f7xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
ARM GAS  D:\Dev\msys64\tmp\ccq4p4z1.s 			page 7


 225:Core/Src/system_stm32f7xx.c ****       
 226:Core/Src/system_stm32f7xx.c ****       if (pllsource != 0)
 227:Core/Src/system_stm32f7xx.c ****       {
 228:Core/Src/system_stm32f7xx.c ****         /* HSE used as PLL clock source */
 229:Core/Src/system_stm32f7xx.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 230:Core/Src/system_stm32f7xx.c ****       }
 231:Core/Src/system_stm32f7xx.c ****       else
 232:Core/Src/system_stm32f7xx.c ****       {
 233:Core/Src/system_stm32f7xx.c ****         /* HSI used as PLL clock source */
 234:Core/Src/system_stm32f7xx.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 235:Core/Src/system_stm32f7xx.c ****       }
 236:Core/Src/system_stm32f7xx.c **** 
 237:Core/Src/system_stm32f7xx.c ****       pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 238:Core/Src/system_stm32f7xx.c ****       SystemCoreClock = pllvco/pllp;
 239:Core/Src/system_stm32f7xx.c ****       break;
 240:Core/Src/system_stm32f7xx.c ****     default:
 241:Core/Src/system_stm32f7xx.c ****       SystemCoreClock = HSI_VALUE;
 122              		.loc 1 241 7 view .LVU24
 123              		.loc 1 241 23 is_stmt 0 view .LVU25
 124 0012 1F4B     		ldr	r3, .L13+4
 125              	.LVL2:
 126              		.loc 1 241 23 view .LVU26
 127 0014 1F4A     		ldr	r2, .L13+8
 128 0016 1A60     		str	r2, [r3]
 242:Core/Src/system_stm32f7xx.c ****       break;
 129              		.loc 1 242 7 is_stmt 1 view .LVU27
 130 0018 02E0     		b	.L9
 131              	.LVL3:
 132              	.L12:
 213:Core/Src/system_stm32f7xx.c ****       break;
 133              		.loc 1 213 7 view .LVU28
 213:Core/Src/system_stm32f7xx.c ****       break;
 134              		.loc 1 213 23 is_stmt 0 view .LVU29
 135 001a 1D4B     		ldr	r3, .L13+4
 136              	.LVL4:
 213:Core/Src/system_stm32f7xx.c ****       break;
 137              		.loc 1 213 23 view .LVU30
 138 001c 1D4A     		ldr	r2, .L13+8
 139 001e 1A60     		str	r2, [r3]
 214:Core/Src/system_stm32f7xx.c ****     case 0x04:  /* HSE used as system clock source */
 140              		.loc 1 214 7 is_stmt 1 view .LVU31
 141              	.LVL5:
 142              	.L9:
 243:Core/Src/system_stm32f7xx.c ****   }
 244:Core/Src/system_stm32f7xx.c ****   /* Compute HCLK frequency --------------------------------------------------*/
 245:Core/Src/system_stm32f7xx.c ****   /* Get HCLK prescaler */
 246:Core/Src/system_stm32f7xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 143              		.loc 1 246 3 view .LVU32
 144              		.loc 1 246 28 is_stmt 0 view .LVU33
 145 0020 1A4B     		ldr	r3, .L13
 146 0022 9B68     		ldr	r3, [r3, #8]
 147              		.loc 1 246 52 view .LVU34
 148 0024 C3F30313 		ubfx	r3, r3, #4, #4
 149              		.loc 1 246 22 view .LVU35
 150 0028 1B4A     		ldr	r2, .L13+12
 151 002a D15C     		ldrb	r1, [r2, r3]	@ zero_extendqisi2
 152              	.LVL6:
ARM GAS  D:\Dev\msys64\tmp\ccq4p4z1.s 			page 8


 247:Core/Src/system_stm32f7xx.c ****   /* HCLK frequency */
 248:Core/Src/system_stm32f7xx.c ****   SystemCoreClock >>= tmp;
 153              		.loc 1 248 3 is_stmt 1 view .LVU36
 154              		.loc 1 248 19 is_stmt 0 view .LVU37
 155 002c 184A     		ldr	r2, .L13+4
 156 002e 1368     		ldr	r3, [r2]
 157 0030 CB40     		lsrs	r3, r3, r1
 158 0032 1360     		str	r3, [r2]
 249:Core/Src/system_stm32f7xx.c **** }
 159              		.loc 1 249 1 view .LVU38
 160 0034 7047     		bx	lr
 161              	.LVL7:
 162              	.L6:
 216:Core/Src/system_stm32f7xx.c ****       break;
 163              		.loc 1 216 7 is_stmt 1 view .LVU39
 216:Core/Src/system_stm32f7xx.c ****       break;
 164              		.loc 1 216 23 is_stmt 0 view .LVU40
 165 0036 164B     		ldr	r3, .L13+4
 166              	.LVL8:
 216:Core/Src/system_stm32f7xx.c ****       break;
 167              		.loc 1 216 23 view .LVU41
 168 0038 184A     		ldr	r2, .L13+16
 169 003a 1A60     		str	r2, [r3]
 217:Core/Src/system_stm32f7xx.c ****     case 0x08:  /* PLL used as system clock source */
 170              		.loc 1 217 7 is_stmt 1 view .LVU42
 171 003c F0E7     		b	.L9
 172              	.LVL9:
 173              	.L7:
 223:Core/Src/system_stm32f7xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 174              		.loc 1 223 7 view .LVU43
 223:Core/Src/system_stm32f7xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 175              		.loc 1 223 23 is_stmt 0 view .LVU44
 176 003e 134B     		ldr	r3, .L13
 177              	.LVL10:
 223:Core/Src/system_stm32f7xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 178              		.loc 1 223 23 view .LVU45
 179 0040 5A68     		ldr	r2, [r3, #4]
 180              	.LVL11:
 224:Core/Src/system_stm32f7xx.c ****       
 181              		.loc 1 224 7 is_stmt 1 view .LVU46
 224:Core/Src/system_stm32f7xx.c ****       
 182              		.loc 1 224 17 is_stmt 0 view .LVU47
 183 0042 5B68     		ldr	r3, [r3, #4]
 224:Core/Src/system_stm32f7xx.c ****       
 184              		.loc 1 224 12 view .LVU48
 185 0044 03F03F03 		and	r3, r3, #63
 186              	.LVL12:
 226:Core/Src/system_stm32f7xx.c ****       {
 187              		.loc 1 226 7 is_stmt 1 view .LVU49
 226:Core/Src/system_stm32f7xx.c ****       {
 188              		.loc 1 226 10 is_stmt 0 view .LVU50
 189 0048 12F4800F 		tst	r2, #4194304
 190 004c 13D0     		beq	.L10
 229:Core/Src/system_stm32f7xx.c ****       }
 191              		.loc 1 229 9 is_stmt 1 view .LVU51
 229:Core/Src/system_stm32f7xx.c ****       }
 192              		.loc 1 229 29 is_stmt 0 view .LVU52
ARM GAS  D:\Dev\msys64\tmp\ccq4p4z1.s 			page 9


 193 004e 134A     		ldr	r2, .L13+16
 194              	.LVL13:
 229:Core/Src/system_stm32f7xx.c ****       }
 195              		.loc 1 229 29 view .LVU53
 196 0050 B2FBF3F2 		udiv	r2, r2, r3
 229:Core/Src/system_stm32f7xx.c ****       }
 197              		.loc 1 229 44 view .LVU54
 198 0054 0D4B     		ldr	r3, .L13
 199              	.LVL14:
 229:Core/Src/system_stm32f7xx.c ****       }
 200              		.loc 1 229 44 view .LVU55
 201 0056 5B68     		ldr	r3, [r3, #4]
 229:Core/Src/system_stm32f7xx.c ****       }
 202              		.loc 1 229 74 view .LVU56
 203 0058 C3F38813 		ubfx	r3, r3, #6, #9
 229:Core/Src/system_stm32f7xx.c ****       }
 204              		.loc 1 229 16 view .LVU57
 205 005c 03FB02F3 		mul	r3, r3, r2
 206              	.LVL15:
 207              	.L11:
 237:Core/Src/system_stm32f7xx.c ****       SystemCoreClock = pllvco/pllp;
 208              		.loc 1 237 7 is_stmt 1 view .LVU58
 237:Core/Src/system_stm32f7xx.c ****       SystemCoreClock = pllvco/pllp;
 209              		.loc 1 237 20 is_stmt 0 view .LVU59
 210 0060 0A4A     		ldr	r2, .L13
 211 0062 5268     		ldr	r2, [r2, #4]
 237:Core/Src/system_stm32f7xx.c ****       SystemCoreClock = pllvco/pllp;
 212              		.loc 1 237 50 view .LVU60
 213 0064 C2F30142 		ubfx	r2, r2, #16, #2
 237:Core/Src/system_stm32f7xx.c ****       SystemCoreClock = pllvco/pllp;
 214              		.loc 1 237 56 view .LVU61
 215 0068 0132     		adds	r2, r2, #1
 237:Core/Src/system_stm32f7xx.c ****       SystemCoreClock = pllvco/pllp;
 216              		.loc 1 237 12 view .LVU62
 217 006a 5200     		lsls	r2, r2, #1
 218              	.LVL16:
 238:Core/Src/system_stm32f7xx.c ****       break;
 219              		.loc 1 238 7 is_stmt 1 view .LVU63
 238:Core/Src/system_stm32f7xx.c ****       break;
 220              		.loc 1 238 31 is_stmt 0 view .LVU64
 221 006c B3FBF2F3 		udiv	r3, r3, r2
 222              	.LVL17:
 238:Core/Src/system_stm32f7xx.c ****       break;
 223              		.loc 1 238 23 view .LVU65
 224 0070 074A     		ldr	r2, .L13+4
 225              	.LVL18:
 238:Core/Src/system_stm32f7xx.c ****       break;
 226              		.loc 1 238 23 view .LVU66
 227 0072 1360     		str	r3, [r2]
 239:Core/Src/system_stm32f7xx.c ****     default:
 228              		.loc 1 239 7 is_stmt 1 view .LVU67
 229 0074 D4E7     		b	.L9
 230              	.LVL19:
 231              	.L10:
 234:Core/Src/system_stm32f7xx.c ****       }
 232              		.loc 1 234 9 view .LVU68
 234:Core/Src/system_stm32f7xx.c ****       }
ARM GAS  D:\Dev\msys64\tmp\ccq4p4z1.s 			page 10


 233              		.loc 1 234 29 is_stmt 0 view .LVU69
 234 0076 074A     		ldr	r2, .L13+8
 235              	.LVL20:
 234:Core/Src/system_stm32f7xx.c ****       }
 236              		.loc 1 234 29 view .LVU70
 237 0078 B2FBF3F2 		udiv	r2, r2, r3
 234:Core/Src/system_stm32f7xx.c ****       }
 238              		.loc 1 234 44 view .LVU71
 239 007c 034B     		ldr	r3, .L13
 240              	.LVL21:
 234:Core/Src/system_stm32f7xx.c ****       }
 241              		.loc 1 234 44 view .LVU72
 242 007e 5B68     		ldr	r3, [r3, #4]
 234:Core/Src/system_stm32f7xx.c ****       }
 243              		.loc 1 234 74 view .LVU73
 244 0080 C3F38813 		ubfx	r3, r3, #6, #9
 234:Core/Src/system_stm32f7xx.c ****       }
 245              		.loc 1 234 16 view .LVU74
 246 0084 03FB02F3 		mul	r3, r3, r2
 247              	.LVL22:
 234:Core/Src/system_stm32f7xx.c ****       }
 248              		.loc 1 234 16 view .LVU75
 249 0088 EAE7     		b	.L11
 250              	.L14:
 251 008a 00BF     		.align	2
 252              	.L13:
 253 008c 00380240 		.word	1073887232
 254 0090 00000000 		.word	.LANCHOR0
 255 0094 0024F400 		.word	16000000
 256 0098 00000000 		.word	.LANCHOR1
 257 009c 00127A00 		.word	8000000
 258              		.cfi_endproc
 259              	.LFE142:
 261              		.global	APBPrescTable
 262              		.global	AHBPrescTable
 263              		.global	SystemCoreClock
 264              		.section	.data.SystemCoreClock,"aw"
 265              		.align	2
 266              		.set	.LANCHOR0,. + 0
 269              	SystemCoreClock:
 270 0000 0024F400 		.word	16000000
 271              		.section	.rodata.AHBPrescTable,"a"
 272              		.align	2
 273              		.set	.LANCHOR1,. + 0
 276              	AHBPrescTable:
 277 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 277      00000000 
 277      01020304 
 277      06
 278 000d 070809   		.ascii	"\007\010\011"
 279              		.section	.rodata.APBPrescTable,"a"
 280              		.align	2
 283              	APBPrescTable:
 284 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004"
 284      01020304 
 285              		.text
 286              	.Letext0:
ARM GAS  D:\Dev\msys64\tmp\ccq4p4z1.s 			page 11


 287              		.file 2 "d:\\dev\\gcc-arm-none-eabi\\9_2019_q4-major\\arm-none-eabi\\include\\machine\\_default_ty
 288              		.file 3 "d:\\dev\\gcc-arm-none-eabi\\9_2019_q4-major\\arm-none-eabi\\include\\sys\\_stdint.h"
 289              		.file 4 "Drivers/CMSIS/Include/core_cm7.h"
 290              		.file 5 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/system_stm32f7xx.h"
 291              		.file 6 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f746xx.h"
 292              		.file 7 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal.h"
ARM GAS  D:\Dev\msys64\tmp\ccq4p4z1.s 			page 12


DEFINED SYMBOLS
                            *ABS*:00000000 system_stm32f7xx.c
D:\Dev\msys64\tmp\ccq4p4z1.s:18     .text.SystemInit:00000000 $t
D:\Dev\msys64\tmp\ccq4p4z1.s:26     .text.SystemInit:00000000 SystemInit
D:\Dev\msys64\tmp\ccq4p4z1.s:85     .text.SystemInit:00000040 $d
D:\Dev\msys64\tmp\ccq4p4z1.s:93     .text.SystemCoreClockUpdate:00000000 $t
D:\Dev\msys64\tmp\ccq4p4z1.s:100    .text.SystemCoreClockUpdate:00000000 SystemCoreClockUpdate
D:\Dev\msys64\tmp\ccq4p4z1.s:253    .text.SystemCoreClockUpdate:0000008c $d
D:\Dev\msys64\tmp\ccq4p4z1.s:283    .rodata.APBPrescTable:00000000 APBPrescTable
D:\Dev\msys64\tmp\ccq4p4z1.s:276    .rodata.AHBPrescTable:00000000 AHBPrescTable
D:\Dev\msys64\tmp\ccq4p4z1.s:269    .data.SystemCoreClock:00000000 SystemCoreClock
D:\Dev\msys64\tmp\ccq4p4z1.s:265    .data.SystemCoreClock:00000000 $d
D:\Dev\msys64\tmp\ccq4p4z1.s:272    .rodata.AHBPrescTable:00000000 $d
D:\Dev\msys64\tmp\ccq4p4z1.s:280    .rodata.APBPrescTable:00000000 $d

NO UNDEFINED SYMBOLS
