// Seed: 1735893299
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = id_2;
endmodule
module module_1 (
    input wire id_0,
    input tri id_1,
    output wire id_2,
    input tri0 id_3,
    input supply0 id_4,
    input wire id_5
    , id_41,
    input wor id_6,
    input wor id_7,
    input tri id_8,
    input tri0 id_9,
    output tri id_10,
    output wor id_11,
    input tri1 id_12,
    input tri0 id_13,
    input tri id_14,
    input wand id_15,
    output tri id_16,
    input tri0 id_17,
    output supply0 id_18,
    output supply0 id_19,
    input supply1 id_20,
    input supply1 id_21,
    input wire id_22,
    input tri0 id_23,
    output tri0 id_24,
    output tri0 id_25,
    input tri id_26,
    input supply0 id_27,
    output wor id_28,
    output wor id_29,
    output supply1 id_30,
    output tri1 id_31,
    input uwire id_32,
    output wor id_33,
    output wor id_34,
    input tri1 id_35,
    output tri1 id_36,
    input supply1 id_37,
    input wire id_38,
    inout wire id_39
);
  wire id_42;
  and (
      id_10,
      id_22,
      id_14,
      id_41,
      id_32,
      id_1,
      id_23,
      id_13,
      id_12,
      id_8,
      id_42,
      id_35,
      id_20,
      id_26,
      id_4,
      id_3,
      id_27,
      id_37,
      id_0,
      id_6,
      id_17,
      id_21,
      id_7,
      id_5,
      id_15,
      id_38,
      id_39
  );
  module_0(
      id_41, id_42, id_42, id_41, id_41
  );
endmodule
