;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB @127, 106
	MOV -207, <-120
	SUB #72, @220
	SUB #72, @220
	SUB 100, 320
	SLT -7, <-20
	SLT @121, 106
	SPL 10, 9
	MOV -1, <-21
	SLT @121, 106
	MOV #270, <0
	MOV #270, <0
	SUB @12, @10
	SLT @121, 106
	MOV -1, <-21
	SUB @121, 103
	SUB #270, <0
	MOV -1, <-20
	SPL 10, 9
	SUB @-0, -0
	MOV -1, <-20
	MOV -1, <-20
	SUB @0, @2
	SUB @0, @2
	SLT -7, <-20
	SUB @121, 106
	CMP -207, <-120
	SUB @121, 106
	MOV -1, <-20
	ADD 30, 9
	SUB @121, 106
	SUB @-127, 100
	SUB @121, 106
	CMP @-127, 100
	SPL 0, #2
	ADD 210, 60
	ADD 210, 60
	ADD 210, 60
	MOV -4, <-20
	SLT 12, @10
	ADD 210, 60
	SUB @-127, 100
	CMP -207, <-120
	SUB @121, 106
	SUB @121, 106
	MOV -1, <-20
