;redcode
;assert 1
	SPL 0, <-42
	CMP -207, <-120
	MOV -1, <-20
	MOV -17, <-20
	DJN -1, @-20
	ADD 210, 60
	DJN -17, @-20
	SUB @127, @106
	SUB #40, @51
	SUB #40, @51
	SUB -0, 100
	CMP @127, @106
	CMP @127, @106
	SUB 10, 205
	SUB 10, 205
	CMP #12, @200
	JMP -404, 900
	JMP -404, 900
	ADD 271, 60
	ADD 271, 60
	ADD 210, 30
	SUB 12, @10
	SUB 12, @10
	JMZ 0, #0
	CMP @101, 100
	SUB 12, @10
	JMP -404, 900
	SUB #40, @890
	JMP -404, 900
	SUB @121, 100
	SUB @121, 100
	ADD -1, <-20
	SPL 100, -104
	ADD #130, -9
	ADD #270, <1
	ADD #270, <1
	ADD #270, <1
	CMP 10, 205
	CMP 10, 205
	JMP @12, #200
	CMP 10, 205
	ADD 300, 90
	ADD 300, 90
	ADD -1, <-20
	CMP 477, <-120
	JMP 0, #0
	JMP 0, #0
	CMP 477, <-120
	SUB #72, @204
	SPL 0, <-42
	SUB 12, @10
