
CHARTRAK2v3_controllerRETARGETED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008ee4  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000079c  08008ff8  08008ff8  00018ff8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009794  08009794  000201d8  2**0
                  CONTENTS
  4 .ARM          00000000  08009794  08009794  000201d8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009794  08009794  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009794  08009794  00019794  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009798  08009798  00019798  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800979c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000350  200001d8  08009974  000201d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000528  08009974  00020528  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020201  2**0
                  CONTENTS, READONLY
 13 .debug_info   000104c5  00000000  00000000  00020244  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002bec  00000000  00000000  00030709  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e70  00000000  00000000  000332f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b2a  00000000  00000000  00034168  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000199e1  00000000  00000000  00034c92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013550  00000000  00000000  0004e673  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008e0ab  00000000  00000000  00061bc3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004d84  00000000  00000000  000efc70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  000f49f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d8 	.word	0x200001d8
 800012c:	00000000 	.word	0x00000000
 8000130:	08008fdc 	.word	0x08008fdc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001dc 	.word	0x200001dc
 800014c:	08008fdc 	.word	0x08008fdc

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_f2iz>:
 8001110:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001114:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001118:	d30f      	bcc.n	800113a <__aeabi_f2iz+0x2a>
 800111a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800111e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001122:	d90d      	bls.n	8001140 <__aeabi_f2iz+0x30>
 8001124:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001128:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800112c:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001130:	fa23 f002 	lsr.w	r0, r3, r2
 8001134:	bf18      	it	ne
 8001136:	4240      	negne	r0, r0
 8001138:	4770      	bx	lr
 800113a:	f04f 0000 	mov.w	r0, #0
 800113e:	4770      	bx	lr
 8001140:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001144:	d101      	bne.n	800114a <__aeabi_f2iz+0x3a>
 8001146:	0242      	lsls	r2, r0, #9
 8001148:	d105      	bne.n	8001156 <__aeabi_f2iz+0x46>
 800114a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800114e:	bf08      	it	eq
 8001150:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001154:	4770      	bx	lr
 8001156:	f04f 0000 	mov.w	r0, #0
 800115a:	4770      	bx	lr
 800115c:	0000      	movs	r0, r0
	...

08001160 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001160:	b590      	push	{r4, r7, lr}
 8001162:	b095      	sub	sp, #84	; 0x54
 8001164:	af12      	add	r7, sp, #72	; 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001166:	f000 fd5f 	bl	8001c28 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800116a:	f000 f8e7 	bl	800133c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800116e:	f000 fa0d 	bl	800158c <MX_GPIO_Init>
  MX_ADC1_Init();
 8001172:	f000 f93f 	bl	80013f4 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001176:	f000 f97b 	bl	8001470 <MX_I2C1_Init>
  MX_SPI1_Init();
 800117a:	f000 f9a7 	bl	80014cc <MX_SPI1_Init>
  MX_USART1_UART_Init();
 800117e:	f000 f9db 	bl	8001538 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  	//GPIO SETUP
    HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 0);
 8001182:	2200      	movs	r2, #0
 8001184:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001188:	485d      	ldr	r0, [pc, #372]	; (8001300 <main+0x1a0>)
 800118a:	f001 fb40 	bl	800280e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 800118e:	2201      	movs	r2, #1
 8001190:	2110      	movs	r1, #16
 8001192:	485c      	ldr	r0, [pc, #368]	; (8001304 <main+0x1a4>)
 8001194:	f001 fb3b 	bl	800280e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LDAC_GPIO_Port, LDAC_Pin, 0);
 8001198:	2200      	movs	r2, #0
 800119a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800119e:	4858      	ldr	r0, [pc, #352]	; (8001300 <main+0x1a0>)
 80011a0:	f001 fb35 	bl	800280e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, Voltage_output);
 80011a4:	2200      	movs	r2, #0
 80011a6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011aa:	4857      	ldr	r0, [pc, #348]	; (8001308 <main+0x1a8>)
 80011ac:	f001 fb2f 	bl	800280e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(DIR_GPIO_Port, DIR_Pin, 0);
 80011b0:	2200      	movs	r2, #0
 80011b2:	2120      	movs	r1, #32
 80011b4:	4854      	ldr	r0, [pc, #336]	; (8001308 <main+0x1a8>)
 80011b6:	f001 fb2a 	bl	800280e <HAL_GPIO_WritePin>

    // ADC board expander setup
    TCA_Init(0b0100001, hi2c1);
 80011ba:	4c54      	ldr	r4, [pc, #336]	; (800130c <main+0x1ac>)
 80011bc:	4668      	mov	r0, sp
 80011be:	f104 030c 	add.w	r3, r4, #12
 80011c2:	2248      	movs	r2, #72	; 0x48
 80011c4:	4619      	mov	r1, r3
 80011c6:	f005 fb46 	bl	8006856 <memcpy>
 80011ca:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 80011ce:	2021      	movs	r0, #33	; 0x21
 80011d0:	f004 fb7e 	bl	80058d0 <TCA_Init>

    TCA_PinMode(P07, 0);
 80011d4:	2100      	movs	r1, #0
 80011d6:	2007      	movs	r0, #7
 80011d8:	f004 fba0 	bl	800591c <TCA_PinMode>
    TCA_PinMode(P11, 0);
 80011dc:	2100      	movs	r1, #0
 80011de:	2009      	movs	r0, #9
 80011e0:	f004 fb9c 	bl	800591c <TCA_PinMode>
    TCA_PinMode(P12, 0);
 80011e4:	2100      	movs	r1, #0
 80011e6:	200a      	movs	r0, #10
 80011e8:	f004 fb98 	bl	800591c <TCA_PinMode>

    TCA_WritePin(P07, 1);
 80011ec:	2101      	movs	r1, #1
 80011ee:	2007      	movs	r0, #7
 80011f0:	f004 fbec 	bl	80059cc <TCA_WritePin>
    TCA_WritePin(P11, 0);
 80011f4:	2100      	movs	r1, #0
 80011f6:	2009      	movs	r0, #9
 80011f8:	f004 fbe8 	bl	80059cc <TCA_WritePin>
    TCA_WritePin(P12, 0);
 80011fc:	2100      	movs	r1, #0
 80011fe:	200a      	movs	r0, #10
 8001200:	f004 fbe4 	bl	80059cc <TCA_WritePin>

    // High-speed DAC setup
    DACREF(0.0);
 8001204:	f04f 0000 	mov.w	r0, #0
 8001208:	f004 f998 	bl	800553c <DACREF>
    DACOFFS(0.0);
 800120c:	f04f 0000 	mov.w	r0, #0
 8001210:	f004 f9f4 	bl	80055fc <DACOFFS>

    // High-speed ADC setup
    ADCREF(2.0);
 8001214:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001218:	f004 fa58 	bl	80056cc <ADCREF>
    ADCOFFS(0.0);
 800121c:	f04f 0000 	mov.w	r0, #0
 8001220:	f004 fab0 	bl	8005784 <ADCOFFS>

    // RS485 receive interrupt setup
    HAL_UARTEx_ReceiveToIdle_IT(&huart1, RXbuff, RS485BUFFSIZE);
 8001224:	2220      	movs	r2, #32
 8001226:	493a      	ldr	r1, [pc, #232]	; (8001310 <main+0x1b0>)
 8001228:	483a      	ldr	r0, [pc, #232]	; (8001314 <main+0x1b4>)
 800122a:	f002 ffbc 	bl	80041a6 <HAL_UARTEx_ReceiveToIdle_IT>

    //SPARTAN3 SETUP
    HAL_Delay(100);
 800122e:	2064      	movs	r0, #100	; 0x64
 8001230:	f000 fd5c 	bl	8001cec <HAL_Delay>
    LOLA_Reset();
 8001234:	f004 f89a 	bl	800536c <LOLA_Reset>

    RS485_Transmit("awaiting FPGA config\r\n");
 8001238:	4837      	ldr	r0, [pc, #220]	; (8001318 <main+0x1b8>)
 800123a:	f004 fb0b 	bl	8005854 <RS485_Transmit>
    LOLA_Init(JTAG, 50);
 800123e:	2132      	movs	r1, #50	; 0x32
 8001240:	2006      	movs	r0, #6
 8001242:	f003 ffb1 	bl	80051a8 <LOLA_Init>
    RS485_Transmit("FPGA config done\r\n");
 8001246:	4835      	ldr	r0, [pc, #212]	; (800131c <main+0x1bc>)
 8001248:	f004 fb04 	bl	8005854 <RS485_Transmit>

    //CharTrak setup
    CHT1.Enable = 0;
 800124c:	4b34      	ldr	r3, [pc, #208]	; (8001320 <main+0x1c0>)
 800124e:	2200      	movs	r2, #0
 8001250:	705a      	strb	r2, [r3, #1]
    CHT1.characteristic = Open;
 8001252:	4b33      	ldr	r3, [pc, #204]	; (8001320 <main+0x1c0>)
 8001254:	2200      	movs	r2, #0
 8001256:	701a      	strb	r2, [r3, #0]
    CHT1.Upp = 0;
 8001258:	4b31      	ldr	r3, [pc, #196]	; (8001320 <main+0x1c0>)
 800125a:	f04f 0200 	mov.w	r2, #0
 800125e:	605a      	str	r2, [r3, #4]

    // Arbitrary waveform generator setup
    AWG1.Enable = 0;
 8001260:	4b30      	ldr	r3, [pc, #192]	; (8001324 <main+0x1c4>)
 8001262:	2200      	movs	r2, #0
 8001264:	705a      	strb	r2, [r3, #1]
    AWG1.waveform = Sine;
 8001266:	4b2f      	ldr	r3, [pc, #188]	; (8001324 <main+0x1c4>)
 8001268:	2202      	movs	r2, #2
 800126a:	701a      	strb	r2, [r3, #0]
    AWG1.Uavg = 0.0;
 800126c:	4b2d      	ldr	r3, [pc, #180]	; (8001324 <main+0x1c4>)
 800126e:	f04f 0200 	mov.w	r2, #0
 8001272:	605a      	str	r2, [r3, #4]
    AWG1.Upp = 5.0;
 8001274:	4b2b      	ldr	r3, [pc, #172]	; (8001324 <main+0x1c4>)
 8001276:	4a2c      	ldr	r2, [pc, #176]	; (8001328 <main+0x1c8>)
 8001278:	609a      	str	r2, [r3, #8]
    AWG1.DutyCycle = 20.0;
 800127a:	4b2a      	ldr	r3, [pc, #168]	; (8001324 <main+0x1c4>)
 800127c:	4a2b      	ldr	r2, [pc, #172]	; (800132c <main+0x1cc>)
 800127e:	60da      	str	r2, [r3, #12]
    AWG1.Freq = 332.0;
 8001280:	4928      	ldr	r1, [pc, #160]	; (8001324 <main+0x1c4>)
 8001282:	a31b      	add	r3, pc, #108	; (adr r3, 80012f0 <main+0x190>)
 8001284:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001288:	e9c1 2304 	strd	r2, r3, [r1, #16]

    // Noise generator setup
    NOISE1.Enable = 0;
 800128c:	4b28      	ldr	r3, [pc, #160]	; (8001330 <main+0x1d0>)
 800128e:	2200      	movs	r2, #0
 8001290:	701a      	strb	r2, [r3, #0]
    NOISE1.Freq = 10000.0;
 8001292:	4b27      	ldr	r3, [pc, #156]	; (8001330 <main+0x1d0>)
 8001294:	4a27      	ldr	r2, [pc, #156]	; (8001334 <main+0x1d4>)
 8001296:	609a      	str	r2, [r3, #8]
    NOISE1.Upp = 1.0;
 8001298:	4b25      	ldr	r3, [pc, #148]	; (8001330 <main+0x1d0>)
 800129a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800129e:	605a      	str	r2, [r3, #4]
    NOISE1.Seed = 0x800f000f000f0001;
 80012a0:	4923      	ldr	r1, [pc, #140]	; (8001330 <main+0x1d0>)
 80012a2:	a315      	add	r3, pc, #84	; (adr r3, 80012f8 <main+0x198>)
 80012a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012a8:	e9c1 2304 	strd	r2, r3, [r1, #16]

    LOLA_enable_features(ALL_EN, 0); // disable all features
 80012ac:	2100      	movs	r1, #0
 80012ae:	f04f 30ff 	mov.w	r0, #4294967295
 80012b2:	f004 f871 	bl	8005398 <LOLA_enable_features>
    LOLA_SET_MAX_AMPLITUDE(6.0);
 80012b6:	4820      	ldr	r0, [pc, #128]	; (8001338 <main+0x1d8>)
 80012b8:	f004 f8ce 	bl	8005458 <LOLA_SET_MAX_AMPLITUDE>
    DAC_DIRECT_DATA(2.0);
 80012bc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80012c0:	f004 f8f4 	bl	80054ac <DAC_DIRECT_DATA>
    AWG_Load_Waveform(AWG1);
 80012c4:	4b17      	ldr	r3, [pc, #92]	; (8001324 <main+0x1c4>)
 80012c6:	466c      	mov	r4, sp
 80012c8:	f103 0210 	add.w	r2, r3, #16
 80012cc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80012d0:	e884 0003 	stmia.w	r4, {r0, r1}
 80012d4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80012d6:	f003 fd43 	bl	8004d60 <AWG_Load_Waveform>
	  //AWG_Load_Waveform(AWG1);
	  //NOISE_Load_param(NOISE1);
	  //AWG_Load_Waveform(AWG1);
	  //LOLA_enable_features(ALL_EN, 0); // disable
	  //LOLA_enable_features(AWG_EN, 0);
	  HAL_Delay(500);
 80012da:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80012de:	f000 fd05 	bl	8001cec <HAL_Delay>
	  //AWG_Load_Waveform(AWG1);
	  //LOLA_enable_features(AWG_EN, 1);
	  HAL_Delay(100);
 80012e2:	2064      	movs	r0, #100	; 0x64
 80012e4:	f000 fd02 	bl	8001cec <HAL_Delay>
  {
 80012e8:	e7f7      	b.n	80012da <main+0x17a>
 80012ea:	bf00      	nop
 80012ec:	f3af 8000 	nop.w
 80012f0:	00000000 	.word	0x00000000
 80012f4:	4074c000 	.word	0x4074c000
 80012f8:	000f0001 	.word	0x000f0001
 80012fc:	800f000f 	.word	0x800f000f
 8001300:	40011000 	.word	0x40011000
 8001304:	40010800 	.word	0x40010800
 8001308:	40010c00 	.word	0x40010c00
 800130c:	20000224 	.word	0x20000224
 8001310:	20000364 	.word	0x20000364
 8001314:	200002d0 	.word	0x200002d0
 8001318:	08008ff8 	.word	0x08008ff8
 800131c:	08009010 	.word	0x08009010
 8001320:	20000348 	.word	0x20000348
 8001324:	20000318 	.word	0x20000318
 8001328:	40a00000 	.word	0x40a00000
 800132c:	41a00000 	.word	0x41a00000
 8001330:	20000330 	.word	0x20000330
 8001334:	461c4000 	.word	0x461c4000
 8001338:	40c00000 	.word	0x40c00000

0800133c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b094      	sub	sp, #80	; 0x50
 8001340:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001342:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001346:	2228      	movs	r2, #40	; 0x28
 8001348:	2100      	movs	r1, #0
 800134a:	4618      	mov	r0, r3
 800134c:	f005 f9e5 	bl	800671a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001350:	f107 0314 	add.w	r3, r7, #20
 8001354:	2200      	movs	r2, #0
 8001356:	601a      	str	r2, [r3, #0]
 8001358:	605a      	str	r2, [r3, #4]
 800135a:	609a      	str	r2, [r3, #8]
 800135c:	60da      	str	r2, [r3, #12]
 800135e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001360:	1d3b      	adds	r3, r7, #4
 8001362:	2200      	movs	r2, #0
 8001364:	601a      	str	r2, [r3, #0]
 8001366:	605a      	str	r2, [r3, #4]
 8001368:	609a      	str	r2, [r3, #8]
 800136a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800136c:	2301      	movs	r3, #1
 800136e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001370:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001374:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001376:	2300      	movs	r3, #0
 8001378:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800137a:	2301      	movs	r3, #1
 800137c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800137e:	2302      	movs	r3, #2
 8001380:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001382:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001386:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001388:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800138c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800138e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001392:	4618      	mov	r0, r3
 8001394:	f001 ff00 	bl	8003198 <HAL_RCC_OscConfig>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d001      	beq.n	80013a2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800139e:	f000 f9b5 	bl	800170c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013a2:	230f      	movs	r3, #15
 80013a4:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013a6:	2302      	movs	r3, #2
 80013a8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013aa:	2300      	movs	r3, #0
 80013ac:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013b2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013b4:	2300      	movs	r3, #0
 80013b6:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80013b8:	f107 0314 	add.w	r3, r7, #20
 80013bc:	2101      	movs	r1, #1
 80013be:	4618      	mov	r0, r3
 80013c0:	f002 f96c 	bl	800369c <HAL_RCC_ClockConfig>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d001      	beq.n	80013ce <SystemClock_Config+0x92>
  {
    Error_Handler();
 80013ca:	f000 f99f 	bl	800170c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80013ce:	2302      	movs	r3, #2
 80013d0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 80013d2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80013d6:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013d8:	1d3b      	adds	r3, r7, #4
 80013da:	4618      	mov	r0, r3
 80013dc:	f002 faec 	bl	80039b8 <HAL_RCCEx_PeriphCLKConfig>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <SystemClock_Config+0xae>
  {
    Error_Handler();
 80013e6:	f000 f991 	bl	800170c <Error_Handler>
  }
}
 80013ea:	bf00      	nop
 80013ec:	3750      	adds	r7, #80	; 0x50
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
	...

080013f4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b084      	sub	sp, #16
 80013f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80013fa:	1d3b      	adds	r3, r7, #4
 80013fc:	2200      	movs	r2, #0
 80013fe:	601a      	str	r2, [r3, #0]
 8001400:	605a      	str	r2, [r3, #4]
 8001402:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001404:	4b18      	ldr	r3, [pc, #96]	; (8001468 <MX_ADC1_Init+0x74>)
 8001406:	4a19      	ldr	r2, [pc, #100]	; (800146c <MX_ADC1_Init+0x78>)
 8001408:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800140a:	4b17      	ldr	r3, [pc, #92]	; (8001468 <MX_ADC1_Init+0x74>)
 800140c:	2200      	movs	r2, #0
 800140e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001410:	4b15      	ldr	r3, [pc, #84]	; (8001468 <MX_ADC1_Init+0x74>)
 8001412:	2200      	movs	r2, #0
 8001414:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001416:	4b14      	ldr	r3, [pc, #80]	; (8001468 <MX_ADC1_Init+0x74>)
 8001418:	2200      	movs	r2, #0
 800141a:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800141c:	4b12      	ldr	r3, [pc, #72]	; (8001468 <MX_ADC1_Init+0x74>)
 800141e:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001422:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001424:	4b10      	ldr	r3, [pc, #64]	; (8001468 <MX_ADC1_Init+0x74>)
 8001426:	2200      	movs	r2, #0
 8001428:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800142a:	4b0f      	ldr	r3, [pc, #60]	; (8001468 <MX_ADC1_Init+0x74>)
 800142c:	2201      	movs	r2, #1
 800142e:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001430:	480d      	ldr	r0, [pc, #52]	; (8001468 <MX_ADC1_Init+0x74>)
 8001432:	f000 fc7f 	bl	8001d34 <HAL_ADC_Init>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d001      	beq.n	8001440 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 800143c:	f000 f966 	bl	800170c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001440:	2300      	movs	r3, #0
 8001442:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001444:	2301      	movs	r3, #1
 8001446:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001448:	2300      	movs	r3, #0
 800144a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800144c:	1d3b      	adds	r3, r7, #4
 800144e:	4619      	mov	r1, r3
 8001450:	4805      	ldr	r0, [pc, #20]	; (8001468 <MX_ADC1_Init+0x74>)
 8001452:	f000 fd47 	bl	8001ee4 <HAL_ADC_ConfigChannel>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d001      	beq.n	8001460 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 800145c:	f000 f956 	bl	800170c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001460:	bf00      	nop
 8001462:	3710      	adds	r7, #16
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	200001f4 	.word	0x200001f4
 800146c:	40012400 	.word	0x40012400

08001470 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001474:	4b12      	ldr	r3, [pc, #72]	; (80014c0 <MX_I2C1_Init+0x50>)
 8001476:	4a13      	ldr	r2, [pc, #76]	; (80014c4 <MX_I2C1_Init+0x54>)
 8001478:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800147a:	4b11      	ldr	r3, [pc, #68]	; (80014c0 <MX_I2C1_Init+0x50>)
 800147c:	4a12      	ldr	r2, [pc, #72]	; (80014c8 <MX_I2C1_Init+0x58>)
 800147e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001480:	4b0f      	ldr	r3, [pc, #60]	; (80014c0 <MX_I2C1_Init+0x50>)
 8001482:	2200      	movs	r2, #0
 8001484:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001486:	4b0e      	ldr	r3, [pc, #56]	; (80014c0 <MX_I2C1_Init+0x50>)
 8001488:	2200      	movs	r2, #0
 800148a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800148c:	4b0c      	ldr	r3, [pc, #48]	; (80014c0 <MX_I2C1_Init+0x50>)
 800148e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001492:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001494:	4b0a      	ldr	r3, [pc, #40]	; (80014c0 <MX_I2C1_Init+0x50>)
 8001496:	2200      	movs	r2, #0
 8001498:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800149a:	4b09      	ldr	r3, [pc, #36]	; (80014c0 <MX_I2C1_Init+0x50>)
 800149c:	2200      	movs	r2, #0
 800149e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014a0:	4b07      	ldr	r3, [pc, #28]	; (80014c0 <MX_I2C1_Init+0x50>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014a6:	4b06      	ldr	r3, [pc, #24]	; (80014c0 <MX_I2C1_Init+0x50>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80014ac:	4804      	ldr	r0, [pc, #16]	; (80014c0 <MX_I2C1_Init+0x50>)
 80014ae:	f001 f9c7 	bl	8002840 <HAL_I2C_Init>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d001      	beq.n	80014bc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80014b8:	f000 f928 	bl	800170c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80014bc:	bf00      	nop
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	20000224 	.word	0x20000224
 80014c4:	40005400 	.word	0x40005400
 80014c8:	000186a0 	.word	0x000186a0

080014cc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80014d0:	4b17      	ldr	r3, [pc, #92]	; (8001530 <MX_SPI1_Init+0x64>)
 80014d2:	4a18      	ldr	r2, [pc, #96]	; (8001534 <MX_SPI1_Init+0x68>)
 80014d4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80014d6:	4b16      	ldr	r3, [pc, #88]	; (8001530 <MX_SPI1_Init+0x64>)
 80014d8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80014dc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80014de:	4b14      	ldr	r3, [pc, #80]	; (8001530 <MX_SPI1_Init+0x64>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80014e4:	4b12      	ldr	r3, [pc, #72]	; (8001530 <MX_SPI1_Init+0x64>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80014ea:	4b11      	ldr	r3, [pc, #68]	; (8001530 <MX_SPI1_Init+0x64>)
 80014ec:	2202      	movs	r2, #2
 80014ee:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80014f0:	4b0f      	ldr	r3, [pc, #60]	; (8001530 <MX_SPI1_Init+0x64>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80014f6:	4b0e      	ldr	r3, [pc, #56]	; (8001530 <MX_SPI1_Init+0x64>)
 80014f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80014fc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80014fe:	4b0c      	ldr	r3, [pc, #48]	; (8001530 <MX_SPI1_Init+0x64>)
 8001500:	2228      	movs	r2, #40	; 0x28
 8001502:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001504:	4b0a      	ldr	r3, [pc, #40]	; (8001530 <MX_SPI1_Init+0x64>)
 8001506:	2200      	movs	r2, #0
 8001508:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800150a:	4b09      	ldr	r3, [pc, #36]	; (8001530 <MX_SPI1_Init+0x64>)
 800150c:	2200      	movs	r2, #0
 800150e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001510:	4b07      	ldr	r3, [pc, #28]	; (8001530 <MX_SPI1_Init+0x64>)
 8001512:	2200      	movs	r2, #0
 8001514:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001516:	4b06      	ldr	r3, [pc, #24]	; (8001530 <MX_SPI1_Init+0x64>)
 8001518:	220a      	movs	r2, #10
 800151a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800151c:	4804      	ldr	r0, [pc, #16]	; (8001530 <MX_SPI1_Init+0x64>)
 800151e:	f002 fb01 	bl	8003b24 <HAL_SPI_Init>
 8001522:	4603      	mov	r3, r0
 8001524:	2b00      	cmp	r3, #0
 8001526:	d001      	beq.n	800152c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001528:	f000 f8f0 	bl	800170c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800152c:	bf00      	nop
 800152e:	bd80      	pop	{r7, pc}
 8001530:	20000278 	.word	0x20000278
 8001534:	40013000 	.word	0x40013000

08001538 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800153c:	4b11      	ldr	r3, [pc, #68]	; (8001584 <MX_USART1_UART_Init+0x4c>)
 800153e:	4a12      	ldr	r2, [pc, #72]	; (8001588 <MX_USART1_UART_Init+0x50>)
 8001540:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001542:	4b10      	ldr	r3, [pc, #64]	; (8001584 <MX_USART1_UART_Init+0x4c>)
 8001544:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001548:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800154a:	4b0e      	ldr	r3, [pc, #56]	; (8001584 <MX_USART1_UART_Init+0x4c>)
 800154c:	2200      	movs	r2, #0
 800154e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001550:	4b0c      	ldr	r3, [pc, #48]	; (8001584 <MX_USART1_UART_Init+0x4c>)
 8001552:	2200      	movs	r2, #0
 8001554:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001556:	4b0b      	ldr	r3, [pc, #44]	; (8001584 <MX_USART1_UART_Init+0x4c>)
 8001558:	2200      	movs	r2, #0
 800155a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800155c:	4b09      	ldr	r3, [pc, #36]	; (8001584 <MX_USART1_UART_Init+0x4c>)
 800155e:	220c      	movs	r2, #12
 8001560:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001562:	4b08      	ldr	r3, [pc, #32]	; (8001584 <MX_USART1_UART_Init+0x4c>)
 8001564:	2200      	movs	r2, #0
 8001566:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001568:	4b06      	ldr	r3, [pc, #24]	; (8001584 <MX_USART1_UART_Init+0x4c>)
 800156a:	2200      	movs	r2, #0
 800156c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800156e:	4805      	ldr	r0, [pc, #20]	; (8001584 <MX_USART1_UART_Init+0x4c>)
 8001570:	f002 fd46 	bl	8004000 <HAL_UART_Init>
 8001574:	4603      	mov	r3, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d001      	beq.n	800157e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800157a:	f000 f8c7 	bl	800170c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800157e:	bf00      	nop
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	200002d0 	.word	0x200002d0
 8001588:	40013800 	.word	0x40013800

0800158c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b088      	sub	sp, #32
 8001590:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001592:	f107 0310 	add.w	r3, r7, #16
 8001596:	2200      	movs	r2, #0
 8001598:	601a      	str	r2, [r3, #0]
 800159a:	605a      	str	r2, [r3, #4]
 800159c:	609a      	str	r2, [r3, #8]
 800159e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015a0:	4b4b      	ldr	r3, [pc, #300]	; (80016d0 <MX_GPIO_Init+0x144>)
 80015a2:	699b      	ldr	r3, [r3, #24]
 80015a4:	4a4a      	ldr	r2, [pc, #296]	; (80016d0 <MX_GPIO_Init+0x144>)
 80015a6:	f043 0310 	orr.w	r3, r3, #16
 80015aa:	6193      	str	r3, [r2, #24]
 80015ac:	4b48      	ldr	r3, [pc, #288]	; (80016d0 <MX_GPIO_Init+0x144>)
 80015ae:	699b      	ldr	r3, [r3, #24]
 80015b0:	f003 0310 	and.w	r3, r3, #16
 80015b4:	60fb      	str	r3, [r7, #12]
 80015b6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015b8:	4b45      	ldr	r3, [pc, #276]	; (80016d0 <MX_GPIO_Init+0x144>)
 80015ba:	699b      	ldr	r3, [r3, #24]
 80015bc:	4a44      	ldr	r2, [pc, #272]	; (80016d0 <MX_GPIO_Init+0x144>)
 80015be:	f043 0320 	orr.w	r3, r3, #32
 80015c2:	6193      	str	r3, [r2, #24]
 80015c4:	4b42      	ldr	r3, [pc, #264]	; (80016d0 <MX_GPIO_Init+0x144>)
 80015c6:	699b      	ldr	r3, [r3, #24]
 80015c8:	f003 0320 	and.w	r3, r3, #32
 80015cc:	60bb      	str	r3, [r7, #8]
 80015ce:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015d0:	4b3f      	ldr	r3, [pc, #252]	; (80016d0 <MX_GPIO_Init+0x144>)
 80015d2:	699b      	ldr	r3, [r3, #24]
 80015d4:	4a3e      	ldr	r2, [pc, #248]	; (80016d0 <MX_GPIO_Init+0x144>)
 80015d6:	f043 0304 	orr.w	r3, r3, #4
 80015da:	6193      	str	r3, [r2, #24]
 80015dc:	4b3c      	ldr	r3, [pc, #240]	; (80016d0 <MX_GPIO_Init+0x144>)
 80015de:	699b      	ldr	r3, [r3, #24]
 80015e0:	f003 0304 	and.w	r3, r3, #4
 80015e4:	607b      	str	r3, [r7, #4]
 80015e6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015e8:	4b39      	ldr	r3, [pc, #228]	; (80016d0 <MX_GPIO_Init+0x144>)
 80015ea:	699b      	ldr	r3, [r3, #24]
 80015ec:	4a38      	ldr	r2, [pc, #224]	; (80016d0 <MX_GPIO_Init+0x144>)
 80015ee:	f043 0308 	orr.w	r3, r3, #8
 80015f2:	6193      	str	r3, [r2, #24]
 80015f4:	4b36      	ldr	r3, [pc, #216]	; (80016d0 <MX_GPIO_Init+0x144>)
 80015f6:	699b      	ldr	r3, [r3, #24]
 80015f8:	f003 0308 	and.w	r3, r3, #8
 80015fc:	603b      	str	r3, [r7, #0]
 80015fe:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SPI1_DACS_Pin|LDAC_Pin, GPIO_PIN_RESET);
 8001600:	2200      	movs	r2, #0
 8001602:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8001606:	4833      	ldr	r0, [pc, #204]	; (80016d4 <MX_GPIO_Init+0x148>)
 8001608:	f001 f901 	bl	800280e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, VselC0_Pin|VselC1_Pin|PROGB_Pin|SPI1_FPGAS_Pin, GPIO_PIN_RESET);
 800160c:	2200      	movs	r2, #0
 800160e:	211e      	movs	r1, #30
 8001610:	4831      	ldr	r0, [pc, #196]	; (80016d8 <MX_GPIO_Init+0x14c>)
 8001612:	f001 f8fc 	bl	800280e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, VselB1_Pin|VselB0_Pin|VselA1_Pin|VselA0_Pin
 8001616:	2200      	movs	r2, #0
 8001618:	f24f 4127 	movw	r1, #62503	; 0xf427
 800161c:	482f      	ldr	r0, [pc, #188]	; (80016dc <MX_GPIO_Init+0x150>)
 800161e:	f001 f8f6 	bl	800280e <HAL_GPIO_WritePin>
                          |MODE_Pin|M2_Pin|M1_Pin|M0_Pin
                          |DIR_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : SPI1_DACS_Pin LDAC_Pin */
  GPIO_InitStruct.Pin = SPI1_DACS_Pin|LDAC_Pin;
 8001622:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8001626:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001628:	2301      	movs	r3, #1
 800162a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162c:	2300      	movs	r3, #0
 800162e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001630:	2302      	movs	r3, #2
 8001632:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001634:	f107 0310 	add.w	r3, r7, #16
 8001638:	4619      	mov	r1, r3
 800163a:	4826      	ldr	r0, [pc, #152]	; (80016d4 <MX_GPIO_Init+0x148>)
 800163c:	f000 ff4c 	bl	80024d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : VselC0_Pin VselC1_Pin PROGB_Pin SPI1_FPGAS_Pin */
  GPIO_InitStruct.Pin = VselC0_Pin|VselC1_Pin|PROGB_Pin|SPI1_FPGAS_Pin;
 8001640:	231e      	movs	r3, #30
 8001642:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001644:	2301      	movs	r3, #1
 8001646:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001648:	2300      	movs	r3, #0
 800164a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800164c:	2302      	movs	r3, #2
 800164e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001650:	f107 0310 	add.w	r3, r7, #16
 8001654:	4619      	mov	r1, r3
 8001656:	4820      	ldr	r0, [pc, #128]	; (80016d8 <MX_GPIO_Init+0x14c>)
 8001658:	f000 ff3e 	bl	80024d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : VselB1_Pin VselB0_Pin VselA1_Pin VselA0_Pin
                           MODE_Pin M2_Pin M1_Pin M0_Pin
                           DIR_Pin */
  GPIO_InitStruct.Pin = VselB1_Pin|VselB0_Pin|VselA1_Pin|VselA0_Pin
 800165c:	f24f 4327 	movw	r3, #62503	; 0xf427
 8001660:	613b      	str	r3, [r7, #16]
                          |MODE_Pin|M2_Pin|M1_Pin|M0_Pin
                          |DIR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001662:	2301      	movs	r3, #1
 8001664:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001666:	2300      	movs	r3, #0
 8001668:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800166a:	2302      	movs	r3, #2
 800166c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800166e:	f107 0310 	add.w	r3, r7, #16
 8001672:	4619      	mov	r1, r3
 8001674:	4819      	ldr	r0, [pc, #100]	; (80016dc <MX_GPIO_Init+0x150>)
 8001676:	f000 ff2f 	bl	80024d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : FPGA_IRQ_Pin USB_detect_Pin */
  GPIO_InitStruct.Pin = FPGA_IRQ_Pin|USB_detect_Pin;
 800167a:	f640 0308 	movw	r3, #2056	; 0x808
 800167e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001680:	4b17      	ldr	r3, [pc, #92]	; (80016e0 <MX_GPIO_Init+0x154>)
 8001682:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001684:	2300      	movs	r3, #0
 8001686:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001688:	f107 0310 	add.w	r3, r7, #16
 800168c:	4619      	mov	r1, r3
 800168e:	4813      	ldr	r0, [pc, #76]	; (80016dc <MX_GPIO_Init+0x150>)
 8001690:	f000 ff22 	bl	80024d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : DONE_Pin INITB_Pin */
  GPIO_InitStruct.Pin = DONE_Pin|INITB_Pin;
 8001694:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001698:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800169a:	2300      	movs	r3, #0
 800169c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169e:	2300      	movs	r3, #0
 80016a0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016a2:	f107 0310 	add.w	r3, r7, #16
 80016a6:	4619      	mov	r1, r3
 80016a8:	480b      	ldr	r0, [pc, #44]	; (80016d8 <MX_GPIO_Init+0x14c>)
 80016aa:	f000 ff15 	bl	80024d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : UI_IRQ_Pin */
  GPIO_InitStruct.Pin = UI_IRQ_Pin;
 80016ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80016b2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80016b4:	4b0a      	ldr	r3, [pc, #40]	; (80016e0 <MX_GPIO_Init+0x154>)
 80016b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b8:	2300      	movs	r3, #0
 80016ba:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(UI_IRQ_GPIO_Port, &GPIO_InitStruct);
 80016bc:	f107 0310 	add.w	r3, r7, #16
 80016c0:	4619      	mov	r1, r3
 80016c2:	4805      	ldr	r0, [pc, #20]	; (80016d8 <MX_GPIO_Init+0x14c>)
 80016c4:	f000 ff08 	bl	80024d8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80016c8:	bf00      	nop
 80016ca:	3720      	adds	r7, #32
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	40021000 	.word	0x40021000
 80016d4:	40011000 	.word	0x40011000
 80016d8:	40010800 	.word	0x40010800
 80016dc:	40010c00 	.word	0x40010c00
 80016e0:	10110000 	.word	0x10110000

080016e4 <HAL_UARTEx_RxEventCallback>:

/* USER CODE BEGIN 4 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b082      	sub	sp, #8
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
 80016ec:	460b      	mov	r3, r1
 80016ee:	807b      	strh	r3, [r7, #2]
	//SCPIencode(TXbuff, RXbuff, AWG1, NOISE1);
	HAL_UARTEx_ReceiveToIdle_IT(&huart1, RXbuff, RS485BUFFSIZE);
 80016f0:	2220      	movs	r2, #32
 80016f2:	4904      	ldr	r1, [pc, #16]	; (8001704 <HAL_UARTEx_RxEventCallback+0x20>)
 80016f4:	4804      	ldr	r0, [pc, #16]	; (8001708 <HAL_UARTEx_RxEventCallback+0x24>)
 80016f6:	f002 fd56 	bl	80041a6 <HAL_UARTEx_ReceiveToIdle_IT>
}
 80016fa:	bf00      	nop
 80016fc:	3708      	adds	r7, #8
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	20000364 	.word	0x20000364
 8001708:	200002d0 	.word	0x200002d0

0800170c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800170c:	b480      	push	{r7}
 800170e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001710:	b672      	cpsid	i
}
 8001712:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001714:	e7fe      	b.n	8001714 <Error_Handler+0x8>
	...

08001718 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001718:	b480      	push	{r7}
 800171a:	b085      	sub	sp, #20
 800171c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800171e:	4b15      	ldr	r3, [pc, #84]	; (8001774 <HAL_MspInit+0x5c>)
 8001720:	699b      	ldr	r3, [r3, #24]
 8001722:	4a14      	ldr	r2, [pc, #80]	; (8001774 <HAL_MspInit+0x5c>)
 8001724:	f043 0301 	orr.w	r3, r3, #1
 8001728:	6193      	str	r3, [r2, #24]
 800172a:	4b12      	ldr	r3, [pc, #72]	; (8001774 <HAL_MspInit+0x5c>)
 800172c:	699b      	ldr	r3, [r3, #24]
 800172e:	f003 0301 	and.w	r3, r3, #1
 8001732:	60bb      	str	r3, [r7, #8]
 8001734:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001736:	4b0f      	ldr	r3, [pc, #60]	; (8001774 <HAL_MspInit+0x5c>)
 8001738:	69db      	ldr	r3, [r3, #28]
 800173a:	4a0e      	ldr	r2, [pc, #56]	; (8001774 <HAL_MspInit+0x5c>)
 800173c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001740:	61d3      	str	r3, [r2, #28]
 8001742:	4b0c      	ldr	r3, [pc, #48]	; (8001774 <HAL_MspInit+0x5c>)
 8001744:	69db      	ldr	r3, [r3, #28]
 8001746:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800174a:	607b      	str	r3, [r7, #4]
 800174c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800174e:	4b0a      	ldr	r3, [pc, #40]	; (8001778 <HAL_MspInit+0x60>)
 8001750:	685b      	ldr	r3, [r3, #4]
 8001752:	60fb      	str	r3, [r7, #12]
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800175a:	60fb      	str	r3, [r7, #12]
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001762:	60fb      	str	r3, [r7, #12]
 8001764:	4a04      	ldr	r2, [pc, #16]	; (8001778 <HAL_MspInit+0x60>)
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800176a:	bf00      	nop
 800176c:	3714      	adds	r7, #20
 800176e:	46bd      	mov	sp, r7
 8001770:	bc80      	pop	{r7}
 8001772:	4770      	bx	lr
 8001774:	40021000 	.word	0x40021000
 8001778:	40010000 	.word	0x40010000

0800177c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b088      	sub	sp, #32
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001784:	f107 0310 	add.w	r3, r7, #16
 8001788:	2200      	movs	r2, #0
 800178a:	601a      	str	r2, [r3, #0]
 800178c:	605a      	str	r2, [r3, #4]
 800178e:	609a      	str	r2, [r3, #8]
 8001790:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	4a14      	ldr	r2, [pc, #80]	; (80017e8 <HAL_ADC_MspInit+0x6c>)
 8001798:	4293      	cmp	r3, r2
 800179a:	d121      	bne.n	80017e0 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800179c:	4b13      	ldr	r3, [pc, #76]	; (80017ec <HAL_ADC_MspInit+0x70>)
 800179e:	699b      	ldr	r3, [r3, #24]
 80017a0:	4a12      	ldr	r2, [pc, #72]	; (80017ec <HAL_ADC_MspInit+0x70>)
 80017a2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80017a6:	6193      	str	r3, [r2, #24]
 80017a8:	4b10      	ldr	r3, [pc, #64]	; (80017ec <HAL_ADC_MspInit+0x70>)
 80017aa:	699b      	ldr	r3, [r3, #24]
 80017ac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80017b0:	60fb      	str	r3, [r7, #12]
 80017b2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017b4:	4b0d      	ldr	r3, [pc, #52]	; (80017ec <HAL_ADC_MspInit+0x70>)
 80017b6:	699b      	ldr	r3, [r3, #24]
 80017b8:	4a0c      	ldr	r2, [pc, #48]	; (80017ec <HAL_ADC_MspInit+0x70>)
 80017ba:	f043 0304 	orr.w	r3, r3, #4
 80017be:	6193      	str	r3, [r2, #24]
 80017c0:	4b0a      	ldr	r3, [pc, #40]	; (80017ec <HAL_ADC_MspInit+0x70>)
 80017c2:	699b      	ldr	r3, [r3, #24]
 80017c4:	f003 0304 	and.w	r3, r3, #4
 80017c8:	60bb      	str	r3, [r7, #8]
 80017ca:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = Ain_Pin;
 80017cc:	2301      	movs	r3, #1
 80017ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017d0:	2303      	movs	r3, #3
 80017d2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(Ain_GPIO_Port, &GPIO_InitStruct);
 80017d4:	f107 0310 	add.w	r3, r7, #16
 80017d8:	4619      	mov	r1, r3
 80017da:	4805      	ldr	r0, [pc, #20]	; (80017f0 <HAL_ADC_MspInit+0x74>)
 80017dc:	f000 fe7c 	bl	80024d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80017e0:	bf00      	nop
 80017e2:	3720      	adds	r7, #32
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	40012400 	.word	0x40012400
 80017ec:	40021000 	.word	0x40021000
 80017f0:	40010800 	.word	0x40010800

080017f4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b08a      	sub	sp, #40	; 0x28
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017fc:	f107 0314 	add.w	r3, r7, #20
 8001800:	2200      	movs	r2, #0
 8001802:	601a      	str	r2, [r3, #0]
 8001804:	605a      	str	r2, [r3, #4]
 8001806:	609a      	str	r2, [r3, #8]
 8001808:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4a1d      	ldr	r2, [pc, #116]	; (8001884 <HAL_I2C_MspInit+0x90>)
 8001810:	4293      	cmp	r3, r2
 8001812:	d132      	bne.n	800187a <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001814:	4b1c      	ldr	r3, [pc, #112]	; (8001888 <HAL_I2C_MspInit+0x94>)
 8001816:	699b      	ldr	r3, [r3, #24]
 8001818:	4a1b      	ldr	r2, [pc, #108]	; (8001888 <HAL_I2C_MspInit+0x94>)
 800181a:	f043 0308 	orr.w	r3, r3, #8
 800181e:	6193      	str	r3, [r2, #24]
 8001820:	4b19      	ldr	r3, [pc, #100]	; (8001888 <HAL_I2C_MspInit+0x94>)
 8001822:	699b      	ldr	r3, [r3, #24]
 8001824:	f003 0308 	and.w	r3, r3, #8
 8001828:	613b      	str	r3, [r7, #16]
 800182a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800182c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001830:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001832:	2312      	movs	r3, #18
 8001834:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001836:	2303      	movs	r3, #3
 8001838:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800183a:	f107 0314 	add.w	r3, r7, #20
 800183e:	4619      	mov	r1, r3
 8001840:	4812      	ldr	r0, [pc, #72]	; (800188c <HAL_I2C_MspInit+0x98>)
 8001842:	f000 fe49 	bl	80024d8 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8001846:	4b12      	ldr	r3, [pc, #72]	; (8001890 <HAL_I2C_MspInit+0x9c>)
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	627b      	str	r3, [r7, #36]	; 0x24
 800184c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800184e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001852:	627b      	str	r3, [r7, #36]	; 0x24
 8001854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001856:	f043 0302 	orr.w	r3, r3, #2
 800185a:	627b      	str	r3, [r7, #36]	; 0x24
 800185c:	4a0c      	ldr	r2, [pc, #48]	; (8001890 <HAL_I2C_MspInit+0x9c>)
 800185e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001860:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001862:	4b09      	ldr	r3, [pc, #36]	; (8001888 <HAL_I2C_MspInit+0x94>)
 8001864:	69db      	ldr	r3, [r3, #28]
 8001866:	4a08      	ldr	r2, [pc, #32]	; (8001888 <HAL_I2C_MspInit+0x94>)
 8001868:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800186c:	61d3      	str	r3, [r2, #28]
 800186e:	4b06      	ldr	r3, [pc, #24]	; (8001888 <HAL_I2C_MspInit+0x94>)
 8001870:	69db      	ldr	r3, [r3, #28]
 8001872:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001876:	60fb      	str	r3, [r7, #12]
 8001878:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800187a:	bf00      	nop
 800187c:	3728      	adds	r7, #40	; 0x28
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	40005400 	.word	0x40005400
 8001888:	40021000 	.word	0x40021000
 800188c:	40010c00 	.word	0x40010c00
 8001890:	40010000 	.word	0x40010000

08001894 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b088      	sub	sp, #32
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800189c:	f107 0310 	add.w	r3, r7, #16
 80018a0:	2200      	movs	r2, #0
 80018a2:	601a      	str	r2, [r3, #0]
 80018a4:	605a      	str	r2, [r3, #4]
 80018a6:	609a      	str	r2, [r3, #8]
 80018a8:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	4a1b      	ldr	r2, [pc, #108]	; (800191c <HAL_SPI_MspInit+0x88>)
 80018b0:	4293      	cmp	r3, r2
 80018b2:	d12f      	bne.n	8001914 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80018b4:	4b1a      	ldr	r3, [pc, #104]	; (8001920 <HAL_SPI_MspInit+0x8c>)
 80018b6:	699b      	ldr	r3, [r3, #24]
 80018b8:	4a19      	ldr	r2, [pc, #100]	; (8001920 <HAL_SPI_MspInit+0x8c>)
 80018ba:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80018be:	6193      	str	r3, [r2, #24]
 80018c0:	4b17      	ldr	r3, [pc, #92]	; (8001920 <HAL_SPI_MspInit+0x8c>)
 80018c2:	699b      	ldr	r3, [r3, #24]
 80018c4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80018c8:	60fb      	str	r3, [r7, #12]
 80018ca:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018cc:	4b14      	ldr	r3, [pc, #80]	; (8001920 <HAL_SPI_MspInit+0x8c>)
 80018ce:	699b      	ldr	r3, [r3, #24]
 80018d0:	4a13      	ldr	r2, [pc, #76]	; (8001920 <HAL_SPI_MspInit+0x8c>)
 80018d2:	f043 0304 	orr.w	r3, r3, #4
 80018d6:	6193      	str	r3, [r2, #24]
 80018d8:	4b11      	ldr	r3, [pc, #68]	; (8001920 <HAL_SPI_MspInit+0x8c>)
 80018da:	699b      	ldr	r3, [r3, #24]
 80018dc:	f003 0304 	and.w	r3, r3, #4
 80018e0:	60bb      	str	r3, [r7, #8]
 80018e2:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80018e4:	23a0      	movs	r3, #160	; 0xa0
 80018e6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018e8:	2302      	movs	r3, #2
 80018ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018ec:	2303      	movs	r3, #3
 80018ee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018f0:	f107 0310 	add.w	r3, r7, #16
 80018f4:	4619      	mov	r1, r3
 80018f6:	480b      	ldr	r0, [pc, #44]	; (8001924 <HAL_SPI_MspInit+0x90>)
 80018f8:	f000 fdee 	bl	80024d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80018fc:	2340      	movs	r3, #64	; 0x40
 80018fe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001900:	2300      	movs	r3, #0
 8001902:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001904:	2300      	movs	r3, #0
 8001906:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001908:	f107 0310 	add.w	r3, r7, #16
 800190c:	4619      	mov	r1, r3
 800190e:	4805      	ldr	r0, [pc, #20]	; (8001924 <HAL_SPI_MspInit+0x90>)
 8001910:	f000 fde2 	bl	80024d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001914:	bf00      	nop
 8001916:	3720      	adds	r7, #32
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}
 800191c:	40013000 	.word	0x40013000
 8001920:	40021000 	.word	0x40021000
 8001924:	40010800 	.word	0x40010800

08001928 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b08a      	sub	sp, #40	; 0x28
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001930:	f107 0314 	add.w	r3, r7, #20
 8001934:	2200      	movs	r2, #0
 8001936:	601a      	str	r2, [r3, #0]
 8001938:	605a      	str	r2, [r3, #4]
 800193a:	609a      	str	r2, [r3, #8]
 800193c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	4a26      	ldr	r2, [pc, #152]	; (80019dc <HAL_UART_MspInit+0xb4>)
 8001944:	4293      	cmp	r3, r2
 8001946:	d145      	bne.n	80019d4 <HAL_UART_MspInit+0xac>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001948:	4b25      	ldr	r3, [pc, #148]	; (80019e0 <HAL_UART_MspInit+0xb8>)
 800194a:	699b      	ldr	r3, [r3, #24]
 800194c:	4a24      	ldr	r2, [pc, #144]	; (80019e0 <HAL_UART_MspInit+0xb8>)
 800194e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001952:	6193      	str	r3, [r2, #24]
 8001954:	4b22      	ldr	r3, [pc, #136]	; (80019e0 <HAL_UART_MspInit+0xb8>)
 8001956:	699b      	ldr	r3, [r3, #24]
 8001958:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800195c:	613b      	str	r3, [r7, #16]
 800195e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001960:	4b1f      	ldr	r3, [pc, #124]	; (80019e0 <HAL_UART_MspInit+0xb8>)
 8001962:	699b      	ldr	r3, [r3, #24]
 8001964:	4a1e      	ldr	r2, [pc, #120]	; (80019e0 <HAL_UART_MspInit+0xb8>)
 8001966:	f043 0308 	orr.w	r3, r3, #8
 800196a:	6193      	str	r3, [r2, #24]
 800196c:	4b1c      	ldr	r3, [pc, #112]	; (80019e0 <HAL_UART_MspInit+0xb8>)
 800196e:	699b      	ldr	r3, [r3, #24]
 8001970:	f003 0308 	and.w	r3, r3, #8
 8001974:	60fb      	str	r3, [r7, #12]
 8001976:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001978:	2340      	movs	r3, #64	; 0x40
 800197a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800197c:	2302      	movs	r3, #2
 800197e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001980:	2303      	movs	r3, #3
 8001982:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001984:	f107 0314 	add.w	r3, r7, #20
 8001988:	4619      	mov	r1, r3
 800198a:	4816      	ldr	r0, [pc, #88]	; (80019e4 <HAL_UART_MspInit+0xbc>)
 800198c:	f000 fda4 	bl	80024d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001990:	2380      	movs	r3, #128	; 0x80
 8001992:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001994:	2300      	movs	r3, #0
 8001996:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001998:	2300      	movs	r3, #0
 800199a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800199c:	f107 0314 	add.w	r3, r7, #20
 80019a0:	4619      	mov	r1, r3
 80019a2:	4810      	ldr	r0, [pc, #64]	; (80019e4 <HAL_UART_MspInit+0xbc>)
 80019a4:	f000 fd98 	bl	80024d8 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 80019a8:	4b0f      	ldr	r3, [pc, #60]	; (80019e8 <HAL_UART_MspInit+0xc0>)
 80019aa:	685b      	ldr	r3, [r3, #4]
 80019ac:	627b      	str	r3, [r7, #36]	; 0x24
 80019ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019b0:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80019b4:	627b      	str	r3, [r7, #36]	; 0x24
 80019b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019b8:	f043 0304 	orr.w	r3, r3, #4
 80019bc:	627b      	str	r3, [r7, #36]	; 0x24
 80019be:	4a0a      	ldr	r2, [pc, #40]	; (80019e8 <HAL_UART_MspInit+0xc0>)
 80019c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019c2:	6053      	str	r3, [r2, #4]

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80019c4:	2200      	movs	r2, #0
 80019c6:	2100      	movs	r1, #0
 80019c8:	2025      	movs	r0, #37	; 0x25
 80019ca:	f000 fc9c 	bl	8002306 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80019ce:	2025      	movs	r0, #37	; 0x25
 80019d0:	f000 fcb5 	bl	800233e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80019d4:	bf00      	nop
 80019d6:	3728      	adds	r7, #40	; 0x28
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	40013800 	.word	0x40013800
 80019e0:	40021000 	.word	0x40021000
 80019e4:	40010c00 	.word	0x40010c00
 80019e8:	40010000 	.word	0x40010000

080019ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019ec:	b480      	push	{r7}
 80019ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019f0:	e7fe      	b.n	80019f0 <NMI_Handler+0x4>

080019f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019f2:	b480      	push	{r7}
 80019f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019f6:	e7fe      	b.n	80019f6 <HardFault_Handler+0x4>

080019f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019f8:	b480      	push	{r7}
 80019fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019fc:	e7fe      	b.n	80019fc <MemManage_Handler+0x4>

080019fe <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019fe:	b480      	push	{r7}
 8001a00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a02:	e7fe      	b.n	8001a02 <BusFault_Handler+0x4>

08001a04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a04:	b480      	push	{r7}
 8001a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a08:	e7fe      	b.n	8001a08 <UsageFault_Handler+0x4>

08001a0a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a0a:	b480      	push	{r7}
 8001a0c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a0e:	bf00      	nop
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bc80      	pop	{r7}
 8001a14:	4770      	bx	lr

08001a16 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a16:	b480      	push	{r7}
 8001a18:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a1a:	bf00      	nop
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bc80      	pop	{r7}
 8001a20:	4770      	bx	lr

08001a22 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a22:	b480      	push	{r7}
 8001a24:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a26:	bf00      	nop
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bc80      	pop	{r7}
 8001a2c:	4770      	bx	lr

08001a2e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a2e:	b580      	push	{r7, lr}
 8001a30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a32:	f000 f93f 	bl	8001cb4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a36:	bf00      	nop
 8001a38:	bd80      	pop	{r7, pc}
	...

08001a3c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001a40:	4802      	ldr	r0, [pc, #8]	; (8001a4c <USART1_IRQHandler+0x10>)
 8001a42:	f002 fc0d 	bl	8004260 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001a46:	bf00      	nop
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	200002d0 	.word	0x200002d0

08001a50 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a50:	b480      	push	{r7}
 8001a52:	af00      	add	r7, sp, #0
  return 1;
 8001a54:	2301      	movs	r3, #1
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bc80      	pop	{r7}
 8001a5c:	4770      	bx	lr

08001a5e <_kill>:

int _kill(int pid, int sig)
{
 8001a5e:	b580      	push	{r7, lr}
 8001a60:	b082      	sub	sp, #8
 8001a62:	af00      	add	r7, sp, #0
 8001a64:	6078      	str	r0, [r7, #4]
 8001a66:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a68:	f004 feba 	bl	80067e0 <__errno>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2216      	movs	r2, #22
 8001a70:	601a      	str	r2, [r3, #0]
  return -1;
 8001a72:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a76:	4618      	mov	r0, r3
 8001a78:	3708      	adds	r7, #8
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}

08001a7e <_exit>:

void _exit (int status)
{
 8001a7e:	b580      	push	{r7, lr}
 8001a80:	b082      	sub	sp, #8
 8001a82:	af00      	add	r7, sp, #0
 8001a84:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a86:	f04f 31ff 	mov.w	r1, #4294967295
 8001a8a:	6878      	ldr	r0, [r7, #4]
 8001a8c:	f7ff ffe7 	bl	8001a5e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a90:	e7fe      	b.n	8001a90 <_exit+0x12>

08001a92 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a92:	b580      	push	{r7, lr}
 8001a94:	b086      	sub	sp, #24
 8001a96:	af00      	add	r7, sp, #0
 8001a98:	60f8      	str	r0, [r7, #12]
 8001a9a:	60b9      	str	r1, [r7, #8]
 8001a9c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	617b      	str	r3, [r7, #20]
 8001aa2:	e00a      	b.n	8001aba <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001aa4:	f3af 8000 	nop.w
 8001aa8:	4601      	mov	r1, r0
 8001aaa:	68bb      	ldr	r3, [r7, #8]
 8001aac:	1c5a      	adds	r2, r3, #1
 8001aae:	60ba      	str	r2, [r7, #8]
 8001ab0:	b2ca      	uxtb	r2, r1
 8001ab2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ab4:	697b      	ldr	r3, [r7, #20]
 8001ab6:	3301      	adds	r3, #1
 8001ab8:	617b      	str	r3, [r7, #20]
 8001aba:	697a      	ldr	r2, [r7, #20]
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	429a      	cmp	r2, r3
 8001ac0:	dbf0      	blt.n	8001aa4 <_read+0x12>
  }

  return len;
 8001ac2:	687b      	ldr	r3, [r7, #4]
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	3718      	adds	r7, #24
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd80      	pop	{r7, pc}

08001acc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b086      	sub	sp, #24
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	60f8      	str	r0, [r7, #12]
 8001ad4:	60b9      	str	r1, [r7, #8]
 8001ad6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ad8:	2300      	movs	r3, #0
 8001ada:	617b      	str	r3, [r7, #20]
 8001adc:	e009      	b.n	8001af2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ade:	68bb      	ldr	r3, [r7, #8]
 8001ae0:	1c5a      	adds	r2, r3, #1
 8001ae2:	60ba      	str	r2, [r7, #8]
 8001ae4:	781b      	ldrb	r3, [r3, #0]
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	3301      	adds	r3, #1
 8001af0:	617b      	str	r3, [r7, #20]
 8001af2:	697a      	ldr	r2, [r7, #20]
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	429a      	cmp	r2, r3
 8001af8:	dbf1      	blt.n	8001ade <_write+0x12>
  }
  return len;
 8001afa:	687b      	ldr	r3, [r7, #4]
}
 8001afc:	4618      	mov	r0, r3
 8001afe:	3718      	adds	r7, #24
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}

08001b04 <_close>:

int _close(int file)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b083      	sub	sp, #12
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b0c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b10:	4618      	mov	r0, r3
 8001b12:	370c      	adds	r7, #12
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bc80      	pop	{r7}
 8001b18:	4770      	bx	lr

08001b1a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b1a:	b480      	push	{r7}
 8001b1c:	b083      	sub	sp, #12
 8001b1e:	af00      	add	r7, sp, #0
 8001b20:	6078      	str	r0, [r7, #4]
 8001b22:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b2a:	605a      	str	r2, [r3, #4]
  return 0;
 8001b2c:	2300      	movs	r3, #0
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	370c      	adds	r7, #12
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bc80      	pop	{r7}
 8001b36:	4770      	bx	lr

08001b38 <_isatty>:

int _isatty(int file)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b083      	sub	sp, #12
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b40:	2301      	movs	r3, #1
}
 8001b42:	4618      	mov	r0, r3
 8001b44:	370c      	adds	r7, #12
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bc80      	pop	{r7}
 8001b4a:	4770      	bx	lr

08001b4c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b085      	sub	sp, #20
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	60f8      	str	r0, [r7, #12]
 8001b54:	60b9      	str	r1, [r7, #8]
 8001b56:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b58:	2300      	movs	r3, #0
}
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	3714      	adds	r7, #20
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bc80      	pop	{r7}
 8001b62:	4770      	bx	lr

08001b64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b086      	sub	sp, #24
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b6c:	4a14      	ldr	r2, [pc, #80]	; (8001bc0 <_sbrk+0x5c>)
 8001b6e:	4b15      	ldr	r3, [pc, #84]	; (8001bc4 <_sbrk+0x60>)
 8001b70:	1ad3      	subs	r3, r2, r3
 8001b72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b74:	697b      	ldr	r3, [r7, #20]
 8001b76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b78:	4b13      	ldr	r3, [pc, #76]	; (8001bc8 <_sbrk+0x64>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d102      	bne.n	8001b86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b80:	4b11      	ldr	r3, [pc, #68]	; (8001bc8 <_sbrk+0x64>)
 8001b82:	4a12      	ldr	r2, [pc, #72]	; (8001bcc <_sbrk+0x68>)
 8001b84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b86:	4b10      	ldr	r3, [pc, #64]	; (8001bc8 <_sbrk+0x64>)
 8001b88:	681a      	ldr	r2, [r3, #0]
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	4413      	add	r3, r2
 8001b8e:	693a      	ldr	r2, [r7, #16]
 8001b90:	429a      	cmp	r2, r3
 8001b92:	d207      	bcs.n	8001ba4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b94:	f004 fe24 	bl	80067e0 <__errno>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	220c      	movs	r2, #12
 8001b9c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b9e:	f04f 33ff 	mov.w	r3, #4294967295
 8001ba2:	e009      	b.n	8001bb8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ba4:	4b08      	ldr	r3, [pc, #32]	; (8001bc8 <_sbrk+0x64>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001baa:	4b07      	ldr	r3, [pc, #28]	; (8001bc8 <_sbrk+0x64>)
 8001bac:	681a      	ldr	r2, [r3, #0]
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	4413      	add	r3, r2
 8001bb2:	4a05      	ldr	r2, [pc, #20]	; (8001bc8 <_sbrk+0x64>)
 8001bb4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bb6:	68fb      	ldr	r3, [r7, #12]
}
 8001bb8:	4618      	mov	r0, r3
 8001bba:	3718      	adds	r7, #24
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bd80      	pop	{r7, pc}
 8001bc0:	20005000 	.word	0x20005000
 8001bc4:	00000400 	.word	0x00000400
 8001bc8:	20000350 	.word	0x20000350
 8001bcc:	20000528 	.word	0x20000528

08001bd0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bd4:	bf00      	nop
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bc80      	pop	{r7}
 8001bda:	4770      	bx	lr

08001bdc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001bdc:	f7ff fff8 	bl	8001bd0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001be0:	480b      	ldr	r0, [pc, #44]	; (8001c10 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001be2:	490c      	ldr	r1, [pc, #48]	; (8001c14 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001be4:	4a0c      	ldr	r2, [pc, #48]	; (8001c18 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001be6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001be8:	e002      	b.n	8001bf0 <LoopCopyDataInit>

08001bea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bee:	3304      	adds	r3, #4

08001bf0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bf0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bf2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bf4:	d3f9      	bcc.n	8001bea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bf6:	4a09      	ldr	r2, [pc, #36]	; (8001c1c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001bf8:	4c09      	ldr	r4, [pc, #36]	; (8001c20 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001bfa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bfc:	e001      	b.n	8001c02 <LoopFillZerobss>

08001bfe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bfe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c00:	3204      	adds	r2, #4

08001c02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c04:	d3fb      	bcc.n	8001bfe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c06:	f004 fdf1 	bl	80067ec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001c0a:	f7ff faa9 	bl	8001160 <main>
  bx lr
 8001c0e:	4770      	bx	lr
  ldr r0, =_sdata
 8001c10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c14:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001c18:	0800979c 	.word	0x0800979c
  ldr r2, =_sbss
 8001c1c:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001c20:	20000528 	.word	0x20000528

08001c24 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c24:	e7fe      	b.n	8001c24 <ADC1_2_IRQHandler>
	...

08001c28 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c2c:	4b08      	ldr	r3, [pc, #32]	; (8001c50 <HAL_Init+0x28>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a07      	ldr	r2, [pc, #28]	; (8001c50 <HAL_Init+0x28>)
 8001c32:	f043 0310 	orr.w	r3, r3, #16
 8001c36:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c38:	2003      	movs	r0, #3
 8001c3a:	f000 fb59 	bl	80022f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c3e:	200f      	movs	r0, #15
 8001c40:	f000 f808 	bl	8001c54 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c44:	f7ff fd68 	bl	8001718 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c48:	2300      	movs	r3, #0
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	40022000 	.word	0x40022000

08001c54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b082      	sub	sp, #8
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c5c:	4b12      	ldr	r3, [pc, #72]	; (8001ca8 <HAL_InitTick+0x54>)
 8001c5e:	681a      	ldr	r2, [r3, #0]
 8001c60:	4b12      	ldr	r3, [pc, #72]	; (8001cac <HAL_InitTick+0x58>)
 8001c62:	781b      	ldrb	r3, [r3, #0]
 8001c64:	4619      	mov	r1, r3
 8001c66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c72:	4618      	mov	r0, r3
 8001c74:	f000 fb71 	bl	800235a <HAL_SYSTICK_Config>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d001      	beq.n	8001c82 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	e00e      	b.n	8001ca0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	2b0f      	cmp	r3, #15
 8001c86:	d80a      	bhi.n	8001c9e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c88:	2200      	movs	r2, #0
 8001c8a:	6879      	ldr	r1, [r7, #4]
 8001c8c:	f04f 30ff 	mov.w	r0, #4294967295
 8001c90:	f000 fb39 	bl	8002306 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c94:	4a06      	ldr	r2, [pc, #24]	; (8001cb0 <HAL_InitTick+0x5c>)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	e000      	b.n	8001ca0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c9e:	2301      	movs	r3, #1
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	3708      	adds	r7, #8
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	20000000 	.word	0x20000000
 8001cac:	20000008 	.word	0x20000008
 8001cb0:	20000004 	.word	0x20000004

08001cb4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001cb8:	4b05      	ldr	r3, [pc, #20]	; (8001cd0 <HAL_IncTick+0x1c>)
 8001cba:	781b      	ldrb	r3, [r3, #0]
 8001cbc:	461a      	mov	r2, r3
 8001cbe:	4b05      	ldr	r3, [pc, #20]	; (8001cd4 <HAL_IncTick+0x20>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4413      	add	r3, r2
 8001cc4:	4a03      	ldr	r2, [pc, #12]	; (8001cd4 <HAL_IncTick+0x20>)
 8001cc6:	6013      	str	r3, [r2, #0]
}
 8001cc8:	bf00      	nop
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bc80      	pop	{r7}
 8001cce:	4770      	bx	lr
 8001cd0:	20000008 	.word	0x20000008
 8001cd4:	20000354 	.word	0x20000354

08001cd8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	af00      	add	r7, sp, #0
  return uwTick;
 8001cdc:	4b02      	ldr	r3, [pc, #8]	; (8001ce8 <HAL_GetTick+0x10>)
 8001cde:	681b      	ldr	r3, [r3, #0]
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bc80      	pop	{r7}
 8001ce6:	4770      	bx	lr
 8001ce8:	20000354 	.word	0x20000354

08001cec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b084      	sub	sp, #16
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001cf4:	f7ff fff0 	bl	8001cd8 <HAL_GetTick>
 8001cf8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d04:	d005      	beq.n	8001d12 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d06:	4b0a      	ldr	r3, [pc, #40]	; (8001d30 <HAL_Delay+0x44>)
 8001d08:	781b      	ldrb	r3, [r3, #0]
 8001d0a:	461a      	mov	r2, r3
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	4413      	add	r3, r2
 8001d10:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d12:	bf00      	nop
 8001d14:	f7ff ffe0 	bl	8001cd8 <HAL_GetTick>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	68bb      	ldr	r3, [r7, #8]
 8001d1c:	1ad3      	subs	r3, r2, r3
 8001d1e:	68fa      	ldr	r2, [r7, #12]
 8001d20:	429a      	cmp	r2, r3
 8001d22:	d8f7      	bhi.n	8001d14 <HAL_Delay+0x28>
  {
  }
}
 8001d24:	bf00      	nop
 8001d26:	bf00      	nop
 8001d28:	3710      	adds	r7, #16
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	20000008 	.word	0x20000008

08001d34 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b086      	sub	sp, #24
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001d40:	2300      	movs	r3, #0
 8001d42:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001d44:	2300      	movs	r3, #0
 8001d46:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d101      	bne.n	8001d56 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001d52:	2301      	movs	r3, #1
 8001d54:	e0be      	b.n	8001ed4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	689b      	ldr	r3, [r3, #8]
 8001d5a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d109      	bne.n	8001d78 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2200      	movs	r2, #0
 8001d68:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d72:	6878      	ldr	r0, [r7, #4]
 8001d74:	f7ff fd02 	bl	800177c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001d78:	6878      	ldr	r0, [r7, #4]
 8001d7a:	f000 f9ab 	bl	80020d4 <ADC_ConversionStop_Disable>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d86:	f003 0310 	and.w	r3, r3, #16
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	f040 8099 	bne.w	8001ec2 <HAL_ADC_Init+0x18e>
 8001d90:	7dfb      	ldrb	r3, [r7, #23]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	f040 8095 	bne.w	8001ec2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d9c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001da0:	f023 0302 	bic.w	r3, r3, #2
 8001da4:	f043 0202 	orr.w	r2, r3, #2
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001db4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	7b1b      	ldrb	r3, [r3, #12]
 8001dba:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001dbc:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001dbe:	68ba      	ldr	r2, [r7, #8]
 8001dc0:	4313      	orrs	r3, r2
 8001dc2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	689b      	ldr	r3, [r3, #8]
 8001dc8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001dcc:	d003      	beq.n	8001dd6 <HAL_ADC_Init+0xa2>
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	689b      	ldr	r3, [r3, #8]
 8001dd2:	2b01      	cmp	r3, #1
 8001dd4:	d102      	bne.n	8001ddc <HAL_ADC_Init+0xa8>
 8001dd6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001dda:	e000      	b.n	8001dde <HAL_ADC_Init+0xaa>
 8001ddc:	2300      	movs	r3, #0
 8001dde:	693a      	ldr	r2, [r7, #16]
 8001de0:	4313      	orrs	r3, r2
 8001de2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	7d1b      	ldrb	r3, [r3, #20]
 8001de8:	2b01      	cmp	r3, #1
 8001dea:	d119      	bne.n	8001e20 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	7b1b      	ldrb	r3, [r3, #12]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d109      	bne.n	8001e08 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	699b      	ldr	r3, [r3, #24]
 8001df8:	3b01      	subs	r3, #1
 8001dfa:	035a      	lsls	r2, r3, #13
 8001dfc:	693b      	ldr	r3, [r7, #16]
 8001dfe:	4313      	orrs	r3, r2
 8001e00:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001e04:	613b      	str	r3, [r7, #16]
 8001e06:	e00b      	b.n	8001e20 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e0c:	f043 0220 	orr.w	r2, r3, #32
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e18:	f043 0201 	orr.w	r2, r3, #1
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	693a      	ldr	r2, [r7, #16]
 8001e30:	430a      	orrs	r2, r1
 8001e32:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	689a      	ldr	r2, [r3, #8]
 8001e3a:	4b28      	ldr	r3, [pc, #160]	; (8001edc <HAL_ADC_Init+0x1a8>)
 8001e3c:	4013      	ands	r3, r2
 8001e3e:	687a      	ldr	r2, [r7, #4]
 8001e40:	6812      	ldr	r2, [r2, #0]
 8001e42:	68b9      	ldr	r1, [r7, #8]
 8001e44:	430b      	orrs	r3, r1
 8001e46:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e50:	d003      	beq.n	8001e5a <HAL_ADC_Init+0x126>
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	689b      	ldr	r3, [r3, #8]
 8001e56:	2b01      	cmp	r3, #1
 8001e58:	d104      	bne.n	8001e64 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	691b      	ldr	r3, [r3, #16]
 8001e5e:	3b01      	subs	r3, #1
 8001e60:	051b      	lsls	r3, r3, #20
 8001e62:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e6a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	68fa      	ldr	r2, [r7, #12]
 8001e74:	430a      	orrs	r2, r1
 8001e76:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	689a      	ldr	r2, [r3, #8]
 8001e7e:	4b18      	ldr	r3, [pc, #96]	; (8001ee0 <HAL_ADC_Init+0x1ac>)
 8001e80:	4013      	ands	r3, r2
 8001e82:	68ba      	ldr	r2, [r7, #8]
 8001e84:	429a      	cmp	r2, r3
 8001e86:	d10b      	bne.n	8001ea0 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e92:	f023 0303 	bic.w	r3, r3, #3
 8001e96:	f043 0201 	orr.w	r2, r3, #1
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001e9e:	e018      	b.n	8001ed2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ea4:	f023 0312 	bic.w	r3, r3, #18
 8001ea8:	f043 0210 	orr.w	r2, r3, #16
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001eb4:	f043 0201 	orr.w	r2, r3, #1
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001ec0:	e007      	b.n	8001ed2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ec6:	f043 0210 	orr.w	r2, r3, #16
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001ece:	2301      	movs	r3, #1
 8001ed0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001ed2:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	3718      	adds	r7, #24
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	ffe1f7fd 	.word	0xffe1f7fd
 8001ee0:	ff1f0efe 	.word	0xff1f0efe

08001ee4 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001ee4:	b480      	push	{r7}
 8001ee6:	b085      	sub	sp, #20
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
 8001eec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001efc:	2b01      	cmp	r3, #1
 8001efe:	d101      	bne.n	8001f04 <HAL_ADC_ConfigChannel+0x20>
 8001f00:	2302      	movs	r3, #2
 8001f02:	e0dc      	b.n	80020be <HAL_ADC_ConfigChannel+0x1da>
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2201      	movs	r2, #1
 8001f08:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	2b06      	cmp	r3, #6
 8001f12:	d81c      	bhi.n	8001f4e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	685a      	ldr	r2, [r3, #4]
 8001f1e:	4613      	mov	r3, r2
 8001f20:	009b      	lsls	r3, r3, #2
 8001f22:	4413      	add	r3, r2
 8001f24:	3b05      	subs	r3, #5
 8001f26:	221f      	movs	r2, #31
 8001f28:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2c:	43db      	mvns	r3, r3
 8001f2e:	4019      	ands	r1, r3
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	6818      	ldr	r0, [r3, #0]
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	685a      	ldr	r2, [r3, #4]
 8001f38:	4613      	mov	r3, r2
 8001f3a:	009b      	lsls	r3, r3, #2
 8001f3c:	4413      	add	r3, r2
 8001f3e:	3b05      	subs	r3, #5
 8001f40:	fa00 f203 	lsl.w	r2, r0, r3
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	430a      	orrs	r2, r1
 8001f4a:	635a      	str	r2, [r3, #52]	; 0x34
 8001f4c:	e03c      	b.n	8001fc8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	2b0c      	cmp	r3, #12
 8001f54:	d81c      	bhi.n	8001f90 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	685a      	ldr	r2, [r3, #4]
 8001f60:	4613      	mov	r3, r2
 8001f62:	009b      	lsls	r3, r3, #2
 8001f64:	4413      	add	r3, r2
 8001f66:	3b23      	subs	r3, #35	; 0x23
 8001f68:	221f      	movs	r2, #31
 8001f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f6e:	43db      	mvns	r3, r3
 8001f70:	4019      	ands	r1, r3
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	6818      	ldr	r0, [r3, #0]
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	685a      	ldr	r2, [r3, #4]
 8001f7a:	4613      	mov	r3, r2
 8001f7c:	009b      	lsls	r3, r3, #2
 8001f7e:	4413      	add	r3, r2
 8001f80:	3b23      	subs	r3, #35	; 0x23
 8001f82:	fa00 f203 	lsl.w	r2, r0, r3
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	430a      	orrs	r2, r1
 8001f8c:	631a      	str	r2, [r3, #48]	; 0x30
 8001f8e:	e01b      	b.n	8001fc8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	685a      	ldr	r2, [r3, #4]
 8001f9a:	4613      	mov	r3, r2
 8001f9c:	009b      	lsls	r3, r3, #2
 8001f9e:	4413      	add	r3, r2
 8001fa0:	3b41      	subs	r3, #65	; 0x41
 8001fa2:	221f      	movs	r2, #31
 8001fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa8:	43db      	mvns	r3, r3
 8001faa:	4019      	ands	r1, r3
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	6818      	ldr	r0, [r3, #0]
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	685a      	ldr	r2, [r3, #4]
 8001fb4:	4613      	mov	r3, r2
 8001fb6:	009b      	lsls	r3, r3, #2
 8001fb8:	4413      	add	r3, r2
 8001fba:	3b41      	subs	r3, #65	; 0x41
 8001fbc:	fa00 f203 	lsl.w	r2, r0, r3
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	430a      	orrs	r2, r1
 8001fc6:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	2b09      	cmp	r3, #9
 8001fce:	d91c      	bls.n	800200a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	68d9      	ldr	r1, [r3, #12]
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	681a      	ldr	r2, [r3, #0]
 8001fda:	4613      	mov	r3, r2
 8001fdc:	005b      	lsls	r3, r3, #1
 8001fde:	4413      	add	r3, r2
 8001fe0:	3b1e      	subs	r3, #30
 8001fe2:	2207      	movs	r2, #7
 8001fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe8:	43db      	mvns	r3, r3
 8001fea:	4019      	ands	r1, r3
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	6898      	ldr	r0, [r3, #8]
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	681a      	ldr	r2, [r3, #0]
 8001ff4:	4613      	mov	r3, r2
 8001ff6:	005b      	lsls	r3, r3, #1
 8001ff8:	4413      	add	r3, r2
 8001ffa:	3b1e      	subs	r3, #30
 8001ffc:	fa00 f203 	lsl.w	r2, r0, r3
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	430a      	orrs	r2, r1
 8002006:	60da      	str	r2, [r3, #12]
 8002008:	e019      	b.n	800203e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	6919      	ldr	r1, [r3, #16]
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	681a      	ldr	r2, [r3, #0]
 8002014:	4613      	mov	r3, r2
 8002016:	005b      	lsls	r3, r3, #1
 8002018:	4413      	add	r3, r2
 800201a:	2207      	movs	r2, #7
 800201c:	fa02 f303 	lsl.w	r3, r2, r3
 8002020:	43db      	mvns	r3, r3
 8002022:	4019      	ands	r1, r3
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	6898      	ldr	r0, [r3, #8]
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	681a      	ldr	r2, [r3, #0]
 800202c:	4613      	mov	r3, r2
 800202e:	005b      	lsls	r3, r3, #1
 8002030:	4413      	add	r3, r2
 8002032:	fa00 f203 	lsl.w	r2, r0, r3
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	430a      	orrs	r2, r1
 800203c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	2b10      	cmp	r3, #16
 8002044:	d003      	beq.n	800204e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800204a:	2b11      	cmp	r3, #17
 800204c:	d132      	bne.n	80020b4 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4a1d      	ldr	r2, [pc, #116]	; (80020c8 <HAL_ADC_ConfigChannel+0x1e4>)
 8002054:	4293      	cmp	r3, r2
 8002056:	d125      	bne.n	80020a4 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	689b      	ldr	r3, [r3, #8]
 800205e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002062:	2b00      	cmp	r3, #0
 8002064:	d126      	bne.n	80020b4 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	689a      	ldr	r2, [r3, #8]
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002074:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	2b10      	cmp	r3, #16
 800207c:	d11a      	bne.n	80020b4 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800207e:	4b13      	ldr	r3, [pc, #76]	; (80020cc <HAL_ADC_ConfigChannel+0x1e8>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4a13      	ldr	r2, [pc, #76]	; (80020d0 <HAL_ADC_ConfigChannel+0x1ec>)
 8002084:	fba2 2303 	umull	r2, r3, r2, r3
 8002088:	0c9a      	lsrs	r2, r3, #18
 800208a:	4613      	mov	r3, r2
 800208c:	009b      	lsls	r3, r3, #2
 800208e:	4413      	add	r3, r2
 8002090:	005b      	lsls	r3, r3, #1
 8002092:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002094:	e002      	b.n	800209c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002096:	68bb      	ldr	r3, [r7, #8]
 8002098:	3b01      	subs	r3, #1
 800209a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800209c:	68bb      	ldr	r3, [r7, #8]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d1f9      	bne.n	8002096 <HAL_ADC_ConfigChannel+0x1b2>
 80020a2:	e007      	b.n	80020b4 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020a8:	f043 0220 	orr.w	r2, r3, #32
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80020b0:	2301      	movs	r3, #1
 80020b2:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2200      	movs	r2, #0
 80020b8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80020bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80020be:	4618      	mov	r0, r3
 80020c0:	3714      	adds	r7, #20
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bc80      	pop	{r7}
 80020c6:	4770      	bx	lr
 80020c8:	40012400 	.word	0x40012400
 80020cc:	20000000 	.word	0x20000000
 80020d0:	431bde83 	.word	0x431bde83

080020d4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b084      	sub	sp, #16
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80020dc:	2300      	movs	r3, #0
 80020de:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	f003 0301 	and.w	r3, r3, #1
 80020ea:	2b01      	cmp	r3, #1
 80020ec:	d12e      	bne.n	800214c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	689a      	ldr	r2, [r3, #8]
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f022 0201 	bic.w	r2, r2, #1
 80020fc:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80020fe:	f7ff fdeb 	bl	8001cd8 <HAL_GetTick>
 8002102:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002104:	e01b      	b.n	800213e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002106:	f7ff fde7 	bl	8001cd8 <HAL_GetTick>
 800210a:	4602      	mov	r2, r0
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	1ad3      	subs	r3, r2, r3
 8002110:	2b02      	cmp	r3, #2
 8002112:	d914      	bls.n	800213e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	689b      	ldr	r3, [r3, #8]
 800211a:	f003 0301 	and.w	r3, r3, #1
 800211e:	2b01      	cmp	r3, #1
 8002120:	d10d      	bne.n	800213e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002126:	f043 0210 	orr.w	r2, r3, #16
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002132:	f043 0201 	orr.w	r2, r3, #1
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800213a:	2301      	movs	r3, #1
 800213c:	e007      	b.n	800214e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	689b      	ldr	r3, [r3, #8]
 8002144:	f003 0301 	and.w	r3, r3, #1
 8002148:	2b01      	cmp	r3, #1
 800214a:	d0dc      	beq.n	8002106 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800214c:	2300      	movs	r3, #0
}
 800214e:	4618      	mov	r0, r3
 8002150:	3710      	adds	r7, #16
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}
	...

08002158 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002158:	b480      	push	{r7}
 800215a:	b085      	sub	sp, #20
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	f003 0307 	and.w	r3, r3, #7
 8002166:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002168:	4b0c      	ldr	r3, [pc, #48]	; (800219c <__NVIC_SetPriorityGrouping+0x44>)
 800216a:	68db      	ldr	r3, [r3, #12]
 800216c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800216e:	68ba      	ldr	r2, [r7, #8]
 8002170:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002174:	4013      	ands	r3, r2
 8002176:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800217c:	68bb      	ldr	r3, [r7, #8]
 800217e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002180:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002184:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002188:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800218a:	4a04      	ldr	r2, [pc, #16]	; (800219c <__NVIC_SetPriorityGrouping+0x44>)
 800218c:	68bb      	ldr	r3, [r7, #8]
 800218e:	60d3      	str	r3, [r2, #12]
}
 8002190:	bf00      	nop
 8002192:	3714      	adds	r7, #20
 8002194:	46bd      	mov	sp, r7
 8002196:	bc80      	pop	{r7}
 8002198:	4770      	bx	lr
 800219a:	bf00      	nop
 800219c:	e000ed00 	.word	0xe000ed00

080021a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80021a0:	b480      	push	{r7}
 80021a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021a4:	4b04      	ldr	r3, [pc, #16]	; (80021b8 <__NVIC_GetPriorityGrouping+0x18>)
 80021a6:	68db      	ldr	r3, [r3, #12]
 80021a8:	0a1b      	lsrs	r3, r3, #8
 80021aa:	f003 0307 	and.w	r3, r3, #7
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bc80      	pop	{r7}
 80021b4:	4770      	bx	lr
 80021b6:	bf00      	nop
 80021b8:	e000ed00 	.word	0xe000ed00

080021bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021bc:	b480      	push	{r7}
 80021be:	b083      	sub	sp, #12
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	4603      	mov	r3, r0
 80021c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	db0b      	blt.n	80021e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021ce:	79fb      	ldrb	r3, [r7, #7]
 80021d0:	f003 021f 	and.w	r2, r3, #31
 80021d4:	4906      	ldr	r1, [pc, #24]	; (80021f0 <__NVIC_EnableIRQ+0x34>)
 80021d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021da:	095b      	lsrs	r3, r3, #5
 80021dc:	2001      	movs	r0, #1
 80021de:	fa00 f202 	lsl.w	r2, r0, r2
 80021e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80021e6:	bf00      	nop
 80021e8:	370c      	adds	r7, #12
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bc80      	pop	{r7}
 80021ee:	4770      	bx	lr
 80021f0:	e000e100 	.word	0xe000e100

080021f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021f4:	b480      	push	{r7}
 80021f6:	b083      	sub	sp, #12
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	4603      	mov	r3, r0
 80021fc:	6039      	str	r1, [r7, #0]
 80021fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002200:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002204:	2b00      	cmp	r3, #0
 8002206:	db0a      	blt.n	800221e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	b2da      	uxtb	r2, r3
 800220c:	490c      	ldr	r1, [pc, #48]	; (8002240 <__NVIC_SetPriority+0x4c>)
 800220e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002212:	0112      	lsls	r2, r2, #4
 8002214:	b2d2      	uxtb	r2, r2
 8002216:	440b      	add	r3, r1
 8002218:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800221c:	e00a      	b.n	8002234 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	b2da      	uxtb	r2, r3
 8002222:	4908      	ldr	r1, [pc, #32]	; (8002244 <__NVIC_SetPriority+0x50>)
 8002224:	79fb      	ldrb	r3, [r7, #7]
 8002226:	f003 030f 	and.w	r3, r3, #15
 800222a:	3b04      	subs	r3, #4
 800222c:	0112      	lsls	r2, r2, #4
 800222e:	b2d2      	uxtb	r2, r2
 8002230:	440b      	add	r3, r1
 8002232:	761a      	strb	r2, [r3, #24]
}
 8002234:	bf00      	nop
 8002236:	370c      	adds	r7, #12
 8002238:	46bd      	mov	sp, r7
 800223a:	bc80      	pop	{r7}
 800223c:	4770      	bx	lr
 800223e:	bf00      	nop
 8002240:	e000e100 	.word	0xe000e100
 8002244:	e000ed00 	.word	0xe000ed00

08002248 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002248:	b480      	push	{r7}
 800224a:	b089      	sub	sp, #36	; 0x24
 800224c:	af00      	add	r7, sp, #0
 800224e:	60f8      	str	r0, [r7, #12]
 8002250:	60b9      	str	r1, [r7, #8]
 8002252:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	f003 0307 	and.w	r3, r3, #7
 800225a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800225c:	69fb      	ldr	r3, [r7, #28]
 800225e:	f1c3 0307 	rsb	r3, r3, #7
 8002262:	2b04      	cmp	r3, #4
 8002264:	bf28      	it	cs
 8002266:	2304      	movcs	r3, #4
 8002268:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800226a:	69fb      	ldr	r3, [r7, #28]
 800226c:	3304      	adds	r3, #4
 800226e:	2b06      	cmp	r3, #6
 8002270:	d902      	bls.n	8002278 <NVIC_EncodePriority+0x30>
 8002272:	69fb      	ldr	r3, [r7, #28]
 8002274:	3b03      	subs	r3, #3
 8002276:	e000      	b.n	800227a <NVIC_EncodePriority+0x32>
 8002278:	2300      	movs	r3, #0
 800227a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800227c:	f04f 32ff 	mov.w	r2, #4294967295
 8002280:	69bb      	ldr	r3, [r7, #24]
 8002282:	fa02 f303 	lsl.w	r3, r2, r3
 8002286:	43da      	mvns	r2, r3
 8002288:	68bb      	ldr	r3, [r7, #8]
 800228a:	401a      	ands	r2, r3
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002290:	f04f 31ff 	mov.w	r1, #4294967295
 8002294:	697b      	ldr	r3, [r7, #20]
 8002296:	fa01 f303 	lsl.w	r3, r1, r3
 800229a:	43d9      	mvns	r1, r3
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022a0:	4313      	orrs	r3, r2
         );
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	3724      	adds	r7, #36	; 0x24
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bc80      	pop	{r7}
 80022aa:	4770      	bx	lr

080022ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b082      	sub	sp, #8
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	3b01      	subs	r3, #1
 80022b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80022bc:	d301      	bcc.n	80022c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80022be:	2301      	movs	r3, #1
 80022c0:	e00f      	b.n	80022e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022c2:	4a0a      	ldr	r2, [pc, #40]	; (80022ec <SysTick_Config+0x40>)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	3b01      	subs	r3, #1
 80022c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022ca:	210f      	movs	r1, #15
 80022cc:	f04f 30ff 	mov.w	r0, #4294967295
 80022d0:	f7ff ff90 	bl	80021f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022d4:	4b05      	ldr	r3, [pc, #20]	; (80022ec <SysTick_Config+0x40>)
 80022d6:	2200      	movs	r2, #0
 80022d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022da:	4b04      	ldr	r3, [pc, #16]	; (80022ec <SysTick_Config+0x40>)
 80022dc:	2207      	movs	r2, #7
 80022de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022e0:	2300      	movs	r3, #0
}
 80022e2:	4618      	mov	r0, r3
 80022e4:	3708      	adds	r7, #8
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}
 80022ea:	bf00      	nop
 80022ec:	e000e010 	.word	0xe000e010

080022f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b082      	sub	sp, #8
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80022f8:	6878      	ldr	r0, [r7, #4]
 80022fa:	f7ff ff2d 	bl	8002158 <__NVIC_SetPriorityGrouping>
}
 80022fe:	bf00      	nop
 8002300:	3708      	adds	r7, #8
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}

08002306 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002306:	b580      	push	{r7, lr}
 8002308:	b086      	sub	sp, #24
 800230a:	af00      	add	r7, sp, #0
 800230c:	4603      	mov	r3, r0
 800230e:	60b9      	str	r1, [r7, #8]
 8002310:	607a      	str	r2, [r7, #4]
 8002312:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002314:	2300      	movs	r3, #0
 8002316:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002318:	f7ff ff42 	bl	80021a0 <__NVIC_GetPriorityGrouping>
 800231c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800231e:	687a      	ldr	r2, [r7, #4]
 8002320:	68b9      	ldr	r1, [r7, #8]
 8002322:	6978      	ldr	r0, [r7, #20]
 8002324:	f7ff ff90 	bl	8002248 <NVIC_EncodePriority>
 8002328:	4602      	mov	r2, r0
 800232a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800232e:	4611      	mov	r1, r2
 8002330:	4618      	mov	r0, r3
 8002332:	f7ff ff5f 	bl	80021f4 <__NVIC_SetPriority>
}
 8002336:	bf00      	nop
 8002338:	3718      	adds	r7, #24
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}

0800233e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800233e:	b580      	push	{r7, lr}
 8002340:	b082      	sub	sp, #8
 8002342:	af00      	add	r7, sp, #0
 8002344:	4603      	mov	r3, r0
 8002346:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002348:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800234c:	4618      	mov	r0, r3
 800234e:	f7ff ff35 	bl	80021bc <__NVIC_EnableIRQ>
}
 8002352:	bf00      	nop
 8002354:	3708      	adds	r7, #8
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}

0800235a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800235a:	b580      	push	{r7, lr}
 800235c:	b082      	sub	sp, #8
 800235e:	af00      	add	r7, sp, #0
 8002360:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002362:	6878      	ldr	r0, [r7, #4]
 8002364:	f7ff ffa2 	bl	80022ac <SysTick_Config>
 8002368:	4603      	mov	r3, r0
}
 800236a:	4618      	mov	r0, r3
 800236c:	3708      	adds	r7, #8
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}

08002372 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002372:	b480      	push	{r7}
 8002374:	b085      	sub	sp, #20
 8002376:	af00      	add	r7, sp, #0
 8002378:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800237a:	2300      	movs	r3, #0
 800237c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002384:	b2db      	uxtb	r3, r3
 8002386:	2b02      	cmp	r3, #2
 8002388:	d008      	beq.n	800239c <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2204      	movs	r2, #4
 800238e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2200      	movs	r2, #0
 8002394:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002398:	2301      	movs	r3, #1
 800239a:	e020      	b.n	80023de <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	681a      	ldr	r2, [r3, #0]
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f022 020e 	bic.w	r2, r2, #14
 80023aa:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	681a      	ldr	r2, [r3, #0]
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f022 0201 	bic.w	r2, r2, #1
 80023ba:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023c4:	2101      	movs	r1, #1
 80023c6:	fa01 f202 	lsl.w	r2, r1, r2
 80023ca:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2201      	movs	r2, #1
 80023d0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2200      	movs	r2, #0
 80023d8:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80023dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80023de:	4618      	mov	r0, r3
 80023e0:	3714      	adds	r7, #20
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bc80      	pop	{r7}
 80023e6:	4770      	bx	lr

080023e8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b084      	sub	sp, #16
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023f0:	2300      	movs	r3, #0
 80023f2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80023fa:	b2db      	uxtb	r3, r3
 80023fc:	2b02      	cmp	r3, #2
 80023fe:	d005      	beq.n	800240c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2204      	movs	r2, #4
 8002404:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	73fb      	strb	r3, [r7, #15]
 800240a:	e051      	b.n	80024b0 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f022 020e 	bic.w	r2, r2, #14
 800241a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	681a      	ldr	r2, [r3, #0]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f022 0201 	bic.w	r2, r2, #1
 800242a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a22      	ldr	r2, [pc, #136]	; (80024bc <HAL_DMA_Abort_IT+0xd4>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d029      	beq.n	800248a <HAL_DMA_Abort_IT+0xa2>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4a21      	ldr	r2, [pc, #132]	; (80024c0 <HAL_DMA_Abort_IT+0xd8>)
 800243c:	4293      	cmp	r3, r2
 800243e:	d022      	beq.n	8002486 <HAL_DMA_Abort_IT+0x9e>
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a1f      	ldr	r2, [pc, #124]	; (80024c4 <HAL_DMA_Abort_IT+0xdc>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d01a      	beq.n	8002480 <HAL_DMA_Abort_IT+0x98>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4a1e      	ldr	r2, [pc, #120]	; (80024c8 <HAL_DMA_Abort_IT+0xe0>)
 8002450:	4293      	cmp	r3, r2
 8002452:	d012      	beq.n	800247a <HAL_DMA_Abort_IT+0x92>
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4a1c      	ldr	r2, [pc, #112]	; (80024cc <HAL_DMA_Abort_IT+0xe4>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d00a      	beq.n	8002474 <HAL_DMA_Abort_IT+0x8c>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4a1b      	ldr	r2, [pc, #108]	; (80024d0 <HAL_DMA_Abort_IT+0xe8>)
 8002464:	4293      	cmp	r3, r2
 8002466:	d102      	bne.n	800246e <HAL_DMA_Abort_IT+0x86>
 8002468:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800246c:	e00e      	b.n	800248c <HAL_DMA_Abort_IT+0xa4>
 800246e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002472:	e00b      	b.n	800248c <HAL_DMA_Abort_IT+0xa4>
 8002474:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002478:	e008      	b.n	800248c <HAL_DMA_Abort_IT+0xa4>
 800247a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800247e:	e005      	b.n	800248c <HAL_DMA_Abort_IT+0xa4>
 8002480:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002484:	e002      	b.n	800248c <HAL_DMA_Abort_IT+0xa4>
 8002486:	2310      	movs	r3, #16
 8002488:	e000      	b.n	800248c <HAL_DMA_Abort_IT+0xa4>
 800248a:	2301      	movs	r3, #1
 800248c:	4a11      	ldr	r2, [pc, #68]	; (80024d4 <HAL_DMA_Abort_IT+0xec>)
 800248e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2201      	movs	r2, #1
 8002494:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2200      	movs	r2, #0
 800249c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d003      	beq.n	80024b0 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024ac:	6878      	ldr	r0, [r7, #4]
 80024ae:	4798      	blx	r3
    } 
  }
  return status;
 80024b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80024b2:	4618      	mov	r0, r3
 80024b4:	3710      	adds	r7, #16
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}
 80024ba:	bf00      	nop
 80024bc:	40020008 	.word	0x40020008
 80024c0:	4002001c 	.word	0x4002001c
 80024c4:	40020030 	.word	0x40020030
 80024c8:	40020044 	.word	0x40020044
 80024cc:	40020058 	.word	0x40020058
 80024d0:	4002006c 	.word	0x4002006c
 80024d4:	40020000 	.word	0x40020000

080024d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024d8:	b480      	push	{r7}
 80024da:	b08b      	sub	sp, #44	; 0x2c
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
 80024e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80024e2:	2300      	movs	r3, #0
 80024e4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80024e6:	2300      	movs	r3, #0
 80024e8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024ea:	e169      	b.n	80027c0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80024ec:	2201      	movs	r2, #1
 80024ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024f0:	fa02 f303 	lsl.w	r3, r2, r3
 80024f4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	69fa      	ldr	r2, [r7, #28]
 80024fc:	4013      	ands	r3, r2
 80024fe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002500:	69ba      	ldr	r2, [r7, #24]
 8002502:	69fb      	ldr	r3, [r7, #28]
 8002504:	429a      	cmp	r2, r3
 8002506:	f040 8158 	bne.w	80027ba <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	4a9a      	ldr	r2, [pc, #616]	; (8002778 <HAL_GPIO_Init+0x2a0>)
 8002510:	4293      	cmp	r3, r2
 8002512:	d05e      	beq.n	80025d2 <HAL_GPIO_Init+0xfa>
 8002514:	4a98      	ldr	r2, [pc, #608]	; (8002778 <HAL_GPIO_Init+0x2a0>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d875      	bhi.n	8002606 <HAL_GPIO_Init+0x12e>
 800251a:	4a98      	ldr	r2, [pc, #608]	; (800277c <HAL_GPIO_Init+0x2a4>)
 800251c:	4293      	cmp	r3, r2
 800251e:	d058      	beq.n	80025d2 <HAL_GPIO_Init+0xfa>
 8002520:	4a96      	ldr	r2, [pc, #600]	; (800277c <HAL_GPIO_Init+0x2a4>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d86f      	bhi.n	8002606 <HAL_GPIO_Init+0x12e>
 8002526:	4a96      	ldr	r2, [pc, #600]	; (8002780 <HAL_GPIO_Init+0x2a8>)
 8002528:	4293      	cmp	r3, r2
 800252a:	d052      	beq.n	80025d2 <HAL_GPIO_Init+0xfa>
 800252c:	4a94      	ldr	r2, [pc, #592]	; (8002780 <HAL_GPIO_Init+0x2a8>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d869      	bhi.n	8002606 <HAL_GPIO_Init+0x12e>
 8002532:	4a94      	ldr	r2, [pc, #592]	; (8002784 <HAL_GPIO_Init+0x2ac>)
 8002534:	4293      	cmp	r3, r2
 8002536:	d04c      	beq.n	80025d2 <HAL_GPIO_Init+0xfa>
 8002538:	4a92      	ldr	r2, [pc, #584]	; (8002784 <HAL_GPIO_Init+0x2ac>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d863      	bhi.n	8002606 <HAL_GPIO_Init+0x12e>
 800253e:	4a92      	ldr	r2, [pc, #584]	; (8002788 <HAL_GPIO_Init+0x2b0>)
 8002540:	4293      	cmp	r3, r2
 8002542:	d046      	beq.n	80025d2 <HAL_GPIO_Init+0xfa>
 8002544:	4a90      	ldr	r2, [pc, #576]	; (8002788 <HAL_GPIO_Init+0x2b0>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d85d      	bhi.n	8002606 <HAL_GPIO_Init+0x12e>
 800254a:	2b12      	cmp	r3, #18
 800254c:	d82a      	bhi.n	80025a4 <HAL_GPIO_Init+0xcc>
 800254e:	2b12      	cmp	r3, #18
 8002550:	d859      	bhi.n	8002606 <HAL_GPIO_Init+0x12e>
 8002552:	a201      	add	r2, pc, #4	; (adr r2, 8002558 <HAL_GPIO_Init+0x80>)
 8002554:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002558:	080025d3 	.word	0x080025d3
 800255c:	080025ad 	.word	0x080025ad
 8002560:	080025bf 	.word	0x080025bf
 8002564:	08002601 	.word	0x08002601
 8002568:	08002607 	.word	0x08002607
 800256c:	08002607 	.word	0x08002607
 8002570:	08002607 	.word	0x08002607
 8002574:	08002607 	.word	0x08002607
 8002578:	08002607 	.word	0x08002607
 800257c:	08002607 	.word	0x08002607
 8002580:	08002607 	.word	0x08002607
 8002584:	08002607 	.word	0x08002607
 8002588:	08002607 	.word	0x08002607
 800258c:	08002607 	.word	0x08002607
 8002590:	08002607 	.word	0x08002607
 8002594:	08002607 	.word	0x08002607
 8002598:	08002607 	.word	0x08002607
 800259c:	080025b5 	.word	0x080025b5
 80025a0:	080025c9 	.word	0x080025c9
 80025a4:	4a79      	ldr	r2, [pc, #484]	; (800278c <HAL_GPIO_Init+0x2b4>)
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d013      	beq.n	80025d2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80025aa:	e02c      	b.n	8002606 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	68db      	ldr	r3, [r3, #12]
 80025b0:	623b      	str	r3, [r7, #32]
          break;
 80025b2:	e029      	b.n	8002608 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	68db      	ldr	r3, [r3, #12]
 80025b8:	3304      	adds	r3, #4
 80025ba:	623b      	str	r3, [r7, #32]
          break;
 80025bc:	e024      	b.n	8002608 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	68db      	ldr	r3, [r3, #12]
 80025c2:	3308      	adds	r3, #8
 80025c4:	623b      	str	r3, [r7, #32]
          break;
 80025c6:	e01f      	b.n	8002608 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	68db      	ldr	r3, [r3, #12]
 80025cc:	330c      	adds	r3, #12
 80025ce:	623b      	str	r3, [r7, #32]
          break;
 80025d0:	e01a      	b.n	8002608 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	689b      	ldr	r3, [r3, #8]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d102      	bne.n	80025e0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80025da:	2304      	movs	r3, #4
 80025dc:	623b      	str	r3, [r7, #32]
          break;
 80025de:	e013      	b.n	8002608 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	689b      	ldr	r3, [r3, #8]
 80025e4:	2b01      	cmp	r3, #1
 80025e6:	d105      	bne.n	80025f4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80025e8:	2308      	movs	r3, #8
 80025ea:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	69fa      	ldr	r2, [r7, #28]
 80025f0:	611a      	str	r2, [r3, #16]
          break;
 80025f2:	e009      	b.n	8002608 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80025f4:	2308      	movs	r3, #8
 80025f6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	69fa      	ldr	r2, [r7, #28]
 80025fc:	615a      	str	r2, [r3, #20]
          break;
 80025fe:	e003      	b.n	8002608 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002600:	2300      	movs	r3, #0
 8002602:	623b      	str	r3, [r7, #32]
          break;
 8002604:	e000      	b.n	8002608 <HAL_GPIO_Init+0x130>
          break;
 8002606:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002608:	69bb      	ldr	r3, [r7, #24]
 800260a:	2bff      	cmp	r3, #255	; 0xff
 800260c:	d801      	bhi.n	8002612 <HAL_GPIO_Init+0x13a>
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	e001      	b.n	8002616 <HAL_GPIO_Init+0x13e>
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	3304      	adds	r3, #4
 8002616:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002618:	69bb      	ldr	r3, [r7, #24]
 800261a:	2bff      	cmp	r3, #255	; 0xff
 800261c:	d802      	bhi.n	8002624 <HAL_GPIO_Init+0x14c>
 800261e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002620:	009b      	lsls	r3, r3, #2
 8002622:	e002      	b.n	800262a <HAL_GPIO_Init+0x152>
 8002624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002626:	3b08      	subs	r3, #8
 8002628:	009b      	lsls	r3, r3, #2
 800262a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	681a      	ldr	r2, [r3, #0]
 8002630:	210f      	movs	r1, #15
 8002632:	693b      	ldr	r3, [r7, #16]
 8002634:	fa01 f303 	lsl.w	r3, r1, r3
 8002638:	43db      	mvns	r3, r3
 800263a:	401a      	ands	r2, r3
 800263c:	6a39      	ldr	r1, [r7, #32]
 800263e:	693b      	ldr	r3, [r7, #16]
 8002640:	fa01 f303 	lsl.w	r3, r1, r3
 8002644:	431a      	orrs	r2, r3
 8002646:	697b      	ldr	r3, [r7, #20]
 8002648:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002652:	2b00      	cmp	r3, #0
 8002654:	f000 80b1 	beq.w	80027ba <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002658:	4b4d      	ldr	r3, [pc, #308]	; (8002790 <HAL_GPIO_Init+0x2b8>)
 800265a:	699b      	ldr	r3, [r3, #24]
 800265c:	4a4c      	ldr	r2, [pc, #304]	; (8002790 <HAL_GPIO_Init+0x2b8>)
 800265e:	f043 0301 	orr.w	r3, r3, #1
 8002662:	6193      	str	r3, [r2, #24]
 8002664:	4b4a      	ldr	r3, [pc, #296]	; (8002790 <HAL_GPIO_Init+0x2b8>)
 8002666:	699b      	ldr	r3, [r3, #24]
 8002668:	f003 0301 	and.w	r3, r3, #1
 800266c:	60bb      	str	r3, [r7, #8]
 800266e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002670:	4a48      	ldr	r2, [pc, #288]	; (8002794 <HAL_GPIO_Init+0x2bc>)
 8002672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002674:	089b      	lsrs	r3, r3, #2
 8002676:	3302      	adds	r3, #2
 8002678:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800267c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800267e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002680:	f003 0303 	and.w	r3, r3, #3
 8002684:	009b      	lsls	r3, r3, #2
 8002686:	220f      	movs	r2, #15
 8002688:	fa02 f303 	lsl.w	r3, r2, r3
 800268c:	43db      	mvns	r3, r3
 800268e:	68fa      	ldr	r2, [r7, #12]
 8002690:	4013      	ands	r3, r2
 8002692:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	4a40      	ldr	r2, [pc, #256]	; (8002798 <HAL_GPIO_Init+0x2c0>)
 8002698:	4293      	cmp	r3, r2
 800269a:	d013      	beq.n	80026c4 <HAL_GPIO_Init+0x1ec>
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	4a3f      	ldr	r2, [pc, #252]	; (800279c <HAL_GPIO_Init+0x2c4>)
 80026a0:	4293      	cmp	r3, r2
 80026a2:	d00d      	beq.n	80026c0 <HAL_GPIO_Init+0x1e8>
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	4a3e      	ldr	r2, [pc, #248]	; (80027a0 <HAL_GPIO_Init+0x2c8>)
 80026a8:	4293      	cmp	r3, r2
 80026aa:	d007      	beq.n	80026bc <HAL_GPIO_Init+0x1e4>
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	4a3d      	ldr	r2, [pc, #244]	; (80027a4 <HAL_GPIO_Init+0x2cc>)
 80026b0:	4293      	cmp	r3, r2
 80026b2:	d101      	bne.n	80026b8 <HAL_GPIO_Init+0x1e0>
 80026b4:	2303      	movs	r3, #3
 80026b6:	e006      	b.n	80026c6 <HAL_GPIO_Init+0x1ee>
 80026b8:	2304      	movs	r3, #4
 80026ba:	e004      	b.n	80026c6 <HAL_GPIO_Init+0x1ee>
 80026bc:	2302      	movs	r3, #2
 80026be:	e002      	b.n	80026c6 <HAL_GPIO_Init+0x1ee>
 80026c0:	2301      	movs	r3, #1
 80026c2:	e000      	b.n	80026c6 <HAL_GPIO_Init+0x1ee>
 80026c4:	2300      	movs	r3, #0
 80026c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026c8:	f002 0203 	and.w	r2, r2, #3
 80026cc:	0092      	lsls	r2, r2, #2
 80026ce:	4093      	lsls	r3, r2
 80026d0:	68fa      	ldr	r2, [r7, #12]
 80026d2:	4313      	orrs	r3, r2
 80026d4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80026d6:	492f      	ldr	r1, [pc, #188]	; (8002794 <HAL_GPIO_Init+0x2bc>)
 80026d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026da:	089b      	lsrs	r3, r3, #2
 80026dc:	3302      	adds	r3, #2
 80026de:	68fa      	ldr	r2, [r7, #12]
 80026e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d006      	beq.n	80026fe <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80026f0:	4b2d      	ldr	r3, [pc, #180]	; (80027a8 <HAL_GPIO_Init+0x2d0>)
 80026f2:	689a      	ldr	r2, [r3, #8]
 80026f4:	492c      	ldr	r1, [pc, #176]	; (80027a8 <HAL_GPIO_Init+0x2d0>)
 80026f6:	69bb      	ldr	r3, [r7, #24]
 80026f8:	4313      	orrs	r3, r2
 80026fa:	608b      	str	r3, [r1, #8]
 80026fc:	e006      	b.n	800270c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80026fe:	4b2a      	ldr	r3, [pc, #168]	; (80027a8 <HAL_GPIO_Init+0x2d0>)
 8002700:	689a      	ldr	r2, [r3, #8]
 8002702:	69bb      	ldr	r3, [r7, #24]
 8002704:	43db      	mvns	r3, r3
 8002706:	4928      	ldr	r1, [pc, #160]	; (80027a8 <HAL_GPIO_Init+0x2d0>)
 8002708:	4013      	ands	r3, r2
 800270a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002714:	2b00      	cmp	r3, #0
 8002716:	d006      	beq.n	8002726 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002718:	4b23      	ldr	r3, [pc, #140]	; (80027a8 <HAL_GPIO_Init+0x2d0>)
 800271a:	68da      	ldr	r2, [r3, #12]
 800271c:	4922      	ldr	r1, [pc, #136]	; (80027a8 <HAL_GPIO_Init+0x2d0>)
 800271e:	69bb      	ldr	r3, [r7, #24]
 8002720:	4313      	orrs	r3, r2
 8002722:	60cb      	str	r3, [r1, #12]
 8002724:	e006      	b.n	8002734 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002726:	4b20      	ldr	r3, [pc, #128]	; (80027a8 <HAL_GPIO_Init+0x2d0>)
 8002728:	68da      	ldr	r2, [r3, #12]
 800272a:	69bb      	ldr	r3, [r7, #24]
 800272c:	43db      	mvns	r3, r3
 800272e:	491e      	ldr	r1, [pc, #120]	; (80027a8 <HAL_GPIO_Init+0x2d0>)
 8002730:	4013      	ands	r3, r2
 8002732:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800273c:	2b00      	cmp	r3, #0
 800273e:	d006      	beq.n	800274e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002740:	4b19      	ldr	r3, [pc, #100]	; (80027a8 <HAL_GPIO_Init+0x2d0>)
 8002742:	685a      	ldr	r2, [r3, #4]
 8002744:	4918      	ldr	r1, [pc, #96]	; (80027a8 <HAL_GPIO_Init+0x2d0>)
 8002746:	69bb      	ldr	r3, [r7, #24]
 8002748:	4313      	orrs	r3, r2
 800274a:	604b      	str	r3, [r1, #4]
 800274c:	e006      	b.n	800275c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800274e:	4b16      	ldr	r3, [pc, #88]	; (80027a8 <HAL_GPIO_Init+0x2d0>)
 8002750:	685a      	ldr	r2, [r3, #4]
 8002752:	69bb      	ldr	r3, [r7, #24]
 8002754:	43db      	mvns	r3, r3
 8002756:	4914      	ldr	r1, [pc, #80]	; (80027a8 <HAL_GPIO_Init+0x2d0>)
 8002758:	4013      	ands	r3, r2
 800275a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002764:	2b00      	cmp	r3, #0
 8002766:	d021      	beq.n	80027ac <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002768:	4b0f      	ldr	r3, [pc, #60]	; (80027a8 <HAL_GPIO_Init+0x2d0>)
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	490e      	ldr	r1, [pc, #56]	; (80027a8 <HAL_GPIO_Init+0x2d0>)
 800276e:	69bb      	ldr	r3, [r7, #24]
 8002770:	4313      	orrs	r3, r2
 8002772:	600b      	str	r3, [r1, #0]
 8002774:	e021      	b.n	80027ba <HAL_GPIO_Init+0x2e2>
 8002776:	bf00      	nop
 8002778:	10320000 	.word	0x10320000
 800277c:	10310000 	.word	0x10310000
 8002780:	10220000 	.word	0x10220000
 8002784:	10210000 	.word	0x10210000
 8002788:	10120000 	.word	0x10120000
 800278c:	10110000 	.word	0x10110000
 8002790:	40021000 	.word	0x40021000
 8002794:	40010000 	.word	0x40010000
 8002798:	40010800 	.word	0x40010800
 800279c:	40010c00 	.word	0x40010c00
 80027a0:	40011000 	.word	0x40011000
 80027a4:	40011400 	.word	0x40011400
 80027a8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80027ac:	4b0b      	ldr	r3, [pc, #44]	; (80027dc <HAL_GPIO_Init+0x304>)
 80027ae:	681a      	ldr	r2, [r3, #0]
 80027b0:	69bb      	ldr	r3, [r7, #24]
 80027b2:	43db      	mvns	r3, r3
 80027b4:	4909      	ldr	r1, [pc, #36]	; (80027dc <HAL_GPIO_Init+0x304>)
 80027b6:	4013      	ands	r3, r2
 80027b8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80027ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027bc:	3301      	adds	r3, #1
 80027be:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	681a      	ldr	r2, [r3, #0]
 80027c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027c6:	fa22 f303 	lsr.w	r3, r2, r3
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	f47f ae8e 	bne.w	80024ec <HAL_GPIO_Init+0x14>
  }
}
 80027d0:	bf00      	nop
 80027d2:	bf00      	nop
 80027d4:	372c      	adds	r7, #44	; 0x2c
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bc80      	pop	{r7}
 80027da:	4770      	bx	lr
 80027dc:	40010400 	.word	0x40010400

080027e0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80027e0:	b480      	push	{r7}
 80027e2:	b085      	sub	sp, #20
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
 80027e8:	460b      	mov	r3, r1
 80027ea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	689a      	ldr	r2, [r3, #8]
 80027f0:	887b      	ldrh	r3, [r7, #2]
 80027f2:	4013      	ands	r3, r2
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d002      	beq.n	80027fe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80027f8:	2301      	movs	r3, #1
 80027fa:	73fb      	strb	r3, [r7, #15]
 80027fc:	e001      	b.n	8002802 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80027fe:	2300      	movs	r3, #0
 8002800:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002802:	7bfb      	ldrb	r3, [r7, #15]
}
 8002804:	4618      	mov	r0, r3
 8002806:	3714      	adds	r7, #20
 8002808:	46bd      	mov	sp, r7
 800280a:	bc80      	pop	{r7}
 800280c:	4770      	bx	lr

0800280e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800280e:	b480      	push	{r7}
 8002810:	b083      	sub	sp, #12
 8002812:	af00      	add	r7, sp, #0
 8002814:	6078      	str	r0, [r7, #4]
 8002816:	460b      	mov	r3, r1
 8002818:	807b      	strh	r3, [r7, #2]
 800281a:	4613      	mov	r3, r2
 800281c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800281e:	787b      	ldrb	r3, [r7, #1]
 8002820:	2b00      	cmp	r3, #0
 8002822:	d003      	beq.n	800282c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002824:	887a      	ldrh	r2, [r7, #2]
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800282a:	e003      	b.n	8002834 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800282c:	887b      	ldrh	r3, [r7, #2]
 800282e:	041a      	lsls	r2, r3, #16
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	611a      	str	r2, [r3, #16]
}
 8002834:	bf00      	nop
 8002836:	370c      	adds	r7, #12
 8002838:	46bd      	mov	sp, r7
 800283a:	bc80      	pop	{r7}
 800283c:	4770      	bx	lr
	...

08002840 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b084      	sub	sp, #16
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d101      	bne.n	8002852 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800284e:	2301      	movs	r3, #1
 8002850:	e12b      	b.n	8002aaa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002858:	b2db      	uxtb	r3, r3
 800285a:	2b00      	cmp	r3, #0
 800285c:	d106      	bne.n	800286c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2200      	movs	r2, #0
 8002862:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002866:	6878      	ldr	r0, [r7, #4]
 8002868:	f7fe ffc4 	bl	80017f4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2224      	movs	r2, #36	; 0x24
 8002870:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	681a      	ldr	r2, [r3, #0]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f022 0201 	bic.w	r2, r2, #1
 8002882:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	681a      	ldr	r2, [r3, #0]
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002892:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	681a      	ldr	r2, [r3, #0]
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80028a2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80028a4:	f001 f842 	bl	800392c <HAL_RCC_GetPCLK1Freq>
 80028a8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	685b      	ldr	r3, [r3, #4]
 80028ae:	4a81      	ldr	r2, [pc, #516]	; (8002ab4 <HAL_I2C_Init+0x274>)
 80028b0:	4293      	cmp	r3, r2
 80028b2:	d807      	bhi.n	80028c4 <HAL_I2C_Init+0x84>
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	4a80      	ldr	r2, [pc, #512]	; (8002ab8 <HAL_I2C_Init+0x278>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	bf94      	ite	ls
 80028bc:	2301      	movls	r3, #1
 80028be:	2300      	movhi	r3, #0
 80028c0:	b2db      	uxtb	r3, r3
 80028c2:	e006      	b.n	80028d2 <HAL_I2C_Init+0x92>
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	4a7d      	ldr	r2, [pc, #500]	; (8002abc <HAL_I2C_Init+0x27c>)
 80028c8:	4293      	cmp	r3, r2
 80028ca:	bf94      	ite	ls
 80028cc:	2301      	movls	r3, #1
 80028ce:	2300      	movhi	r3, #0
 80028d0:	b2db      	uxtb	r3, r3
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d001      	beq.n	80028da <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80028d6:	2301      	movs	r3, #1
 80028d8:	e0e7      	b.n	8002aaa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	4a78      	ldr	r2, [pc, #480]	; (8002ac0 <HAL_I2C_Init+0x280>)
 80028de:	fba2 2303 	umull	r2, r3, r2, r3
 80028e2:	0c9b      	lsrs	r3, r3, #18
 80028e4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	68ba      	ldr	r2, [r7, #8]
 80028f6:	430a      	orrs	r2, r1
 80028f8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	6a1b      	ldr	r3, [r3, #32]
 8002900:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	4a6a      	ldr	r2, [pc, #424]	; (8002ab4 <HAL_I2C_Init+0x274>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d802      	bhi.n	8002914 <HAL_I2C_Init+0xd4>
 800290e:	68bb      	ldr	r3, [r7, #8]
 8002910:	3301      	adds	r3, #1
 8002912:	e009      	b.n	8002928 <HAL_I2C_Init+0xe8>
 8002914:	68bb      	ldr	r3, [r7, #8]
 8002916:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800291a:	fb02 f303 	mul.w	r3, r2, r3
 800291e:	4a69      	ldr	r2, [pc, #420]	; (8002ac4 <HAL_I2C_Init+0x284>)
 8002920:	fba2 2303 	umull	r2, r3, r2, r3
 8002924:	099b      	lsrs	r3, r3, #6
 8002926:	3301      	adds	r3, #1
 8002928:	687a      	ldr	r2, [r7, #4]
 800292a:	6812      	ldr	r2, [r2, #0]
 800292c:	430b      	orrs	r3, r1
 800292e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	69db      	ldr	r3, [r3, #28]
 8002936:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800293a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	495c      	ldr	r1, [pc, #368]	; (8002ab4 <HAL_I2C_Init+0x274>)
 8002944:	428b      	cmp	r3, r1
 8002946:	d819      	bhi.n	800297c <HAL_I2C_Init+0x13c>
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	1e59      	subs	r1, r3, #1
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	005b      	lsls	r3, r3, #1
 8002952:	fbb1 f3f3 	udiv	r3, r1, r3
 8002956:	1c59      	adds	r1, r3, #1
 8002958:	f640 73fc 	movw	r3, #4092	; 0xffc
 800295c:	400b      	ands	r3, r1
 800295e:	2b00      	cmp	r3, #0
 8002960:	d00a      	beq.n	8002978 <HAL_I2C_Init+0x138>
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	1e59      	subs	r1, r3, #1
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	005b      	lsls	r3, r3, #1
 800296c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002970:	3301      	adds	r3, #1
 8002972:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002976:	e051      	b.n	8002a1c <HAL_I2C_Init+0x1dc>
 8002978:	2304      	movs	r3, #4
 800297a:	e04f      	b.n	8002a1c <HAL_I2C_Init+0x1dc>
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	689b      	ldr	r3, [r3, #8]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d111      	bne.n	80029a8 <HAL_I2C_Init+0x168>
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	1e58      	subs	r0, r3, #1
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6859      	ldr	r1, [r3, #4]
 800298c:	460b      	mov	r3, r1
 800298e:	005b      	lsls	r3, r3, #1
 8002990:	440b      	add	r3, r1
 8002992:	fbb0 f3f3 	udiv	r3, r0, r3
 8002996:	3301      	adds	r3, #1
 8002998:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800299c:	2b00      	cmp	r3, #0
 800299e:	bf0c      	ite	eq
 80029a0:	2301      	moveq	r3, #1
 80029a2:	2300      	movne	r3, #0
 80029a4:	b2db      	uxtb	r3, r3
 80029a6:	e012      	b.n	80029ce <HAL_I2C_Init+0x18e>
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	1e58      	subs	r0, r3, #1
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6859      	ldr	r1, [r3, #4]
 80029b0:	460b      	mov	r3, r1
 80029b2:	009b      	lsls	r3, r3, #2
 80029b4:	440b      	add	r3, r1
 80029b6:	0099      	lsls	r1, r3, #2
 80029b8:	440b      	add	r3, r1
 80029ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80029be:	3301      	adds	r3, #1
 80029c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	bf0c      	ite	eq
 80029c8:	2301      	moveq	r3, #1
 80029ca:	2300      	movne	r3, #0
 80029cc:	b2db      	uxtb	r3, r3
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d001      	beq.n	80029d6 <HAL_I2C_Init+0x196>
 80029d2:	2301      	movs	r3, #1
 80029d4:	e022      	b.n	8002a1c <HAL_I2C_Init+0x1dc>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	689b      	ldr	r3, [r3, #8]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d10e      	bne.n	80029fc <HAL_I2C_Init+0x1bc>
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	1e58      	subs	r0, r3, #1
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6859      	ldr	r1, [r3, #4]
 80029e6:	460b      	mov	r3, r1
 80029e8:	005b      	lsls	r3, r3, #1
 80029ea:	440b      	add	r3, r1
 80029ec:	fbb0 f3f3 	udiv	r3, r0, r3
 80029f0:	3301      	adds	r3, #1
 80029f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80029fa:	e00f      	b.n	8002a1c <HAL_I2C_Init+0x1dc>
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	1e58      	subs	r0, r3, #1
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6859      	ldr	r1, [r3, #4]
 8002a04:	460b      	mov	r3, r1
 8002a06:	009b      	lsls	r3, r3, #2
 8002a08:	440b      	add	r3, r1
 8002a0a:	0099      	lsls	r1, r3, #2
 8002a0c:	440b      	add	r3, r1
 8002a0e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a12:	3301      	adds	r3, #1
 8002a14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a18:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002a1c:	6879      	ldr	r1, [r7, #4]
 8002a1e:	6809      	ldr	r1, [r1, #0]
 8002a20:	4313      	orrs	r3, r2
 8002a22:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	69da      	ldr	r2, [r3, #28]
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6a1b      	ldr	r3, [r3, #32]
 8002a36:	431a      	orrs	r2, r3
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	430a      	orrs	r2, r1
 8002a3e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	689b      	ldr	r3, [r3, #8]
 8002a46:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002a4a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002a4e:	687a      	ldr	r2, [r7, #4]
 8002a50:	6911      	ldr	r1, [r2, #16]
 8002a52:	687a      	ldr	r2, [r7, #4]
 8002a54:	68d2      	ldr	r2, [r2, #12]
 8002a56:	4311      	orrs	r1, r2
 8002a58:	687a      	ldr	r2, [r7, #4]
 8002a5a:	6812      	ldr	r2, [r2, #0]
 8002a5c:	430b      	orrs	r3, r1
 8002a5e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	68db      	ldr	r3, [r3, #12]
 8002a66:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	695a      	ldr	r2, [r3, #20]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	699b      	ldr	r3, [r3, #24]
 8002a72:	431a      	orrs	r2, r3
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	430a      	orrs	r2, r1
 8002a7a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	681a      	ldr	r2, [r3, #0]
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f042 0201 	orr.w	r2, r2, #1
 8002a8a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2200      	movs	r2, #0
 8002a90:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2220      	movs	r2, #32
 8002a96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002aa8:	2300      	movs	r3, #0
}
 8002aaa:	4618      	mov	r0, r3
 8002aac:	3710      	adds	r7, #16
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}
 8002ab2:	bf00      	nop
 8002ab4:	000186a0 	.word	0x000186a0
 8002ab8:	001e847f 	.word	0x001e847f
 8002abc:	003d08ff 	.word	0x003d08ff
 8002ac0:	431bde83 	.word	0x431bde83
 8002ac4:	10624dd3 	.word	0x10624dd3

08002ac8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b088      	sub	sp, #32
 8002acc:	af02      	add	r7, sp, #8
 8002ace:	60f8      	str	r0, [r7, #12]
 8002ad0:	4608      	mov	r0, r1
 8002ad2:	4611      	mov	r1, r2
 8002ad4:	461a      	mov	r2, r3
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	817b      	strh	r3, [r7, #10]
 8002ada:	460b      	mov	r3, r1
 8002adc:	813b      	strh	r3, [r7, #8]
 8002ade:	4613      	mov	r3, r2
 8002ae0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002ae2:	f7ff f8f9 	bl	8001cd8 <HAL_GetTick>
 8002ae6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002aee:	b2db      	uxtb	r3, r3
 8002af0:	2b20      	cmp	r3, #32
 8002af2:	f040 80d9 	bne.w	8002ca8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	9300      	str	r3, [sp, #0]
 8002afa:	2319      	movs	r3, #25
 8002afc:	2201      	movs	r2, #1
 8002afe:	496d      	ldr	r1, [pc, #436]	; (8002cb4 <HAL_I2C_Mem_Write+0x1ec>)
 8002b00:	68f8      	ldr	r0, [r7, #12]
 8002b02:	f000 f971 	bl	8002de8 <I2C_WaitOnFlagUntilTimeout>
 8002b06:	4603      	mov	r3, r0
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d001      	beq.n	8002b10 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002b0c:	2302      	movs	r3, #2
 8002b0e:	e0cc      	b.n	8002caa <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b16:	2b01      	cmp	r3, #1
 8002b18:	d101      	bne.n	8002b1e <HAL_I2C_Mem_Write+0x56>
 8002b1a:	2302      	movs	r3, #2
 8002b1c:	e0c5      	b.n	8002caa <HAL_I2C_Mem_Write+0x1e2>
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	2201      	movs	r2, #1
 8002b22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f003 0301 	and.w	r3, r3, #1
 8002b30:	2b01      	cmp	r3, #1
 8002b32:	d007      	beq.n	8002b44 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	681a      	ldr	r2, [r3, #0]
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f042 0201 	orr.w	r2, r2, #1
 8002b42:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	681a      	ldr	r2, [r3, #0]
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b52:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	2221      	movs	r2, #33	; 0x21
 8002b58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	2240      	movs	r2, #64	; 0x40
 8002b60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	2200      	movs	r2, #0
 8002b68:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	6a3a      	ldr	r2, [r7, #32]
 8002b6e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002b74:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b7a:	b29a      	uxth	r2, r3
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	4a4d      	ldr	r2, [pc, #308]	; (8002cb8 <HAL_I2C_Mem_Write+0x1f0>)
 8002b84:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002b86:	88f8      	ldrh	r0, [r7, #6]
 8002b88:	893a      	ldrh	r2, [r7, #8]
 8002b8a:	8979      	ldrh	r1, [r7, #10]
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	9301      	str	r3, [sp, #4]
 8002b90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b92:	9300      	str	r3, [sp, #0]
 8002b94:	4603      	mov	r3, r0
 8002b96:	68f8      	ldr	r0, [r7, #12]
 8002b98:	f000 f890 	bl	8002cbc <I2C_RequestMemoryWrite>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d052      	beq.n	8002c48 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	e081      	b.n	8002caa <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ba6:	697a      	ldr	r2, [r7, #20]
 8002ba8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002baa:	68f8      	ldr	r0, [r7, #12]
 8002bac:	f000 fa36 	bl	800301c <I2C_WaitOnTXEFlagUntilTimeout>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d00d      	beq.n	8002bd2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bba:	2b04      	cmp	r3, #4
 8002bbc:	d107      	bne.n	8002bce <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	681a      	ldr	r2, [r3, #0]
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002bcc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	e06b      	b.n	8002caa <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bd6:	781a      	ldrb	r2, [r3, #0]
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002be2:	1c5a      	adds	r2, r3, #1
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bec:	3b01      	subs	r3, #1
 8002bee:	b29a      	uxth	r2, r3
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bf8:	b29b      	uxth	r3, r3
 8002bfa:	3b01      	subs	r3, #1
 8002bfc:	b29a      	uxth	r2, r3
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	695b      	ldr	r3, [r3, #20]
 8002c08:	f003 0304 	and.w	r3, r3, #4
 8002c0c:	2b04      	cmp	r3, #4
 8002c0e:	d11b      	bne.n	8002c48 <HAL_I2C_Mem_Write+0x180>
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d017      	beq.n	8002c48 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c1c:	781a      	ldrb	r2, [r3, #0]
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c28:	1c5a      	adds	r2, r3, #1
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c32:	3b01      	subs	r3, #1
 8002c34:	b29a      	uxth	r2, r3
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c3e:	b29b      	uxth	r3, r3
 8002c40:	3b01      	subs	r3, #1
 8002c42:	b29a      	uxth	r2, r3
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d1aa      	bne.n	8002ba6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c50:	697a      	ldr	r2, [r7, #20]
 8002c52:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002c54:	68f8      	ldr	r0, [r7, #12]
 8002c56:	f000 fa29 	bl	80030ac <I2C_WaitOnBTFFlagUntilTimeout>
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d00d      	beq.n	8002c7c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c64:	2b04      	cmp	r3, #4
 8002c66:	d107      	bne.n	8002c78 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	681a      	ldr	r2, [r3, #0]
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c76:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002c78:	2301      	movs	r3, #1
 8002c7a:	e016      	b.n	8002caa <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c8a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	2220      	movs	r2, #32
 8002c90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	2200      	movs	r2, #0
 8002c98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	e000      	b.n	8002caa <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002ca8:	2302      	movs	r3, #2
  }
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	3718      	adds	r7, #24
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}
 8002cb2:	bf00      	nop
 8002cb4:	00100002 	.word	0x00100002
 8002cb8:	ffff0000 	.word	0xffff0000

08002cbc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b088      	sub	sp, #32
 8002cc0:	af02      	add	r7, sp, #8
 8002cc2:	60f8      	str	r0, [r7, #12]
 8002cc4:	4608      	mov	r0, r1
 8002cc6:	4611      	mov	r1, r2
 8002cc8:	461a      	mov	r2, r3
 8002cca:	4603      	mov	r3, r0
 8002ccc:	817b      	strh	r3, [r7, #10]
 8002cce:	460b      	mov	r3, r1
 8002cd0:	813b      	strh	r3, [r7, #8]
 8002cd2:	4613      	mov	r3, r2
 8002cd4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	681a      	ldr	r2, [r3, #0]
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002ce4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ce8:	9300      	str	r3, [sp, #0]
 8002cea:	6a3b      	ldr	r3, [r7, #32]
 8002cec:	2200      	movs	r2, #0
 8002cee:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002cf2:	68f8      	ldr	r0, [r7, #12]
 8002cf4:	f000 f878 	bl	8002de8 <I2C_WaitOnFlagUntilTimeout>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d00d      	beq.n	8002d1a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d08:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d0c:	d103      	bne.n	8002d16 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002d14:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002d16:	2303      	movs	r3, #3
 8002d18:	e05f      	b.n	8002dda <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002d1a:	897b      	ldrh	r3, [r7, #10]
 8002d1c:	b2db      	uxtb	r3, r3
 8002d1e:	461a      	mov	r2, r3
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002d28:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d2c:	6a3a      	ldr	r2, [r7, #32]
 8002d2e:	492d      	ldr	r1, [pc, #180]	; (8002de4 <I2C_RequestMemoryWrite+0x128>)
 8002d30:	68f8      	ldr	r0, [r7, #12]
 8002d32:	f000 f8d3 	bl	8002edc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002d36:	4603      	mov	r3, r0
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d001      	beq.n	8002d40 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	e04c      	b.n	8002dda <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d40:	2300      	movs	r3, #0
 8002d42:	617b      	str	r3, [r7, #20]
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	695b      	ldr	r3, [r3, #20]
 8002d4a:	617b      	str	r3, [r7, #20]
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	699b      	ldr	r3, [r3, #24]
 8002d52:	617b      	str	r3, [r7, #20]
 8002d54:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d58:	6a39      	ldr	r1, [r7, #32]
 8002d5a:	68f8      	ldr	r0, [r7, #12]
 8002d5c:	f000 f95e 	bl	800301c <I2C_WaitOnTXEFlagUntilTimeout>
 8002d60:	4603      	mov	r3, r0
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d00d      	beq.n	8002d82 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d6a:	2b04      	cmp	r3, #4
 8002d6c:	d107      	bne.n	8002d7e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	681a      	ldr	r2, [r3, #0]
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d7c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	e02b      	b.n	8002dda <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002d82:	88fb      	ldrh	r3, [r7, #6]
 8002d84:	2b01      	cmp	r3, #1
 8002d86:	d105      	bne.n	8002d94 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002d88:	893b      	ldrh	r3, [r7, #8]
 8002d8a:	b2da      	uxtb	r2, r3
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	611a      	str	r2, [r3, #16]
 8002d92:	e021      	b.n	8002dd8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002d94:	893b      	ldrh	r3, [r7, #8]
 8002d96:	0a1b      	lsrs	r3, r3, #8
 8002d98:	b29b      	uxth	r3, r3
 8002d9a:	b2da      	uxtb	r2, r3
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002da2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002da4:	6a39      	ldr	r1, [r7, #32]
 8002da6:	68f8      	ldr	r0, [r7, #12]
 8002da8:	f000 f938 	bl	800301c <I2C_WaitOnTXEFlagUntilTimeout>
 8002dac:	4603      	mov	r3, r0
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d00d      	beq.n	8002dce <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002db6:	2b04      	cmp	r3, #4
 8002db8:	d107      	bne.n	8002dca <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	681a      	ldr	r2, [r3, #0]
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002dc8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e005      	b.n	8002dda <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002dce:	893b      	ldrh	r3, [r7, #8]
 8002dd0:	b2da      	uxtb	r2, r3
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002dd8:	2300      	movs	r3, #0
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	3718      	adds	r7, #24
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}
 8002de2:	bf00      	nop
 8002de4:	00010002 	.word	0x00010002

08002de8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b084      	sub	sp, #16
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	60f8      	str	r0, [r7, #12]
 8002df0:	60b9      	str	r1, [r7, #8]
 8002df2:	603b      	str	r3, [r7, #0]
 8002df4:	4613      	mov	r3, r2
 8002df6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002df8:	e048      	b.n	8002e8c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e00:	d044      	beq.n	8002e8c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e02:	f7fe ff69 	bl	8001cd8 <HAL_GetTick>
 8002e06:	4602      	mov	r2, r0
 8002e08:	69bb      	ldr	r3, [r7, #24]
 8002e0a:	1ad3      	subs	r3, r2, r3
 8002e0c:	683a      	ldr	r2, [r7, #0]
 8002e0e:	429a      	cmp	r2, r3
 8002e10:	d302      	bcc.n	8002e18 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d139      	bne.n	8002e8c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002e18:	68bb      	ldr	r3, [r7, #8]
 8002e1a:	0c1b      	lsrs	r3, r3, #16
 8002e1c:	b2db      	uxtb	r3, r3
 8002e1e:	2b01      	cmp	r3, #1
 8002e20:	d10d      	bne.n	8002e3e <I2C_WaitOnFlagUntilTimeout+0x56>
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	695b      	ldr	r3, [r3, #20]
 8002e28:	43da      	mvns	r2, r3
 8002e2a:	68bb      	ldr	r3, [r7, #8]
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	b29b      	uxth	r3, r3
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	bf0c      	ite	eq
 8002e34:	2301      	moveq	r3, #1
 8002e36:	2300      	movne	r3, #0
 8002e38:	b2db      	uxtb	r3, r3
 8002e3a:	461a      	mov	r2, r3
 8002e3c:	e00c      	b.n	8002e58 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	699b      	ldr	r3, [r3, #24]
 8002e44:	43da      	mvns	r2, r3
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	4013      	ands	r3, r2
 8002e4a:	b29b      	uxth	r3, r3
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	bf0c      	ite	eq
 8002e50:	2301      	moveq	r3, #1
 8002e52:	2300      	movne	r3, #0
 8002e54:	b2db      	uxtb	r3, r3
 8002e56:	461a      	mov	r2, r3
 8002e58:	79fb      	ldrb	r3, [r7, #7]
 8002e5a:	429a      	cmp	r2, r3
 8002e5c:	d116      	bne.n	8002e8c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	2200      	movs	r2, #0
 8002e62:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	2220      	movs	r2, #32
 8002e68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	2200      	movs	r2, #0
 8002e70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e78:	f043 0220 	orr.w	r2, r3, #32
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	2200      	movs	r2, #0
 8002e84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	e023      	b.n	8002ed4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	0c1b      	lsrs	r3, r3, #16
 8002e90:	b2db      	uxtb	r3, r3
 8002e92:	2b01      	cmp	r3, #1
 8002e94:	d10d      	bne.n	8002eb2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	695b      	ldr	r3, [r3, #20]
 8002e9c:	43da      	mvns	r2, r3
 8002e9e:	68bb      	ldr	r3, [r7, #8]
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	b29b      	uxth	r3, r3
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	bf0c      	ite	eq
 8002ea8:	2301      	moveq	r3, #1
 8002eaa:	2300      	movne	r3, #0
 8002eac:	b2db      	uxtb	r3, r3
 8002eae:	461a      	mov	r2, r3
 8002eb0:	e00c      	b.n	8002ecc <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	699b      	ldr	r3, [r3, #24]
 8002eb8:	43da      	mvns	r2, r3
 8002eba:	68bb      	ldr	r3, [r7, #8]
 8002ebc:	4013      	ands	r3, r2
 8002ebe:	b29b      	uxth	r3, r3
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	bf0c      	ite	eq
 8002ec4:	2301      	moveq	r3, #1
 8002ec6:	2300      	movne	r3, #0
 8002ec8:	b2db      	uxtb	r3, r3
 8002eca:	461a      	mov	r2, r3
 8002ecc:	79fb      	ldrb	r3, [r7, #7]
 8002ece:	429a      	cmp	r2, r3
 8002ed0:	d093      	beq.n	8002dfa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002ed2:	2300      	movs	r3, #0
}
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	3710      	adds	r7, #16
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bd80      	pop	{r7, pc}

08002edc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b084      	sub	sp, #16
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	60f8      	str	r0, [r7, #12]
 8002ee4:	60b9      	str	r1, [r7, #8]
 8002ee6:	607a      	str	r2, [r7, #4]
 8002ee8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002eea:	e071      	b.n	8002fd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	695b      	ldr	r3, [r3, #20]
 8002ef2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ef6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002efa:	d123      	bne.n	8002f44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	681a      	ldr	r2, [r3, #0]
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f0a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002f14:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	2200      	movs	r2, #0
 8002f1a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	2220      	movs	r2, #32
 8002f20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	2200      	movs	r2, #0
 8002f28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f30:	f043 0204 	orr.w	r2, r3, #4
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002f40:	2301      	movs	r3, #1
 8002f42:	e067      	b.n	8003014 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f4a:	d041      	beq.n	8002fd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f4c:	f7fe fec4 	bl	8001cd8 <HAL_GetTick>
 8002f50:	4602      	mov	r2, r0
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	1ad3      	subs	r3, r2, r3
 8002f56:	687a      	ldr	r2, [r7, #4]
 8002f58:	429a      	cmp	r2, r3
 8002f5a:	d302      	bcc.n	8002f62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d136      	bne.n	8002fd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002f62:	68bb      	ldr	r3, [r7, #8]
 8002f64:	0c1b      	lsrs	r3, r3, #16
 8002f66:	b2db      	uxtb	r3, r3
 8002f68:	2b01      	cmp	r3, #1
 8002f6a:	d10c      	bne.n	8002f86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	695b      	ldr	r3, [r3, #20]
 8002f72:	43da      	mvns	r2, r3
 8002f74:	68bb      	ldr	r3, [r7, #8]
 8002f76:	4013      	ands	r3, r2
 8002f78:	b29b      	uxth	r3, r3
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	bf14      	ite	ne
 8002f7e:	2301      	movne	r3, #1
 8002f80:	2300      	moveq	r3, #0
 8002f82:	b2db      	uxtb	r3, r3
 8002f84:	e00b      	b.n	8002f9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	699b      	ldr	r3, [r3, #24]
 8002f8c:	43da      	mvns	r2, r3
 8002f8e:	68bb      	ldr	r3, [r7, #8]
 8002f90:	4013      	ands	r3, r2
 8002f92:	b29b      	uxth	r3, r3
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	bf14      	ite	ne
 8002f98:	2301      	movne	r3, #1
 8002f9a:	2300      	moveq	r3, #0
 8002f9c:	b2db      	uxtb	r3, r3
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d016      	beq.n	8002fd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	2220      	movs	r2, #32
 8002fac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fbc:	f043 0220 	orr.w	r2, r3, #32
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	e021      	b.n	8003014 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	0c1b      	lsrs	r3, r3, #16
 8002fd4:	b2db      	uxtb	r3, r3
 8002fd6:	2b01      	cmp	r3, #1
 8002fd8:	d10c      	bne.n	8002ff4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	695b      	ldr	r3, [r3, #20]
 8002fe0:	43da      	mvns	r2, r3
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	4013      	ands	r3, r2
 8002fe6:	b29b      	uxth	r3, r3
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	bf14      	ite	ne
 8002fec:	2301      	movne	r3, #1
 8002fee:	2300      	moveq	r3, #0
 8002ff0:	b2db      	uxtb	r3, r3
 8002ff2:	e00b      	b.n	800300c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	699b      	ldr	r3, [r3, #24]
 8002ffa:	43da      	mvns	r2, r3
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	4013      	ands	r3, r2
 8003000:	b29b      	uxth	r3, r3
 8003002:	2b00      	cmp	r3, #0
 8003004:	bf14      	ite	ne
 8003006:	2301      	movne	r3, #1
 8003008:	2300      	moveq	r3, #0
 800300a:	b2db      	uxtb	r3, r3
 800300c:	2b00      	cmp	r3, #0
 800300e:	f47f af6d 	bne.w	8002eec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003012:	2300      	movs	r3, #0
}
 8003014:	4618      	mov	r0, r3
 8003016:	3710      	adds	r7, #16
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}

0800301c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b084      	sub	sp, #16
 8003020:	af00      	add	r7, sp, #0
 8003022:	60f8      	str	r0, [r7, #12]
 8003024:	60b9      	str	r1, [r7, #8]
 8003026:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003028:	e034      	b.n	8003094 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800302a:	68f8      	ldr	r0, [r7, #12]
 800302c:	f000 f886 	bl	800313c <I2C_IsAcknowledgeFailed>
 8003030:	4603      	mov	r3, r0
 8003032:	2b00      	cmp	r3, #0
 8003034:	d001      	beq.n	800303a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003036:	2301      	movs	r3, #1
 8003038:	e034      	b.n	80030a4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800303a:	68bb      	ldr	r3, [r7, #8]
 800303c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003040:	d028      	beq.n	8003094 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003042:	f7fe fe49 	bl	8001cd8 <HAL_GetTick>
 8003046:	4602      	mov	r2, r0
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	1ad3      	subs	r3, r2, r3
 800304c:	68ba      	ldr	r2, [r7, #8]
 800304e:	429a      	cmp	r2, r3
 8003050:	d302      	bcc.n	8003058 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003052:	68bb      	ldr	r3, [r7, #8]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d11d      	bne.n	8003094 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	695b      	ldr	r3, [r3, #20]
 800305e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003062:	2b80      	cmp	r3, #128	; 0x80
 8003064:	d016      	beq.n	8003094 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	2200      	movs	r2, #0
 800306a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	2220      	movs	r2, #32
 8003070:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	2200      	movs	r2, #0
 8003078:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003080:	f043 0220 	orr.w	r2, r3, #32
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	2200      	movs	r2, #0
 800308c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	e007      	b.n	80030a4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	695b      	ldr	r3, [r3, #20]
 800309a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800309e:	2b80      	cmp	r3, #128	; 0x80
 80030a0:	d1c3      	bne.n	800302a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80030a2:	2300      	movs	r3, #0
}
 80030a4:	4618      	mov	r0, r3
 80030a6:	3710      	adds	r7, #16
 80030a8:	46bd      	mov	sp, r7
 80030aa:	bd80      	pop	{r7, pc}

080030ac <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b084      	sub	sp, #16
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	60f8      	str	r0, [r7, #12]
 80030b4:	60b9      	str	r1, [r7, #8]
 80030b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80030b8:	e034      	b.n	8003124 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80030ba:	68f8      	ldr	r0, [r7, #12]
 80030bc:	f000 f83e 	bl	800313c <I2C_IsAcknowledgeFailed>
 80030c0:	4603      	mov	r3, r0
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d001      	beq.n	80030ca <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80030c6:	2301      	movs	r3, #1
 80030c8:	e034      	b.n	8003134 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030ca:	68bb      	ldr	r3, [r7, #8]
 80030cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030d0:	d028      	beq.n	8003124 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030d2:	f7fe fe01 	bl	8001cd8 <HAL_GetTick>
 80030d6:	4602      	mov	r2, r0
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	1ad3      	subs	r3, r2, r3
 80030dc:	68ba      	ldr	r2, [r7, #8]
 80030de:	429a      	cmp	r2, r3
 80030e0:	d302      	bcc.n	80030e8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80030e2:	68bb      	ldr	r3, [r7, #8]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d11d      	bne.n	8003124 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	695b      	ldr	r3, [r3, #20]
 80030ee:	f003 0304 	and.w	r3, r3, #4
 80030f2:	2b04      	cmp	r3, #4
 80030f4:	d016      	beq.n	8003124 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	2200      	movs	r2, #0
 80030fa:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	2220      	movs	r2, #32
 8003100:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	2200      	movs	r2, #0
 8003108:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003110:	f043 0220 	orr.w	r2, r3, #32
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	2200      	movs	r2, #0
 800311c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003120:	2301      	movs	r3, #1
 8003122:	e007      	b.n	8003134 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	695b      	ldr	r3, [r3, #20]
 800312a:	f003 0304 	and.w	r3, r3, #4
 800312e:	2b04      	cmp	r3, #4
 8003130:	d1c3      	bne.n	80030ba <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003132:	2300      	movs	r3, #0
}
 8003134:	4618      	mov	r0, r3
 8003136:	3710      	adds	r7, #16
 8003138:	46bd      	mov	sp, r7
 800313a:	bd80      	pop	{r7, pc}

0800313c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800313c:	b480      	push	{r7}
 800313e:	b083      	sub	sp, #12
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	695b      	ldr	r3, [r3, #20]
 800314a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800314e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003152:	d11b      	bne.n	800318c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800315c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2200      	movs	r2, #0
 8003162:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2220      	movs	r2, #32
 8003168:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2200      	movs	r2, #0
 8003170:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003178:	f043 0204 	orr.w	r2, r3, #4
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2200      	movs	r2, #0
 8003184:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003188:	2301      	movs	r3, #1
 800318a:	e000      	b.n	800318e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800318c:	2300      	movs	r3, #0
}
 800318e:	4618      	mov	r0, r3
 8003190:	370c      	adds	r7, #12
 8003192:	46bd      	mov	sp, r7
 8003194:	bc80      	pop	{r7}
 8003196:	4770      	bx	lr

08003198 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b086      	sub	sp, #24
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d101      	bne.n	80031aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80031a6:	2301      	movs	r3, #1
 80031a8:	e272      	b.n	8003690 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f003 0301 	and.w	r3, r3, #1
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	f000 8087 	beq.w	80032c6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80031b8:	4b92      	ldr	r3, [pc, #584]	; (8003404 <HAL_RCC_OscConfig+0x26c>)
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	f003 030c 	and.w	r3, r3, #12
 80031c0:	2b04      	cmp	r3, #4
 80031c2:	d00c      	beq.n	80031de <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80031c4:	4b8f      	ldr	r3, [pc, #572]	; (8003404 <HAL_RCC_OscConfig+0x26c>)
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	f003 030c 	and.w	r3, r3, #12
 80031cc:	2b08      	cmp	r3, #8
 80031ce:	d112      	bne.n	80031f6 <HAL_RCC_OscConfig+0x5e>
 80031d0:	4b8c      	ldr	r3, [pc, #560]	; (8003404 <HAL_RCC_OscConfig+0x26c>)
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031dc:	d10b      	bne.n	80031f6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031de:	4b89      	ldr	r3, [pc, #548]	; (8003404 <HAL_RCC_OscConfig+0x26c>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d06c      	beq.n	80032c4 <HAL_RCC_OscConfig+0x12c>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d168      	bne.n	80032c4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80031f2:	2301      	movs	r3, #1
 80031f4:	e24c      	b.n	8003690 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031fe:	d106      	bne.n	800320e <HAL_RCC_OscConfig+0x76>
 8003200:	4b80      	ldr	r3, [pc, #512]	; (8003404 <HAL_RCC_OscConfig+0x26c>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4a7f      	ldr	r2, [pc, #508]	; (8003404 <HAL_RCC_OscConfig+0x26c>)
 8003206:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800320a:	6013      	str	r3, [r2, #0]
 800320c:	e02e      	b.n	800326c <HAL_RCC_OscConfig+0xd4>
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d10c      	bne.n	8003230 <HAL_RCC_OscConfig+0x98>
 8003216:	4b7b      	ldr	r3, [pc, #492]	; (8003404 <HAL_RCC_OscConfig+0x26c>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	4a7a      	ldr	r2, [pc, #488]	; (8003404 <HAL_RCC_OscConfig+0x26c>)
 800321c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003220:	6013      	str	r3, [r2, #0]
 8003222:	4b78      	ldr	r3, [pc, #480]	; (8003404 <HAL_RCC_OscConfig+0x26c>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4a77      	ldr	r2, [pc, #476]	; (8003404 <HAL_RCC_OscConfig+0x26c>)
 8003228:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800322c:	6013      	str	r3, [r2, #0]
 800322e:	e01d      	b.n	800326c <HAL_RCC_OscConfig+0xd4>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003238:	d10c      	bne.n	8003254 <HAL_RCC_OscConfig+0xbc>
 800323a:	4b72      	ldr	r3, [pc, #456]	; (8003404 <HAL_RCC_OscConfig+0x26c>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4a71      	ldr	r2, [pc, #452]	; (8003404 <HAL_RCC_OscConfig+0x26c>)
 8003240:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003244:	6013      	str	r3, [r2, #0]
 8003246:	4b6f      	ldr	r3, [pc, #444]	; (8003404 <HAL_RCC_OscConfig+0x26c>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	4a6e      	ldr	r2, [pc, #440]	; (8003404 <HAL_RCC_OscConfig+0x26c>)
 800324c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003250:	6013      	str	r3, [r2, #0]
 8003252:	e00b      	b.n	800326c <HAL_RCC_OscConfig+0xd4>
 8003254:	4b6b      	ldr	r3, [pc, #428]	; (8003404 <HAL_RCC_OscConfig+0x26c>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a6a      	ldr	r2, [pc, #424]	; (8003404 <HAL_RCC_OscConfig+0x26c>)
 800325a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800325e:	6013      	str	r3, [r2, #0]
 8003260:	4b68      	ldr	r3, [pc, #416]	; (8003404 <HAL_RCC_OscConfig+0x26c>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a67      	ldr	r2, [pc, #412]	; (8003404 <HAL_RCC_OscConfig+0x26c>)
 8003266:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800326a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d013      	beq.n	800329c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003274:	f7fe fd30 	bl	8001cd8 <HAL_GetTick>
 8003278:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800327a:	e008      	b.n	800328e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800327c:	f7fe fd2c 	bl	8001cd8 <HAL_GetTick>
 8003280:	4602      	mov	r2, r0
 8003282:	693b      	ldr	r3, [r7, #16]
 8003284:	1ad3      	subs	r3, r2, r3
 8003286:	2b64      	cmp	r3, #100	; 0x64
 8003288:	d901      	bls.n	800328e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800328a:	2303      	movs	r3, #3
 800328c:	e200      	b.n	8003690 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800328e:	4b5d      	ldr	r3, [pc, #372]	; (8003404 <HAL_RCC_OscConfig+0x26c>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003296:	2b00      	cmp	r3, #0
 8003298:	d0f0      	beq.n	800327c <HAL_RCC_OscConfig+0xe4>
 800329a:	e014      	b.n	80032c6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800329c:	f7fe fd1c 	bl	8001cd8 <HAL_GetTick>
 80032a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032a2:	e008      	b.n	80032b6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032a4:	f7fe fd18 	bl	8001cd8 <HAL_GetTick>
 80032a8:	4602      	mov	r2, r0
 80032aa:	693b      	ldr	r3, [r7, #16]
 80032ac:	1ad3      	subs	r3, r2, r3
 80032ae:	2b64      	cmp	r3, #100	; 0x64
 80032b0:	d901      	bls.n	80032b6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80032b2:	2303      	movs	r3, #3
 80032b4:	e1ec      	b.n	8003690 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032b6:	4b53      	ldr	r3, [pc, #332]	; (8003404 <HAL_RCC_OscConfig+0x26c>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d1f0      	bne.n	80032a4 <HAL_RCC_OscConfig+0x10c>
 80032c2:	e000      	b.n	80032c6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f003 0302 	and.w	r3, r3, #2
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d063      	beq.n	800339a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80032d2:	4b4c      	ldr	r3, [pc, #304]	; (8003404 <HAL_RCC_OscConfig+0x26c>)
 80032d4:	685b      	ldr	r3, [r3, #4]
 80032d6:	f003 030c 	and.w	r3, r3, #12
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d00b      	beq.n	80032f6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80032de:	4b49      	ldr	r3, [pc, #292]	; (8003404 <HAL_RCC_OscConfig+0x26c>)
 80032e0:	685b      	ldr	r3, [r3, #4]
 80032e2:	f003 030c 	and.w	r3, r3, #12
 80032e6:	2b08      	cmp	r3, #8
 80032e8:	d11c      	bne.n	8003324 <HAL_RCC_OscConfig+0x18c>
 80032ea:	4b46      	ldr	r3, [pc, #280]	; (8003404 <HAL_RCC_OscConfig+0x26c>)
 80032ec:	685b      	ldr	r3, [r3, #4]
 80032ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d116      	bne.n	8003324 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032f6:	4b43      	ldr	r3, [pc, #268]	; (8003404 <HAL_RCC_OscConfig+0x26c>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f003 0302 	and.w	r3, r3, #2
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d005      	beq.n	800330e <HAL_RCC_OscConfig+0x176>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	691b      	ldr	r3, [r3, #16]
 8003306:	2b01      	cmp	r3, #1
 8003308:	d001      	beq.n	800330e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	e1c0      	b.n	8003690 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800330e:	4b3d      	ldr	r3, [pc, #244]	; (8003404 <HAL_RCC_OscConfig+0x26c>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	695b      	ldr	r3, [r3, #20]
 800331a:	00db      	lsls	r3, r3, #3
 800331c:	4939      	ldr	r1, [pc, #228]	; (8003404 <HAL_RCC_OscConfig+0x26c>)
 800331e:	4313      	orrs	r3, r2
 8003320:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003322:	e03a      	b.n	800339a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	691b      	ldr	r3, [r3, #16]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d020      	beq.n	800336e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800332c:	4b36      	ldr	r3, [pc, #216]	; (8003408 <HAL_RCC_OscConfig+0x270>)
 800332e:	2201      	movs	r2, #1
 8003330:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003332:	f7fe fcd1 	bl	8001cd8 <HAL_GetTick>
 8003336:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003338:	e008      	b.n	800334c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800333a:	f7fe fccd 	bl	8001cd8 <HAL_GetTick>
 800333e:	4602      	mov	r2, r0
 8003340:	693b      	ldr	r3, [r7, #16]
 8003342:	1ad3      	subs	r3, r2, r3
 8003344:	2b02      	cmp	r3, #2
 8003346:	d901      	bls.n	800334c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003348:	2303      	movs	r3, #3
 800334a:	e1a1      	b.n	8003690 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800334c:	4b2d      	ldr	r3, [pc, #180]	; (8003404 <HAL_RCC_OscConfig+0x26c>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f003 0302 	and.w	r3, r3, #2
 8003354:	2b00      	cmp	r3, #0
 8003356:	d0f0      	beq.n	800333a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003358:	4b2a      	ldr	r3, [pc, #168]	; (8003404 <HAL_RCC_OscConfig+0x26c>)
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	695b      	ldr	r3, [r3, #20]
 8003364:	00db      	lsls	r3, r3, #3
 8003366:	4927      	ldr	r1, [pc, #156]	; (8003404 <HAL_RCC_OscConfig+0x26c>)
 8003368:	4313      	orrs	r3, r2
 800336a:	600b      	str	r3, [r1, #0]
 800336c:	e015      	b.n	800339a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800336e:	4b26      	ldr	r3, [pc, #152]	; (8003408 <HAL_RCC_OscConfig+0x270>)
 8003370:	2200      	movs	r2, #0
 8003372:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003374:	f7fe fcb0 	bl	8001cd8 <HAL_GetTick>
 8003378:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800337a:	e008      	b.n	800338e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800337c:	f7fe fcac 	bl	8001cd8 <HAL_GetTick>
 8003380:	4602      	mov	r2, r0
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	1ad3      	subs	r3, r2, r3
 8003386:	2b02      	cmp	r3, #2
 8003388:	d901      	bls.n	800338e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800338a:	2303      	movs	r3, #3
 800338c:	e180      	b.n	8003690 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800338e:	4b1d      	ldr	r3, [pc, #116]	; (8003404 <HAL_RCC_OscConfig+0x26c>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f003 0302 	and.w	r3, r3, #2
 8003396:	2b00      	cmp	r3, #0
 8003398:	d1f0      	bne.n	800337c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f003 0308 	and.w	r3, r3, #8
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d03a      	beq.n	800341c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	699b      	ldr	r3, [r3, #24]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d019      	beq.n	80033e2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80033ae:	4b17      	ldr	r3, [pc, #92]	; (800340c <HAL_RCC_OscConfig+0x274>)
 80033b0:	2201      	movs	r2, #1
 80033b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033b4:	f7fe fc90 	bl	8001cd8 <HAL_GetTick>
 80033b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033ba:	e008      	b.n	80033ce <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033bc:	f7fe fc8c 	bl	8001cd8 <HAL_GetTick>
 80033c0:	4602      	mov	r2, r0
 80033c2:	693b      	ldr	r3, [r7, #16]
 80033c4:	1ad3      	subs	r3, r2, r3
 80033c6:	2b02      	cmp	r3, #2
 80033c8:	d901      	bls.n	80033ce <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80033ca:	2303      	movs	r3, #3
 80033cc:	e160      	b.n	8003690 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033ce:	4b0d      	ldr	r3, [pc, #52]	; (8003404 <HAL_RCC_OscConfig+0x26c>)
 80033d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033d2:	f003 0302 	and.w	r3, r3, #2
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d0f0      	beq.n	80033bc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80033da:	2001      	movs	r0, #1
 80033dc:	f000 face 	bl	800397c <RCC_Delay>
 80033e0:	e01c      	b.n	800341c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80033e2:	4b0a      	ldr	r3, [pc, #40]	; (800340c <HAL_RCC_OscConfig+0x274>)
 80033e4:	2200      	movs	r2, #0
 80033e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033e8:	f7fe fc76 	bl	8001cd8 <HAL_GetTick>
 80033ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033ee:	e00f      	b.n	8003410 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033f0:	f7fe fc72 	bl	8001cd8 <HAL_GetTick>
 80033f4:	4602      	mov	r2, r0
 80033f6:	693b      	ldr	r3, [r7, #16]
 80033f8:	1ad3      	subs	r3, r2, r3
 80033fa:	2b02      	cmp	r3, #2
 80033fc:	d908      	bls.n	8003410 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80033fe:	2303      	movs	r3, #3
 8003400:	e146      	b.n	8003690 <HAL_RCC_OscConfig+0x4f8>
 8003402:	bf00      	nop
 8003404:	40021000 	.word	0x40021000
 8003408:	42420000 	.word	0x42420000
 800340c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003410:	4b92      	ldr	r3, [pc, #584]	; (800365c <HAL_RCC_OscConfig+0x4c4>)
 8003412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003414:	f003 0302 	and.w	r3, r3, #2
 8003418:	2b00      	cmp	r3, #0
 800341a:	d1e9      	bne.n	80033f0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f003 0304 	and.w	r3, r3, #4
 8003424:	2b00      	cmp	r3, #0
 8003426:	f000 80a6 	beq.w	8003576 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800342a:	2300      	movs	r3, #0
 800342c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800342e:	4b8b      	ldr	r3, [pc, #556]	; (800365c <HAL_RCC_OscConfig+0x4c4>)
 8003430:	69db      	ldr	r3, [r3, #28]
 8003432:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003436:	2b00      	cmp	r3, #0
 8003438:	d10d      	bne.n	8003456 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800343a:	4b88      	ldr	r3, [pc, #544]	; (800365c <HAL_RCC_OscConfig+0x4c4>)
 800343c:	69db      	ldr	r3, [r3, #28]
 800343e:	4a87      	ldr	r2, [pc, #540]	; (800365c <HAL_RCC_OscConfig+0x4c4>)
 8003440:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003444:	61d3      	str	r3, [r2, #28]
 8003446:	4b85      	ldr	r3, [pc, #532]	; (800365c <HAL_RCC_OscConfig+0x4c4>)
 8003448:	69db      	ldr	r3, [r3, #28]
 800344a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800344e:	60bb      	str	r3, [r7, #8]
 8003450:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003452:	2301      	movs	r3, #1
 8003454:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003456:	4b82      	ldr	r3, [pc, #520]	; (8003660 <HAL_RCC_OscConfig+0x4c8>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800345e:	2b00      	cmp	r3, #0
 8003460:	d118      	bne.n	8003494 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003462:	4b7f      	ldr	r3, [pc, #508]	; (8003660 <HAL_RCC_OscConfig+0x4c8>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4a7e      	ldr	r2, [pc, #504]	; (8003660 <HAL_RCC_OscConfig+0x4c8>)
 8003468:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800346c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800346e:	f7fe fc33 	bl	8001cd8 <HAL_GetTick>
 8003472:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003474:	e008      	b.n	8003488 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003476:	f7fe fc2f 	bl	8001cd8 <HAL_GetTick>
 800347a:	4602      	mov	r2, r0
 800347c:	693b      	ldr	r3, [r7, #16]
 800347e:	1ad3      	subs	r3, r2, r3
 8003480:	2b64      	cmp	r3, #100	; 0x64
 8003482:	d901      	bls.n	8003488 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003484:	2303      	movs	r3, #3
 8003486:	e103      	b.n	8003690 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003488:	4b75      	ldr	r3, [pc, #468]	; (8003660 <HAL_RCC_OscConfig+0x4c8>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003490:	2b00      	cmp	r3, #0
 8003492:	d0f0      	beq.n	8003476 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	68db      	ldr	r3, [r3, #12]
 8003498:	2b01      	cmp	r3, #1
 800349a:	d106      	bne.n	80034aa <HAL_RCC_OscConfig+0x312>
 800349c:	4b6f      	ldr	r3, [pc, #444]	; (800365c <HAL_RCC_OscConfig+0x4c4>)
 800349e:	6a1b      	ldr	r3, [r3, #32]
 80034a0:	4a6e      	ldr	r2, [pc, #440]	; (800365c <HAL_RCC_OscConfig+0x4c4>)
 80034a2:	f043 0301 	orr.w	r3, r3, #1
 80034a6:	6213      	str	r3, [r2, #32]
 80034a8:	e02d      	b.n	8003506 <HAL_RCC_OscConfig+0x36e>
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	68db      	ldr	r3, [r3, #12]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d10c      	bne.n	80034cc <HAL_RCC_OscConfig+0x334>
 80034b2:	4b6a      	ldr	r3, [pc, #424]	; (800365c <HAL_RCC_OscConfig+0x4c4>)
 80034b4:	6a1b      	ldr	r3, [r3, #32]
 80034b6:	4a69      	ldr	r2, [pc, #420]	; (800365c <HAL_RCC_OscConfig+0x4c4>)
 80034b8:	f023 0301 	bic.w	r3, r3, #1
 80034bc:	6213      	str	r3, [r2, #32]
 80034be:	4b67      	ldr	r3, [pc, #412]	; (800365c <HAL_RCC_OscConfig+0x4c4>)
 80034c0:	6a1b      	ldr	r3, [r3, #32]
 80034c2:	4a66      	ldr	r2, [pc, #408]	; (800365c <HAL_RCC_OscConfig+0x4c4>)
 80034c4:	f023 0304 	bic.w	r3, r3, #4
 80034c8:	6213      	str	r3, [r2, #32]
 80034ca:	e01c      	b.n	8003506 <HAL_RCC_OscConfig+0x36e>
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	68db      	ldr	r3, [r3, #12]
 80034d0:	2b05      	cmp	r3, #5
 80034d2:	d10c      	bne.n	80034ee <HAL_RCC_OscConfig+0x356>
 80034d4:	4b61      	ldr	r3, [pc, #388]	; (800365c <HAL_RCC_OscConfig+0x4c4>)
 80034d6:	6a1b      	ldr	r3, [r3, #32]
 80034d8:	4a60      	ldr	r2, [pc, #384]	; (800365c <HAL_RCC_OscConfig+0x4c4>)
 80034da:	f043 0304 	orr.w	r3, r3, #4
 80034de:	6213      	str	r3, [r2, #32]
 80034e0:	4b5e      	ldr	r3, [pc, #376]	; (800365c <HAL_RCC_OscConfig+0x4c4>)
 80034e2:	6a1b      	ldr	r3, [r3, #32]
 80034e4:	4a5d      	ldr	r2, [pc, #372]	; (800365c <HAL_RCC_OscConfig+0x4c4>)
 80034e6:	f043 0301 	orr.w	r3, r3, #1
 80034ea:	6213      	str	r3, [r2, #32]
 80034ec:	e00b      	b.n	8003506 <HAL_RCC_OscConfig+0x36e>
 80034ee:	4b5b      	ldr	r3, [pc, #364]	; (800365c <HAL_RCC_OscConfig+0x4c4>)
 80034f0:	6a1b      	ldr	r3, [r3, #32]
 80034f2:	4a5a      	ldr	r2, [pc, #360]	; (800365c <HAL_RCC_OscConfig+0x4c4>)
 80034f4:	f023 0301 	bic.w	r3, r3, #1
 80034f8:	6213      	str	r3, [r2, #32]
 80034fa:	4b58      	ldr	r3, [pc, #352]	; (800365c <HAL_RCC_OscConfig+0x4c4>)
 80034fc:	6a1b      	ldr	r3, [r3, #32]
 80034fe:	4a57      	ldr	r2, [pc, #348]	; (800365c <HAL_RCC_OscConfig+0x4c4>)
 8003500:	f023 0304 	bic.w	r3, r3, #4
 8003504:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	68db      	ldr	r3, [r3, #12]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d015      	beq.n	800353a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800350e:	f7fe fbe3 	bl	8001cd8 <HAL_GetTick>
 8003512:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003514:	e00a      	b.n	800352c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003516:	f7fe fbdf 	bl	8001cd8 <HAL_GetTick>
 800351a:	4602      	mov	r2, r0
 800351c:	693b      	ldr	r3, [r7, #16]
 800351e:	1ad3      	subs	r3, r2, r3
 8003520:	f241 3288 	movw	r2, #5000	; 0x1388
 8003524:	4293      	cmp	r3, r2
 8003526:	d901      	bls.n	800352c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003528:	2303      	movs	r3, #3
 800352a:	e0b1      	b.n	8003690 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800352c:	4b4b      	ldr	r3, [pc, #300]	; (800365c <HAL_RCC_OscConfig+0x4c4>)
 800352e:	6a1b      	ldr	r3, [r3, #32]
 8003530:	f003 0302 	and.w	r3, r3, #2
 8003534:	2b00      	cmp	r3, #0
 8003536:	d0ee      	beq.n	8003516 <HAL_RCC_OscConfig+0x37e>
 8003538:	e014      	b.n	8003564 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800353a:	f7fe fbcd 	bl	8001cd8 <HAL_GetTick>
 800353e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003540:	e00a      	b.n	8003558 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003542:	f7fe fbc9 	bl	8001cd8 <HAL_GetTick>
 8003546:	4602      	mov	r2, r0
 8003548:	693b      	ldr	r3, [r7, #16]
 800354a:	1ad3      	subs	r3, r2, r3
 800354c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003550:	4293      	cmp	r3, r2
 8003552:	d901      	bls.n	8003558 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003554:	2303      	movs	r3, #3
 8003556:	e09b      	b.n	8003690 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003558:	4b40      	ldr	r3, [pc, #256]	; (800365c <HAL_RCC_OscConfig+0x4c4>)
 800355a:	6a1b      	ldr	r3, [r3, #32]
 800355c:	f003 0302 	and.w	r3, r3, #2
 8003560:	2b00      	cmp	r3, #0
 8003562:	d1ee      	bne.n	8003542 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003564:	7dfb      	ldrb	r3, [r7, #23]
 8003566:	2b01      	cmp	r3, #1
 8003568:	d105      	bne.n	8003576 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800356a:	4b3c      	ldr	r3, [pc, #240]	; (800365c <HAL_RCC_OscConfig+0x4c4>)
 800356c:	69db      	ldr	r3, [r3, #28]
 800356e:	4a3b      	ldr	r2, [pc, #236]	; (800365c <HAL_RCC_OscConfig+0x4c4>)
 8003570:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003574:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	69db      	ldr	r3, [r3, #28]
 800357a:	2b00      	cmp	r3, #0
 800357c:	f000 8087 	beq.w	800368e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003580:	4b36      	ldr	r3, [pc, #216]	; (800365c <HAL_RCC_OscConfig+0x4c4>)
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	f003 030c 	and.w	r3, r3, #12
 8003588:	2b08      	cmp	r3, #8
 800358a:	d061      	beq.n	8003650 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	69db      	ldr	r3, [r3, #28]
 8003590:	2b02      	cmp	r3, #2
 8003592:	d146      	bne.n	8003622 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003594:	4b33      	ldr	r3, [pc, #204]	; (8003664 <HAL_RCC_OscConfig+0x4cc>)
 8003596:	2200      	movs	r2, #0
 8003598:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800359a:	f7fe fb9d 	bl	8001cd8 <HAL_GetTick>
 800359e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035a0:	e008      	b.n	80035b4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035a2:	f7fe fb99 	bl	8001cd8 <HAL_GetTick>
 80035a6:	4602      	mov	r2, r0
 80035a8:	693b      	ldr	r3, [r7, #16]
 80035aa:	1ad3      	subs	r3, r2, r3
 80035ac:	2b02      	cmp	r3, #2
 80035ae:	d901      	bls.n	80035b4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80035b0:	2303      	movs	r3, #3
 80035b2:	e06d      	b.n	8003690 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035b4:	4b29      	ldr	r3, [pc, #164]	; (800365c <HAL_RCC_OscConfig+0x4c4>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d1f0      	bne.n	80035a2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6a1b      	ldr	r3, [r3, #32]
 80035c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80035c8:	d108      	bne.n	80035dc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80035ca:	4b24      	ldr	r3, [pc, #144]	; (800365c <HAL_RCC_OscConfig+0x4c4>)
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	689b      	ldr	r3, [r3, #8]
 80035d6:	4921      	ldr	r1, [pc, #132]	; (800365c <HAL_RCC_OscConfig+0x4c4>)
 80035d8:	4313      	orrs	r3, r2
 80035da:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80035dc:	4b1f      	ldr	r3, [pc, #124]	; (800365c <HAL_RCC_OscConfig+0x4c4>)
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6a19      	ldr	r1, [r3, #32]
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ec:	430b      	orrs	r3, r1
 80035ee:	491b      	ldr	r1, [pc, #108]	; (800365c <HAL_RCC_OscConfig+0x4c4>)
 80035f0:	4313      	orrs	r3, r2
 80035f2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80035f4:	4b1b      	ldr	r3, [pc, #108]	; (8003664 <HAL_RCC_OscConfig+0x4cc>)
 80035f6:	2201      	movs	r2, #1
 80035f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035fa:	f7fe fb6d 	bl	8001cd8 <HAL_GetTick>
 80035fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003600:	e008      	b.n	8003614 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003602:	f7fe fb69 	bl	8001cd8 <HAL_GetTick>
 8003606:	4602      	mov	r2, r0
 8003608:	693b      	ldr	r3, [r7, #16]
 800360a:	1ad3      	subs	r3, r2, r3
 800360c:	2b02      	cmp	r3, #2
 800360e:	d901      	bls.n	8003614 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003610:	2303      	movs	r3, #3
 8003612:	e03d      	b.n	8003690 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003614:	4b11      	ldr	r3, [pc, #68]	; (800365c <HAL_RCC_OscConfig+0x4c4>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800361c:	2b00      	cmp	r3, #0
 800361e:	d0f0      	beq.n	8003602 <HAL_RCC_OscConfig+0x46a>
 8003620:	e035      	b.n	800368e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003622:	4b10      	ldr	r3, [pc, #64]	; (8003664 <HAL_RCC_OscConfig+0x4cc>)
 8003624:	2200      	movs	r2, #0
 8003626:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003628:	f7fe fb56 	bl	8001cd8 <HAL_GetTick>
 800362c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800362e:	e008      	b.n	8003642 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003630:	f7fe fb52 	bl	8001cd8 <HAL_GetTick>
 8003634:	4602      	mov	r2, r0
 8003636:	693b      	ldr	r3, [r7, #16]
 8003638:	1ad3      	subs	r3, r2, r3
 800363a:	2b02      	cmp	r3, #2
 800363c:	d901      	bls.n	8003642 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800363e:	2303      	movs	r3, #3
 8003640:	e026      	b.n	8003690 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003642:	4b06      	ldr	r3, [pc, #24]	; (800365c <HAL_RCC_OscConfig+0x4c4>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800364a:	2b00      	cmp	r3, #0
 800364c:	d1f0      	bne.n	8003630 <HAL_RCC_OscConfig+0x498>
 800364e:	e01e      	b.n	800368e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	69db      	ldr	r3, [r3, #28]
 8003654:	2b01      	cmp	r3, #1
 8003656:	d107      	bne.n	8003668 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003658:	2301      	movs	r3, #1
 800365a:	e019      	b.n	8003690 <HAL_RCC_OscConfig+0x4f8>
 800365c:	40021000 	.word	0x40021000
 8003660:	40007000 	.word	0x40007000
 8003664:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003668:	4b0b      	ldr	r3, [pc, #44]	; (8003698 <HAL_RCC_OscConfig+0x500>)
 800366a:	685b      	ldr	r3, [r3, #4]
 800366c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6a1b      	ldr	r3, [r3, #32]
 8003678:	429a      	cmp	r2, r3
 800367a:	d106      	bne.n	800368a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003686:	429a      	cmp	r2, r3
 8003688:	d001      	beq.n	800368e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800368a:	2301      	movs	r3, #1
 800368c:	e000      	b.n	8003690 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800368e:	2300      	movs	r3, #0
}
 8003690:	4618      	mov	r0, r3
 8003692:	3718      	adds	r7, #24
 8003694:	46bd      	mov	sp, r7
 8003696:	bd80      	pop	{r7, pc}
 8003698:	40021000 	.word	0x40021000

0800369c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b084      	sub	sp, #16
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
 80036a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d101      	bne.n	80036b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80036ac:	2301      	movs	r3, #1
 80036ae:	e0d0      	b.n	8003852 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80036b0:	4b6a      	ldr	r3, [pc, #424]	; (800385c <HAL_RCC_ClockConfig+0x1c0>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f003 0307 	and.w	r3, r3, #7
 80036b8:	683a      	ldr	r2, [r7, #0]
 80036ba:	429a      	cmp	r2, r3
 80036bc:	d910      	bls.n	80036e0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036be:	4b67      	ldr	r3, [pc, #412]	; (800385c <HAL_RCC_ClockConfig+0x1c0>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f023 0207 	bic.w	r2, r3, #7
 80036c6:	4965      	ldr	r1, [pc, #404]	; (800385c <HAL_RCC_ClockConfig+0x1c0>)
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	4313      	orrs	r3, r2
 80036cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036ce:	4b63      	ldr	r3, [pc, #396]	; (800385c <HAL_RCC_ClockConfig+0x1c0>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f003 0307 	and.w	r3, r3, #7
 80036d6:	683a      	ldr	r2, [r7, #0]
 80036d8:	429a      	cmp	r2, r3
 80036da:	d001      	beq.n	80036e0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80036dc:	2301      	movs	r3, #1
 80036de:	e0b8      	b.n	8003852 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f003 0302 	and.w	r3, r3, #2
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d020      	beq.n	800372e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f003 0304 	and.w	r3, r3, #4
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d005      	beq.n	8003704 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80036f8:	4b59      	ldr	r3, [pc, #356]	; (8003860 <HAL_RCC_ClockConfig+0x1c4>)
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	4a58      	ldr	r2, [pc, #352]	; (8003860 <HAL_RCC_ClockConfig+0x1c4>)
 80036fe:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003702:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f003 0308 	and.w	r3, r3, #8
 800370c:	2b00      	cmp	r3, #0
 800370e:	d005      	beq.n	800371c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003710:	4b53      	ldr	r3, [pc, #332]	; (8003860 <HAL_RCC_ClockConfig+0x1c4>)
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	4a52      	ldr	r2, [pc, #328]	; (8003860 <HAL_RCC_ClockConfig+0x1c4>)
 8003716:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800371a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800371c:	4b50      	ldr	r3, [pc, #320]	; (8003860 <HAL_RCC_ClockConfig+0x1c4>)
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	689b      	ldr	r3, [r3, #8]
 8003728:	494d      	ldr	r1, [pc, #308]	; (8003860 <HAL_RCC_ClockConfig+0x1c4>)
 800372a:	4313      	orrs	r3, r2
 800372c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f003 0301 	and.w	r3, r3, #1
 8003736:	2b00      	cmp	r3, #0
 8003738:	d040      	beq.n	80037bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	2b01      	cmp	r3, #1
 8003740:	d107      	bne.n	8003752 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003742:	4b47      	ldr	r3, [pc, #284]	; (8003860 <HAL_RCC_ClockConfig+0x1c4>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800374a:	2b00      	cmp	r3, #0
 800374c:	d115      	bne.n	800377a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	e07f      	b.n	8003852 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	2b02      	cmp	r3, #2
 8003758:	d107      	bne.n	800376a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800375a:	4b41      	ldr	r3, [pc, #260]	; (8003860 <HAL_RCC_ClockConfig+0x1c4>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003762:	2b00      	cmp	r3, #0
 8003764:	d109      	bne.n	800377a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003766:	2301      	movs	r3, #1
 8003768:	e073      	b.n	8003852 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800376a:	4b3d      	ldr	r3, [pc, #244]	; (8003860 <HAL_RCC_ClockConfig+0x1c4>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f003 0302 	and.w	r3, r3, #2
 8003772:	2b00      	cmp	r3, #0
 8003774:	d101      	bne.n	800377a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003776:	2301      	movs	r3, #1
 8003778:	e06b      	b.n	8003852 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800377a:	4b39      	ldr	r3, [pc, #228]	; (8003860 <HAL_RCC_ClockConfig+0x1c4>)
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	f023 0203 	bic.w	r2, r3, #3
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	4936      	ldr	r1, [pc, #216]	; (8003860 <HAL_RCC_ClockConfig+0x1c4>)
 8003788:	4313      	orrs	r3, r2
 800378a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800378c:	f7fe faa4 	bl	8001cd8 <HAL_GetTick>
 8003790:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003792:	e00a      	b.n	80037aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003794:	f7fe faa0 	bl	8001cd8 <HAL_GetTick>
 8003798:	4602      	mov	r2, r0
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	1ad3      	subs	r3, r2, r3
 800379e:	f241 3288 	movw	r2, #5000	; 0x1388
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d901      	bls.n	80037aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80037a6:	2303      	movs	r3, #3
 80037a8:	e053      	b.n	8003852 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037aa:	4b2d      	ldr	r3, [pc, #180]	; (8003860 <HAL_RCC_ClockConfig+0x1c4>)
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	f003 020c 	and.w	r2, r3, #12
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	009b      	lsls	r3, r3, #2
 80037b8:	429a      	cmp	r2, r3
 80037ba:	d1eb      	bne.n	8003794 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80037bc:	4b27      	ldr	r3, [pc, #156]	; (800385c <HAL_RCC_ClockConfig+0x1c0>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f003 0307 	and.w	r3, r3, #7
 80037c4:	683a      	ldr	r2, [r7, #0]
 80037c6:	429a      	cmp	r2, r3
 80037c8:	d210      	bcs.n	80037ec <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037ca:	4b24      	ldr	r3, [pc, #144]	; (800385c <HAL_RCC_ClockConfig+0x1c0>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f023 0207 	bic.w	r2, r3, #7
 80037d2:	4922      	ldr	r1, [pc, #136]	; (800385c <HAL_RCC_ClockConfig+0x1c0>)
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	4313      	orrs	r3, r2
 80037d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037da:	4b20      	ldr	r3, [pc, #128]	; (800385c <HAL_RCC_ClockConfig+0x1c0>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f003 0307 	and.w	r3, r3, #7
 80037e2:	683a      	ldr	r2, [r7, #0]
 80037e4:	429a      	cmp	r2, r3
 80037e6:	d001      	beq.n	80037ec <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80037e8:	2301      	movs	r3, #1
 80037ea:	e032      	b.n	8003852 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f003 0304 	and.w	r3, r3, #4
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d008      	beq.n	800380a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80037f8:	4b19      	ldr	r3, [pc, #100]	; (8003860 <HAL_RCC_ClockConfig+0x1c4>)
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	68db      	ldr	r3, [r3, #12]
 8003804:	4916      	ldr	r1, [pc, #88]	; (8003860 <HAL_RCC_ClockConfig+0x1c4>)
 8003806:	4313      	orrs	r3, r2
 8003808:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f003 0308 	and.w	r3, r3, #8
 8003812:	2b00      	cmp	r3, #0
 8003814:	d009      	beq.n	800382a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003816:	4b12      	ldr	r3, [pc, #72]	; (8003860 <HAL_RCC_ClockConfig+0x1c4>)
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	691b      	ldr	r3, [r3, #16]
 8003822:	00db      	lsls	r3, r3, #3
 8003824:	490e      	ldr	r1, [pc, #56]	; (8003860 <HAL_RCC_ClockConfig+0x1c4>)
 8003826:	4313      	orrs	r3, r2
 8003828:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800382a:	f000 f821 	bl	8003870 <HAL_RCC_GetSysClockFreq>
 800382e:	4602      	mov	r2, r0
 8003830:	4b0b      	ldr	r3, [pc, #44]	; (8003860 <HAL_RCC_ClockConfig+0x1c4>)
 8003832:	685b      	ldr	r3, [r3, #4]
 8003834:	091b      	lsrs	r3, r3, #4
 8003836:	f003 030f 	and.w	r3, r3, #15
 800383a:	490a      	ldr	r1, [pc, #40]	; (8003864 <HAL_RCC_ClockConfig+0x1c8>)
 800383c:	5ccb      	ldrb	r3, [r1, r3]
 800383e:	fa22 f303 	lsr.w	r3, r2, r3
 8003842:	4a09      	ldr	r2, [pc, #36]	; (8003868 <HAL_RCC_ClockConfig+0x1cc>)
 8003844:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003846:	4b09      	ldr	r3, [pc, #36]	; (800386c <HAL_RCC_ClockConfig+0x1d0>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	4618      	mov	r0, r3
 800384c:	f7fe fa02 	bl	8001c54 <HAL_InitTick>

  return HAL_OK;
 8003850:	2300      	movs	r3, #0
}
 8003852:	4618      	mov	r0, r3
 8003854:	3710      	adds	r7, #16
 8003856:	46bd      	mov	sp, r7
 8003858:	bd80      	pop	{r7, pc}
 800385a:	bf00      	nop
 800385c:	40022000 	.word	0x40022000
 8003860:	40021000 	.word	0x40021000
 8003864:	08009024 	.word	0x08009024
 8003868:	20000000 	.word	0x20000000
 800386c:	20000004 	.word	0x20000004

08003870 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003870:	b480      	push	{r7}
 8003872:	b087      	sub	sp, #28
 8003874:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003876:	2300      	movs	r3, #0
 8003878:	60fb      	str	r3, [r7, #12]
 800387a:	2300      	movs	r3, #0
 800387c:	60bb      	str	r3, [r7, #8]
 800387e:	2300      	movs	r3, #0
 8003880:	617b      	str	r3, [r7, #20]
 8003882:	2300      	movs	r3, #0
 8003884:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003886:	2300      	movs	r3, #0
 8003888:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800388a:	4b1e      	ldr	r3, [pc, #120]	; (8003904 <HAL_RCC_GetSysClockFreq+0x94>)
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	f003 030c 	and.w	r3, r3, #12
 8003896:	2b04      	cmp	r3, #4
 8003898:	d002      	beq.n	80038a0 <HAL_RCC_GetSysClockFreq+0x30>
 800389a:	2b08      	cmp	r3, #8
 800389c:	d003      	beq.n	80038a6 <HAL_RCC_GetSysClockFreq+0x36>
 800389e:	e027      	b.n	80038f0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80038a0:	4b19      	ldr	r3, [pc, #100]	; (8003908 <HAL_RCC_GetSysClockFreq+0x98>)
 80038a2:	613b      	str	r3, [r7, #16]
      break;
 80038a4:	e027      	b.n	80038f6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	0c9b      	lsrs	r3, r3, #18
 80038aa:	f003 030f 	and.w	r3, r3, #15
 80038ae:	4a17      	ldr	r2, [pc, #92]	; (800390c <HAL_RCC_GetSysClockFreq+0x9c>)
 80038b0:	5cd3      	ldrb	r3, [r2, r3]
 80038b2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d010      	beq.n	80038e0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80038be:	4b11      	ldr	r3, [pc, #68]	; (8003904 <HAL_RCC_GetSysClockFreq+0x94>)
 80038c0:	685b      	ldr	r3, [r3, #4]
 80038c2:	0c5b      	lsrs	r3, r3, #17
 80038c4:	f003 0301 	and.w	r3, r3, #1
 80038c8:	4a11      	ldr	r2, [pc, #68]	; (8003910 <HAL_RCC_GetSysClockFreq+0xa0>)
 80038ca:	5cd3      	ldrb	r3, [r2, r3]
 80038cc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	4a0d      	ldr	r2, [pc, #52]	; (8003908 <HAL_RCC_GetSysClockFreq+0x98>)
 80038d2:	fb03 f202 	mul.w	r2, r3, r2
 80038d6:	68bb      	ldr	r3, [r7, #8]
 80038d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80038dc:	617b      	str	r3, [r7, #20]
 80038de:	e004      	b.n	80038ea <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	4a0c      	ldr	r2, [pc, #48]	; (8003914 <HAL_RCC_GetSysClockFreq+0xa4>)
 80038e4:	fb02 f303 	mul.w	r3, r2, r3
 80038e8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80038ea:	697b      	ldr	r3, [r7, #20]
 80038ec:	613b      	str	r3, [r7, #16]
      break;
 80038ee:	e002      	b.n	80038f6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80038f0:	4b05      	ldr	r3, [pc, #20]	; (8003908 <HAL_RCC_GetSysClockFreq+0x98>)
 80038f2:	613b      	str	r3, [r7, #16]
      break;
 80038f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80038f6:	693b      	ldr	r3, [r7, #16]
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	371c      	adds	r7, #28
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bc80      	pop	{r7}
 8003900:	4770      	bx	lr
 8003902:	bf00      	nop
 8003904:	40021000 	.word	0x40021000
 8003908:	007a1200 	.word	0x007a1200
 800390c:	0800903c 	.word	0x0800903c
 8003910:	0800904c 	.word	0x0800904c
 8003914:	003d0900 	.word	0x003d0900

08003918 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003918:	b480      	push	{r7}
 800391a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800391c:	4b02      	ldr	r3, [pc, #8]	; (8003928 <HAL_RCC_GetHCLKFreq+0x10>)
 800391e:	681b      	ldr	r3, [r3, #0]
}
 8003920:	4618      	mov	r0, r3
 8003922:	46bd      	mov	sp, r7
 8003924:	bc80      	pop	{r7}
 8003926:	4770      	bx	lr
 8003928:	20000000 	.word	0x20000000

0800392c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800392c:	b580      	push	{r7, lr}
 800392e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003930:	f7ff fff2 	bl	8003918 <HAL_RCC_GetHCLKFreq>
 8003934:	4602      	mov	r2, r0
 8003936:	4b05      	ldr	r3, [pc, #20]	; (800394c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003938:	685b      	ldr	r3, [r3, #4]
 800393a:	0a1b      	lsrs	r3, r3, #8
 800393c:	f003 0307 	and.w	r3, r3, #7
 8003940:	4903      	ldr	r1, [pc, #12]	; (8003950 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003942:	5ccb      	ldrb	r3, [r1, r3]
 8003944:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003948:	4618      	mov	r0, r3
 800394a:	bd80      	pop	{r7, pc}
 800394c:	40021000 	.word	0x40021000
 8003950:	08009034 	.word	0x08009034

08003954 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003958:	f7ff ffde 	bl	8003918 <HAL_RCC_GetHCLKFreq>
 800395c:	4602      	mov	r2, r0
 800395e:	4b05      	ldr	r3, [pc, #20]	; (8003974 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	0adb      	lsrs	r3, r3, #11
 8003964:	f003 0307 	and.w	r3, r3, #7
 8003968:	4903      	ldr	r1, [pc, #12]	; (8003978 <HAL_RCC_GetPCLK2Freq+0x24>)
 800396a:	5ccb      	ldrb	r3, [r1, r3]
 800396c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003970:	4618      	mov	r0, r3
 8003972:	bd80      	pop	{r7, pc}
 8003974:	40021000 	.word	0x40021000
 8003978:	08009034 	.word	0x08009034

0800397c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800397c:	b480      	push	{r7}
 800397e:	b085      	sub	sp, #20
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003984:	4b0a      	ldr	r3, [pc, #40]	; (80039b0 <RCC_Delay+0x34>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a0a      	ldr	r2, [pc, #40]	; (80039b4 <RCC_Delay+0x38>)
 800398a:	fba2 2303 	umull	r2, r3, r2, r3
 800398e:	0a5b      	lsrs	r3, r3, #9
 8003990:	687a      	ldr	r2, [r7, #4]
 8003992:	fb02 f303 	mul.w	r3, r2, r3
 8003996:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003998:	bf00      	nop
  }
  while (Delay --);
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	1e5a      	subs	r2, r3, #1
 800399e:	60fa      	str	r2, [r7, #12]
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d1f9      	bne.n	8003998 <RCC_Delay+0x1c>
}
 80039a4:	bf00      	nop
 80039a6:	bf00      	nop
 80039a8:	3714      	adds	r7, #20
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bc80      	pop	{r7}
 80039ae:	4770      	bx	lr
 80039b0:	20000000 	.word	0x20000000
 80039b4:	10624dd3 	.word	0x10624dd3

080039b8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b086      	sub	sp, #24
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80039c0:	2300      	movs	r3, #0
 80039c2:	613b      	str	r3, [r7, #16]
 80039c4:	2300      	movs	r3, #0
 80039c6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f003 0301 	and.w	r3, r3, #1
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d07d      	beq.n	8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80039d4:	2300      	movs	r3, #0
 80039d6:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80039d8:	4b4f      	ldr	r3, [pc, #316]	; (8003b18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039da:	69db      	ldr	r3, [r3, #28]
 80039dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d10d      	bne.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039e4:	4b4c      	ldr	r3, [pc, #304]	; (8003b18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039e6:	69db      	ldr	r3, [r3, #28]
 80039e8:	4a4b      	ldr	r2, [pc, #300]	; (8003b18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039ee:	61d3      	str	r3, [r2, #28]
 80039f0:	4b49      	ldr	r3, [pc, #292]	; (8003b18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039f2:	69db      	ldr	r3, [r3, #28]
 80039f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039f8:	60bb      	str	r3, [r7, #8]
 80039fa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039fc:	2301      	movs	r3, #1
 80039fe:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a00:	4b46      	ldr	r3, [pc, #280]	; (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d118      	bne.n	8003a3e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a0c:	4b43      	ldr	r3, [pc, #268]	; (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4a42      	ldr	r2, [pc, #264]	; (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003a12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a16:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a18:	f7fe f95e 	bl	8001cd8 <HAL_GetTick>
 8003a1c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a1e:	e008      	b.n	8003a32 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a20:	f7fe f95a 	bl	8001cd8 <HAL_GetTick>
 8003a24:	4602      	mov	r2, r0
 8003a26:	693b      	ldr	r3, [r7, #16]
 8003a28:	1ad3      	subs	r3, r2, r3
 8003a2a:	2b64      	cmp	r3, #100	; 0x64
 8003a2c:	d901      	bls.n	8003a32 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003a2e:	2303      	movs	r3, #3
 8003a30:	e06d      	b.n	8003b0e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a32:	4b3a      	ldr	r3, [pc, #232]	; (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d0f0      	beq.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003a3e:	4b36      	ldr	r3, [pc, #216]	; (8003b18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a40:	6a1b      	ldr	r3, [r3, #32]
 8003a42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a46:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d02e      	beq.n	8003aac <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	685b      	ldr	r3, [r3, #4]
 8003a52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a56:	68fa      	ldr	r2, [r7, #12]
 8003a58:	429a      	cmp	r2, r3
 8003a5a:	d027      	beq.n	8003aac <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003a5c:	4b2e      	ldr	r3, [pc, #184]	; (8003b18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a5e:	6a1b      	ldr	r3, [r3, #32]
 8003a60:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a64:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003a66:	4b2e      	ldr	r3, [pc, #184]	; (8003b20 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003a68:	2201      	movs	r2, #1
 8003a6a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003a6c:	4b2c      	ldr	r3, [pc, #176]	; (8003b20 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003a6e:	2200      	movs	r2, #0
 8003a70:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003a72:	4a29      	ldr	r2, [pc, #164]	; (8003b18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	f003 0301 	and.w	r3, r3, #1
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d014      	beq.n	8003aac <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a82:	f7fe f929 	bl	8001cd8 <HAL_GetTick>
 8003a86:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a88:	e00a      	b.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a8a:	f7fe f925 	bl	8001cd8 <HAL_GetTick>
 8003a8e:	4602      	mov	r2, r0
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	1ad3      	subs	r3, r2, r3
 8003a94:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d901      	bls.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003a9c:	2303      	movs	r3, #3
 8003a9e:	e036      	b.n	8003b0e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003aa0:	4b1d      	ldr	r3, [pc, #116]	; (8003b18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003aa2:	6a1b      	ldr	r3, [r3, #32]
 8003aa4:	f003 0302 	and.w	r3, r3, #2
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d0ee      	beq.n	8003a8a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003aac:	4b1a      	ldr	r3, [pc, #104]	; (8003b18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003aae:	6a1b      	ldr	r3, [r3, #32]
 8003ab0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	4917      	ldr	r1, [pc, #92]	; (8003b18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003aba:	4313      	orrs	r3, r2
 8003abc:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003abe:	7dfb      	ldrb	r3, [r7, #23]
 8003ac0:	2b01      	cmp	r3, #1
 8003ac2:	d105      	bne.n	8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ac4:	4b14      	ldr	r3, [pc, #80]	; (8003b18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ac6:	69db      	ldr	r3, [r3, #28]
 8003ac8:	4a13      	ldr	r2, [pc, #76]	; (8003b18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003aca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ace:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f003 0302 	and.w	r3, r3, #2
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d008      	beq.n	8003aee <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003adc:	4b0e      	ldr	r3, [pc, #56]	; (8003b18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ade:	685b      	ldr	r3, [r3, #4]
 8003ae0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	689b      	ldr	r3, [r3, #8]
 8003ae8:	490b      	ldr	r1, [pc, #44]	; (8003b18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003aea:	4313      	orrs	r3, r2
 8003aec:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f003 0310 	and.w	r3, r3, #16
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d008      	beq.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003afa:	4b07      	ldr	r3, [pc, #28]	; (8003b18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	68db      	ldr	r3, [r3, #12]
 8003b06:	4904      	ldr	r1, [pc, #16]	; (8003b18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003b0c:	2300      	movs	r3, #0
}
 8003b0e:	4618      	mov	r0, r3
 8003b10:	3718      	adds	r7, #24
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bd80      	pop	{r7, pc}
 8003b16:	bf00      	nop
 8003b18:	40021000 	.word	0x40021000
 8003b1c:	40007000 	.word	0x40007000
 8003b20:	42420440 	.word	0x42420440

08003b24 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b082      	sub	sp, #8
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d101      	bne.n	8003b36 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	e076      	b.n	8003c24 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d108      	bne.n	8003b50 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003b46:	d009      	beq.n	8003b5c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	61da      	str	r2, [r3, #28]
 8003b4e:	e005      	b.n	8003b5c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2200      	movs	r2, #0
 8003b54:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2200      	movs	r2, #0
 8003b5a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2200      	movs	r2, #0
 8003b60:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003b68:	b2db      	uxtb	r3, r3
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d106      	bne.n	8003b7c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2200      	movs	r2, #0
 8003b72:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003b76:	6878      	ldr	r0, [r7, #4]
 8003b78:	f7fd fe8c 	bl	8001894 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2202      	movs	r2, #2
 8003b80:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	681a      	ldr	r2, [r3, #0]
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b92:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	689b      	ldr	r3, [r3, #8]
 8003ba0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003ba4:	431a      	orrs	r2, r3
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	68db      	ldr	r3, [r3, #12]
 8003baa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003bae:	431a      	orrs	r2, r3
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	691b      	ldr	r3, [r3, #16]
 8003bb4:	f003 0302 	and.w	r3, r3, #2
 8003bb8:	431a      	orrs	r2, r3
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	695b      	ldr	r3, [r3, #20]
 8003bbe:	f003 0301 	and.w	r3, r3, #1
 8003bc2:	431a      	orrs	r2, r3
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	699b      	ldr	r3, [r3, #24]
 8003bc8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003bcc:	431a      	orrs	r2, r3
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	69db      	ldr	r3, [r3, #28]
 8003bd2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003bd6:	431a      	orrs	r2, r3
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6a1b      	ldr	r3, [r3, #32]
 8003bdc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003be0:	ea42 0103 	orr.w	r1, r2, r3
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003be8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	430a      	orrs	r2, r1
 8003bf2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	699b      	ldr	r3, [r3, #24]
 8003bf8:	0c1a      	lsrs	r2, r3, #16
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f002 0204 	and.w	r2, r2, #4
 8003c02:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	69da      	ldr	r2, [r3, #28]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c12:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2200      	movs	r2, #0
 8003c18:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	2201      	movs	r2, #1
 8003c1e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003c22:	2300      	movs	r3, #0
}
 8003c24:	4618      	mov	r0, r3
 8003c26:	3708      	adds	r7, #8
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	bd80      	pop	{r7, pc}

08003c2c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b088      	sub	sp, #32
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	60f8      	str	r0, [r7, #12]
 8003c34:	60b9      	str	r1, [r7, #8]
 8003c36:	603b      	str	r3, [r7, #0]
 8003c38:	4613      	mov	r3, r2
 8003c3a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003c46:	2b01      	cmp	r3, #1
 8003c48:	d101      	bne.n	8003c4e <HAL_SPI_Transmit+0x22>
 8003c4a:	2302      	movs	r3, #2
 8003c4c:	e12d      	b.n	8003eaa <HAL_SPI_Transmit+0x27e>
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	2201      	movs	r2, #1
 8003c52:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003c56:	f7fe f83f 	bl	8001cd8 <HAL_GetTick>
 8003c5a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003c5c:	88fb      	ldrh	r3, [r7, #6]
 8003c5e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003c66:	b2db      	uxtb	r3, r3
 8003c68:	2b01      	cmp	r3, #1
 8003c6a:	d002      	beq.n	8003c72 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003c6c:	2302      	movs	r3, #2
 8003c6e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003c70:	e116      	b.n	8003ea0 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8003c72:	68bb      	ldr	r3, [r7, #8]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d002      	beq.n	8003c7e <HAL_SPI_Transmit+0x52>
 8003c78:	88fb      	ldrh	r3, [r7, #6]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d102      	bne.n	8003c84 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003c82:	e10d      	b.n	8003ea0 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	2203      	movs	r2, #3
 8003c88:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	68ba      	ldr	r2, [r7, #8]
 8003c96:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	88fa      	ldrh	r2, [r7, #6]
 8003c9c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	88fa      	ldrh	r2, [r7, #6]
 8003ca2:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	2200      	movs	r2, #0
 8003cae:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	689b      	ldr	r3, [r3, #8]
 8003cc6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003cca:	d10f      	bne.n	8003cec <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	681a      	ldr	r2, [r3, #0]
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003cda:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	681a      	ldr	r2, [r3, #0]
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003cea:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cf6:	2b40      	cmp	r3, #64	; 0x40
 8003cf8:	d007      	beq.n	8003d0a <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	681a      	ldr	r2, [r3, #0]
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003d08:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	68db      	ldr	r3, [r3, #12]
 8003d0e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d12:	d14f      	bne.n	8003db4 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	685b      	ldr	r3, [r3, #4]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d002      	beq.n	8003d22 <HAL_SPI_Transmit+0xf6>
 8003d1c:	8afb      	ldrh	r3, [r7, #22]
 8003d1e:	2b01      	cmp	r3, #1
 8003d20:	d142      	bne.n	8003da8 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d26:	881a      	ldrh	r2, [r3, #0]
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d32:	1c9a      	adds	r2, r3, #2
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d3c:	b29b      	uxth	r3, r3
 8003d3e:	3b01      	subs	r3, #1
 8003d40:	b29a      	uxth	r2, r3
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003d46:	e02f      	b.n	8003da8 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	689b      	ldr	r3, [r3, #8]
 8003d4e:	f003 0302 	and.w	r3, r3, #2
 8003d52:	2b02      	cmp	r3, #2
 8003d54:	d112      	bne.n	8003d7c <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d5a:	881a      	ldrh	r2, [r3, #0]
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d66:	1c9a      	adds	r2, r3, #2
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d70:	b29b      	uxth	r3, r3
 8003d72:	3b01      	subs	r3, #1
 8003d74:	b29a      	uxth	r2, r3
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	86da      	strh	r2, [r3, #54]	; 0x36
 8003d7a:	e015      	b.n	8003da8 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003d7c:	f7fd ffac 	bl	8001cd8 <HAL_GetTick>
 8003d80:	4602      	mov	r2, r0
 8003d82:	69bb      	ldr	r3, [r7, #24]
 8003d84:	1ad3      	subs	r3, r2, r3
 8003d86:	683a      	ldr	r2, [r7, #0]
 8003d88:	429a      	cmp	r2, r3
 8003d8a:	d803      	bhi.n	8003d94 <HAL_SPI_Transmit+0x168>
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d92:	d102      	bne.n	8003d9a <HAL_SPI_Transmit+0x16e>
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d106      	bne.n	8003da8 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8003d9a:	2303      	movs	r3, #3
 8003d9c:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	2201      	movs	r2, #1
 8003da2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003da6:	e07b      	b.n	8003ea0 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003dac:	b29b      	uxth	r3, r3
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d1ca      	bne.n	8003d48 <HAL_SPI_Transmit+0x11c>
 8003db2:	e050      	b.n	8003e56 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	685b      	ldr	r3, [r3, #4]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d002      	beq.n	8003dc2 <HAL_SPI_Transmit+0x196>
 8003dbc:	8afb      	ldrh	r3, [r7, #22]
 8003dbe:	2b01      	cmp	r3, #1
 8003dc0:	d144      	bne.n	8003e4c <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	330c      	adds	r3, #12
 8003dcc:	7812      	ldrb	r2, [r2, #0]
 8003dce:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dd4:	1c5a      	adds	r2, r3, #1
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003dde:	b29b      	uxth	r3, r3
 8003de0:	3b01      	subs	r3, #1
 8003de2:	b29a      	uxth	r2, r3
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003de8:	e030      	b.n	8003e4c <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	689b      	ldr	r3, [r3, #8]
 8003df0:	f003 0302 	and.w	r3, r3, #2
 8003df4:	2b02      	cmp	r3, #2
 8003df6:	d113      	bne.n	8003e20 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	330c      	adds	r3, #12
 8003e02:	7812      	ldrb	r2, [r2, #0]
 8003e04:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e0a:	1c5a      	adds	r2, r3, #1
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e14:	b29b      	uxth	r3, r3
 8003e16:	3b01      	subs	r3, #1
 8003e18:	b29a      	uxth	r2, r3
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	86da      	strh	r2, [r3, #54]	; 0x36
 8003e1e:	e015      	b.n	8003e4c <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003e20:	f7fd ff5a 	bl	8001cd8 <HAL_GetTick>
 8003e24:	4602      	mov	r2, r0
 8003e26:	69bb      	ldr	r3, [r7, #24]
 8003e28:	1ad3      	subs	r3, r2, r3
 8003e2a:	683a      	ldr	r2, [r7, #0]
 8003e2c:	429a      	cmp	r2, r3
 8003e2e:	d803      	bhi.n	8003e38 <HAL_SPI_Transmit+0x20c>
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e36:	d102      	bne.n	8003e3e <HAL_SPI_Transmit+0x212>
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d106      	bne.n	8003e4c <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8003e3e:	2303      	movs	r3, #3
 8003e40:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	2201      	movs	r2, #1
 8003e46:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003e4a:	e029      	b.n	8003ea0 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e50:	b29b      	uxth	r3, r3
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d1c9      	bne.n	8003dea <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003e56:	69ba      	ldr	r2, [r7, #24]
 8003e58:	6839      	ldr	r1, [r7, #0]
 8003e5a:	68f8      	ldr	r0, [r7, #12]
 8003e5c:	f000 f8b2 	bl	8003fc4 <SPI_EndRxTxTransaction>
 8003e60:	4603      	mov	r3, r0
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d002      	beq.n	8003e6c <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	2220      	movs	r2, #32
 8003e6a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	689b      	ldr	r3, [r3, #8]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d10a      	bne.n	8003e8a <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003e74:	2300      	movs	r3, #0
 8003e76:	613b      	str	r3, [r7, #16]
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	68db      	ldr	r3, [r3, #12]
 8003e7e:	613b      	str	r3, [r7, #16]
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	689b      	ldr	r3, [r3, #8]
 8003e86:	613b      	str	r3, [r7, #16]
 8003e88:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d002      	beq.n	8003e98 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8003e92:	2301      	movs	r3, #1
 8003e94:	77fb      	strb	r3, [r7, #31]
 8003e96:	e003      	b.n	8003ea0 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	2201      	movs	r2, #1
 8003e9c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003ea8:	7ffb      	ldrb	r3, [r7, #31]
}
 8003eaa:	4618      	mov	r0, r3
 8003eac:	3720      	adds	r7, #32
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bd80      	pop	{r7, pc}
	...

08003eb4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b088      	sub	sp, #32
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	60f8      	str	r0, [r7, #12]
 8003ebc:	60b9      	str	r1, [r7, #8]
 8003ebe:	603b      	str	r3, [r7, #0]
 8003ec0:	4613      	mov	r3, r2
 8003ec2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003ec4:	f7fd ff08 	bl	8001cd8 <HAL_GetTick>
 8003ec8:	4602      	mov	r2, r0
 8003eca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ecc:	1a9b      	subs	r3, r3, r2
 8003ece:	683a      	ldr	r2, [r7, #0]
 8003ed0:	4413      	add	r3, r2
 8003ed2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003ed4:	f7fd ff00 	bl	8001cd8 <HAL_GetTick>
 8003ed8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003eda:	4b39      	ldr	r3, [pc, #228]	; (8003fc0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	015b      	lsls	r3, r3, #5
 8003ee0:	0d1b      	lsrs	r3, r3, #20
 8003ee2:	69fa      	ldr	r2, [r7, #28]
 8003ee4:	fb02 f303 	mul.w	r3, r2, r3
 8003ee8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003eea:	e054      	b.n	8003f96 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ef2:	d050      	beq.n	8003f96 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003ef4:	f7fd fef0 	bl	8001cd8 <HAL_GetTick>
 8003ef8:	4602      	mov	r2, r0
 8003efa:	69bb      	ldr	r3, [r7, #24]
 8003efc:	1ad3      	subs	r3, r2, r3
 8003efe:	69fa      	ldr	r2, [r7, #28]
 8003f00:	429a      	cmp	r2, r3
 8003f02:	d902      	bls.n	8003f0a <SPI_WaitFlagStateUntilTimeout+0x56>
 8003f04:	69fb      	ldr	r3, [r7, #28]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d13d      	bne.n	8003f86 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	685a      	ldr	r2, [r3, #4]
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003f18:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003f22:	d111      	bne.n	8003f48 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	689b      	ldr	r3, [r3, #8]
 8003f28:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f2c:	d004      	beq.n	8003f38 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	689b      	ldr	r3, [r3, #8]
 8003f32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f36:	d107      	bne.n	8003f48 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	681a      	ldr	r2, [r3, #0]
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f46:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f4c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f50:	d10f      	bne.n	8003f72 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	681a      	ldr	r2, [r3, #0]
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003f60:	601a      	str	r2, [r3, #0]
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	681a      	ldr	r2, [r3, #0]
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003f70:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	2201      	movs	r2, #1
 8003f76:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003f82:	2303      	movs	r3, #3
 8003f84:	e017      	b.n	8003fb6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003f86:	697b      	ldr	r3, [r7, #20]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d101      	bne.n	8003f90 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003f90:	697b      	ldr	r3, [r7, #20]
 8003f92:	3b01      	subs	r3, #1
 8003f94:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	689a      	ldr	r2, [r3, #8]
 8003f9c:	68bb      	ldr	r3, [r7, #8]
 8003f9e:	4013      	ands	r3, r2
 8003fa0:	68ba      	ldr	r2, [r7, #8]
 8003fa2:	429a      	cmp	r2, r3
 8003fa4:	bf0c      	ite	eq
 8003fa6:	2301      	moveq	r3, #1
 8003fa8:	2300      	movne	r3, #0
 8003faa:	b2db      	uxtb	r3, r3
 8003fac:	461a      	mov	r2, r3
 8003fae:	79fb      	ldrb	r3, [r7, #7]
 8003fb0:	429a      	cmp	r2, r3
 8003fb2:	d19b      	bne.n	8003eec <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003fb4:	2300      	movs	r3, #0
}
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	3720      	adds	r7, #32
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	bd80      	pop	{r7, pc}
 8003fbe:	bf00      	nop
 8003fc0:	20000000 	.word	0x20000000

08003fc4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b086      	sub	sp, #24
 8003fc8:	af02      	add	r7, sp, #8
 8003fca:	60f8      	str	r0, [r7, #12]
 8003fcc:	60b9      	str	r1, [r7, #8]
 8003fce:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	9300      	str	r3, [sp, #0]
 8003fd4:	68bb      	ldr	r3, [r7, #8]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	2180      	movs	r1, #128	; 0x80
 8003fda:	68f8      	ldr	r0, [r7, #12]
 8003fdc:	f7ff ff6a 	bl	8003eb4 <SPI_WaitFlagStateUntilTimeout>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d007      	beq.n	8003ff6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fea:	f043 0220 	orr.w	r2, r3, #32
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8003ff2:	2303      	movs	r3, #3
 8003ff4:	e000      	b.n	8003ff8 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8003ff6:	2300      	movs	r3, #0
}
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	3710      	adds	r7, #16
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bd80      	pop	{r7, pc}

08004000 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b082      	sub	sp, #8
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2b00      	cmp	r3, #0
 800400c:	d101      	bne.n	8004012 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800400e:	2301      	movs	r3, #1
 8004010:	e042      	b.n	8004098 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004018:	b2db      	uxtb	r3, r3
 800401a:	2b00      	cmp	r3, #0
 800401c:	d106      	bne.n	800402c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2200      	movs	r2, #0
 8004022:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004026:	6878      	ldr	r0, [r7, #4]
 8004028:	f7fd fc7e 	bl	8001928 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2224      	movs	r2, #36	; 0x24
 8004030:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	68da      	ldr	r2, [r3, #12]
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004042:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004044:	6878      	ldr	r0, [r7, #4]
 8004046:	f000 fdfb 	bl	8004c40 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	691a      	ldr	r2, [r3, #16]
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004058:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	695a      	ldr	r2, [r3, #20]
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004068:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	68da      	ldr	r2, [r3, #12]
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004078:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2200      	movs	r2, #0
 800407e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2220      	movs	r2, #32
 8004084:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2220      	movs	r2, #32
 800408c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2200      	movs	r2, #0
 8004094:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004096:	2300      	movs	r3, #0
}
 8004098:	4618      	mov	r0, r3
 800409a:	3708      	adds	r7, #8
 800409c:	46bd      	mov	sp, r7
 800409e:	bd80      	pop	{r7, pc}

080040a0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b08a      	sub	sp, #40	; 0x28
 80040a4:	af02      	add	r7, sp, #8
 80040a6:	60f8      	str	r0, [r7, #12]
 80040a8:	60b9      	str	r1, [r7, #8]
 80040aa:	603b      	str	r3, [r7, #0]
 80040ac:	4613      	mov	r3, r2
 80040ae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80040b0:	2300      	movs	r3, #0
 80040b2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80040ba:	b2db      	uxtb	r3, r3
 80040bc:	2b20      	cmp	r3, #32
 80040be:	d16d      	bne.n	800419c <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80040c0:	68bb      	ldr	r3, [r7, #8]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d002      	beq.n	80040cc <HAL_UART_Transmit+0x2c>
 80040c6:	88fb      	ldrh	r3, [r7, #6]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d101      	bne.n	80040d0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80040cc:	2301      	movs	r3, #1
 80040ce:	e066      	b.n	800419e <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	2200      	movs	r2, #0
 80040d4:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	2221      	movs	r2, #33	; 0x21
 80040da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80040de:	f7fd fdfb 	bl	8001cd8 <HAL_GetTick>
 80040e2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	88fa      	ldrh	r2, [r7, #6]
 80040e8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	88fa      	ldrh	r2, [r7, #6]
 80040ee:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	689b      	ldr	r3, [r3, #8]
 80040f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80040f8:	d108      	bne.n	800410c <HAL_UART_Transmit+0x6c>
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	691b      	ldr	r3, [r3, #16]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d104      	bne.n	800410c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004102:	2300      	movs	r3, #0
 8004104:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004106:	68bb      	ldr	r3, [r7, #8]
 8004108:	61bb      	str	r3, [r7, #24]
 800410a:	e003      	b.n	8004114 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800410c:	68bb      	ldr	r3, [r7, #8]
 800410e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004110:	2300      	movs	r3, #0
 8004112:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004114:	e02a      	b.n	800416c <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	9300      	str	r3, [sp, #0]
 800411a:	697b      	ldr	r3, [r7, #20]
 800411c:	2200      	movs	r2, #0
 800411e:	2180      	movs	r1, #128	; 0x80
 8004120:	68f8      	ldr	r0, [r7, #12]
 8004122:	f000 fb4a 	bl	80047ba <UART_WaitOnFlagUntilTimeout>
 8004126:	4603      	mov	r3, r0
 8004128:	2b00      	cmp	r3, #0
 800412a:	d001      	beq.n	8004130 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 800412c:	2303      	movs	r3, #3
 800412e:	e036      	b.n	800419e <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8004130:	69fb      	ldr	r3, [r7, #28]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d10b      	bne.n	800414e <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004136:	69bb      	ldr	r3, [r7, #24]
 8004138:	881b      	ldrh	r3, [r3, #0]
 800413a:	461a      	mov	r2, r3
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004144:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004146:	69bb      	ldr	r3, [r7, #24]
 8004148:	3302      	adds	r3, #2
 800414a:	61bb      	str	r3, [r7, #24]
 800414c:	e007      	b.n	800415e <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800414e:	69fb      	ldr	r3, [r7, #28]
 8004150:	781a      	ldrb	r2, [r3, #0]
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004158:	69fb      	ldr	r3, [r7, #28]
 800415a:	3301      	adds	r3, #1
 800415c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004162:	b29b      	uxth	r3, r3
 8004164:	3b01      	subs	r3, #1
 8004166:	b29a      	uxth	r2, r3
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004170:	b29b      	uxth	r3, r3
 8004172:	2b00      	cmp	r3, #0
 8004174:	d1cf      	bne.n	8004116 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	9300      	str	r3, [sp, #0]
 800417a:	697b      	ldr	r3, [r7, #20]
 800417c:	2200      	movs	r2, #0
 800417e:	2140      	movs	r1, #64	; 0x40
 8004180:	68f8      	ldr	r0, [r7, #12]
 8004182:	f000 fb1a 	bl	80047ba <UART_WaitOnFlagUntilTimeout>
 8004186:	4603      	mov	r3, r0
 8004188:	2b00      	cmp	r3, #0
 800418a:	d001      	beq.n	8004190 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 800418c:	2303      	movs	r3, #3
 800418e:	e006      	b.n	800419e <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	2220      	movs	r2, #32
 8004194:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8004198:	2300      	movs	r3, #0
 800419a:	e000      	b.n	800419e <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800419c:	2302      	movs	r3, #2
  }
}
 800419e:	4618      	mov	r0, r3
 80041a0:	3720      	adds	r7, #32
 80041a2:	46bd      	mov	sp, r7
 80041a4:	bd80      	pop	{r7, pc}

080041a6 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80041a6:	b580      	push	{r7, lr}
 80041a8:	b08c      	sub	sp, #48	; 0x30
 80041aa:	af00      	add	r7, sp, #0
 80041ac:	60f8      	str	r0, [r7, #12]
 80041ae:	60b9      	str	r1, [r7, #8]
 80041b0:	4613      	mov	r3, r2
 80041b2:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80041ba:	b2db      	uxtb	r3, r3
 80041bc:	2b20      	cmp	r3, #32
 80041be:	d14a      	bne.n	8004256 <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 80041c0:	68bb      	ldr	r3, [r7, #8]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d002      	beq.n	80041cc <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 80041c6:	88fb      	ldrh	r3, [r7, #6]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d101      	bne.n	80041d0 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 80041cc:	2301      	movs	r3, #1
 80041ce:	e043      	b.n	8004258 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	2201      	movs	r2, #1
 80041d4:	631a      	str	r2, [r3, #48]	; 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	2200      	movs	r2, #0
 80041da:	635a      	str	r2, [r3, #52]	; 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 80041dc:	88fb      	ldrh	r3, [r7, #6]
 80041de:	461a      	mov	r2, r3
 80041e0:	68b9      	ldr	r1, [r7, #8]
 80041e2:	68f8      	ldr	r0, [r7, #12]
 80041e4:	f000 fb57 	bl	8004896 <UART_Start_Receive_IT>
 80041e8:	4603      	mov	r3, r0
 80041ea:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80041ee:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d12c      	bne.n	8004250 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041fa:	2b01      	cmp	r3, #1
 80041fc:	d125      	bne.n	800424a <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 80041fe:	2300      	movs	r3, #0
 8004200:	613b      	str	r3, [r7, #16]
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	613b      	str	r3, [r7, #16]
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	613b      	str	r3, [r7, #16]
 8004212:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	330c      	adds	r3, #12
 800421a:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800421c:	69bb      	ldr	r3, [r7, #24]
 800421e:	e853 3f00 	ldrex	r3, [r3]
 8004222:	617b      	str	r3, [r7, #20]
   return(result);
 8004224:	697b      	ldr	r3, [r7, #20]
 8004226:	f043 0310 	orr.w	r3, r3, #16
 800422a:	62bb      	str	r3, [r7, #40]	; 0x28
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	330c      	adds	r3, #12
 8004232:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004234:	627a      	str	r2, [r7, #36]	; 0x24
 8004236:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004238:	6a39      	ldr	r1, [r7, #32]
 800423a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800423c:	e841 2300 	strex	r3, r2, [r1]
 8004240:	61fb      	str	r3, [r7, #28]
   return(result);
 8004242:	69fb      	ldr	r3, [r7, #28]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d1e5      	bne.n	8004214 <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 8004248:	e002      	b.n	8004250 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800424a:	2301      	movs	r3, #1
 800424c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8004250:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004254:	e000      	b.n	8004258 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8004256:	2302      	movs	r3, #2
  }
}
 8004258:	4618      	mov	r0, r3
 800425a:	3730      	adds	r7, #48	; 0x30
 800425c:	46bd      	mov	sp, r7
 800425e:	bd80      	pop	{r7, pc}

08004260 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b0ba      	sub	sp, #232	; 0xe8
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	68db      	ldr	r3, [r3, #12]
 8004278:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	695b      	ldr	r3, [r3, #20]
 8004282:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8004286:	2300      	movs	r3, #0
 8004288:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800428c:	2300      	movs	r3, #0
 800428e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004292:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004296:	f003 030f 	and.w	r3, r3, #15
 800429a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800429e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d10f      	bne.n	80042c6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80042a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80042aa:	f003 0320 	and.w	r3, r3, #32
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d009      	beq.n	80042c6 <HAL_UART_IRQHandler+0x66>
 80042b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80042b6:	f003 0320 	and.w	r3, r3, #32
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d003      	beq.n	80042c6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80042be:	6878      	ldr	r0, [r7, #4]
 80042c0:	f000 fbff 	bl	8004ac2 <UART_Receive_IT>
      return;
 80042c4:	e25b      	b.n	800477e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80042c6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	f000 80de 	beq.w	800448c <HAL_UART_IRQHandler+0x22c>
 80042d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80042d4:	f003 0301 	and.w	r3, r3, #1
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d106      	bne.n	80042ea <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80042dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80042e0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	f000 80d1 	beq.w	800448c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80042ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80042ee:	f003 0301 	and.w	r3, r3, #1
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d00b      	beq.n	800430e <HAL_UART_IRQHandler+0xae>
 80042f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80042fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d005      	beq.n	800430e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004306:	f043 0201 	orr.w	r2, r3, #1
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800430e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004312:	f003 0304 	and.w	r3, r3, #4
 8004316:	2b00      	cmp	r3, #0
 8004318:	d00b      	beq.n	8004332 <HAL_UART_IRQHandler+0xd2>
 800431a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800431e:	f003 0301 	and.w	r3, r3, #1
 8004322:	2b00      	cmp	r3, #0
 8004324:	d005      	beq.n	8004332 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800432a:	f043 0202 	orr.w	r2, r3, #2
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004332:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004336:	f003 0302 	and.w	r3, r3, #2
 800433a:	2b00      	cmp	r3, #0
 800433c:	d00b      	beq.n	8004356 <HAL_UART_IRQHandler+0xf6>
 800433e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004342:	f003 0301 	and.w	r3, r3, #1
 8004346:	2b00      	cmp	r3, #0
 8004348:	d005      	beq.n	8004356 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800434e:	f043 0204 	orr.w	r2, r3, #4
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004356:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800435a:	f003 0308 	and.w	r3, r3, #8
 800435e:	2b00      	cmp	r3, #0
 8004360:	d011      	beq.n	8004386 <HAL_UART_IRQHandler+0x126>
 8004362:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004366:	f003 0320 	and.w	r3, r3, #32
 800436a:	2b00      	cmp	r3, #0
 800436c:	d105      	bne.n	800437a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800436e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004372:	f003 0301 	and.w	r3, r3, #1
 8004376:	2b00      	cmp	r3, #0
 8004378:	d005      	beq.n	8004386 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800437e:	f043 0208 	orr.w	r2, r3, #8
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800438a:	2b00      	cmp	r3, #0
 800438c:	f000 81f2 	beq.w	8004774 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004390:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004394:	f003 0320 	and.w	r3, r3, #32
 8004398:	2b00      	cmp	r3, #0
 800439a:	d008      	beq.n	80043ae <HAL_UART_IRQHandler+0x14e>
 800439c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80043a0:	f003 0320 	and.w	r3, r3, #32
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d002      	beq.n	80043ae <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80043a8:	6878      	ldr	r0, [r7, #4]
 80043aa:	f000 fb8a 	bl	8004ac2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	695b      	ldr	r3, [r3, #20]
 80043b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	bf14      	ite	ne
 80043bc:	2301      	movne	r3, #1
 80043be:	2300      	moveq	r3, #0
 80043c0:	b2db      	uxtb	r3, r3
 80043c2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043ca:	f003 0308 	and.w	r3, r3, #8
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d103      	bne.n	80043da <HAL_UART_IRQHandler+0x17a>
 80043d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d04f      	beq.n	800447a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80043da:	6878      	ldr	r0, [r7, #4]
 80043dc:	f000 fa94 	bl	8004908 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	695b      	ldr	r3, [r3, #20]
 80043e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d041      	beq.n	8004472 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	3314      	adds	r3, #20
 80043f4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043f8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80043fc:	e853 3f00 	ldrex	r3, [r3]
 8004400:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004404:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004408:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800440c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	3314      	adds	r3, #20
 8004416:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800441a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800441e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004422:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004426:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800442a:	e841 2300 	strex	r3, r2, [r1]
 800442e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004432:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004436:	2b00      	cmp	r3, #0
 8004438:	d1d9      	bne.n	80043ee <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800443e:	2b00      	cmp	r3, #0
 8004440:	d013      	beq.n	800446a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004446:	4a7e      	ldr	r2, [pc, #504]	; (8004640 <HAL_UART_IRQHandler+0x3e0>)
 8004448:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800444e:	4618      	mov	r0, r3
 8004450:	f7fd ffca 	bl	80023e8 <HAL_DMA_Abort_IT>
 8004454:	4603      	mov	r3, r0
 8004456:	2b00      	cmp	r3, #0
 8004458:	d016      	beq.n	8004488 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800445e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004460:	687a      	ldr	r2, [r7, #4]
 8004462:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004464:	4610      	mov	r0, r2
 8004466:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004468:	e00e      	b.n	8004488 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800446a:	6878      	ldr	r0, [r7, #4]
 800446c:	f000 f99c 	bl	80047a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004470:	e00a      	b.n	8004488 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004472:	6878      	ldr	r0, [r7, #4]
 8004474:	f000 f998 	bl	80047a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004478:	e006      	b.n	8004488 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800447a:	6878      	ldr	r0, [r7, #4]
 800447c:	f000 f994 	bl	80047a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2200      	movs	r2, #0
 8004484:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8004486:	e175      	b.n	8004774 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004488:	bf00      	nop
    return;
 800448a:	e173      	b.n	8004774 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004490:	2b01      	cmp	r3, #1
 8004492:	f040 814f 	bne.w	8004734 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004496:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800449a:	f003 0310 	and.w	r3, r3, #16
 800449e:	2b00      	cmp	r3, #0
 80044a0:	f000 8148 	beq.w	8004734 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80044a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80044a8:	f003 0310 	and.w	r3, r3, #16
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	f000 8141 	beq.w	8004734 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80044b2:	2300      	movs	r3, #0
 80044b4:	60bb      	str	r3, [r7, #8]
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	60bb      	str	r3, [r7, #8]
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	60bb      	str	r3, [r7, #8]
 80044c6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	695b      	ldr	r3, [r3, #20]
 80044ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	f000 80b6 	beq.w	8004644 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80044e4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	f000 8145 	beq.w	8004778 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80044f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80044f6:	429a      	cmp	r2, r3
 80044f8:	f080 813e 	bcs.w	8004778 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004502:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004508:	699b      	ldr	r3, [r3, #24]
 800450a:	2b20      	cmp	r3, #32
 800450c:	f000 8088 	beq.w	8004620 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	330c      	adds	r3, #12
 8004516:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800451a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800451e:	e853 3f00 	ldrex	r3, [r3]
 8004522:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004526:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800452a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800452e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	330c      	adds	r3, #12
 8004538:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800453c:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004540:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004544:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004548:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800454c:	e841 2300 	strex	r3, r2, [r1]
 8004550:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004554:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004558:	2b00      	cmp	r3, #0
 800455a:	d1d9      	bne.n	8004510 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	3314      	adds	r3, #20
 8004562:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004564:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004566:	e853 3f00 	ldrex	r3, [r3]
 800456a:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800456c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800456e:	f023 0301 	bic.w	r3, r3, #1
 8004572:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	3314      	adds	r3, #20
 800457c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004580:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004584:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004586:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004588:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800458c:	e841 2300 	strex	r3, r2, [r1]
 8004590:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004592:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004594:	2b00      	cmp	r3, #0
 8004596:	d1e1      	bne.n	800455c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	3314      	adds	r3, #20
 800459e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045a0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80045a2:	e853 3f00 	ldrex	r3, [r3]
 80045a6:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80045a8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80045aa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80045ae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	3314      	adds	r3, #20
 80045b8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80045bc:	66fa      	str	r2, [r7, #108]	; 0x6c
 80045be:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045c0:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80045c2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80045c4:	e841 2300 	strex	r3, r2, [r1]
 80045c8:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80045ca:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d1e3      	bne.n	8004598 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2220      	movs	r2, #32
 80045d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2200      	movs	r2, #0
 80045dc:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	330c      	adds	r3, #12
 80045e4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80045e8:	e853 3f00 	ldrex	r3, [r3]
 80045ec:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80045ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80045f0:	f023 0310 	bic.w	r3, r3, #16
 80045f4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	330c      	adds	r3, #12
 80045fe:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004602:	65ba      	str	r2, [r7, #88]	; 0x58
 8004604:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004606:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004608:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800460a:	e841 2300 	strex	r3, r2, [r1]
 800460e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004610:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004612:	2b00      	cmp	r3, #0
 8004614:	d1e3      	bne.n	80045de <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800461a:	4618      	mov	r0, r3
 800461c:	f7fd fea9 	bl	8002372 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2202      	movs	r2, #2
 8004624:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800462e:	b29b      	uxth	r3, r3
 8004630:	1ad3      	subs	r3, r2, r3
 8004632:	b29b      	uxth	r3, r3
 8004634:	4619      	mov	r1, r3
 8004636:	6878      	ldr	r0, [r7, #4]
 8004638:	f7fd f854 	bl	80016e4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800463c:	e09c      	b.n	8004778 <HAL_UART_IRQHandler+0x518>
 800463e:	bf00      	nop
 8004640:	080049cd 	.word	0x080049cd
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800464c:	b29b      	uxth	r3, r3
 800464e:	1ad3      	subs	r3, r2, r3
 8004650:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004658:	b29b      	uxth	r3, r3
 800465a:	2b00      	cmp	r3, #0
 800465c:	f000 808e 	beq.w	800477c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004660:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004664:	2b00      	cmp	r3, #0
 8004666:	f000 8089 	beq.w	800477c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	330c      	adds	r3, #12
 8004670:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004672:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004674:	e853 3f00 	ldrex	r3, [r3]
 8004678:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800467a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800467c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004680:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	330c      	adds	r3, #12
 800468a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800468e:	647a      	str	r2, [r7, #68]	; 0x44
 8004690:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004692:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004694:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004696:	e841 2300 	strex	r3, r2, [r1]
 800469a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800469c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d1e3      	bne.n	800466a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	3314      	adds	r3, #20
 80046a8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ac:	e853 3f00 	ldrex	r3, [r3]
 80046b0:	623b      	str	r3, [r7, #32]
   return(result);
 80046b2:	6a3b      	ldr	r3, [r7, #32]
 80046b4:	f023 0301 	bic.w	r3, r3, #1
 80046b8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	3314      	adds	r3, #20
 80046c2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80046c6:	633a      	str	r2, [r7, #48]	; 0x30
 80046c8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046ca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80046cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80046ce:	e841 2300 	strex	r3, r2, [r1]
 80046d2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80046d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d1e3      	bne.n	80046a2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2220      	movs	r2, #32
 80046de:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2200      	movs	r2, #0
 80046e6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	330c      	adds	r3, #12
 80046ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046f0:	693b      	ldr	r3, [r7, #16]
 80046f2:	e853 3f00 	ldrex	r3, [r3]
 80046f6:	60fb      	str	r3, [r7, #12]
   return(result);
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	f023 0310 	bic.w	r3, r3, #16
 80046fe:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	330c      	adds	r3, #12
 8004708:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800470c:	61fa      	str	r2, [r7, #28]
 800470e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004710:	69b9      	ldr	r1, [r7, #24]
 8004712:	69fa      	ldr	r2, [r7, #28]
 8004714:	e841 2300 	strex	r3, r2, [r1]
 8004718:	617b      	str	r3, [r7, #20]
   return(result);
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d1e3      	bne.n	80046e8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2202      	movs	r2, #2
 8004724:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004726:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800472a:	4619      	mov	r1, r3
 800472c:	6878      	ldr	r0, [r7, #4]
 800472e:	f7fc ffd9 	bl	80016e4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004732:	e023      	b.n	800477c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004734:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004738:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800473c:	2b00      	cmp	r3, #0
 800473e:	d009      	beq.n	8004754 <HAL_UART_IRQHandler+0x4f4>
 8004740:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004744:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004748:	2b00      	cmp	r3, #0
 800474a:	d003      	beq.n	8004754 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800474c:	6878      	ldr	r0, [r7, #4]
 800474e:	f000 f951 	bl	80049f4 <UART_Transmit_IT>
    return;
 8004752:	e014      	b.n	800477e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004754:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004758:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800475c:	2b00      	cmp	r3, #0
 800475e:	d00e      	beq.n	800477e <HAL_UART_IRQHandler+0x51e>
 8004760:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004764:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004768:	2b00      	cmp	r3, #0
 800476a:	d008      	beq.n	800477e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800476c:	6878      	ldr	r0, [r7, #4]
 800476e:	f000 f990 	bl	8004a92 <UART_EndTransmit_IT>
    return;
 8004772:	e004      	b.n	800477e <HAL_UART_IRQHandler+0x51e>
    return;
 8004774:	bf00      	nop
 8004776:	e002      	b.n	800477e <HAL_UART_IRQHandler+0x51e>
      return;
 8004778:	bf00      	nop
 800477a:	e000      	b.n	800477e <HAL_UART_IRQHandler+0x51e>
      return;
 800477c:	bf00      	nop
  }
}
 800477e:	37e8      	adds	r7, #232	; 0xe8
 8004780:	46bd      	mov	sp, r7
 8004782:	bd80      	pop	{r7, pc}

08004784 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004784:	b480      	push	{r7}
 8004786:	b083      	sub	sp, #12
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800478c:	bf00      	nop
 800478e:	370c      	adds	r7, #12
 8004790:	46bd      	mov	sp, r7
 8004792:	bc80      	pop	{r7}
 8004794:	4770      	bx	lr

08004796 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004796:	b480      	push	{r7}
 8004798:	b083      	sub	sp, #12
 800479a:	af00      	add	r7, sp, #0
 800479c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800479e:	bf00      	nop
 80047a0:	370c      	adds	r7, #12
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bc80      	pop	{r7}
 80047a6:	4770      	bx	lr

080047a8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80047a8:	b480      	push	{r7}
 80047aa:	b083      	sub	sp, #12
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80047b0:	bf00      	nop
 80047b2:	370c      	adds	r7, #12
 80047b4:	46bd      	mov	sp, r7
 80047b6:	bc80      	pop	{r7}
 80047b8:	4770      	bx	lr

080047ba <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80047ba:	b580      	push	{r7, lr}
 80047bc:	b090      	sub	sp, #64	; 0x40
 80047be:	af00      	add	r7, sp, #0
 80047c0:	60f8      	str	r0, [r7, #12]
 80047c2:	60b9      	str	r1, [r7, #8]
 80047c4:	603b      	str	r3, [r7, #0]
 80047c6:	4613      	mov	r3, r2
 80047c8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80047ca:	e050      	b.n	800486e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80047ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047d2:	d04c      	beq.n	800486e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80047d4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d007      	beq.n	80047ea <UART_WaitOnFlagUntilTimeout+0x30>
 80047da:	f7fd fa7d 	bl	8001cd8 <HAL_GetTick>
 80047de:	4602      	mov	r2, r0
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	1ad3      	subs	r3, r2, r3
 80047e4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80047e6:	429a      	cmp	r2, r3
 80047e8:	d241      	bcs.n	800486e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	330c      	adds	r3, #12
 80047f0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047f4:	e853 3f00 	ldrex	r3, [r3]
 80047f8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80047fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047fc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004800:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	330c      	adds	r3, #12
 8004808:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800480a:	637a      	str	r2, [r7, #52]	; 0x34
 800480c:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800480e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004810:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004812:	e841 2300 	strex	r3, r2, [r1]
 8004816:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004818:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800481a:	2b00      	cmp	r3, #0
 800481c:	d1e5      	bne.n	80047ea <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	3314      	adds	r3, #20
 8004824:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004826:	697b      	ldr	r3, [r7, #20]
 8004828:	e853 3f00 	ldrex	r3, [r3]
 800482c:	613b      	str	r3, [r7, #16]
   return(result);
 800482e:	693b      	ldr	r3, [r7, #16]
 8004830:	f023 0301 	bic.w	r3, r3, #1
 8004834:	63bb      	str	r3, [r7, #56]	; 0x38
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	3314      	adds	r3, #20
 800483c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800483e:	623a      	str	r2, [r7, #32]
 8004840:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004842:	69f9      	ldr	r1, [r7, #28]
 8004844:	6a3a      	ldr	r2, [r7, #32]
 8004846:	e841 2300 	strex	r3, r2, [r1]
 800484a:	61bb      	str	r3, [r7, #24]
   return(result);
 800484c:	69bb      	ldr	r3, [r7, #24]
 800484e:	2b00      	cmp	r3, #0
 8004850:	d1e5      	bne.n	800481e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	2220      	movs	r2, #32
 8004856:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	2220      	movs	r2, #32
 800485e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	2200      	movs	r2, #0
 8004866:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 800486a:	2303      	movs	r3, #3
 800486c:	e00f      	b.n	800488e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	681a      	ldr	r2, [r3, #0]
 8004874:	68bb      	ldr	r3, [r7, #8]
 8004876:	4013      	ands	r3, r2
 8004878:	68ba      	ldr	r2, [r7, #8]
 800487a:	429a      	cmp	r2, r3
 800487c:	bf0c      	ite	eq
 800487e:	2301      	moveq	r3, #1
 8004880:	2300      	movne	r3, #0
 8004882:	b2db      	uxtb	r3, r3
 8004884:	461a      	mov	r2, r3
 8004886:	79fb      	ldrb	r3, [r7, #7]
 8004888:	429a      	cmp	r2, r3
 800488a:	d09f      	beq.n	80047cc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800488c:	2300      	movs	r3, #0
}
 800488e:	4618      	mov	r0, r3
 8004890:	3740      	adds	r7, #64	; 0x40
 8004892:	46bd      	mov	sp, r7
 8004894:	bd80      	pop	{r7, pc}

08004896 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004896:	b480      	push	{r7}
 8004898:	b085      	sub	sp, #20
 800489a:	af00      	add	r7, sp, #0
 800489c:	60f8      	str	r0, [r7, #12]
 800489e:	60b9      	str	r1, [r7, #8]
 80048a0:	4613      	mov	r3, r2
 80048a2:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	68ba      	ldr	r2, [r7, #8]
 80048a8:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	88fa      	ldrh	r2, [r7, #6]
 80048ae:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	88fa      	ldrh	r2, [r7, #6]
 80048b4:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	2200      	movs	r2, #0
 80048ba:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	2222      	movs	r2, #34	; 0x22
 80048c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	691b      	ldr	r3, [r3, #16]
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d007      	beq.n	80048dc <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	68da      	ldr	r2, [r3, #12]
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80048da:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	695a      	ldr	r2, [r3, #20]
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f042 0201 	orr.w	r2, r2, #1
 80048ea:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	68da      	ldr	r2, [r3, #12]
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f042 0220 	orr.w	r2, r2, #32
 80048fa:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80048fc:	2300      	movs	r3, #0
}
 80048fe:	4618      	mov	r0, r3
 8004900:	3714      	adds	r7, #20
 8004902:	46bd      	mov	sp, r7
 8004904:	bc80      	pop	{r7}
 8004906:	4770      	bx	lr

08004908 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004908:	b480      	push	{r7}
 800490a:	b095      	sub	sp, #84	; 0x54
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	330c      	adds	r3, #12
 8004916:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004918:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800491a:	e853 3f00 	ldrex	r3, [r3]
 800491e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004920:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004922:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004926:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	330c      	adds	r3, #12
 800492e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004930:	643a      	str	r2, [r7, #64]	; 0x40
 8004932:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004934:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004936:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004938:	e841 2300 	strex	r3, r2, [r1]
 800493c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800493e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004940:	2b00      	cmp	r3, #0
 8004942:	d1e5      	bne.n	8004910 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	3314      	adds	r3, #20
 800494a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800494c:	6a3b      	ldr	r3, [r7, #32]
 800494e:	e853 3f00 	ldrex	r3, [r3]
 8004952:	61fb      	str	r3, [r7, #28]
   return(result);
 8004954:	69fb      	ldr	r3, [r7, #28]
 8004956:	f023 0301 	bic.w	r3, r3, #1
 800495a:	64bb      	str	r3, [r7, #72]	; 0x48
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	3314      	adds	r3, #20
 8004962:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004964:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004966:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004968:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800496a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800496c:	e841 2300 	strex	r3, r2, [r1]
 8004970:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004974:	2b00      	cmp	r3, #0
 8004976:	d1e5      	bne.n	8004944 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800497c:	2b01      	cmp	r3, #1
 800497e:	d119      	bne.n	80049b4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	330c      	adds	r3, #12
 8004986:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	e853 3f00 	ldrex	r3, [r3]
 800498e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004990:	68bb      	ldr	r3, [r7, #8]
 8004992:	f023 0310 	bic.w	r3, r3, #16
 8004996:	647b      	str	r3, [r7, #68]	; 0x44
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	330c      	adds	r3, #12
 800499e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80049a0:	61ba      	str	r2, [r7, #24]
 80049a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049a4:	6979      	ldr	r1, [r7, #20]
 80049a6:	69ba      	ldr	r2, [r7, #24]
 80049a8:	e841 2300 	strex	r3, r2, [r1]
 80049ac:	613b      	str	r3, [r7, #16]
   return(result);
 80049ae:	693b      	ldr	r3, [r7, #16]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d1e5      	bne.n	8004980 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2220      	movs	r2, #32
 80049b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2200      	movs	r2, #0
 80049c0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80049c2:	bf00      	nop
 80049c4:	3754      	adds	r7, #84	; 0x54
 80049c6:	46bd      	mov	sp, r7
 80049c8:	bc80      	pop	{r7}
 80049ca:	4770      	bx	lr

080049cc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b084      	sub	sp, #16
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049d8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	2200      	movs	r2, #0
 80049de:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	2200      	movs	r2, #0
 80049e4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80049e6:	68f8      	ldr	r0, [r7, #12]
 80049e8:	f7ff fede 	bl	80047a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80049ec:	bf00      	nop
 80049ee:	3710      	adds	r7, #16
 80049f0:	46bd      	mov	sp, r7
 80049f2:	bd80      	pop	{r7, pc}

080049f4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80049f4:	b480      	push	{r7}
 80049f6:	b085      	sub	sp, #20
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004a02:	b2db      	uxtb	r3, r3
 8004a04:	2b21      	cmp	r3, #33	; 0x21
 8004a06:	d13e      	bne.n	8004a86 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	689b      	ldr	r3, [r3, #8]
 8004a0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a10:	d114      	bne.n	8004a3c <UART_Transmit_IT+0x48>
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	691b      	ldr	r3, [r3, #16]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d110      	bne.n	8004a3c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6a1b      	ldr	r3, [r3, #32]
 8004a1e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	881b      	ldrh	r3, [r3, #0]
 8004a24:	461a      	mov	r2, r3
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004a2e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6a1b      	ldr	r3, [r3, #32]
 8004a34:	1c9a      	adds	r2, r3, #2
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	621a      	str	r2, [r3, #32]
 8004a3a:	e008      	b.n	8004a4e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6a1b      	ldr	r3, [r3, #32]
 8004a40:	1c59      	adds	r1, r3, #1
 8004a42:	687a      	ldr	r2, [r7, #4]
 8004a44:	6211      	str	r1, [r2, #32]
 8004a46:	781a      	ldrb	r2, [r3, #0]
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004a52:	b29b      	uxth	r3, r3
 8004a54:	3b01      	subs	r3, #1
 8004a56:	b29b      	uxth	r3, r3
 8004a58:	687a      	ldr	r2, [r7, #4]
 8004a5a:	4619      	mov	r1, r3
 8004a5c:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d10f      	bne.n	8004a82 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	68da      	ldr	r2, [r3, #12]
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004a70:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	68da      	ldr	r2, [r3, #12]
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004a80:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004a82:	2300      	movs	r3, #0
 8004a84:	e000      	b.n	8004a88 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004a86:	2302      	movs	r3, #2
  }
}
 8004a88:	4618      	mov	r0, r3
 8004a8a:	3714      	adds	r7, #20
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	bc80      	pop	{r7}
 8004a90:	4770      	bx	lr

08004a92 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004a92:	b580      	push	{r7, lr}
 8004a94:	b082      	sub	sp, #8
 8004a96:	af00      	add	r7, sp, #0
 8004a98:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	68da      	ldr	r2, [r3, #12]
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004aa8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2220      	movs	r2, #32
 8004aae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004ab2:	6878      	ldr	r0, [r7, #4]
 8004ab4:	f7ff fe66 	bl	8004784 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004ab8:	2300      	movs	r3, #0
}
 8004aba:	4618      	mov	r0, r3
 8004abc:	3708      	adds	r7, #8
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bd80      	pop	{r7, pc}

08004ac2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004ac2:	b580      	push	{r7, lr}
 8004ac4:	b08c      	sub	sp, #48	; 0x30
 8004ac6:	af00      	add	r7, sp, #0
 8004ac8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004ad0:	b2db      	uxtb	r3, r3
 8004ad2:	2b22      	cmp	r3, #34	; 0x22
 8004ad4:	f040 80ae 	bne.w	8004c34 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	689b      	ldr	r3, [r3, #8]
 8004adc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ae0:	d117      	bne.n	8004b12 <UART_Receive_IT+0x50>
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	691b      	ldr	r3, [r3, #16]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d113      	bne.n	8004b12 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004aea:	2300      	movs	r3, #0
 8004aec:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004af2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	685b      	ldr	r3, [r3, #4]
 8004afa:	b29b      	uxth	r3, r3
 8004afc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b00:	b29a      	uxth	r2, r3
 8004b02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b04:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b0a:	1c9a      	adds	r2, r3, #2
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	629a      	str	r2, [r3, #40]	; 0x28
 8004b10:	e026      	b.n	8004b60 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b16:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004b18:	2300      	movs	r3, #0
 8004b1a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	689b      	ldr	r3, [r3, #8]
 8004b20:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b24:	d007      	beq.n	8004b36 <UART_Receive_IT+0x74>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	689b      	ldr	r3, [r3, #8]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d10a      	bne.n	8004b44 <UART_Receive_IT+0x82>
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	691b      	ldr	r3, [r3, #16]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d106      	bne.n	8004b44 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	685b      	ldr	r3, [r3, #4]
 8004b3c:	b2da      	uxtb	r2, r3
 8004b3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b40:	701a      	strb	r2, [r3, #0]
 8004b42:	e008      	b.n	8004b56 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	685b      	ldr	r3, [r3, #4]
 8004b4a:	b2db      	uxtb	r3, r3
 8004b4c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004b50:	b2da      	uxtb	r2, r3
 8004b52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b54:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b5a:	1c5a      	adds	r2, r3, #1
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004b64:	b29b      	uxth	r3, r3
 8004b66:	3b01      	subs	r3, #1
 8004b68:	b29b      	uxth	r3, r3
 8004b6a:	687a      	ldr	r2, [r7, #4]
 8004b6c:	4619      	mov	r1, r3
 8004b6e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d15d      	bne.n	8004c30 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	68da      	ldr	r2, [r3, #12]
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f022 0220 	bic.w	r2, r2, #32
 8004b82:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	68da      	ldr	r2, [r3, #12]
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004b92:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	695a      	ldr	r2, [r3, #20]
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f022 0201 	bic.w	r2, r2, #1
 8004ba2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2220      	movs	r2, #32
 8004ba8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bb6:	2b01      	cmp	r3, #1
 8004bb8:	d135      	bne.n	8004c26 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	330c      	adds	r3, #12
 8004bc6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bc8:	697b      	ldr	r3, [r7, #20]
 8004bca:	e853 3f00 	ldrex	r3, [r3]
 8004bce:	613b      	str	r3, [r7, #16]
   return(result);
 8004bd0:	693b      	ldr	r3, [r7, #16]
 8004bd2:	f023 0310 	bic.w	r3, r3, #16
 8004bd6:	627b      	str	r3, [r7, #36]	; 0x24
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	330c      	adds	r3, #12
 8004bde:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004be0:	623a      	str	r2, [r7, #32]
 8004be2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004be4:	69f9      	ldr	r1, [r7, #28]
 8004be6:	6a3a      	ldr	r2, [r7, #32]
 8004be8:	e841 2300 	strex	r3, r2, [r1]
 8004bec:	61bb      	str	r3, [r7, #24]
   return(result);
 8004bee:	69bb      	ldr	r3, [r7, #24]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d1e5      	bne.n	8004bc0 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f003 0310 	and.w	r3, r3, #16
 8004bfe:	2b10      	cmp	r3, #16
 8004c00:	d10a      	bne.n	8004c18 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004c02:	2300      	movs	r3, #0
 8004c04:	60fb      	str	r3, [r7, #12]
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	60fb      	str	r3, [r7, #12]
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	685b      	ldr	r3, [r3, #4]
 8004c14:	60fb      	str	r3, [r7, #12]
 8004c16:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004c1c:	4619      	mov	r1, r3
 8004c1e:	6878      	ldr	r0, [r7, #4]
 8004c20:	f7fc fd60 	bl	80016e4 <HAL_UARTEx_RxEventCallback>
 8004c24:	e002      	b.n	8004c2c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004c26:	6878      	ldr	r0, [r7, #4]
 8004c28:	f7ff fdb5 	bl	8004796 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	e002      	b.n	8004c36 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004c30:	2300      	movs	r3, #0
 8004c32:	e000      	b.n	8004c36 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004c34:	2302      	movs	r3, #2
  }
}
 8004c36:	4618      	mov	r0, r3
 8004c38:	3730      	adds	r7, #48	; 0x30
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	bd80      	pop	{r7, pc}
	...

08004c40 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b084      	sub	sp, #16
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	691b      	ldr	r3, [r3, #16]
 8004c4e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	68da      	ldr	r2, [r3, #12]
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	430a      	orrs	r2, r1
 8004c5c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	689a      	ldr	r2, [r3, #8]
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	691b      	ldr	r3, [r3, #16]
 8004c66:	431a      	orrs	r2, r3
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	695b      	ldr	r3, [r3, #20]
 8004c6c:	4313      	orrs	r3, r2
 8004c6e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	68db      	ldr	r3, [r3, #12]
 8004c76:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004c7a:	f023 030c 	bic.w	r3, r3, #12
 8004c7e:	687a      	ldr	r2, [r7, #4]
 8004c80:	6812      	ldr	r2, [r2, #0]
 8004c82:	68b9      	ldr	r1, [r7, #8]
 8004c84:	430b      	orrs	r3, r1
 8004c86:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	695b      	ldr	r3, [r3, #20]
 8004c8e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	699a      	ldr	r2, [r3, #24]
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	430a      	orrs	r2, r1
 8004c9c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	4a2c      	ldr	r2, [pc, #176]	; (8004d54 <UART_SetConfig+0x114>)
 8004ca4:	4293      	cmp	r3, r2
 8004ca6:	d103      	bne.n	8004cb0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004ca8:	f7fe fe54 	bl	8003954 <HAL_RCC_GetPCLK2Freq>
 8004cac:	60f8      	str	r0, [r7, #12]
 8004cae:	e002      	b.n	8004cb6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004cb0:	f7fe fe3c 	bl	800392c <HAL_RCC_GetPCLK1Freq>
 8004cb4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004cb6:	68fa      	ldr	r2, [r7, #12]
 8004cb8:	4613      	mov	r3, r2
 8004cba:	009b      	lsls	r3, r3, #2
 8004cbc:	4413      	add	r3, r2
 8004cbe:	009a      	lsls	r2, r3, #2
 8004cc0:	441a      	add	r2, r3
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	685b      	ldr	r3, [r3, #4]
 8004cc6:	009b      	lsls	r3, r3, #2
 8004cc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ccc:	4a22      	ldr	r2, [pc, #136]	; (8004d58 <UART_SetConfig+0x118>)
 8004cce:	fba2 2303 	umull	r2, r3, r2, r3
 8004cd2:	095b      	lsrs	r3, r3, #5
 8004cd4:	0119      	lsls	r1, r3, #4
 8004cd6:	68fa      	ldr	r2, [r7, #12]
 8004cd8:	4613      	mov	r3, r2
 8004cda:	009b      	lsls	r3, r3, #2
 8004cdc:	4413      	add	r3, r2
 8004cde:	009a      	lsls	r2, r3, #2
 8004ce0:	441a      	add	r2, r3
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	685b      	ldr	r3, [r3, #4]
 8004ce6:	009b      	lsls	r3, r3, #2
 8004ce8:	fbb2 f2f3 	udiv	r2, r2, r3
 8004cec:	4b1a      	ldr	r3, [pc, #104]	; (8004d58 <UART_SetConfig+0x118>)
 8004cee:	fba3 0302 	umull	r0, r3, r3, r2
 8004cf2:	095b      	lsrs	r3, r3, #5
 8004cf4:	2064      	movs	r0, #100	; 0x64
 8004cf6:	fb00 f303 	mul.w	r3, r0, r3
 8004cfa:	1ad3      	subs	r3, r2, r3
 8004cfc:	011b      	lsls	r3, r3, #4
 8004cfe:	3332      	adds	r3, #50	; 0x32
 8004d00:	4a15      	ldr	r2, [pc, #84]	; (8004d58 <UART_SetConfig+0x118>)
 8004d02:	fba2 2303 	umull	r2, r3, r2, r3
 8004d06:	095b      	lsrs	r3, r3, #5
 8004d08:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004d0c:	4419      	add	r1, r3
 8004d0e:	68fa      	ldr	r2, [r7, #12]
 8004d10:	4613      	mov	r3, r2
 8004d12:	009b      	lsls	r3, r3, #2
 8004d14:	4413      	add	r3, r2
 8004d16:	009a      	lsls	r2, r3, #2
 8004d18:	441a      	add	r2, r3
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	685b      	ldr	r3, [r3, #4]
 8004d1e:	009b      	lsls	r3, r3, #2
 8004d20:	fbb2 f2f3 	udiv	r2, r2, r3
 8004d24:	4b0c      	ldr	r3, [pc, #48]	; (8004d58 <UART_SetConfig+0x118>)
 8004d26:	fba3 0302 	umull	r0, r3, r3, r2
 8004d2a:	095b      	lsrs	r3, r3, #5
 8004d2c:	2064      	movs	r0, #100	; 0x64
 8004d2e:	fb00 f303 	mul.w	r3, r0, r3
 8004d32:	1ad3      	subs	r3, r2, r3
 8004d34:	011b      	lsls	r3, r3, #4
 8004d36:	3332      	adds	r3, #50	; 0x32
 8004d38:	4a07      	ldr	r2, [pc, #28]	; (8004d58 <UART_SetConfig+0x118>)
 8004d3a:	fba2 2303 	umull	r2, r3, r2, r3
 8004d3e:	095b      	lsrs	r3, r3, #5
 8004d40:	f003 020f 	and.w	r2, r3, #15
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	440a      	add	r2, r1
 8004d4a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004d4c:	bf00      	nop
 8004d4e:	3710      	adds	r7, #16
 8004d50:	46bd      	mov	sp, r7
 8004d52:	bd80      	pop	{r7, pc}
 8004d54:	40013800 	.word	0x40013800
 8004d58:	51eb851f 	.word	0x51eb851f
 8004d5c:	00000000 	.word	0x00000000

08004d60 <AWG_Load_Waveform>:
#include "math.h"

#define MaxDepth 2048 // max AWG samples

void AWG_Load_Waveform(AWG_setup_struct AWG1)
{
 8004d60:	b084      	sub	sp, #16
 8004d62:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004d66:	b086      	sub	sp, #24
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8004d6e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	LOLA_enable_features(AWG_EN, 0); // disable AWG
 8004d72:	2100      	movs	r1, #0
 8004d74:	2002      	movs	r0, #2
 8004d76:	f000 fb0f 	bl	8005398 <LOLA_enable_features>

	uint8_t byte[4];
	int16_t data;

	uint16_t depth = trimInt((int)(DACmaxFreq/AWG1.Freq), 1, (MaxDepth-1));
 8004d7a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004d7e:	a1be      	add	r1, pc, #760	; (adr r1, 8005078 <AWG_Load_Waveform+0x318>)
 8004d80:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004d84:	f7fb fcd2 	bl	800072c <__aeabi_ddiv>
 8004d88:	4602      	mov	r2, r0
 8004d8a:	460b      	mov	r3, r1
 8004d8c:	4610      	mov	r0, r2
 8004d8e:	4619      	mov	r1, r3
 8004d90:	f7fb fe52 	bl	8000a38 <__aeabi_d2iz>
 8004d94:	4603      	mov	r3, r0
 8004d96:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8004d9a:	2101      	movs	r1, #1
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	f000 fe6d 	bl	8005a7c <trimInt>
 8004da2:	4603      	mov	r3, r0
 8004da4:	827b      	strh	r3, [r7, #18]


	uint16_t DepthPos = trimInt((int)(depth*AWG1.DutyCycle/100), 1, (MaxDepth-1));
 8004da6:	8a7b      	ldrh	r3, [r7, #18]
 8004da8:	4618      	mov	r0, r3
 8004daa:	f7fb ff97 	bl	8000cdc <__aeabi_i2f>
 8004dae:	4602      	mov	r2, r0
 8004db0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004db2:	4619      	mov	r1, r3
 8004db4:	4610      	mov	r0, r2
 8004db6:	f7fb ffe5 	bl	8000d84 <__aeabi_fmul>
 8004dba:	4603      	mov	r3, r0
 8004dbc:	49b2      	ldr	r1, [pc, #712]	; (8005088 <AWG_Load_Waveform+0x328>)
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	f7fc f894 	bl	8000eec <__aeabi_fdiv>
 8004dc4:	4603      	mov	r3, r0
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	f7fc f9a2 	bl	8001110 <__aeabi_f2iz>
 8004dcc:	4603      	mov	r3, r0
 8004dce:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8004dd2:	2101      	movs	r1, #1
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	f000 fe51 	bl	8005a7c <trimInt>
 8004dda:	4603      	mov	r3, r0
 8004ddc:	823b      	strh	r3, [r7, #16]
	uint16_t DepthNeg = trimInt((int)(depth-DepthPos), 1, (MaxDepth-1));
 8004dde:	8a7a      	ldrh	r2, [r7, #18]
 8004de0:	8a3b      	ldrh	r3, [r7, #16]
 8004de2:	1ad3      	subs	r3, r2, r3
 8004de4:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8004de8:	2101      	movs	r1, #1
 8004dea:	4618      	mov	r0, r3
 8004dec:	f000 fe46 	bl	8005a7c <trimInt>
 8004df0:	4603      	mov	r3, r0
 8004df2:	81fb      	strh	r3, [r7, #14]

	// setting sample count
	byte[0] = 0;
 8004df4:	2300      	movs	r3, #0
 8004df6:	703b      	strb	r3, [r7, #0]
	byte[1] = (uint8_t)((depth>>8)&0x00ff);
 8004df8:	8a7b      	ldrh	r3, [r7, #18]
 8004dfa:	0a1b      	lsrs	r3, r3, #8
 8004dfc:	b29b      	uxth	r3, r3
 8004dfe:	b2db      	uxtb	r3, r3
 8004e00:	707b      	strb	r3, [r7, #1]
	byte[2] = (uint8_t)(depth&0x00ff);
 8004e02:	8a7b      	ldrh	r3, [r7, #18]
 8004e04:	b2db      	uxtb	r3, r3
 8004e06:	70bb      	strb	r3, [r7, #2]
	byte[3] = (uint8_t)AWG_MAXADRESS;
 8004e08:	2306      	movs	r3, #6
 8004e0a:	70fb      	strb	r3, [r7, #3]

	HAL_SPI_Transmit(&hspi1, byte, 4, 100);
 8004e0c:	4639      	mov	r1, r7
 8004e0e:	2364      	movs	r3, #100	; 0x64
 8004e10:	2204      	movs	r2, #4
 8004e12:	489e      	ldr	r0, [pc, #632]	; (800508c <AWG_Load_Waveform+0x32c>)
 8004e14:	f7fe ff0a 	bl	8003c2c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 8004e18:	2200      	movs	r2, #0
 8004e1a:	2110      	movs	r1, #16
 8004e1c:	489c      	ldr	r0, [pc, #624]	; (8005090 <AWG_Load_Waveform+0x330>)
 8004e1e:	f7fd fcf6 	bl	800280e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 8004e22:	2201      	movs	r2, #1
 8004e24:	2110      	movs	r1, #16
 8004e26:	489a      	ldr	r0, [pc, #616]	; (8005090 <AWG_Load_Waveform+0x330>)
 8004e28:	f7fd fcf1 	bl	800280e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	2110      	movs	r1, #16
 8004e30:	4897      	ldr	r0, [pc, #604]	; (8005090 <AWG_Load_Waveform+0x330>)
 8004e32:	f7fd fcec 	bl	800280e <HAL_GPIO_WritePin>

	//Setting up clock
	uint32_t D = (uint32_t)(MCLKfreq/(depth*AWG1.Freq));
 8004e36:	8a7b      	ldrh	r3, [r7, #18]
 8004e38:	4618      	mov	r0, r3
 8004e3a:	f7fb fae3 	bl	8000404 <__aeabi_i2d>
 8004e3e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004e42:	f7fb fb49 	bl	80004d8 <__aeabi_dmul>
 8004e46:	4602      	mov	r2, r0
 8004e48:	460b      	mov	r3, r1
 8004e4a:	a18d      	add	r1, pc, #564	; (adr r1, 8005080 <AWG_Load_Waveform+0x320>)
 8004e4c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004e50:	f7fb fc6c 	bl	800072c <__aeabi_ddiv>
 8004e54:	4602      	mov	r2, r0
 8004e56:	460b      	mov	r3, r1
 8004e58:	4610      	mov	r0, r2
 8004e5a:	4619      	mov	r1, r3
 8004e5c:	f7fb fe14 	bl	8000a88 <__aeabi_d2uiz>
 8004e60:	4603      	mov	r3, r0
 8004e62:	60bb      	str	r3, [r7, #8]

	data = D;
 8004e64:	68bb      	ldr	r3, [r7, #8]
 8004e66:	82fb      	strh	r3, [r7, #22]

	byte[0] = (uint8_t)((data>>16)&0x00ff);
 8004e68:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8004e6c:	141b      	asrs	r3, r3, #16
 8004e6e:	b2db      	uxtb	r3, r3
 8004e70:	703b      	strb	r3, [r7, #0]
	byte[1] = (uint8_t)((data>>8)&0x00ff);
 8004e72:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8004e76:	121b      	asrs	r3, r3, #8
 8004e78:	b21b      	sxth	r3, r3
 8004e7a:	b2db      	uxtb	r3, r3
 8004e7c:	707b      	strb	r3, [r7, #1]
	byte[2] = (uint8_t)(data&0x00ff);
 8004e7e:	8afb      	ldrh	r3, [r7, #22]
 8004e80:	b2db      	uxtb	r3, r3
 8004e82:	70bb      	strb	r3, [r7, #2]
	byte[3] = (uint8_t)AWG_D;
 8004e84:	2302      	movs	r3, #2
 8004e86:	70fb      	strb	r3, [r7, #3]

	HAL_SPI_Transmit(&hspi1, byte, 4, 100);
 8004e88:	4639      	mov	r1, r7
 8004e8a:	2364      	movs	r3, #100	; 0x64
 8004e8c:	2204      	movs	r2, #4
 8004e8e:	487f      	ldr	r0, [pc, #508]	; (800508c <AWG_Load_Waveform+0x32c>)
 8004e90:	f7fe fecc 	bl	8003c2c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 8004e94:	2201      	movs	r2, #1
 8004e96:	2110      	movs	r1, #16
 8004e98:	487d      	ldr	r0, [pc, #500]	; (8005090 <AWG_Load_Waveform+0x330>)
 8004e9a:	f7fd fcb8 	bl	800280e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	2110      	movs	r1, #16
 8004ea2:	487b      	ldr	r0, [pc, #492]	; (8005090 <AWG_Load_Waveform+0x330>)
 8004ea4:	f7fd fcb3 	bl	800280e <HAL_GPIO_WritePin>

	// loading waveform
	float relativeDACcode = 2047*AWG1.Upp/(2*MAX_AMPLITUDE); // multiply any number from -1 to 1 and you will get direct code for DAC
 8004ea8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004eaa:	497a      	ldr	r1, [pc, #488]	; (8005094 <AWG_Load_Waveform+0x334>)
 8004eac:	4618      	mov	r0, r3
 8004eae:	f7fb ff69 	bl	8000d84 <__aeabi_fmul>
 8004eb2:	4603      	mov	r3, r0
 8004eb4:	461c      	mov	r4, r3
 8004eb6:	4b78      	ldr	r3, [pc, #480]	; (8005098 <AWG_Load_Waveform+0x338>)
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	4619      	mov	r1, r3
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	f7fb fe59 	bl	8000b74 <__addsf3>
 8004ec2:	4603      	mov	r3, r0
 8004ec4:	4619      	mov	r1, r3
 8004ec6:	4620      	mov	r0, r4
 8004ec8:	f7fc f810 	bl	8000eec <__aeabi_fdiv>
 8004ecc:	4603      	mov	r3, r0
 8004ece:	607b      	str	r3, [r7, #4]

	for(int16_t addr = 0; addr < depth; addr++)
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	82bb      	strh	r3, [r7, #20]
 8004ed4:	e14e      	b.n	8005174 <AWG_Load_Waveform+0x414>
	{

		switch(AWG1.waveform)
 8004ed6:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8004eda:	2b03      	cmp	r3, #3
 8004edc:	f200 8116 	bhi.w	800510c <AWG_Load_Waveform+0x3ac>
 8004ee0:	a201      	add	r2, pc, #4	; (adr r2, 8004ee8 <AWG_Load_Waveform+0x188>)
 8004ee2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ee6:	bf00      	nop
 8004ee8:	08004ef9 	.word	0x08004ef9
 8004eec:	08004f81 	.word	0x08004f81
 8004ef0:	080050a1 	.word	0x080050a1
 8004ef4:	0800510d 	.word	0x0800510d
		{
			case Square: data = (int16_t)((addr>=(depth*AWG1.DutyCycle/100))*relativeDACcode-(relativeDACcode/2.0)); break;
 8004ef8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004efc:	4618      	mov	r0, r3
 8004efe:	f7fb feed 	bl	8000cdc <__aeabi_i2f>
 8004f02:	4604      	mov	r4, r0
 8004f04:	8a7b      	ldrh	r3, [r7, #18]
 8004f06:	4618      	mov	r0, r3
 8004f08:	f7fb fee8 	bl	8000cdc <__aeabi_i2f>
 8004f0c:	4602      	mov	r2, r0
 8004f0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f10:	4619      	mov	r1, r3
 8004f12:	4610      	mov	r0, r2
 8004f14:	f7fb ff36 	bl	8000d84 <__aeabi_fmul>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	495b      	ldr	r1, [pc, #364]	; (8005088 <AWG_Load_Waveform+0x328>)
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	f7fb ffe5 	bl	8000eec <__aeabi_fdiv>
 8004f22:	4603      	mov	r3, r0
 8004f24:	4619      	mov	r1, r3
 8004f26:	4620      	mov	r0, r4
 8004f28:	f7fc f8de 	bl	80010e8 <__aeabi_fcmpge>
 8004f2c:	4603      	mov	r3, r0
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d002      	beq.n	8004f38 <AWG_Load_Waveform+0x1d8>
 8004f32:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8004f36:	e001      	b.n	8004f3c <AWG_Load_Waveform+0x1dc>
 8004f38:	f04f 0300 	mov.w	r3, #0
 8004f3c:	6879      	ldr	r1, [r7, #4]
 8004f3e:	4618      	mov	r0, r3
 8004f40:	f7fb ff20 	bl	8000d84 <__aeabi_fmul>
 8004f44:	4603      	mov	r3, r0
 8004f46:	4618      	mov	r0, r3
 8004f48:	f7fb fa6e 	bl	8000428 <__aeabi_f2d>
 8004f4c:	4604      	mov	r4, r0
 8004f4e:	460d      	mov	r5, r1
 8004f50:	6878      	ldr	r0, [r7, #4]
 8004f52:	f7fb fa69 	bl	8000428 <__aeabi_f2d>
 8004f56:	f04f 0200 	mov.w	r2, #0
 8004f5a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004f5e:	f7fb fbe5 	bl	800072c <__aeabi_ddiv>
 8004f62:	4602      	mov	r2, r0
 8004f64:	460b      	mov	r3, r1
 8004f66:	4620      	mov	r0, r4
 8004f68:	4629      	mov	r1, r5
 8004f6a:	f7fb f8fd 	bl	8000168 <__aeabi_dsub>
 8004f6e:	4602      	mov	r2, r0
 8004f70:	460b      	mov	r3, r1
 8004f72:	4610      	mov	r0, r2
 8004f74:	4619      	mov	r1, r3
 8004f76:	f7fb fd5f 	bl	8000a38 <__aeabi_d2iz>
 8004f7a:	4603      	mov	r3, r0
 8004f7c:	82fb      	strh	r3, [r7, #22]
 8004f7e:	e0c5      	b.n	800510c <AWG_Load_Waveform+0x3ac>

			case Triangle:	if(addr <= DepthPos) data = (int16_t)(relativeDACcode*addr/(DepthPos*1.0)-(relativeDACcode/2.0)); // rising edge
 8004f80:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8004f84:	8a3b      	ldrh	r3, [r7, #16]
 8004f86:	429a      	cmp	r2, r3
 8004f88:	dc35      	bgt.n	8004ff6 <AWG_Load_Waveform+0x296>
 8004f8a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004f8e:	4618      	mov	r0, r3
 8004f90:	f7fb fea4 	bl	8000cdc <__aeabi_i2f>
 8004f94:	4603      	mov	r3, r0
 8004f96:	6879      	ldr	r1, [r7, #4]
 8004f98:	4618      	mov	r0, r3
 8004f9a:	f7fb fef3 	bl	8000d84 <__aeabi_fmul>
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	f7fb fa41 	bl	8000428 <__aeabi_f2d>
 8004fa6:	4604      	mov	r4, r0
 8004fa8:	460d      	mov	r5, r1
 8004faa:	8a3b      	ldrh	r3, [r7, #16]
 8004fac:	4618      	mov	r0, r3
 8004fae:	f7fb fa29 	bl	8000404 <__aeabi_i2d>
 8004fb2:	4602      	mov	r2, r0
 8004fb4:	460b      	mov	r3, r1
 8004fb6:	4620      	mov	r0, r4
 8004fb8:	4629      	mov	r1, r5
 8004fba:	f7fb fbb7 	bl	800072c <__aeabi_ddiv>
 8004fbe:	4602      	mov	r2, r0
 8004fc0:	460b      	mov	r3, r1
 8004fc2:	4614      	mov	r4, r2
 8004fc4:	461d      	mov	r5, r3
 8004fc6:	6878      	ldr	r0, [r7, #4]
 8004fc8:	f7fb fa2e 	bl	8000428 <__aeabi_f2d>
 8004fcc:	f04f 0200 	mov.w	r2, #0
 8004fd0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004fd4:	f7fb fbaa 	bl	800072c <__aeabi_ddiv>
 8004fd8:	4602      	mov	r2, r0
 8004fda:	460b      	mov	r3, r1
 8004fdc:	4620      	mov	r0, r4
 8004fde:	4629      	mov	r1, r5
 8004fe0:	f7fb f8c2 	bl	8000168 <__aeabi_dsub>
 8004fe4:	4602      	mov	r2, r0
 8004fe6:	460b      	mov	r3, r1
 8004fe8:	4610      	mov	r0, r2
 8004fea:	4619      	mov	r1, r3
 8004fec:	f7fb fd24 	bl	8000a38 <__aeabi_d2iz>
 8004ff0:	4603      	mov	r3, r0
 8004ff2:	82fb      	strh	r3, [r7, #22]
							else data = (int16_t)(relativeDACcode*(1-(addr-DepthPos)/(DepthNeg*1.0))-(relativeDACcode/2.0)); break; // falling edge
 8004ff4:	e08a      	b.n	800510c <AWG_Load_Waveform+0x3ac>
 8004ff6:	6878      	ldr	r0, [r7, #4]
 8004ff8:	f7fb fa16 	bl	8000428 <__aeabi_f2d>
 8004ffc:	4604      	mov	r4, r0
 8004ffe:	460d      	mov	r5, r1
 8005000:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8005004:	8a3b      	ldrh	r3, [r7, #16]
 8005006:	1ad3      	subs	r3, r2, r3
 8005008:	4618      	mov	r0, r3
 800500a:	f7fb f9fb 	bl	8000404 <__aeabi_i2d>
 800500e:	4680      	mov	r8, r0
 8005010:	4689      	mov	r9, r1
 8005012:	89fb      	ldrh	r3, [r7, #14]
 8005014:	4618      	mov	r0, r3
 8005016:	f7fb f9f5 	bl	8000404 <__aeabi_i2d>
 800501a:	4602      	mov	r2, r0
 800501c:	460b      	mov	r3, r1
 800501e:	4640      	mov	r0, r8
 8005020:	4649      	mov	r1, r9
 8005022:	f7fb fb83 	bl	800072c <__aeabi_ddiv>
 8005026:	4602      	mov	r2, r0
 8005028:	460b      	mov	r3, r1
 800502a:	f04f 0000 	mov.w	r0, #0
 800502e:	491b      	ldr	r1, [pc, #108]	; (800509c <AWG_Load_Waveform+0x33c>)
 8005030:	f7fb f89a 	bl	8000168 <__aeabi_dsub>
 8005034:	4602      	mov	r2, r0
 8005036:	460b      	mov	r3, r1
 8005038:	4620      	mov	r0, r4
 800503a:	4629      	mov	r1, r5
 800503c:	f7fb fa4c 	bl	80004d8 <__aeabi_dmul>
 8005040:	4602      	mov	r2, r0
 8005042:	460b      	mov	r3, r1
 8005044:	4614      	mov	r4, r2
 8005046:	461d      	mov	r5, r3
 8005048:	6878      	ldr	r0, [r7, #4]
 800504a:	f7fb f9ed 	bl	8000428 <__aeabi_f2d>
 800504e:	f04f 0200 	mov.w	r2, #0
 8005052:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005056:	f7fb fb69 	bl	800072c <__aeabi_ddiv>
 800505a:	4602      	mov	r2, r0
 800505c:	460b      	mov	r3, r1
 800505e:	4620      	mov	r0, r4
 8005060:	4629      	mov	r1, r5
 8005062:	f7fb f881 	bl	8000168 <__aeabi_dsub>
 8005066:	4602      	mov	r2, r0
 8005068:	460b      	mov	r3, r1
 800506a:	4610      	mov	r0, r2
 800506c:	4619      	mov	r1, r3
 800506e:	f7fb fce3 	bl	8000a38 <__aeabi_d2iz>
 8005072:	4603      	mov	r3, r0
 8005074:	82fb      	strh	r3, [r7, #22]
 8005076:	e049      	b.n	800510c <AWG_Load_Waveform+0x3ac>
 8005078:	00000000 	.word	0x00000000
 800507c:	417312d0 	.word	0x417312d0
 8005080:	00000000 	.word	0x00000000
 8005084:	41b0b076 	.word	0x41b0b076
 8005088:	42c80000 	.word	0x42c80000
 800508c:	20000278 	.word	0x20000278
 8005090:	40010800 	.word	0x40010800
 8005094:	44ffe000 	.word	0x44ffe000
 8005098:	2000035c 	.word	0x2000035c
 800509c:	3ff00000 	.word	0x3ff00000

			case Sine: data = (int16_t)(relativeDACcode*sinf((addr*3.14159*2)/(1.0*depth))); break;
 80050a0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80050a4:	4618      	mov	r0, r3
 80050a6:	f7fb f9ad 	bl	8000404 <__aeabi_i2d>
 80050aa:	a33b      	add	r3, pc, #236	; (adr r3, 8005198 <AWG_Load_Waveform+0x438>)
 80050ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050b0:	f7fb fa12 	bl	80004d8 <__aeabi_dmul>
 80050b4:	4602      	mov	r2, r0
 80050b6:	460b      	mov	r3, r1
 80050b8:	4610      	mov	r0, r2
 80050ba:	4619      	mov	r1, r3
 80050bc:	4602      	mov	r2, r0
 80050be:	460b      	mov	r3, r1
 80050c0:	f7fb f854 	bl	800016c <__adddf3>
 80050c4:	4602      	mov	r2, r0
 80050c6:	460b      	mov	r3, r1
 80050c8:	4614      	mov	r4, r2
 80050ca:	461d      	mov	r5, r3
 80050cc:	8a7b      	ldrh	r3, [r7, #18]
 80050ce:	4618      	mov	r0, r3
 80050d0:	f7fb f998 	bl	8000404 <__aeabi_i2d>
 80050d4:	4602      	mov	r2, r0
 80050d6:	460b      	mov	r3, r1
 80050d8:	4620      	mov	r0, r4
 80050da:	4629      	mov	r1, r5
 80050dc:	f7fb fb26 	bl	800072c <__aeabi_ddiv>
 80050e0:	4602      	mov	r2, r0
 80050e2:	460b      	mov	r3, r1
 80050e4:	4610      	mov	r0, r2
 80050e6:	4619      	mov	r1, r3
 80050e8:	f7fb fcee 	bl	8000ac8 <__aeabi_d2f>
 80050ec:	4603      	mov	r3, r0
 80050ee:	4618      	mov	r0, r3
 80050f0:	f003 f9a2 	bl	8008438 <sinf>
 80050f4:	4603      	mov	r3, r0
 80050f6:	6879      	ldr	r1, [r7, #4]
 80050f8:	4618      	mov	r0, r3
 80050fa:	f7fb fe43 	bl	8000d84 <__aeabi_fmul>
 80050fe:	4603      	mov	r3, r0
 8005100:	4618      	mov	r0, r3
 8005102:	f7fc f805 	bl	8001110 <__aeabi_f2iz>
 8005106:	4603      	mov	r3, r0
 8005108:	82fb      	strh	r3, [r7, #22]
 800510a:	bf00      	nop

			case Func: break;
		}

		byte[0] = (int8_t)((addr>>4)&0x00ff);
 800510c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8005110:	111b      	asrs	r3, r3, #4
 8005112:	b21b      	sxth	r3, r3
 8005114:	b2db      	uxtb	r3, r3
 8005116:	703b      	strb	r3, [r7, #0]
		byte[1] = (int8_t)(((data>>8)&0x000f)|((addr<<4)&0x00f0));
 8005118:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800511c:	121b      	asrs	r3, r3, #8
 800511e:	b21b      	sxth	r3, r3
 8005120:	b25b      	sxtb	r3, r3
 8005122:	f003 030f 	and.w	r3, r3, #15
 8005126:	b25a      	sxtb	r2, r3
 8005128:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800512c:	011b      	lsls	r3, r3, #4
 800512e:	b25b      	sxtb	r3, r3
 8005130:	f023 030f 	bic.w	r3, r3, #15
 8005134:	b25b      	sxtb	r3, r3
 8005136:	4313      	orrs	r3, r2
 8005138:	b25b      	sxtb	r3, r3
 800513a:	b2db      	uxtb	r3, r3
 800513c:	707b      	strb	r3, [r7, #1]
		byte[2] = (int8_t)(data&0x00ff);
 800513e:	8afb      	ldrh	r3, [r7, #22]
 8005140:	b2db      	uxtb	r3, r3
 8005142:	70bb      	strb	r3, [r7, #2]
		byte[3] = (int8_t)AWG_DATA;
 8005144:	2305      	movs	r3, #5
 8005146:	70fb      	strb	r3, [r7, #3]

		HAL_SPI_Transmit(&hspi1, byte, 4, 100);
 8005148:	4639      	mov	r1, r7
 800514a:	2364      	movs	r3, #100	; 0x64
 800514c:	2204      	movs	r2, #4
 800514e:	4814      	ldr	r0, [pc, #80]	; (80051a0 <AWG_Load_Waveform+0x440>)
 8005150:	f7fe fd6c 	bl	8003c2c <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 8005154:	2201      	movs	r2, #1
 8005156:	2110      	movs	r1, #16
 8005158:	4812      	ldr	r0, [pc, #72]	; (80051a4 <AWG_Load_Waveform+0x444>)
 800515a:	f7fd fb58 	bl	800280e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 800515e:	2200      	movs	r2, #0
 8005160:	2110      	movs	r1, #16
 8005162:	4810      	ldr	r0, [pc, #64]	; (80051a4 <AWG_Load_Waveform+0x444>)
 8005164:	f7fd fb53 	bl	800280e <HAL_GPIO_WritePin>
	for(int16_t addr = 0; addr < depth; addr++)
 8005168:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800516c:	b29b      	uxth	r3, r3
 800516e:	3301      	adds	r3, #1
 8005170:	b29b      	uxth	r3, r3
 8005172:	82bb      	strh	r3, [r7, #20]
 8005174:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8005178:	8a7b      	ldrh	r3, [r7, #18]
 800517a:	429a      	cmp	r2, r3
 800517c:	f6ff aeab 	blt.w	8004ed6 <AWG_Load_Waveform+0x176>
	}
		LOLA_enable_features(AWG_EN, 1); // enable AWG
 8005180:	2101      	movs	r1, #1
 8005182:	2002      	movs	r0, #2
 8005184:	f000 f908 	bl	8005398 <LOLA_enable_features>
}
 8005188:	bf00      	nop
 800518a:	3718      	adds	r7, #24
 800518c:	46bd      	mov	sp, r7
 800518e:	e8bd 43b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, lr}
 8005192:	b004      	add	sp, #16
 8005194:	4770      	bx	lr
 8005196:	bf00      	nop
 8005198:	f01b866e 	.word	0xf01b866e
 800519c:	400921f9 	.word	0x400921f9
 80051a0:	20000278 	.word	0x20000278
 80051a4:	40010800 	.word	0x40010800

080051a8 <LOLA_Init>:
#include "main.h"
#include "board.h"
#include "ProgRef.h"

uint8_t LOLA_Init(InitType t, uint16_t maxAtempts) // waits forever if maxatempts > 10000
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b082      	sub	sp, #8
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	4603      	mov	r3, r0
 80051b0:	460a      	mov	r2, r1
 80051b2:	71fb      	strb	r3, [r7, #7]
 80051b4:	4613      	mov	r3, r2
 80051b6:	80bb      	strh	r3, [r7, #4]
	DACREF(0.0);
 80051b8:	f04f 0000 	mov.w	r0, #0
 80051bc:	f000 f9be 	bl	800553c <DACREF>
	DACOFFS(0);
 80051c0:	f04f 0000 	mov.w	r0, #0
 80051c4:	f000 fa1a 	bl	80055fc <DACOFFS>

	// Reset
	HAL_GPIO_WritePin(PROGB_GPIO_Port, PROGB_Pin, 0);
 80051c8:	2200      	movs	r2, #0
 80051ca:	2108      	movs	r1, #8
 80051cc:	4865      	ldr	r0, [pc, #404]	; (8005364 <LOLA_Init+0x1bc>)
 80051ce:	f7fd fb1e 	bl	800280e <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80051d2:	2001      	movs	r0, #1
 80051d4:	f7fc fd8a 	bl	8001cec <HAL_Delay>
	HAL_GPIO_WritePin(PROGB_GPIO_Port, PROGB_Pin, 1);
 80051d8:	2201      	movs	r2, #1
 80051da:	2108      	movs	r1, #8
 80051dc:	4861      	ldr	r0, [pc, #388]	; (8005364 <LOLA_Init+0x1bc>)
 80051de:	f7fd fb16 	bl	800280e <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80051e2:	2001      	movs	r0, #1
 80051e4:	f7fc fd82 	bl	8001cec <HAL_Delay>

	switch(t)
 80051e8:	79fb      	ldrb	r3, [r7, #7]
 80051ea:	2b05      	cmp	r3, #5
 80051ec:	f200 8082 	bhi.w	80052f4 <LOLA_Init+0x14c>
 80051f0:	a201      	add	r2, pc, #4	; (adr r2, 80051f8 <LOLA_Init+0x50>)
 80051f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051f6:	bf00      	nop
 80051f8:	08005211 	.word	0x08005211
 80051fc:	08005237 	.word	0x08005237
 8005200:	0800525d 	.word	0x0800525d
 8005204:	08005283 	.word	0x08005283
 8005208:	080052a9 	.word	0x080052a9
 800520c:	080052cf 	.word	0x080052cf
	{
		// reference: http://dangerousprototypes.com/docs/Xilinx_Spartan_3_FPGA_quick_start#Boot_configuration
		case Master_Serial:
			HAL_GPIO_WritePin(M2_GPIO_Port, M2_Pin, 0);
 8005210:	2200      	movs	r2, #0
 8005212:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005216:	4854      	ldr	r0, [pc, #336]	; (8005368 <LOLA_Init+0x1c0>)
 8005218:	f7fd faf9 	bl	800280e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M1_GPIO_Port, M1_Pin, 0);
 800521c:	2200      	movs	r2, #0
 800521e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005222:	4851      	ldr	r0, [pc, #324]	; (8005368 <LOLA_Init+0x1c0>)
 8005224:	f7fd faf3 	bl	800280e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M0_GPIO_Port, M0_Pin, 0);
 8005228:	2200      	movs	r2, #0
 800522a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800522e:	484e      	ldr	r0, [pc, #312]	; (8005368 <LOLA_Init+0x1c0>)
 8005230:	f7fd faed 	bl	800280e <HAL_GPIO_WritePin>
		break;
 8005234:	e074      	b.n	8005320 <LOLA_Init+0x178>

		case SPI_FLASH:	// SPI FLASH
			HAL_GPIO_WritePin(M2_GPIO_Port, M2_Pin, 0);
 8005236:	2200      	movs	r2, #0
 8005238:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800523c:	484a      	ldr	r0, [pc, #296]	; (8005368 <LOLA_Init+0x1c0>)
 800523e:	f7fd fae6 	bl	800280e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M1_GPIO_Port, M1_Pin, 0);
 8005242:	2200      	movs	r2, #0
 8005244:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005248:	4847      	ldr	r0, [pc, #284]	; (8005368 <LOLA_Init+0x1c0>)
 800524a:	f7fd fae0 	bl	800280e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M0_GPIO_Port, M0_Pin, 1);
 800524e:	2201      	movs	r2, #1
 8005250:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005254:	4844      	ldr	r0, [pc, #272]	; (8005368 <LOLA_Init+0x1c0>)
 8005256:	f7fd fada 	bl	800280e <HAL_GPIO_WritePin>
		break;
 800525a:	e061      	b.n	8005320 <LOLA_Init+0x178>

		case BPI_Up:
			HAL_GPIO_WritePin(M2_GPIO_Port, M2_Pin, 0);
 800525c:	2200      	movs	r2, #0
 800525e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005262:	4841      	ldr	r0, [pc, #260]	; (8005368 <LOLA_Init+0x1c0>)
 8005264:	f7fd fad3 	bl	800280e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M1_GPIO_Port, M1_Pin, 1);
 8005268:	2201      	movs	r2, #1
 800526a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800526e:	483e      	ldr	r0, [pc, #248]	; (8005368 <LOLA_Init+0x1c0>)
 8005270:	f7fd facd 	bl	800280e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M0_GPIO_Port, M0_Pin, 0);
 8005274:	2200      	movs	r2, #0
 8005276:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800527a:	483b      	ldr	r0, [pc, #236]	; (8005368 <LOLA_Init+0x1c0>)
 800527c:	f7fd fac7 	bl	800280e <HAL_GPIO_WritePin>
		break;
 8005280:	e04e      	b.n	8005320 <LOLA_Init+0x178>

		case BPI_Down:
			HAL_GPIO_WritePin(M2_GPIO_Port, M2_Pin, 0);
 8005282:	2200      	movs	r2, #0
 8005284:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005288:	4837      	ldr	r0, [pc, #220]	; (8005368 <LOLA_Init+0x1c0>)
 800528a:	f7fd fac0 	bl	800280e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M1_GPIO_Port, M1_Pin, 1);
 800528e:	2201      	movs	r2, #1
 8005290:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005294:	4834      	ldr	r0, [pc, #208]	; (8005368 <LOLA_Init+0x1c0>)
 8005296:	f7fd faba 	bl	800280e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M0_GPIO_Port, M0_Pin, 1);
 800529a:	2201      	movs	r2, #1
 800529c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80052a0:	4831      	ldr	r0, [pc, #196]	; (8005368 <LOLA_Init+0x1c0>)
 80052a2:	f7fd fab4 	bl	800280e <HAL_GPIO_WritePin>
		break;
 80052a6:	e03b      	b.n	8005320 <LOLA_Init+0x178>

		case Slave_parallel:
			HAL_GPIO_WritePin(M2_GPIO_Port, M2_Pin, 1);
 80052a8:	2201      	movs	r2, #1
 80052aa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80052ae:	482e      	ldr	r0, [pc, #184]	; (8005368 <LOLA_Init+0x1c0>)
 80052b0:	f7fd faad 	bl	800280e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M1_GPIO_Port, M1_Pin, 1);
 80052b4:	2201      	movs	r2, #1
 80052b6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80052ba:	482b      	ldr	r0, [pc, #172]	; (8005368 <LOLA_Init+0x1c0>)
 80052bc:	f7fd faa7 	bl	800280e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M0_GPIO_Port, M0_Pin, 0);
 80052c0:	2200      	movs	r2, #0
 80052c2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80052c6:	4828      	ldr	r0, [pc, #160]	; (8005368 <LOLA_Init+0x1c0>)
 80052c8:	f7fd faa1 	bl	800280e <HAL_GPIO_WritePin>
		break;
 80052cc:	e028      	b.n	8005320 <LOLA_Init+0x178>

		case Slave_Serial:
			HAL_GPIO_WritePin(M2_GPIO_Port, M2_Pin, 1);
 80052ce:	2201      	movs	r2, #1
 80052d0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80052d4:	4824      	ldr	r0, [pc, #144]	; (8005368 <LOLA_Init+0x1c0>)
 80052d6:	f7fd fa9a 	bl	800280e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M1_GPIO_Port, M1_Pin, 1);
 80052da:	2201      	movs	r2, #1
 80052dc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80052e0:	4821      	ldr	r0, [pc, #132]	; (8005368 <LOLA_Init+0x1c0>)
 80052e2:	f7fd fa94 	bl	800280e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M0_GPIO_Port, M0_Pin, 1);
 80052e6:	2201      	movs	r2, #1
 80052e8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80052ec:	481e      	ldr	r0, [pc, #120]	; (8005368 <LOLA_Init+0x1c0>)
 80052ee:	f7fd fa8e 	bl	800280e <HAL_GPIO_WritePin>
		break;
 80052f2:	e015      	b.n	8005320 <LOLA_Init+0x178>

		default: // JTAG on default
			HAL_GPIO_WritePin(M2_GPIO_Port, M2_Pin, 1);
 80052f4:	2201      	movs	r2, #1
 80052f6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80052fa:	481b      	ldr	r0, [pc, #108]	; (8005368 <LOLA_Init+0x1c0>)
 80052fc:	f7fd fa87 	bl	800280e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M1_GPIO_Port, M1_Pin, 0);
 8005300:	2200      	movs	r2, #0
 8005302:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005306:	4818      	ldr	r0, [pc, #96]	; (8005368 <LOLA_Init+0x1c0>)
 8005308:	f7fd fa81 	bl	800280e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M0_GPIO_Port, M0_Pin, 1);
 800530c:	2201      	movs	r2, #1
 800530e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005312:	4815      	ldr	r0, [pc, #84]	; (8005368 <LOLA_Init+0x1c0>)
 8005314:	f7fd fa7b 	bl	800280e <HAL_GPIO_WritePin>
			maxAtempts = 10000; // Unlimited wait time on JTAG configuration
 8005318:	f242 7310 	movw	r3, #10000	; 0x2710
 800531c:	80bb      	strh	r3, [r7, #4]
		break;
 800531e:	bf00      	nop
	}

	while(HAL_GPIO_ReadPin(INITB_GPIO_Port, INITB_Pin) && maxAtempts > 0)
 8005320:	e00a      	b.n	8005338 <LOLA_Init+0x190>
	{
		if(maxAtempts < 10000) maxAtempts--;
 8005322:	88bb      	ldrh	r3, [r7, #4]
 8005324:	f242 720f 	movw	r2, #9999	; 0x270f
 8005328:	4293      	cmp	r3, r2
 800532a:	d802      	bhi.n	8005332 <LOLA_Init+0x18a>
 800532c:	88bb      	ldrh	r3, [r7, #4]
 800532e:	3b01      	subs	r3, #1
 8005330:	80bb      	strh	r3, [r7, #4]
		HAL_Delay(100);
 8005332:	2064      	movs	r0, #100	; 0x64
 8005334:	f7fc fcda 	bl	8001cec <HAL_Delay>
	while(HAL_GPIO_ReadPin(INITB_GPIO_Port, INITB_Pin) && maxAtempts > 0)
 8005338:	f44f 7100 	mov.w	r1, #512	; 0x200
 800533c:	4809      	ldr	r0, [pc, #36]	; (8005364 <LOLA_Init+0x1bc>)
 800533e:	f7fd fa4f 	bl	80027e0 <HAL_GPIO_ReadPin>
 8005342:	4603      	mov	r3, r0
 8005344:	2b00      	cmp	r3, #0
 8005346:	d002      	beq.n	800534e <LOLA_Init+0x1a6>
 8005348:	88bb      	ldrh	r3, [r7, #4]
 800534a:	2b00      	cmp	r3, #0
 800534c:	d1e9      	bne.n	8005322 <LOLA_Init+0x17a>
	}

	if(maxAtempts > 0) return 1;	// sucesfull configuration
 800534e:	88bb      	ldrh	r3, [r7, #4]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d001      	beq.n	8005358 <LOLA_Init+0x1b0>
 8005354:	2301      	movs	r3, #1
 8005356:	e000      	b.n	800535a <LOLA_Init+0x1b2>
	else return 0; // timer ran out
 8005358:	2300      	movs	r3, #0
}
 800535a:	4618      	mov	r0, r3
 800535c:	3708      	adds	r7, #8
 800535e:	46bd      	mov	sp, r7
 8005360:	bd80      	pop	{r7, pc}
 8005362:	bf00      	nop
 8005364:	40010800 	.word	0x40010800
 8005368:	40010c00 	.word	0x40010c00

0800536c <LOLA_Reset>:

void LOLA_Reset()
{
 800536c:	b580      	push	{r7, lr}
 800536e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PROGB_GPIO_Port, PROGB_Pin, 0);
 8005370:	2200      	movs	r2, #0
 8005372:	2108      	movs	r1, #8
 8005374:	4807      	ldr	r0, [pc, #28]	; (8005394 <LOLA_Reset+0x28>)
 8005376:	f7fd fa4a 	bl	800280e <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800537a:	2001      	movs	r0, #1
 800537c:	f7fc fcb6 	bl	8001cec <HAL_Delay>
	HAL_GPIO_WritePin(PROGB_GPIO_Port, PROGB_Pin, 1);
 8005380:	2201      	movs	r2, #1
 8005382:	2108      	movs	r1, #8
 8005384:	4803      	ldr	r0, [pc, #12]	; (8005394 <LOLA_Reset+0x28>)
 8005386:	f7fd fa42 	bl	800280e <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800538a:	2001      	movs	r0, #1
 800538c:	f7fc fcae 	bl	8001cec <HAL_Delay>
}
 8005390:	bf00      	nop
 8005392:	bd80      	pop	{r7, pc}
 8005394:	40010800 	.word	0x40010800

08005398 <LOLA_enable_features>:
}*/

uint16_t enablersReg = 0;

void LOLA_enable_features(LOLAfeatures LOLAfeatures1, uint8_t ENABLE)
{
 8005398:	b580      	push	{r7, lr}
 800539a:	b084      	sub	sp, #16
 800539c:	af00      	add	r7, sp, #0
 800539e:	4603      	mov	r3, r0
 80053a0:	460a      	mov	r2, r1
 80053a2:	71fb      	strb	r3, [r7, #7]
 80053a4:	4613      	mov	r3, r2
 80053a6:	71bb      	strb	r3, [r7, #6]
	uint16_t enablersMask = 0x0001 << LOLAfeatures1;
 80053a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053ac:	2201      	movs	r2, #1
 80053ae:	fa02 f303 	lsl.w	r3, r2, r3
 80053b2:	81fb      	strh	r3, [r7, #14]
	uint8_t byte[4];

	if((uint16_t)LOLAfeatures1 == (uint16_t)ALL_EN) 	enablersMask = 0xffff;
 80053b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053b8:	b29b      	uxth	r3, r3
 80053ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80053be:	4293      	cmp	r3, r2
 80053c0:	d102      	bne.n	80053c8 <LOLA_enable_features+0x30>
 80053c2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80053c6:	81fb      	strh	r3, [r7, #14]

	if(ENABLE) 	enablersReg |= enablersMask;
 80053c8:	79bb      	ldrb	r3, [r7, #6]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d007      	beq.n	80053de <LOLA_enable_features+0x46>
 80053ce:	4b1e      	ldr	r3, [pc, #120]	; (8005448 <LOLA_enable_features+0xb0>)
 80053d0:	881a      	ldrh	r2, [r3, #0]
 80053d2:	89fb      	ldrh	r3, [r7, #14]
 80053d4:	4313      	orrs	r3, r2
 80053d6:	b29a      	uxth	r2, r3
 80053d8:	4b1b      	ldr	r3, [pc, #108]	; (8005448 <LOLA_enable_features+0xb0>)
 80053da:	801a      	strh	r2, [r3, #0]
 80053dc:	e00b      	b.n	80053f6 <LOLA_enable_features+0x5e>
	else 		enablersReg &= ~enablersMask;
 80053de:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80053e2:	43db      	mvns	r3, r3
 80053e4:	b21a      	sxth	r2, r3
 80053e6:	4b18      	ldr	r3, [pc, #96]	; (8005448 <LOLA_enable_features+0xb0>)
 80053e8:	881b      	ldrh	r3, [r3, #0]
 80053ea:	b21b      	sxth	r3, r3
 80053ec:	4013      	ands	r3, r2
 80053ee:	b21b      	sxth	r3, r3
 80053f0:	b29a      	uxth	r2, r3
 80053f2:	4b15      	ldr	r3, [pc, #84]	; (8005448 <LOLA_enable_features+0xb0>)
 80053f4:	801a      	strh	r2, [r3, #0]

	byte[0] = 0;
 80053f6:	2300      	movs	r3, #0
 80053f8:	723b      	strb	r3, [r7, #8]
	byte[1] = (uint8_t)((enablersReg>>8)&0x00ff);
 80053fa:	4b13      	ldr	r3, [pc, #76]	; (8005448 <LOLA_enable_features+0xb0>)
 80053fc:	881b      	ldrh	r3, [r3, #0]
 80053fe:	0a1b      	lsrs	r3, r3, #8
 8005400:	b29b      	uxth	r3, r3
 8005402:	b2db      	uxtb	r3, r3
 8005404:	727b      	strb	r3, [r7, #9]
	byte[2] = (uint8_t)(enablersReg&0x00ff);
 8005406:	4b10      	ldr	r3, [pc, #64]	; (8005448 <LOLA_enable_features+0xb0>)
 8005408:	881b      	ldrh	r3, [r3, #0]
 800540a:	b2db      	uxtb	r3, r3
 800540c:	72bb      	strb	r3, [r7, #10]
	byte[3] = (uint8_t)ENABLERS;
 800540e:	2303      	movs	r3, #3
 8005410:	72fb      	strb	r3, [r7, #11]


	HAL_SPI_Transmit(&hspi1, byte, 4, 100);
 8005412:	f107 0108 	add.w	r1, r7, #8
 8005416:	2364      	movs	r3, #100	; 0x64
 8005418:	2204      	movs	r2, #4
 800541a:	480c      	ldr	r0, [pc, #48]	; (800544c <LOLA_enable_features+0xb4>)
 800541c:	f7fe fc06 	bl	8003c2c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 8005420:	2200      	movs	r2, #0
 8005422:	2110      	movs	r1, #16
 8005424:	480a      	ldr	r0, [pc, #40]	; (8005450 <LOLA_enable_features+0xb8>)
 8005426:	f7fd f9f2 	bl	800280e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 800542a:	2201      	movs	r2, #1
 800542c:	2110      	movs	r1, #16
 800542e:	4808      	ldr	r0, [pc, #32]	; (8005450 <LOLA_enable_features+0xb8>)
 8005430:	f7fd f9ed 	bl	800280e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 8005434:	2200      	movs	r2, #0
 8005436:	2110      	movs	r1, #16
 8005438:	4805      	ldr	r0, [pc, #20]	; (8005450 <LOLA_enable_features+0xb8>)
 800543a:	f7fd f9e8 	bl	800280e <HAL_GPIO_WritePin>
}
 800543e:	bf00      	nop
 8005440:	3710      	adds	r7, #16
 8005442:	46bd      	mov	sp, r7
 8005444:	bd80      	pop	{r7, pc}
 8005446:	bf00      	nop
 8005448:	20000358 	.word	0x20000358
 800544c:	20000278 	.word	0x20000278
 8005450:	40010800 	.word	0x40010800
 8005454:	00000000 	.word	0x00000000

08005458 <LOLA_SET_MAX_AMPLITUDE>:

float MAX_AMPLITUDE = 0;

void LOLA_SET_MAX_AMPLITUDE(float value)
{
 8005458:	b580      	push	{r7, lr}
 800545a:	b082      	sub	sp, #8
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
	DACREF((value)*2/6.4);	// setting DAC Voltage reference
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	4619      	mov	r1, r3
 8005464:	4618      	mov	r0, r3
 8005466:	f7fb fb85 	bl	8000b74 <__addsf3>
 800546a:	4603      	mov	r3, r0
 800546c:	4618      	mov	r0, r3
 800546e:	f7fa ffdb 	bl	8000428 <__aeabi_f2d>
 8005472:	a30b      	add	r3, pc, #44	; (adr r3, 80054a0 <LOLA_SET_MAX_AMPLITUDE+0x48>)
 8005474:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005478:	f7fb f958 	bl	800072c <__aeabi_ddiv>
 800547c:	4602      	mov	r2, r0
 800547e:	460b      	mov	r3, r1
 8005480:	4610      	mov	r0, r2
 8005482:	4619      	mov	r1, r3
 8005484:	f7fb fb20 	bl	8000ac8 <__aeabi_d2f>
 8005488:	4603      	mov	r3, r0
 800548a:	4618      	mov	r0, r3
 800548c:	f000 f856 	bl	800553c <DACREF>
	MAX_AMPLITUDE = value;
 8005490:	4a05      	ldr	r2, [pc, #20]	; (80054a8 <LOLA_SET_MAX_AMPLITUDE+0x50>)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6013      	str	r3, [r2, #0]
}
 8005496:	bf00      	nop
 8005498:	3708      	adds	r7, #8
 800549a:	46bd      	mov	sp, r7
 800549c:	bd80      	pop	{r7, pc}
 800549e:	bf00      	nop
 80054a0:	9999999a 	.word	0x9999999a
 80054a4:	40199999 	.word	0x40199999
 80054a8:	2000035c 	.word	0x2000035c

080054ac <DAC_DIRECT_DATA>:

void DAC_DIRECT_DATA(float value)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b084      	sub	sp, #16
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
	uint8_t byte[4];

	int16_t data = (int16_t)(2048*value/MAX_AMPLITUDE);
 80054b4:	f04f 418a 	mov.w	r1, #1157627904	; 0x45000000
 80054b8:	6878      	ldr	r0, [r7, #4]
 80054ba:	f7fb fc63 	bl	8000d84 <__aeabi_fmul>
 80054be:	4603      	mov	r3, r0
 80054c0:	461a      	mov	r2, r3
 80054c2:	4b1b      	ldr	r3, [pc, #108]	; (8005530 <DAC_DIRECT_DATA+0x84>)
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	4619      	mov	r1, r3
 80054c8:	4610      	mov	r0, r2
 80054ca:	f7fb fd0f 	bl	8000eec <__aeabi_fdiv>
 80054ce:	4603      	mov	r3, r0
 80054d0:	4618      	mov	r0, r3
 80054d2:	f7fb fe1d 	bl	8001110 <__aeabi_f2iz>
 80054d6:	4603      	mov	r3, r0
 80054d8:	81fb      	strh	r3, [r7, #14]

	byte[0] = 0;
 80054da:	2300      	movs	r3, #0
 80054dc:	723b      	strb	r3, [r7, #8]
	byte[1] = (int8_t)((data>>8)&0x000f);
 80054de:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80054e2:	121b      	asrs	r3, r3, #8
 80054e4:	b21b      	sxth	r3, r3
 80054e6:	b2db      	uxtb	r3, r3
 80054e8:	f003 030f 	and.w	r3, r3, #15
 80054ec:	b2db      	uxtb	r3, r3
 80054ee:	727b      	strb	r3, [r7, #9]
	byte[2] = (int8_t)(data&0x00ff);
 80054f0:	89fb      	ldrh	r3, [r7, #14]
 80054f2:	b2db      	uxtb	r3, r3
 80054f4:	72bb      	strb	r3, [r7, #10]
	byte[3] = (int8_t)DAC_DIRECTDATA;
 80054f6:	2304      	movs	r3, #4
 80054f8:	72fb      	strb	r3, [r7, #11]

	HAL_SPI_Transmit(&hspi1, byte, 4, 100);
 80054fa:	f107 0108 	add.w	r1, r7, #8
 80054fe:	2364      	movs	r3, #100	; 0x64
 8005500:	2204      	movs	r2, #4
 8005502:	480c      	ldr	r0, [pc, #48]	; (8005534 <DAC_DIRECT_DATA+0x88>)
 8005504:	f7fe fb92 	bl	8003c2c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 8005508:	2200      	movs	r2, #0
 800550a:	2110      	movs	r1, #16
 800550c:	480a      	ldr	r0, [pc, #40]	; (8005538 <DAC_DIRECT_DATA+0x8c>)
 800550e:	f7fd f97e 	bl	800280e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 8005512:	2201      	movs	r2, #1
 8005514:	2110      	movs	r1, #16
 8005516:	4808      	ldr	r0, [pc, #32]	; (8005538 <DAC_DIRECT_DATA+0x8c>)
 8005518:	f7fd f979 	bl	800280e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 800551c:	2200      	movs	r2, #0
 800551e:	2110      	movs	r1, #16
 8005520:	4805      	ldr	r0, [pc, #20]	; (8005538 <DAC_DIRECT_DATA+0x8c>)
 8005522:	f7fd f974 	bl	800280e <HAL_GPIO_WritePin>
}
 8005526:	bf00      	nop
 8005528:	3710      	adds	r7, #16
 800552a:	46bd      	mov	sp, r7
 800552c:	bd80      	pop	{r7, pc}
 800552e:	bf00      	nop
 8005530:	2000035c 	.word	0x2000035c
 8005534:	20000278 	.word	0x20000278
 8005538:	40010800 	.word	0x40010800

0800553c <DACREF>:
#include "trim.h"

float DACref = 0;

void DACREF(float v) // 0 <= v <= 2.5
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b084      	sub	sp, #16
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
	uint16_t DATA;
	v = trimFloat(v, 0, 2.5);
 8005544:	4a27      	ldr	r2, [pc, #156]	; (80055e4 <DACREF+0xa8>)
 8005546:	f04f 0100 	mov.w	r1, #0
 800554a:	6878      	ldr	r0, [r7, #4]
 800554c:	f000 faaf 	bl	8005aae <trimFloat>
 8005550:	6078      	str	r0, [r7, #4]
	if(v==2.5) DATA = 0xffff;
 8005552:	4924      	ldr	r1, [pc, #144]	; (80055e4 <DACREF+0xa8>)
 8005554:	6878      	ldr	r0, [r7, #4]
 8005556:	f7fb fda9 	bl	80010ac <__aeabi_fcmpeq>
 800555a:	4603      	mov	r3, r0
 800555c:	2b00      	cmp	r3, #0
 800555e:	d003      	beq.n	8005568 <DACREF+0x2c>
 8005560:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005564:	81fb      	strh	r3, [r7, #14]
 8005566:	e018      	b.n	800559a <DACREF+0x5e>
	else DATA = (uint16_t)(16384*(v/2.5));
 8005568:	6878      	ldr	r0, [r7, #4]
 800556a:	f7fa ff5d 	bl	8000428 <__aeabi_f2d>
 800556e:	f04f 0200 	mov.w	r2, #0
 8005572:	4b1d      	ldr	r3, [pc, #116]	; (80055e8 <DACREF+0xac>)
 8005574:	f7fb f8da 	bl	800072c <__aeabi_ddiv>
 8005578:	4602      	mov	r2, r0
 800557a:	460b      	mov	r3, r1
 800557c:	4610      	mov	r0, r2
 800557e:	4619      	mov	r1, r3
 8005580:	f04f 0200 	mov.w	r2, #0
 8005584:	4b19      	ldr	r3, [pc, #100]	; (80055ec <DACREF+0xb0>)
 8005586:	f7fa ffa7 	bl	80004d8 <__aeabi_dmul>
 800558a:	4602      	mov	r2, r0
 800558c:	460b      	mov	r3, r1
 800558e:	4610      	mov	r0, r2
 8005590:	4619      	mov	r1, r3
 8005592:	f7fb fa79 	bl	8000a88 <__aeabi_d2uiz>
 8005596:	4603      	mov	r3, r0
 8005598:	81fb      	strh	r3, [r7, #14]

	DACref = v;
 800559a:	4a15      	ldr	r2, [pc, #84]	; (80055f0 <DACREF+0xb4>)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6013      	str	r3, [r2, #0]

	uint8_t byte[3];

	byte[0] = (3<<1)|(1<<4);	//3 shifted=channel D	1 shifted=load
 80055a0:	2316      	movs	r3, #22
 80055a2:	723b      	strb	r3, [r7, #8]
	byte[1] = (uint8_t)((DATA >> 6)&0x00ff);
 80055a4:	89fb      	ldrh	r3, [r7, #14]
 80055a6:	099b      	lsrs	r3, r3, #6
 80055a8:	b29b      	uxth	r3, r3
 80055aa:	b2db      	uxtb	r3, r3
 80055ac:	727b      	strb	r3, [r7, #9]
	byte[2] = (uint8_t)((DATA << 2)&0x00ff);
 80055ae:	89fb      	ldrh	r3, [r7, #14]
 80055b0:	009b      	lsls	r3, r3, #2
 80055b2:	b2db      	uxtb	r3, r3
 80055b4:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 0);
 80055b6:	2200      	movs	r2, #0
 80055b8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80055bc:	480d      	ldr	r0, [pc, #52]	; (80055f4 <DACREF+0xb8>)
 80055be:	f7fd f926 	bl	800280e <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, byte, 3, 100);
 80055c2:	f107 0108 	add.w	r1, r7, #8
 80055c6:	2364      	movs	r3, #100	; 0x64
 80055c8:	2203      	movs	r2, #3
 80055ca:	480b      	ldr	r0, [pc, #44]	; (80055f8 <DACREF+0xbc>)
 80055cc:	f7fe fb2e 	bl	8003c2c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 1);
 80055d0:	2201      	movs	r2, #1
 80055d2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80055d6:	4807      	ldr	r0, [pc, #28]	; (80055f4 <DACREF+0xb8>)
 80055d8:	f7fd f919 	bl	800280e <HAL_GPIO_WritePin>
}
 80055dc:	bf00      	nop
 80055de:	3710      	adds	r7, #16
 80055e0:	46bd      	mov	sp, r7
 80055e2:	bd80      	pop	{r7, pc}
 80055e4:	40200000 	.word	0x40200000
 80055e8:	40040000 	.word	0x40040000
 80055ec:	40d00000 	.word	0x40d00000
 80055f0:	20000360 	.word	0x20000360
 80055f4:	40011000 	.word	0x40011000
 80055f8:	20000278 	.word	0x20000278

080055fc <DACOFFS>:

void DACOFFS(float v) // -12.5 <= v <= 12.5
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b084      	sub	sp, #16
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
	uint16_t DATA;
	v = trimFloat(v, -12.5, 12.5);
 8005604:	4a2a      	ldr	r2, [pc, #168]	; (80056b0 <DACOFFS+0xb4>)
 8005606:	492b      	ldr	r1, [pc, #172]	; (80056b4 <DACOFFS+0xb8>)
 8005608:	6878      	ldr	r0, [r7, #4]
 800560a:	f000 fa50 	bl	8005aae <trimFloat>
 800560e:	6078      	str	r0, [r7, #4]
	if(v==12.5) DATA = 0xffff;
 8005610:	4927      	ldr	r1, [pc, #156]	; (80056b0 <DACOFFS+0xb4>)
 8005612:	6878      	ldr	r0, [r7, #4]
 8005614:	f7fb fd4a 	bl	80010ac <__aeabi_fcmpeq>
 8005618:	4603      	mov	r3, r0
 800561a:	2b00      	cmp	r3, #0
 800561c:	d003      	beq.n	8005626 <DACOFFS+0x2a>
 800561e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005622:	81fb      	strh	r3, [r7, #14]
 8005624:	e021      	b.n	800566a <DACOFFS+0x6e>
	else DATA = (uint16_t)(16384*((v+12.5)/25));
 8005626:	6878      	ldr	r0, [r7, #4]
 8005628:	f7fa fefe 	bl	8000428 <__aeabi_f2d>
 800562c:	f04f 0200 	mov.w	r2, #0
 8005630:	4b21      	ldr	r3, [pc, #132]	; (80056b8 <DACOFFS+0xbc>)
 8005632:	f7fa fd9b 	bl	800016c <__adddf3>
 8005636:	4602      	mov	r2, r0
 8005638:	460b      	mov	r3, r1
 800563a:	4610      	mov	r0, r2
 800563c:	4619      	mov	r1, r3
 800563e:	f04f 0200 	mov.w	r2, #0
 8005642:	4b1e      	ldr	r3, [pc, #120]	; (80056bc <DACOFFS+0xc0>)
 8005644:	f7fb f872 	bl	800072c <__aeabi_ddiv>
 8005648:	4602      	mov	r2, r0
 800564a:	460b      	mov	r3, r1
 800564c:	4610      	mov	r0, r2
 800564e:	4619      	mov	r1, r3
 8005650:	f04f 0200 	mov.w	r2, #0
 8005654:	4b1a      	ldr	r3, [pc, #104]	; (80056c0 <DACOFFS+0xc4>)
 8005656:	f7fa ff3f 	bl	80004d8 <__aeabi_dmul>
 800565a:	4602      	mov	r2, r0
 800565c:	460b      	mov	r3, r1
 800565e:	4610      	mov	r0, r2
 8005660:	4619      	mov	r1, r3
 8005662:	f7fb fa11 	bl	8000a88 <__aeabi_d2uiz>
 8005666:	4603      	mov	r3, r0
 8005668:	81fb      	strh	r3, [r7, #14]

	uint8_t byte[3];

	byte[0] = (2<<1)|(1<<4);	//2 shifted=channel C	1 shifted=load
 800566a:	2314      	movs	r3, #20
 800566c:	723b      	strb	r3, [r7, #8]
	byte[1] = (uint8_t)((DATA >> 6)&0x00ff);
 800566e:	89fb      	ldrh	r3, [r7, #14]
 8005670:	099b      	lsrs	r3, r3, #6
 8005672:	b29b      	uxth	r3, r3
 8005674:	b2db      	uxtb	r3, r3
 8005676:	727b      	strb	r3, [r7, #9]
	byte[2] = (uint8_t)((DATA << 2)&0x00ff);
 8005678:	89fb      	ldrh	r3, [r7, #14]
 800567a:	009b      	lsls	r3, r3, #2
 800567c:	b2db      	uxtb	r3, r3
 800567e:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 0);
 8005680:	2200      	movs	r2, #0
 8005682:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005686:	480f      	ldr	r0, [pc, #60]	; (80056c4 <DACOFFS+0xc8>)
 8005688:	f7fd f8c1 	bl	800280e <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, byte, 3, 100);
 800568c:	f107 0108 	add.w	r1, r7, #8
 8005690:	2364      	movs	r3, #100	; 0x64
 8005692:	2203      	movs	r2, #3
 8005694:	480c      	ldr	r0, [pc, #48]	; (80056c8 <DACOFFS+0xcc>)
 8005696:	f7fe fac9 	bl	8003c2c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 1);
 800569a:	2201      	movs	r2, #1
 800569c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80056a0:	4808      	ldr	r0, [pc, #32]	; (80056c4 <DACOFFS+0xc8>)
 80056a2:	f7fd f8b4 	bl	800280e <HAL_GPIO_WritePin>
}
 80056a6:	bf00      	nop
 80056a8:	3710      	adds	r7, #16
 80056aa:	46bd      	mov	sp, r7
 80056ac:	bd80      	pop	{r7, pc}
 80056ae:	bf00      	nop
 80056b0:	41480000 	.word	0x41480000
 80056b4:	c1480000 	.word	0xc1480000
 80056b8:	40290000 	.word	0x40290000
 80056bc:	40390000 	.word	0x40390000
 80056c0:	40d00000 	.word	0x40d00000
 80056c4:	40011000 	.word	0x40011000
 80056c8:	20000278 	.word	0x20000278

080056cc <ADCREF>:

void ADCREF(float v) // 0 <= v <= 2.5
{
 80056cc:	b580      	push	{r7, lr}
 80056ce:	b084      	sub	sp, #16
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
	uint16_t DATA;
	v = trimFloat(v, 0, 2.5);
 80056d4:	4a26      	ldr	r2, [pc, #152]	; (8005770 <ADCREF+0xa4>)
 80056d6:	f04f 0100 	mov.w	r1, #0
 80056da:	6878      	ldr	r0, [r7, #4]
 80056dc:	f000 f9e7 	bl	8005aae <trimFloat>
 80056e0:	6078      	str	r0, [r7, #4]
	if(v==2.5) DATA = 0xffff;
 80056e2:	4923      	ldr	r1, [pc, #140]	; (8005770 <ADCREF+0xa4>)
 80056e4:	6878      	ldr	r0, [r7, #4]
 80056e6:	f7fb fce1 	bl	80010ac <__aeabi_fcmpeq>
 80056ea:	4603      	mov	r3, r0
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d003      	beq.n	80056f8 <ADCREF+0x2c>
 80056f0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80056f4:	81fb      	strh	r3, [r7, #14]
 80056f6:	e018      	b.n	800572a <ADCREF+0x5e>
	else DATA = (uint16_t)(16384*(v/2.5));
 80056f8:	6878      	ldr	r0, [r7, #4]
 80056fa:	f7fa fe95 	bl	8000428 <__aeabi_f2d>
 80056fe:	f04f 0200 	mov.w	r2, #0
 8005702:	4b1c      	ldr	r3, [pc, #112]	; (8005774 <ADCREF+0xa8>)
 8005704:	f7fb f812 	bl	800072c <__aeabi_ddiv>
 8005708:	4602      	mov	r2, r0
 800570a:	460b      	mov	r3, r1
 800570c:	4610      	mov	r0, r2
 800570e:	4619      	mov	r1, r3
 8005710:	f04f 0200 	mov.w	r2, #0
 8005714:	4b18      	ldr	r3, [pc, #96]	; (8005778 <ADCREF+0xac>)
 8005716:	f7fa fedf 	bl	80004d8 <__aeabi_dmul>
 800571a:	4602      	mov	r2, r0
 800571c:	460b      	mov	r3, r1
 800571e:	4610      	mov	r0, r2
 8005720:	4619      	mov	r1, r3
 8005722:	f7fb f9b1 	bl	8000a88 <__aeabi_d2uiz>
 8005726:	4603      	mov	r3, r0
 8005728:	81fb      	strh	r3, [r7, #14]

	uint8_t byte[3];

	byte[0] = (1<<1)|(1<<4); //1 shifted=channel B	1 shifted=load
 800572a:	2312      	movs	r3, #18
 800572c:	723b      	strb	r3, [r7, #8]
	byte[1] = (uint8_t)((DATA >> 6)&0x00ff);
 800572e:	89fb      	ldrh	r3, [r7, #14]
 8005730:	099b      	lsrs	r3, r3, #6
 8005732:	b29b      	uxth	r3, r3
 8005734:	b2db      	uxtb	r3, r3
 8005736:	727b      	strb	r3, [r7, #9]
	byte[2] = (uint8_t)((DATA << 2)&0x00ff);
 8005738:	89fb      	ldrh	r3, [r7, #14]
 800573a:	009b      	lsls	r3, r3, #2
 800573c:	b2db      	uxtb	r3, r3
 800573e:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 0);
 8005740:	2200      	movs	r2, #0
 8005742:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005746:	480d      	ldr	r0, [pc, #52]	; (800577c <ADCREF+0xb0>)
 8005748:	f7fd f861 	bl	800280e <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, byte, 3, 100);
 800574c:	f107 0108 	add.w	r1, r7, #8
 8005750:	2364      	movs	r3, #100	; 0x64
 8005752:	2203      	movs	r2, #3
 8005754:	480a      	ldr	r0, [pc, #40]	; (8005780 <ADCREF+0xb4>)
 8005756:	f7fe fa69 	bl	8003c2c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 1);
 800575a:	2201      	movs	r2, #1
 800575c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005760:	4806      	ldr	r0, [pc, #24]	; (800577c <ADCREF+0xb0>)
 8005762:	f7fd f854 	bl	800280e <HAL_GPIO_WritePin>
}
 8005766:	bf00      	nop
 8005768:	3710      	adds	r7, #16
 800576a:	46bd      	mov	sp, r7
 800576c:	bd80      	pop	{r7, pc}
 800576e:	bf00      	nop
 8005770:	40200000 	.word	0x40200000
 8005774:	40040000 	.word	0x40040000
 8005778:	40d00000 	.word	0x40d00000
 800577c:	40011000 	.word	0x40011000
 8005780:	20000278 	.word	0x20000278

08005784 <ADCOFFS>:

void ADCOFFS(float v) // -12.5 <= v <= 12.5
{
 8005784:	b580      	push	{r7, lr}
 8005786:	b084      	sub	sp, #16
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
	uint16_t DATA;
	v = trimFloat(v, -12.5, 12.5);
 800578c:	4a2a      	ldr	r2, [pc, #168]	; (8005838 <ADCOFFS+0xb4>)
 800578e:	492b      	ldr	r1, [pc, #172]	; (800583c <ADCOFFS+0xb8>)
 8005790:	6878      	ldr	r0, [r7, #4]
 8005792:	f000 f98c 	bl	8005aae <trimFloat>
 8005796:	6078      	str	r0, [r7, #4]
	if(v==12.5) DATA = 0xffff;
 8005798:	4927      	ldr	r1, [pc, #156]	; (8005838 <ADCOFFS+0xb4>)
 800579a:	6878      	ldr	r0, [r7, #4]
 800579c:	f7fb fc86 	bl	80010ac <__aeabi_fcmpeq>
 80057a0:	4603      	mov	r3, r0
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d003      	beq.n	80057ae <ADCOFFS+0x2a>
 80057a6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80057aa:	81fb      	strh	r3, [r7, #14]
 80057ac:	e021      	b.n	80057f2 <ADCOFFS+0x6e>
	else DATA = (uint16_t)(16384*((v+12.5)/25));
 80057ae:	6878      	ldr	r0, [r7, #4]
 80057b0:	f7fa fe3a 	bl	8000428 <__aeabi_f2d>
 80057b4:	f04f 0200 	mov.w	r2, #0
 80057b8:	4b21      	ldr	r3, [pc, #132]	; (8005840 <ADCOFFS+0xbc>)
 80057ba:	f7fa fcd7 	bl	800016c <__adddf3>
 80057be:	4602      	mov	r2, r0
 80057c0:	460b      	mov	r3, r1
 80057c2:	4610      	mov	r0, r2
 80057c4:	4619      	mov	r1, r3
 80057c6:	f04f 0200 	mov.w	r2, #0
 80057ca:	4b1e      	ldr	r3, [pc, #120]	; (8005844 <ADCOFFS+0xc0>)
 80057cc:	f7fa ffae 	bl	800072c <__aeabi_ddiv>
 80057d0:	4602      	mov	r2, r0
 80057d2:	460b      	mov	r3, r1
 80057d4:	4610      	mov	r0, r2
 80057d6:	4619      	mov	r1, r3
 80057d8:	f04f 0200 	mov.w	r2, #0
 80057dc:	4b1a      	ldr	r3, [pc, #104]	; (8005848 <ADCOFFS+0xc4>)
 80057de:	f7fa fe7b 	bl	80004d8 <__aeabi_dmul>
 80057e2:	4602      	mov	r2, r0
 80057e4:	460b      	mov	r3, r1
 80057e6:	4610      	mov	r0, r2
 80057e8:	4619      	mov	r1, r3
 80057ea:	f7fb f94d 	bl	8000a88 <__aeabi_d2uiz>
 80057ee:	4603      	mov	r3, r0
 80057f0:	81fb      	strh	r3, [r7, #14]

	uint8_t byte[3];

	byte[0] = (1<<4); //none shifted=channel A	1 shifted=load
 80057f2:	2310      	movs	r3, #16
 80057f4:	723b      	strb	r3, [r7, #8]
	byte[1] = (uint8_t)((DATA >> 6)&0x00ff);
 80057f6:	89fb      	ldrh	r3, [r7, #14]
 80057f8:	099b      	lsrs	r3, r3, #6
 80057fa:	b29b      	uxth	r3, r3
 80057fc:	b2db      	uxtb	r3, r3
 80057fe:	727b      	strb	r3, [r7, #9]
	byte[2] = (uint8_t)((DATA << 2)&0x00ff);
 8005800:	89fb      	ldrh	r3, [r7, #14]
 8005802:	009b      	lsls	r3, r3, #2
 8005804:	b2db      	uxtb	r3, r3
 8005806:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 0);
 8005808:	2200      	movs	r2, #0
 800580a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800580e:	480f      	ldr	r0, [pc, #60]	; (800584c <ADCOFFS+0xc8>)
 8005810:	f7fc fffd 	bl	800280e <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, byte, 3, 100);
 8005814:	f107 0108 	add.w	r1, r7, #8
 8005818:	2364      	movs	r3, #100	; 0x64
 800581a:	2203      	movs	r2, #3
 800581c:	480c      	ldr	r0, [pc, #48]	; (8005850 <ADCOFFS+0xcc>)
 800581e:	f7fe fa05 	bl	8003c2c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 1);
 8005822:	2201      	movs	r2, #1
 8005824:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005828:	4808      	ldr	r0, [pc, #32]	; (800584c <ADCOFFS+0xc8>)
 800582a:	f7fc fff0 	bl	800280e <HAL_GPIO_WritePin>
}
 800582e:	bf00      	nop
 8005830:	3710      	adds	r7, #16
 8005832:	46bd      	mov	sp, r7
 8005834:	bd80      	pop	{r7, pc}
 8005836:	bf00      	nop
 8005838:	41480000 	.word	0x41480000
 800583c:	c1480000 	.word	0xc1480000
 8005840:	40290000 	.word	0x40290000
 8005844:	40390000 	.word	0x40390000
 8005848:	40d00000 	.word	0x40d00000
 800584c:	40011000 	.word	0x40011000
 8005850:	20000278 	.word	0x20000278

08005854 <RS485_Transmit>:

char TXbuff[RS485BUFFSIZE] = {0};
char RXbuff[RS485BUFFSIZE] = {0};

void RS485_Transmit(char *message)
{
 8005854:	b580      	push	{r7, lr}
 8005856:	b082      	sub	sp, #8
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
	//strcat(message, "\r\n");

	HAL_GPIO_WritePin(DIR_GPIO_Port, DIR_Pin, 1);	// Enable Driver
 800585c:	2201      	movs	r2, #1
 800585e:	2120      	movs	r1, #32
 8005860:	480a      	ldr	r0, [pc, #40]	; (800588c <RS485_Transmit+0x38>)
 8005862:	f7fc ffd4 	bl	800280e <HAL_GPIO_WritePin>
	HAL_UART_Transmit(&huart1, message, strlen(message), 100);	// Transmit
 8005866:	6878      	ldr	r0, [r7, #4]
 8005868:	f7fa fc72 	bl	8000150 <strlen>
 800586c:	4603      	mov	r3, r0
 800586e:	b29a      	uxth	r2, r3
 8005870:	2364      	movs	r3, #100	; 0x64
 8005872:	6879      	ldr	r1, [r7, #4]
 8005874:	4806      	ldr	r0, [pc, #24]	; (8005890 <RS485_Transmit+0x3c>)
 8005876:	f7fe fc13 	bl	80040a0 <HAL_UART_Transmit>
	HAL_GPIO_WritePin(DIR_GPIO_Port, DIR_Pin, 0);	// Disable Driver
 800587a:	2200      	movs	r2, #0
 800587c:	2120      	movs	r1, #32
 800587e:	4803      	ldr	r0, [pc, #12]	; (800588c <RS485_Transmit+0x38>)
 8005880:	f7fc ffc5 	bl	800280e <HAL_GPIO_WritePin>
}
 8005884:	bf00      	nop
 8005886:	3708      	adds	r7, #8
 8005888:	46bd      	mov	sp, r7
 800588a:	bd80      	pop	{r7, pc}
 800588c:	40010c00 	.word	0x40010c00
 8005890:	200002d0 	.word	0x200002d0

08005894 <writeToRegister>:
uint8_t is_initialised = 0;

I2C_HandleTypeDef I2CHandle;

void writeToRegister(uint16_t device_address, uint16_t memory_address, uint8_t *data)
{
 8005894:	b580      	push	{r7, lr}
 8005896:	b086      	sub	sp, #24
 8005898:	af04      	add	r7, sp, #16
 800589a:	4603      	mov	r3, r0
 800589c:	603a      	str	r2, [r7, #0]
 800589e:	80fb      	strh	r3, [r7, #6]
 80058a0:	460b      	mov	r3, r1
 80058a2:	80bb      	strh	r3, [r7, #4]
	HAL_I2C_Mem_Write(&I2CHandle, (device_address<<1), memory_address, 1, data, 1, 1000);
 80058a4:	88fb      	ldrh	r3, [r7, #6]
 80058a6:	005b      	lsls	r3, r3, #1
 80058a8:	b299      	uxth	r1, r3
 80058aa:	88ba      	ldrh	r2, [r7, #4]
 80058ac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80058b0:	9302      	str	r3, [sp, #8]
 80058b2:	2301      	movs	r3, #1
 80058b4:	9301      	str	r3, [sp, #4]
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	9300      	str	r3, [sp, #0]
 80058ba:	2301      	movs	r3, #1
 80058bc:	4803      	ldr	r0, [pc, #12]	; (80058cc <writeToRegister+0x38>)
 80058be:	f7fd f903 	bl	8002ac8 <HAL_I2C_Mem_Write>
}
 80058c2:	bf00      	nop
 80058c4:	3708      	adds	r7, #8
 80058c6:	46bd      	mov	sp, r7
 80058c8:	bd80      	pop	{r7, pc}
 80058ca:	bf00      	nop
 80058cc:	20000388 	.word	0x20000388

080058d0 <TCA_Init>:

void TCA_Init(uint8_t address, I2C_HandleTypeDef handle)
{
 80058d0:	b084      	sub	sp, #16
 80058d2:	b590      	push	{r4, r7, lr}
 80058d4:	b083      	sub	sp, #12
 80058d6:	af00      	add	r7, sp, #0
 80058d8:	4604      	mov	r4, r0
 80058da:	f107 001c 	add.w	r0, r7, #28
 80058de:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 80058e2:	4623      	mov	r3, r4
 80058e4:	71fb      	strb	r3, [r7, #7]
	TCA_address = address;
 80058e6:	4a0a      	ldr	r2, [pc, #40]	; (8005910 <TCA_Init+0x40>)
 80058e8:	79fb      	ldrb	r3, [r7, #7]
 80058ea:	7013      	strb	r3, [r2, #0]
	I2CHandle = handle;
 80058ec:	4b09      	ldr	r3, [pc, #36]	; (8005914 <TCA_Init+0x44>)
 80058ee:	4618      	mov	r0, r3
 80058f0:	f107 031c 	add.w	r3, r7, #28
 80058f4:	2254      	movs	r2, #84	; 0x54
 80058f6:	4619      	mov	r1, r3
 80058f8:	f000 ffad 	bl	8006856 <memcpy>
	is_initialised = 1;
 80058fc:	4b06      	ldr	r3, [pc, #24]	; (8005918 <TCA_Init+0x48>)
 80058fe:	2201      	movs	r2, #1
 8005900:	701a      	strb	r2, [r3, #0]
}
 8005902:	bf00      	nop
 8005904:	370c      	adds	r7, #12
 8005906:	46bd      	mov	sp, r7
 8005908:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 800590c:	b004      	add	sp, #16
 800590e:	4770      	bx	lr
 8005910:	2000000d 	.word	0x2000000d
 8005914:	20000388 	.word	0x20000388
 8005918:	20000384 	.word	0x20000384

0800591c <TCA_PinMode>:

void TCA_PinMode(uint32_t pin, uint32_t mode)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b084      	sub	sp, #16
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
 8005924:	6039      	str	r1, [r7, #0]
	if(!is_initialised) return;
 8005926:	4b25      	ldr	r3, [pc, #148]	; (80059bc <TCA_PinMode+0xa0>)
 8005928:	781b      	ldrb	r3, [r3, #0]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d03d      	beq.n	80059aa <TCA_PinMode+0x8e>
	if(pin > 15) return;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2b0f      	cmp	r3, #15
 8005932:	d83c      	bhi.n	80059ae <TCA_PinMode+0x92>
	if(mode != 0 && mode != 1) return;
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d002      	beq.n	8005940 <TCA_PinMode+0x24>
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	2b01      	cmp	r3, #1
 800593e:	d138      	bne.n	80059b2 <TCA_PinMode+0x96>

	uint8_t mask =  1 << (pin % 8);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	f003 0307 	and.w	r3, r3, #7
 8005946:	2201      	movs	r2, #1
 8005948:	fa02 f303 	lsl.w	r3, r2, r3
 800594c:	73fb      	strb	r3, [r7, #15]

	uint16_t memory_address = pin < 8 ? PINMODE_REGISTER_LOW : PINMODE_REGISTER_HIGH;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	2b07      	cmp	r3, #7
 8005952:	d801      	bhi.n	8005958 <TCA_PinMode+0x3c>
 8005954:	2306      	movs	r3, #6
 8005956:	e000      	b.n	800595a <TCA_PinMode+0x3e>
 8005958:	2307      	movs	r3, #7
 800595a:	81bb      	strh	r3, [r7, #12]
	uint8_t *data = pin < 8 ? &pinmode_register_state_low : &pinmode_register_state_high;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2b07      	cmp	r3, #7
 8005960:	d801      	bhi.n	8005966 <TCA_PinMode+0x4a>
 8005962:	4b17      	ldr	r3, [pc, #92]	; (80059c0 <TCA_PinMode+0xa4>)
 8005964:	e000      	b.n	8005968 <TCA_PinMode+0x4c>
 8005966:	4b17      	ldr	r3, [pc, #92]	; (80059c4 <TCA_PinMode+0xa8>)
 8005968:	60bb      	str	r3, [r7, #8]

	if (mode) 	*data |= mask;
 800596a:	683b      	ldr	r3, [r7, #0]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d007      	beq.n	8005980 <TCA_PinMode+0x64>
 8005970:	68bb      	ldr	r3, [r7, #8]
 8005972:	781a      	ldrb	r2, [r3, #0]
 8005974:	7bfb      	ldrb	r3, [r7, #15]
 8005976:	4313      	orrs	r3, r2
 8005978:	b2da      	uxtb	r2, r3
 800597a:	68bb      	ldr	r3, [r7, #8]
 800597c:	701a      	strb	r2, [r3, #0]
 800597e:	e00b      	b.n	8005998 <TCA_PinMode+0x7c>
	else 		*data &= ~mask;
 8005980:	68bb      	ldr	r3, [r7, #8]
 8005982:	781b      	ldrb	r3, [r3, #0]
 8005984:	b25a      	sxtb	r2, r3
 8005986:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800598a:	43db      	mvns	r3, r3
 800598c:	b25b      	sxtb	r3, r3
 800598e:	4013      	ands	r3, r2
 8005990:	b25b      	sxtb	r3, r3
 8005992:	b2da      	uxtb	r2, r3
 8005994:	68bb      	ldr	r3, [r7, #8]
 8005996:	701a      	strb	r2, [r3, #0]

	writeToRegister(TCA_address, memory_address, data);
 8005998:	4b0b      	ldr	r3, [pc, #44]	; (80059c8 <TCA_PinMode+0xac>)
 800599a:	781b      	ldrb	r3, [r3, #0]
 800599c:	b29b      	uxth	r3, r3
 800599e:	89b9      	ldrh	r1, [r7, #12]
 80059a0:	68ba      	ldr	r2, [r7, #8]
 80059a2:	4618      	mov	r0, r3
 80059a4:	f7ff ff76 	bl	8005894 <writeToRegister>
 80059a8:	e004      	b.n	80059b4 <TCA_PinMode+0x98>
	if(!is_initialised) return;
 80059aa:	bf00      	nop
 80059ac:	e002      	b.n	80059b4 <TCA_PinMode+0x98>
	if(pin > 15) return;
 80059ae:	bf00      	nop
 80059b0:	e000      	b.n	80059b4 <TCA_PinMode+0x98>
	if(mode != 0 && mode != 1) return;
 80059b2:	bf00      	nop
}
 80059b4:	3710      	adds	r7, #16
 80059b6:	46bd      	mov	sp, r7
 80059b8:	bd80      	pop	{r7, pc}
 80059ba:	bf00      	nop
 80059bc:	20000384 	.word	0x20000384
 80059c0:	2000000b 	.word	0x2000000b
 80059c4:	2000000c 	.word	0x2000000c
 80059c8:	2000000d 	.word	0x2000000d

080059cc <TCA_WritePin>:

	writeToRegister(TCA_address, memory_address, data);
}

void TCA_WritePin(uint32_t pin, uint32_t value)
{
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b084      	sub	sp, #16
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
 80059d4:	6039      	str	r1, [r7, #0]
	if(!is_initialised) return;
 80059d6:	4b25      	ldr	r3, [pc, #148]	; (8005a6c <TCA_WritePin+0xa0>)
 80059d8:	781b      	ldrb	r3, [r3, #0]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d03d      	beq.n	8005a5a <TCA_WritePin+0x8e>
	if(pin > 15) return;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	2b0f      	cmp	r3, #15
 80059e2:	d83c      	bhi.n	8005a5e <TCA_WritePin+0x92>
	if(value != 0 && value != 1) return;
 80059e4:	683b      	ldr	r3, [r7, #0]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d002      	beq.n	80059f0 <TCA_WritePin+0x24>
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	2b01      	cmp	r3, #1
 80059ee:	d138      	bne.n	8005a62 <TCA_WritePin+0x96>

	uint8_t mask =  1 << (pin % 8);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	f003 0307 	and.w	r3, r3, #7
 80059f6:	2201      	movs	r2, #1
 80059f8:	fa02 f303 	lsl.w	r3, r2, r3
 80059fc:	73fb      	strb	r3, [r7, #15]

	uint16_t memory_address = pin < 8 ? OUTPUT_REGISTER_LOW : OUTPUT_REGISTER_HIGH;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2b07      	cmp	r3, #7
 8005a02:	d801      	bhi.n	8005a08 <TCA_WritePin+0x3c>
 8005a04:	2302      	movs	r3, #2
 8005a06:	e000      	b.n	8005a0a <TCA_WritePin+0x3e>
 8005a08:	2303      	movs	r3, #3
 8005a0a:	81bb      	strh	r3, [r7, #12]
	uint8_t *data = pin < 8 ? &output_register_state_low : &output_register_state_high;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2b07      	cmp	r3, #7
 8005a10:	d801      	bhi.n	8005a16 <TCA_WritePin+0x4a>
 8005a12:	4b17      	ldr	r3, [pc, #92]	; (8005a70 <TCA_WritePin+0xa4>)
 8005a14:	e000      	b.n	8005a18 <TCA_WritePin+0x4c>
 8005a16:	4b17      	ldr	r3, [pc, #92]	; (8005a74 <TCA_WritePin+0xa8>)
 8005a18:	60bb      	str	r3, [r7, #8]

	if (value)	*data |= mask;
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d007      	beq.n	8005a30 <TCA_WritePin+0x64>
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	781a      	ldrb	r2, [r3, #0]
 8005a24:	7bfb      	ldrb	r3, [r7, #15]
 8005a26:	4313      	orrs	r3, r2
 8005a28:	b2da      	uxtb	r2, r3
 8005a2a:	68bb      	ldr	r3, [r7, #8]
 8005a2c:	701a      	strb	r2, [r3, #0]
 8005a2e:	e00b      	b.n	8005a48 <TCA_WritePin+0x7c>
	else 		*data &= ~mask;
 8005a30:	68bb      	ldr	r3, [r7, #8]
 8005a32:	781b      	ldrb	r3, [r3, #0]
 8005a34:	b25a      	sxtb	r2, r3
 8005a36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005a3a:	43db      	mvns	r3, r3
 8005a3c:	b25b      	sxtb	r3, r3
 8005a3e:	4013      	ands	r3, r2
 8005a40:	b25b      	sxtb	r3, r3
 8005a42:	b2da      	uxtb	r2, r3
 8005a44:	68bb      	ldr	r3, [r7, #8]
 8005a46:	701a      	strb	r2, [r3, #0]

	writeToRegister(TCA_address, memory_address, data);
 8005a48:	4b0b      	ldr	r3, [pc, #44]	; (8005a78 <TCA_WritePin+0xac>)
 8005a4a:	781b      	ldrb	r3, [r3, #0]
 8005a4c:	b29b      	uxth	r3, r3
 8005a4e:	89b9      	ldrh	r1, [r7, #12]
 8005a50:	68ba      	ldr	r2, [r7, #8]
 8005a52:	4618      	mov	r0, r3
 8005a54:	f7ff ff1e 	bl	8005894 <writeToRegister>
 8005a58:	e004      	b.n	8005a64 <TCA_WritePin+0x98>
	if(!is_initialised) return;
 8005a5a:	bf00      	nop
 8005a5c:	e002      	b.n	8005a64 <TCA_WritePin+0x98>
	if(pin > 15) return;
 8005a5e:	bf00      	nop
 8005a60:	e000      	b.n	8005a64 <TCA_WritePin+0x98>
	if(value != 0 && value != 1) return;
 8005a62:	bf00      	nop
}
 8005a64:	3710      	adds	r7, #16
 8005a66:	46bd      	mov	sp, r7
 8005a68:	bd80      	pop	{r7, pc}
 8005a6a:	bf00      	nop
 8005a6c:	20000384 	.word	0x20000384
 8005a70:	20000009 	.word	0x20000009
 8005a74:	2000000a 	.word	0x2000000a
 8005a78:	2000000d 	.word	0x2000000d

08005a7c <trimInt>:
 */

#include "stdint.h"

int trimInt(int integer, int min, int max)
{
 8005a7c:	b480      	push	{r7}
 8005a7e:	b085      	sub	sp, #20
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	60f8      	str	r0, [r7, #12]
 8005a84:	60b9      	str	r1, [r7, #8]
 8005a86:	607a      	str	r2, [r7, #4]
	if(integer>max) integer = max;
 8005a88:	68fa      	ldr	r2, [r7, #12]
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	429a      	cmp	r2, r3
 8005a8e:	dd02      	ble.n	8005a96 <trimInt+0x1a>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	60fb      	str	r3, [r7, #12]
 8005a94:	e005      	b.n	8005aa2 <trimInt+0x26>
	else if(integer<min) integer = min;
 8005a96:	68fa      	ldr	r2, [r7, #12]
 8005a98:	68bb      	ldr	r3, [r7, #8]
 8005a9a:	429a      	cmp	r2, r3
 8005a9c:	da01      	bge.n	8005aa2 <trimInt+0x26>
 8005a9e:	68bb      	ldr	r3, [r7, #8]
 8005aa0:	60fb      	str	r3, [r7, #12]
	return integer;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
}
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	3714      	adds	r7, #20
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	bc80      	pop	{r7}
 8005aac:	4770      	bx	lr

08005aae <trimFloat>:

float trimFloat(float floating, float min, float max)
{
 8005aae:	b580      	push	{r7, lr}
 8005ab0:	b084      	sub	sp, #16
 8005ab2:	af00      	add	r7, sp, #0
 8005ab4:	60f8      	str	r0, [r7, #12]
 8005ab6:	60b9      	str	r1, [r7, #8]
 8005ab8:	607a      	str	r2, [r7, #4]
	if(floating>max) floating = max;
 8005aba:	6879      	ldr	r1, [r7, #4]
 8005abc:	68f8      	ldr	r0, [r7, #12]
 8005abe:	f7fb fb1d 	bl	80010fc <__aeabi_fcmpgt>
 8005ac2:	4603      	mov	r3, r0
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d002      	beq.n	8005ace <trimFloat+0x20>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	60fb      	str	r3, [r7, #12]
 8005acc:	e008      	b.n	8005ae0 <trimFloat+0x32>
	else if(floating<min) floating = min;
 8005ace:	68b9      	ldr	r1, [r7, #8]
 8005ad0:	68f8      	ldr	r0, [r7, #12]
 8005ad2:	f7fb faf5 	bl	80010c0 <__aeabi_fcmplt>
 8005ad6:	4603      	mov	r3, r0
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d001      	beq.n	8005ae0 <trimFloat+0x32>
 8005adc:	68bb      	ldr	r3, [r7, #8]
 8005ade:	60fb      	str	r3, [r7, #12]
	return floating;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
}
 8005ae2:	4618      	mov	r0, r3
 8005ae4:	3710      	adds	r7, #16
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	bd80      	pop	{r7, pc}
	...

08005aec <malloc>:
 8005aec:	4b02      	ldr	r3, [pc, #8]	; (8005af8 <malloc+0xc>)
 8005aee:	4601      	mov	r1, r0
 8005af0:	6818      	ldr	r0, [r3, #0]
 8005af2:	f000 b823 	b.w	8005b3c <_malloc_r>
 8005af6:	bf00      	nop
 8005af8:	20000068 	.word	0x20000068

08005afc <sbrk_aligned>:
 8005afc:	b570      	push	{r4, r5, r6, lr}
 8005afe:	4e0e      	ldr	r6, [pc, #56]	; (8005b38 <sbrk_aligned+0x3c>)
 8005b00:	460c      	mov	r4, r1
 8005b02:	6831      	ldr	r1, [r6, #0]
 8005b04:	4605      	mov	r5, r0
 8005b06:	b911      	cbnz	r1, 8005b0e <sbrk_aligned+0x12>
 8005b08:	f000 fe48 	bl	800679c <_sbrk_r>
 8005b0c:	6030      	str	r0, [r6, #0]
 8005b0e:	4621      	mov	r1, r4
 8005b10:	4628      	mov	r0, r5
 8005b12:	f000 fe43 	bl	800679c <_sbrk_r>
 8005b16:	1c43      	adds	r3, r0, #1
 8005b18:	d00a      	beq.n	8005b30 <sbrk_aligned+0x34>
 8005b1a:	1cc4      	adds	r4, r0, #3
 8005b1c:	f024 0403 	bic.w	r4, r4, #3
 8005b20:	42a0      	cmp	r0, r4
 8005b22:	d007      	beq.n	8005b34 <sbrk_aligned+0x38>
 8005b24:	1a21      	subs	r1, r4, r0
 8005b26:	4628      	mov	r0, r5
 8005b28:	f000 fe38 	bl	800679c <_sbrk_r>
 8005b2c:	3001      	adds	r0, #1
 8005b2e:	d101      	bne.n	8005b34 <sbrk_aligned+0x38>
 8005b30:	f04f 34ff 	mov.w	r4, #4294967295
 8005b34:	4620      	mov	r0, r4
 8005b36:	bd70      	pop	{r4, r5, r6, pc}
 8005b38:	200003e0 	.word	0x200003e0

08005b3c <_malloc_r>:
 8005b3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b40:	1ccd      	adds	r5, r1, #3
 8005b42:	f025 0503 	bic.w	r5, r5, #3
 8005b46:	3508      	adds	r5, #8
 8005b48:	2d0c      	cmp	r5, #12
 8005b4a:	bf38      	it	cc
 8005b4c:	250c      	movcc	r5, #12
 8005b4e:	2d00      	cmp	r5, #0
 8005b50:	4607      	mov	r7, r0
 8005b52:	db01      	blt.n	8005b58 <_malloc_r+0x1c>
 8005b54:	42a9      	cmp	r1, r5
 8005b56:	d905      	bls.n	8005b64 <_malloc_r+0x28>
 8005b58:	230c      	movs	r3, #12
 8005b5a:	2600      	movs	r6, #0
 8005b5c:	603b      	str	r3, [r7, #0]
 8005b5e:	4630      	mov	r0, r6
 8005b60:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b64:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005c38 <_malloc_r+0xfc>
 8005b68:	f000 f868 	bl	8005c3c <__malloc_lock>
 8005b6c:	f8d8 3000 	ldr.w	r3, [r8]
 8005b70:	461c      	mov	r4, r3
 8005b72:	bb5c      	cbnz	r4, 8005bcc <_malloc_r+0x90>
 8005b74:	4629      	mov	r1, r5
 8005b76:	4638      	mov	r0, r7
 8005b78:	f7ff ffc0 	bl	8005afc <sbrk_aligned>
 8005b7c:	1c43      	adds	r3, r0, #1
 8005b7e:	4604      	mov	r4, r0
 8005b80:	d155      	bne.n	8005c2e <_malloc_r+0xf2>
 8005b82:	f8d8 4000 	ldr.w	r4, [r8]
 8005b86:	4626      	mov	r6, r4
 8005b88:	2e00      	cmp	r6, #0
 8005b8a:	d145      	bne.n	8005c18 <_malloc_r+0xdc>
 8005b8c:	2c00      	cmp	r4, #0
 8005b8e:	d048      	beq.n	8005c22 <_malloc_r+0xe6>
 8005b90:	6823      	ldr	r3, [r4, #0]
 8005b92:	4631      	mov	r1, r6
 8005b94:	4638      	mov	r0, r7
 8005b96:	eb04 0903 	add.w	r9, r4, r3
 8005b9a:	f000 fdff 	bl	800679c <_sbrk_r>
 8005b9e:	4581      	cmp	r9, r0
 8005ba0:	d13f      	bne.n	8005c22 <_malloc_r+0xe6>
 8005ba2:	6821      	ldr	r1, [r4, #0]
 8005ba4:	4638      	mov	r0, r7
 8005ba6:	1a6d      	subs	r5, r5, r1
 8005ba8:	4629      	mov	r1, r5
 8005baa:	f7ff ffa7 	bl	8005afc <sbrk_aligned>
 8005bae:	3001      	adds	r0, #1
 8005bb0:	d037      	beq.n	8005c22 <_malloc_r+0xe6>
 8005bb2:	6823      	ldr	r3, [r4, #0]
 8005bb4:	442b      	add	r3, r5
 8005bb6:	6023      	str	r3, [r4, #0]
 8005bb8:	f8d8 3000 	ldr.w	r3, [r8]
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d038      	beq.n	8005c32 <_malloc_r+0xf6>
 8005bc0:	685a      	ldr	r2, [r3, #4]
 8005bc2:	42a2      	cmp	r2, r4
 8005bc4:	d12b      	bne.n	8005c1e <_malloc_r+0xe2>
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	605a      	str	r2, [r3, #4]
 8005bca:	e00f      	b.n	8005bec <_malloc_r+0xb0>
 8005bcc:	6822      	ldr	r2, [r4, #0]
 8005bce:	1b52      	subs	r2, r2, r5
 8005bd0:	d41f      	bmi.n	8005c12 <_malloc_r+0xd6>
 8005bd2:	2a0b      	cmp	r2, #11
 8005bd4:	d917      	bls.n	8005c06 <_malloc_r+0xca>
 8005bd6:	1961      	adds	r1, r4, r5
 8005bd8:	42a3      	cmp	r3, r4
 8005bda:	6025      	str	r5, [r4, #0]
 8005bdc:	bf18      	it	ne
 8005bde:	6059      	strne	r1, [r3, #4]
 8005be0:	6863      	ldr	r3, [r4, #4]
 8005be2:	bf08      	it	eq
 8005be4:	f8c8 1000 	streq.w	r1, [r8]
 8005be8:	5162      	str	r2, [r4, r5]
 8005bea:	604b      	str	r3, [r1, #4]
 8005bec:	4638      	mov	r0, r7
 8005bee:	f104 060b 	add.w	r6, r4, #11
 8005bf2:	f000 f829 	bl	8005c48 <__malloc_unlock>
 8005bf6:	f026 0607 	bic.w	r6, r6, #7
 8005bfa:	1d23      	adds	r3, r4, #4
 8005bfc:	1af2      	subs	r2, r6, r3
 8005bfe:	d0ae      	beq.n	8005b5e <_malloc_r+0x22>
 8005c00:	1b9b      	subs	r3, r3, r6
 8005c02:	50a3      	str	r3, [r4, r2]
 8005c04:	e7ab      	b.n	8005b5e <_malloc_r+0x22>
 8005c06:	42a3      	cmp	r3, r4
 8005c08:	6862      	ldr	r2, [r4, #4]
 8005c0a:	d1dd      	bne.n	8005bc8 <_malloc_r+0x8c>
 8005c0c:	f8c8 2000 	str.w	r2, [r8]
 8005c10:	e7ec      	b.n	8005bec <_malloc_r+0xb0>
 8005c12:	4623      	mov	r3, r4
 8005c14:	6864      	ldr	r4, [r4, #4]
 8005c16:	e7ac      	b.n	8005b72 <_malloc_r+0x36>
 8005c18:	4634      	mov	r4, r6
 8005c1a:	6876      	ldr	r6, [r6, #4]
 8005c1c:	e7b4      	b.n	8005b88 <_malloc_r+0x4c>
 8005c1e:	4613      	mov	r3, r2
 8005c20:	e7cc      	b.n	8005bbc <_malloc_r+0x80>
 8005c22:	230c      	movs	r3, #12
 8005c24:	4638      	mov	r0, r7
 8005c26:	603b      	str	r3, [r7, #0]
 8005c28:	f000 f80e 	bl	8005c48 <__malloc_unlock>
 8005c2c:	e797      	b.n	8005b5e <_malloc_r+0x22>
 8005c2e:	6025      	str	r5, [r4, #0]
 8005c30:	e7dc      	b.n	8005bec <_malloc_r+0xb0>
 8005c32:	605b      	str	r3, [r3, #4]
 8005c34:	deff      	udf	#255	; 0xff
 8005c36:	bf00      	nop
 8005c38:	200003dc 	.word	0x200003dc

08005c3c <__malloc_lock>:
 8005c3c:	4801      	ldr	r0, [pc, #4]	; (8005c44 <__malloc_lock+0x8>)
 8005c3e:	f000 bdfa 	b.w	8006836 <__retarget_lock_acquire_recursive>
 8005c42:	bf00      	nop
 8005c44:	20000524 	.word	0x20000524

08005c48 <__malloc_unlock>:
 8005c48:	4801      	ldr	r0, [pc, #4]	; (8005c50 <__malloc_unlock+0x8>)
 8005c4a:	f000 bdf5 	b.w	8006838 <__retarget_lock_release_recursive>
 8005c4e:	bf00      	nop
 8005c50:	20000524 	.word	0x20000524

08005c54 <__cvt>:
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c5a:	461f      	mov	r7, r3
 8005c5c:	bfbb      	ittet	lt
 8005c5e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8005c62:	461f      	movlt	r7, r3
 8005c64:	2300      	movge	r3, #0
 8005c66:	232d      	movlt	r3, #45	; 0x2d
 8005c68:	b088      	sub	sp, #32
 8005c6a:	4614      	mov	r4, r2
 8005c6c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005c6e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8005c70:	7013      	strb	r3, [r2, #0]
 8005c72:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005c74:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8005c78:	f023 0820 	bic.w	r8, r3, #32
 8005c7c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005c80:	d005      	beq.n	8005c8e <__cvt+0x3a>
 8005c82:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005c86:	d100      	bne.n	8005c8a <__cvt+0x36>
 8005c88:	3501      	adds	r5, #1
 8005c8a:	2302      	movs	r3, #2
 8005c8c:	e000      	b.n	8005c90 <__cvt+0x3c>
 8005c8e:	2303      	movs	r3, #3
 8005c90:	aa07      	add	r2, sp, #28
 8005c92:	9204      	str	r2, [sp, #16]
 8005c94:	aa06      	add	r2, sp, #24
 8005c96:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005c9a:	e9cd 3500 	strd	r3, r5, [sp]
 8005c9e:	4622      	mov	r2, r4
 8005ca0:	463b      	mov	r3, r7
 8005ca2:	f000 fe71 	bl	8006988 <_dtoa_r>
 8005ca6:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005caa:	4606      	mov	r6, r0
 8005cac:	d102      	bne.n	8005cb4 <__cvt+0x60>
 8005cae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005cb0:	07db      	lsls	r3, r3, #31
 8005cb2:	d522      	bpl.n	8005cfa <__cvt+0xa6>
 8005cb4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005cb8:	eb06 0905 	add.w	r9, r6, r5
 8005cbc:	d110      	bne.n	8005ce0 <__cvt+0x8c>
 8005cbe:	7833      	ldrb	r3, [r6, #0]
 8005cc0:	2b30      	cmp	r3, #48	; 0x30
 8005cc2:	d10a      	bne.n	8005cda <__cvt+0x86>
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	4620      	mov	r0, r4
 8005cca:	4639      	mov	r1, r7
 8005ccc:	f7fa fe6c 	bl	80009a8 <__aeabi_dcmpeq>
 8005cd0:	b918      	cbnz	r0, 8005cda <__cvt+0x86>
 8005cd2:	f1c5 0501 	rsb	r5, r5, #1
 8005cd6:	f8ca 5000 	str.w	r5, [sl]
 8005cda:	f8da 3000 	ldr.w	r3, [sl]
 8005cde:	4499      	add	r9, r3
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	4620      	mov	r0, r4
 8005ce6:	4639      	mov	r1, r7
 8005ce8:	f7fa fe5e 	bl	80009a8 <__aeabi_dcmpeq>
 8005cec:	b108      	cbz	r0, 8005cf2 <__cvt+0x9e>
 8005cee:	f8cd 901c 	str.w	r9, [sp, #28]
 8005cf2:	2230      	movs	r2, #48	; 0x30
 8005cf4:	9b07      	ldr	r3, [sp, #28]
 8005cf6:	454b      	cmp	r3, r9
 8005cf8:	d307      	bcc.n	8005d0a <__cvt+0xb6>
 8005cfa:	4630      	mov	r0, r6
 8005cfc:	9b07      	ldr	r3, [sp, #28]
 8005cfe:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005d00:	1b9b      	subs	r3, r3, r6
 8005d02:	6013      	str	r3, [r2, #0]
 8005d04:	b008      	add	sp, #32
 8005d06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d0a:	1c59      	adds	r1, r3, #1
 8005d0c:	9107      	str	r1, [sp, #28]
 8005d0e:	701a      	strb	r2, [r3, #0]
 8005d10:	e7f0      	b.n	8005cf4 <__cvt+0xa0>

08005d12 <__exponent>:
 8005d12:	4603      	mov	r3, r0
 8005d14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005d16:	2900      	cmp	r1, #0
 8005d18:	f803 2b02 	strb.w	r2, [r3], #2
 8005d1c:	bfb6      	itet	lt
 8005d1e:	222d      	movlt	r2, #45	; 0x2d
 8005d20:	222b      	movge	r2, #43	; 0x2b
 8005d22:	4249      	neglt	r1, r1
 8005d24:	2909      	cmp	r1, #9
 8005d26:	7042      	strb	r2, [r0, #1]
 8005d28:	dd2a      	ble.n	8005d80 <__exponent+0x6e>
 8005d2a:	f10d 0207 	add.w	r2, sp, #7
 8005d2e:	4617      	mov	r7, r2
 8005d30:	260a      	movs	r6, #10
 8005d32:	fb91 f5f6 	sdiv	r5, r1, r6
 8005d36:	4694      	mov	ip, r2
 8005d38:	fb06 1415 	mls	r4, r6, r5, r1
 8005d3c:	3430      	adds	r4, #48	; 0x30
 8005d3e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8005d42:	460c      	mov	r4, r1
 8005d44:	2c63      	cmp	r4, #99	; 0x63
 8005d46:	4629      	mov	r1, r5
 8005d48:	f102 32ff 	add.w	r2, r2, #4294967295
 8005d4c:	dcf1      	bgt.n	8005d32 <__exponent+0x20>
 8005d4e:	3130      	adds	r1, #48	; 0x30
 8005d50:	f1ac 0402 	sub.w	r4, ip, #2
 8005d54:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005d58:	4622      	mov	r2, r4
 8005d5a:	1c41      	adds	r1, r0, #1
 8005d5c:	42ba      	cmp	r2, r7
 8005d5e:	d30a      	bcc.n	8005d76 <__exponent+0x64>
 8005d60:	f10d 0209 	add.w	r2, sp, #9
 8005d64:	eba2 020c 	sub.w	r2, r2, ip
 8005d68:	42bc      	cmp	r4, r7
 8005d6a:	bf88      	it	hi
 8005d6c:	2200      	movhi	r2, #0
 8005d6e:	4413      	add	r3, r2
 8005d70:	1a18      	subs	r0, r3, r0
 8005d72:	b003      	add	sp, #12
 8005d74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d76:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005d7a:	f801 5f01 	strb.w	r5, [r1, #1]!
 8005d7e:	e7ed      	b.n	8005d5c <__exponent+0x4a>
 8005d80:	2330      	movs	r3, #48	; 0x30
 8005d82:	3130      	adds	r1, #48	; 0x30
 8005d84:	7083      	strb	r3, [r0, #2]
 8005d86:	70c1      	strb	r1, [r0, #3]
 8005d88:	1d03      	adds	r3, r0, #4
 8005d8a:	e7f1      	b.n	8005d70 <__exponent+0x5e>

08005d8c <_printf_float>:
 8005d8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d90:	b091      	sub	sp, #68	; 0x44
 8005d92:	460c      	mov	r4, r1
 8005d94:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8005d98:	4616      	mov	r6, r2
 8005d9a:	461f      	mov	r7, r3
 8005d9c:	4605      	mov	r5, r0
 8005d9e:	f000 fcc5 	bl	800672c <_localeconv_r>
 8005da2:	6803      	ldr	r3, [r0, #0]
 8005da4:	4618      	mov	r0, r3
 8005da6:	9309      	str	r3, [sp, #36]	; 0x24
 8005da8:	f7fa f9d2 	bl	8000150 <strlen>
 8005dac:	2300      	movs	r3, #0
 8005dae:	930e      	str	r3, [sp, #56]	; 0x38
 8005db0:	f8d8 3000 	ldr.w	r3, [r8]
 8005db4:	900a      	str	r0, [sp, #40]	; 0x28
 8005db6:	3307      	adds	r3, #7
 8005db8:	f023 0307 	bic.w	r3, r3, #7
 8005dbc:	f103 0208 	add.w	r2, r3, #8
 8005dc0:	f894 9018 	ldrb.w	r9, [r4, #24]
 8005dc4:	f8d4 b000 	ldr.w	fp, [r4]
 8005dc8:	f8c8 2000 	str.w	r2, [r8]
 8005dcc:	e9d3 a800 	ldrd	sl, r8, [r3]
 8005dd0:	4652      	mov	r2, sl
 8005dd2:	4643      	mov	r3, r8
 8005dd4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005dd8:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8005ddc:	930b      	str	r3, [sp, #44]	; 0x2c
 8005dde:	f04f 32ff 	mov.w	r2, #4294967295
 8005de2:	4650      	mov	r0, sl
 8005de4:	4b9c      	ldr	r3, [pc, #624]	; (8006058 <_printf_float+0x2cc>)
 8005de6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005de8:	f7fa fe10 	bl	8000a0c <__aeabi_dcmpun>
 8005dec:	bb70      	cbnz	r0, 8005e4c <_printf_float+0xc0>
 8005dee:	f04f 32ff 	mov.w	r2, #4294967295
 8005df2:	4650      	mov	r0, sl
 8005df4:	4b98      	ldr	r3, [pc, #608]	; (8006058 <_printf_float+0x2cc>)
 8005df6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005df8:	f7fa fdea 	bl	80009d0 <__aeabi_dcmple>
 8005dfc:	bb30      	cbnz	r0, 8005e4c <_printf_float+0xc0>
 8005dfe:	2200      	movs	r2, #0
 8005e00:	2300      	movs	r3, #0
 8005e02:	4650      	mov	r0, sl
 8005e04:	4641      	mov	r1, r8
 8005e06:	f7fa fdd9 	bl	80009bc <__aeabi_dcmplt>
 8005e0a:	b110      	cbz	r0, 8005e12 <_printf_float+0x86>
 8005e0c:	232d      	movs	r3, #45	; 0x2d
 8005e0e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e12:	4a92      	ldr	r2, [pc, #584]	; (800605c <_printf_float+0x2d0>)
 8005e14:	4b92      	ldr	r3, [pc, #584]	; (8006060 <_printf_float+0x2d4>)
 8005e16:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8005e1a:	bf94      	ite	ls
 8005e1c:	4690      	movls	r8, r2
 8005e1e:	4698      	movhi	r8, r3
 8005e20:	2303      	movs	r3, #3
 8005e22:	f04f 0a00 	mov.w	sl, #0
 8005e26:	6123      	str	r3, [r4, #16]
 8005e28:	f02b 0304 	bic.w	r3, fp, #4
 8005e2c:	6023      	str	r3, [r4, #0]
 8005e2e:	4633      	mov	r3, r6
 8005e30:	4621      	mov	r1, r4
 8005e32:	4628      	mov	r0, r5
 8005e34:	9700      	str	r7, [sp, #0]
 8005e36:	aa0f      	add	r2, sp, #60	; 0x3c
 8005e38:	f000 f9d6 	bl	80061e8 <_printf_common>
 8005e3c:	3001      	adds	r0, #1
 8005e3e:	f040 8090 	bne.w	8005f62 <_printf_float+0x1d6>
 8005e42:	f04f 30ff 	mov.w	r0, #4294967295
 8005e46:	b011      	add	sp, #68	; 0x44
 8005e48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e4c:	4652      	mov	r2, sl
 8005e4e:	4643      	mov	r3, r8
 8005e50:	4650      	mov	r0, sl
 8005e52:	4641      	mov	r1, r8
 8005e54:	f7fa fdda 	bl	8000a0c <__aeabi_dcmpun>
 8005e58:	b148      	cbz	r0, 8005e6e <_printf_float+0xe2>
 8005e5a:	f1b8 0f00 	cmp.w	r8, #0
 8005e5e:	bfb8      	it	lt
 8005e60:	232d      	movlt	r3, #45	; 0x2d
 8005e62:	4a80      	ldr	r2, [pc, #512]	; (8006064 <_printf_float+0x2d8>)
 8005e64:	bfb8      	it	lt
 8005e66:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005e6a:	4b7f      	ldr	r3, [pc, #508]	; (8006068 <_printf_float+0x2dc>)
 8005e6c:	e7d3      	b.n	8005e16 <_printf_float+0x8a>
 8005e6e:	6863      	ldr	r3, [r4, #4]
 8005e70:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8005e74:	1c5a      	adds	r2, r3, #1
 8005e76:	d142      	bne.n	8005efe <_printf_float+0x172>
 8005e78:	2306      	movs	r3, #6
 8005e7a:	6063      	str	r3, [r4, #4]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	9206      	str	r2, [sp, #24]
 8005e80:	aa0e      	add	r2, sp, #56	; 0x38
 8005e82:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8005e86:	aa0d      	add	r2, sp, #52	; 0x34
 8005e88:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8005e8c:	9203      	str	r2, [sp, #12]
 8005e8e:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8005e92:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005e96:	6023      	str	r3, [r4, #0]
 8005e98:	6863      	ldr	r3, [r4, #4]
 8005e9a:	4652      	mov	r2, sl
 8005e9c:	9300      	str	r3, [sp, #0]
 8005e9e:	4628      	mov	r0, r5
 8005ea0:	4643      	mov	r3, r8
 8005ea2:	910b      	str	r1, [sp, #44]	; 0x2c
 8005ea4:	f7ff fed6 	bl	8005c54 <__cvt>
 8005ea8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005eaa:	4680      	mov	r8, r0
 8005eac:	2947      	cmp	r1, #71	; 0x47
 8005eae:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005eb0:	d108      	bne.n	8005ec4 <_printf_float+0x138>
 8005eb2:	1cc8      	adds	r0, r1, #3
 8005eb4:	db02      	blt.n	8005ebc <_printf_float+0x130>
 8005eb6:	6863      	ldr	r3, [r4, #4]
 8005eb8:	4299      	cmp	r1, r3
 8005eba:	dd40      	ble.n	8005f3e <_printf_float+0x1b2>
 8005ebc:	f1a9 0902 	sub.w	r9, r9, #2
 8005ec0:	fa5f f989 	uxtb.w	r9, r9
 8005ec4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005ec8:	d81f      	bhi.n	8005f0a <_printf_float+0x17e>
 8005eca:	464a      	mov	r2, r9
 8005ecc:	3901      	subs	r1, #1
 8005ece:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005ed2:	910d      	str	r1, [sp, #52]	; 0x34
 8005ed4:	f7ff ff1d 	bl	8005d12 <__exponent>
 8005ed8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005eda:	4682      	mov	sl, r0
 8005edc:	1813      	adds	r3, r2, r0
 8005ede:	2a01      	cmp	r2, #1
 8005ee0:	6123      	str	r3, [r4, #16]
 8005ee2:	dc02      	bgt.n	8005eea <_printf_float+0x15e>
 8005ee4:	6822      	ldr	r2, [r4, #0]
 8005ee6:	07d2      	lsls	r2, r2, #31
 8005ee8:	d501      	bpl.n	8005eee <_printf_float+0x162>
 8005eea:	3301      	adds	r3, #1
 8005eec:	6123      	str	r3, [r4, #16]
 8005eee:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d09b      	beq.n	8005e2e <_printf_float+0xa2>
 8005ef6:	232d      	movs	r3, #45	; 0x2d
 8005ef8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005efc:	e797      	b.n	8005e2e <_printf_float+0xa2>
 8005efe:	2947      	cmp	r1, #71	; 0x47
 8005f00:	d1bc      	bne.n	8005e7c <_printf_float+0xf0>
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d1ba      	bne.n	8005e7c <_printf_float+0xf0>
 8005f06:	2301      	movs	r3, #1
 8005f08:	e7b7      	b.n	8005e7a <_printf_float+0xee>
 8005f0a:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8005f0e:	d118      	bne.n	8005f42 <_printf_float+0x1b6>
 8005f10:	2900      	cmp	r1, #0
 8005f12:	6863      	ldr	r3, [r4, #4]
 8005f14:	dd0b      	ble.n	8005f2e <_printf_float+0x1a2>
 8005f16:	6121      	str	r1, [r4, #16]
 8005f18:	b913      	cbnz	r3, 8005f20 <_printf_float+0x194>
 8005f1a:	6822      	ldr	r2, [r4, #0]
 8005f1c:	07d0      	lsls	r0, r2, #31
 8005f1e:	d502      	bpl.n	8005f26 <_printf_float+0x19a>
 8005f20:	3301      	adds	r3, #1
 8005f22:	440b      	add	r3, r1
 8005f24:	6123      	str	r3, [r4, #16]
 8005f26:	f04f 0a00 	mov.w	sl, #0
 8005f2a:	65a1      	str	r1, [r4, #88]	; 0x58
 8005f2c:	e7df      	b.n	8005eee <_printf_float+0x162>
 8005f2e:	b913      	cbnz	r3, 8005f36 <_printf_float+0x1aa>
 8005f30:	6822      	ldr	r2, [r4, #0]
 8005f32:	07d2      	lsls	r2, r2, #31
 8005f34:	d501      	bpl.n	8005f3a <_printf_float+0x1ae>
 8005f36:	3302      	adds	r3, #2
 8005f38:	e7f4      	b.n	8005f24 <_printf_float+0x198>
 8005f3a:	2301      	movs	r3, #1
 8005f3c:	e7f2      	b.n	8005f24 <_printf_float+0x198>
 8005f3e:	f04f 0967 	mov.w	r9, #103	; 0x67
 8005f42:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005f44:	4299      	cmp	r1, r3
 8005f46:	db05      	blt.n	8005f54 <_printf_float+0x1c8>
 8005f48:	6823      	ldr	r3, [r4, #0]
 8005f4a:	6121      	str	r1, [r4, #16]
 8005f4c:	07d8      	lsls	r0, r3, #31
 8005f4e:	d5ea      	bpl.n	8005f26 <_printf_float+0x19a>
 8005f50:	1c4b      	adds	r3, r1, #1
 8005f52:	e7e7      	b.n	8005f24 <_printf_float+0x198>
 8005f54:	2900      	cmp	r1, #0
 8005f56:	bfcc      	ite	gt
 8005f58:	2201      	movgt	r2, #1
 8005f5a:	f1c1 0202 	rsble	r2, r1, #2
 8005f5e:	4413      	add	r3, r2
 8005f60:	e7e0      	b.n	8005f24 <_printf_float+0x198>
 8005f62:	6823      	ldr	r3, [r4, #0]
 8005f64:	055a      	lsls	r2, r3, #21
 8005f66:	d407      	bmi.n	8005f78 <_printf_float+0x1ec>
 8005f68:	6923      	ldr	r3, [r4, #16]
 8005f6a:	4642      	mov	r2, r8
 8005f6c:	4631      	mov	r1, r6
 8005f6e:	4628      	mov	r0, r5
 8005f70:	47b8      	blx	r7
 8005f72:	3001      	adds	r0, #1
 8005f74:	d12b      	bne.n	8005fce <_printf_float+0x242>
 8005f76:	e764      	b.n	8005e42 <_printf_float+0xb6>
 8005f78:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005f7c:	f240 80dd 	bls.w	800613a <_printf_float+0x3ae>
 8005f80:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005f84:	2200      	movs	r2, #0
 8005f86:	2300      	movs	r3, #0
 8005f88:	f7fa fd0e 	bl	80009a8 <__aeabi_dcmpeq>
 8005f8c:	2800      	cmp	r0, #0
 8005f8e:	d033      	beq.n	8005ff8 <_printf_float+0x26c>
 8005f90:	2301      	movs	r3, #1
 8005f92:	4631      	mov	r1, r6
 8005f94:	4628      	mov	r0, r5
 8005f96:	4a35      	ldr	r2, [pc, #212]	; (800606c <_printf_float+0x2e0>)
 8005f98:	47b8      	blx	r7
 8005f9a:	3001      	adds	r0, #1
 8005f9c:	f43f af51 	beq.w	8005e42 <_printf_float+0xb6>
 8005fa0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005fa4:	429a      	cmp	r2, r3
 8005fa6:	db02      	blt.n	8005fae <_printf_float+0x222>
 8005fa8:	6823      	ldr	r3, [r4, #0]
 8005faa:	07d8      	lsls	r0, r3, #31
 8005fac:	d50f      	bpl.n	8005fce <_printf_float+0x242>
 8005fae:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005fb2:	4631      	mov	r1, r6
 8005fb4:	4628      	mov	r0, r5
 8005fb6:	47b8      	blx	r7
 8005fb8:	3001      	adds	r0, #1
 8005fba:	f43f af42 	beq.w	8005e42 <_printf_float+0xb6>
 8005fbe:	f04f 0800 	mov.w	r8, #0
 8005fc2:	f104 091a 	add.w	r9, r4, #26
 8005fc6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005fc8:	3b01      	subs	r3, #1
 8005fca:	4543      	cmp	r3, r8
 8005fcc:	dc09      	bgt.n	8005fe2 <_printf_float+0x256>
 8005fce:	6823      	ldr	r3, [r4, #0]
 8005fd0:	079b      	lsls	r3, r3, #30
 8005fd2:	f100 8104 	bmi.w	80061de <_printf_float+0x452>
 8005fd6:	68e0      	ldr	r0, [r4, #12]
 8005fd8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005fda:	4298      	cmp	r0, r3
 8005fdc:	bfb8      	it	lt
 8005fde:	4618      	movlt	r0, r3
 8005fe0:	e731      	b.n	8005e46 <_printf_float+0xba>
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	464a      	mov	r2, r9
 8005fe6:	4631      	mov	r1, r6
 8005fe8:	4628      	mov	r0, r5
 8005fea:	47b8      	blx	r7
 8005fec:	3001      	adds	r0, #1
 8005fee:	f43f af28 	beq.w	8005e42 <_printf_float+0xb6>
 8005ff2:	f108 0801 	add.w	r8, r8, #1
 8005ff6:	e7e6      	b.n	8005fc6 <_printf_float+0x23a>
 8005ff8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	dc38      	bgt.n	8006070 <_printf_float+0x2e4>
 8005ffe:	2301      	movs	r3, #1
 8006000:	4631      	mov	r1, r6
 8006002:	4628      	mov	r0, r5
 8006004:	4a19      	ldr	r2, [pc, #100]	; (800606c <_printf_float+0x2e0>)
 8006006:	47b8      	blx	r7
 8006008:	3001      	adds	r0, #1
 800600a:	f43f af1a 	beq.w	8005e42 <_printf_float+0xb6>
 800600e:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8006012:	4313      	orrs	r3, r2
 8006014:	d102      	bne.n	800601c <_printf_float+0x290>
 8006016:	6823      	ldr	r3, [r4, #0]
 8006018:	07d9      	lsls	r1, r3, #31
 800601a:	d5d8      	bpl.n	8005fce <_printf_float+0x242>
 800601c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006020:	4631      	mov	r1, r6
 8006022:	4628      	mov	r0, r5
 8006024:	47b8      	blx	r7
 8006026:	3001      	adds	r0, #1
 8006028:	f43f af0b 	beq.w	8005e42 <_printf_float+0xb6>
 800602c:	f04f 0900 	mov.w	r9, #0
 8006030:	f104 0a1a 	add.w	sl, r4, #26
 8006034:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006036:	425b      	negs	r3, r3
 8006038:	454b      	cmp	r3, r9
 800603a:	dc01      	bgt.n	8006040 <_printf_float+0x2b4>
 800603c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800603e:	e794      	b.n	8005f6a <_printf_float+0x1de>
 8006040:	2301      	movs	r3, #1
 8006042:	4652      	mov	r2, sl
 8006044:	4631      	mov	r1, r6
 8006046:	4628      	mov	r0, r5
 8006048:	47b8      	blx	r7
 800604a:	3001      	adds	r0, #1
 800604c:	f43f aef9 	beq.w	8005e42 <_printf_float+0xb6>
 8006050:	f109 0901 	add.w	r9, r9, #1
 8006054:	e7ee      	b.n	8006034 <_printf_float+0x2a8>
 8006056:	bf00      	nop
 8006058:	7fefffff 	.word	0x7fefffff
 800605c:	0800914f 	.word	0x0800914f
 8006060:	08009153 	.word	0x08009153
 8006064:	08009157 	.word	0x08009157
 8006068:	0800915b 	.word	0x0800915b
 800606c:	0800915f 	.word	0x0800915f
 8006070:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006072:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006074:	429a      	cmp	r2, r3
 8006076:	bfa8      	it	ge
 8006078:	461a      	movge	r2, r3
 800607a:	2a00      	cmp	r2, #0
 800607c:	4691      	mov	r9, r2
 800607e:	dc37      	bgt.n	80060f0 <_printf_float+0x364>
 8006080:	f04f 0b00 	mov.w	fp, #0
 8006084:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006088:	f104 021a 	add.w	r2, r4, #26
 800608c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006090:	ebaa 0309 	sub.w	r3, sl, r9
 8006094:	455b      	cmp	r3, fp
 8006096:	dc33      	bgt.n	8006100 <_printf_float+0x374>
 8006098:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800609c:	429a      	cmp	r2, r3
 800609e:	db3b      	blt.n	8006118 <_printf_float+0x38c>
 80060a0:	6823      	ldr	r3, [r4, #0]
 80060a2:	07da      	lsls	r2, r3, #31
 80060a4:	d438      	bmi.n	8006118 <_printf_float+0x38c>
 80060a6:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80060aa:	eba2 0903 	sub.w	r9, r2, r3
 80060ae:	eba2 020a 	sub.w	r2, r2, sl
 80060b2:	4591      	cmp	r9, r2
 80060b4:	bfa8      	it	ge
 80060b6:	4691      	movge	r9, r2
 80060b8:	f1b9 0f00 	cmp.w	r9, #0
 80060bc:	dc34      	bgt.n	8006128 <_printf_float+0x39c>
 80060be:	f04f 0800 	mov.w	r8, #0
 80060c2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80060c6:	f104 0a1a 	add.w	sl, r4, #26
 80060ca:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80060ce:	1a9b      	subs	r3, r3, r2
 80060d0:	eba3 0309 	sub.w	r3, r3, r9
 80060d4:	4543      	cmp	r3, r8
 80060d6:	f77f af7a 	ble.w	8005fce <_printf_float+0x242>
 80060da:	2301      	movs	r3, #1
 80060dc:	4652      	mov	r2, sl
 80060de:	4631      	mov	r1, r6
 80060e0:	4628      	mov	r0, r5
 80060e2:	47b8      	blx	r7
 80060e4:	3001      	adds	r0, #1
 80060e6:	f43f aeac 	beq.w	8005e42 <_printf_float+0xb6>
 80060ea:	f108 0801 	add.w	r8, r8, #1
 80060ee:	e7ec      	b.n	80060ca <_printf_float+0x33e>
 80060f0:	4613      	mov	r3, r2
 80060f2:	4631      	mov	r1, r6
 80060f4:	4642      	mov	r2, r8
 80060f6:	4628      	mov	r0, r5
 80060f8:	47b8      	blx	r7
 80060fa:	3001      	adds	r0, #1
 80060fc:	d1c0      	bne.n	8006080 <_printf_float+0x2f4>
 80060fe:	e6a0      	b.n	8005e42 <_printf_float+0xb6>
 8006100:	2301      	movs	r3, #1
 8006102:	4631      	mov	r1, r6
 8006104:	4628      	mov	r0, r5
 8006106:	920b      	str	r2, [sp, #44]	; 0x2c
 8006108:	47b8      	blx	r7
 800610a:	3001      	adds	r0, #1
 800610c:	f43f ae99 	beq.w	8005e42 <_printf_float+0xb6>
 8006110:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006112:	f10b 0b01 	add.w	fp, fp, #1
 8006116:	e7b9      	b.n	800608c <_printf_float+0x300>
 8006118:	4631      	mov	r1, r6
 800611a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800611e:	4628      	mov	r0, r5
 8006120:	47b8      	blx	r7
 8006122:	3001      	adds	r0, #1
 8006124:	d1bf      	bne.n	80060a6 <_printf_float+0x31a>
 8006126:	e68c      	b.n	8005e42 <_printf_float+0xb6>
 8006128:	464b      	mov	r3, r9
 800612a:	4631      	mov	r1, r6
 800612c:	4628      	mov	r0, r5
 800612e:	eb08 020a 	add.w	r2, r8, sl
 8006132:	47b8      	blx	r7
 8006134:	3001      	adds	r0, #1
 8006136:	d1c2      	bne.n	80060be <_printf_float+0x332>
 8006138:	e683      	b.n	8005e42 <_printf_float+0xb6>
 800613a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800613c:	2a01      	cmp	r2, #1
 800613e:	dc01      	bgt.n	8006144 <_printf_float+0x3b8>
 8006140:	07db      	lsls	r3, r3, #31
 8006142:	d539      	bpl.n	80061b8 <_printf_float+0x42c>
 8006144:	2301      	movs	r3, #1
 8006146:	4642      	mov	r2, r8
 8006148:	4631      	mov	r1, r6
 800614a:	4628      	mov	r0, r5
 800614c:	47b8      	blx	r7
 800614e:	3001      	adds	r0, #1
 8006150:	f43f ae77 	beq.w	8005e42 <_printf_float+0xb6>
 8006154:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006158:	4631      	mov	r1, r6
 800615a:	4628      	mov	r0, r5
 800615c:	47b8      	blx	r7
 800615e:	3001      	adds	r0, #1
 8006160:	f43f ae6f 	beq.w	8005e42 <_printf_float+0xb6>
 8006164:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006168:	2200      	movs	r2, #0
 800616a:	2300      	movs	r3, #0
 800616c:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8006170:	f7fa fc1a 	bl	80009a8 <__aeabi_dcmpeq>
 8006174:	b9d8      	cbnz	r0, 80061ae <_printf_float+0x422>
 8006176:	f109 33ff 	add.w	r3, r9, #4294967295
 800617a:	f108 0201 	add.w	r2, r8, #1
 800617e:	4631      	mov	r1, r6
 8006180:	4628      	mov	r0, r5
 8006182:	47b8      	blx	r7
 8006184:	3001      	adds	r0, #1
 8006186:	d10e      	bne.n	80061a6 <_printf_float+0x41a>
 8006188:	e65b      	b.n	8005e42 <_printf_float+0xb6>
 800618a:	2301      	movs	r3, #1
 800618c:	464a      	mov	r2, r9
 800618e:	4631      	mov	r1, r6
 8006190:	4628      	mov	r0, r5
 8006192:	47b8      	blx	r7
 8006194:	3001      	adds	r0, #1
 8006196:	f43f ae54 	beq.w	8005e42 <_printf_float+0xb6>
 800619a:	f108 0801 	add.w	r8, r8, #1
 800619e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80061a0:	3b01      	subs	r3, #1
 80061a2:	4543      	cmp	r3, r8
 80061a4:	dcf1      	bgt.n	800618a <_printf_float+0x3fe>
 80061a6:	4653      	mov	r3, sl
 80061a8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80061ac:	e6de      	b.n	8005f6c <_printf_float+0x1e0>
 80061ae:	f04f 0800 	mov.w	r8, #0
 80061b2:	f104 091a 	add.w	r9, r4, #26
 80061b6:	e7f2      	b.n	800619e <_printf_float+0x412>
 80061b8:	2301      	movs	r3, #1
 80061ba:	4642      	mov	r2, r8
 80061bc:	e7df      	b.n	800617e <_printf_float+0x3f2>
 80061be:	2301      	movs	r3, #1
 80061c0:	464a      	mov	r2, r9
 80061c2:	4631      	mov	r1, r6
 80061c4:	4628      	mov	r0, r5
 80061c6:	47b8      	blx	r7
 80061c8:	3001      	adds	r0, #1
 80061ca:	f43f ae3a 	beq.w	8005e42 <_printf_float+0xb6>
 80061ce:	f108 0801 	add.w	r8, r8, #1
 80061d2:	68e3      	ldr	r3, [r4, #12]
 80061d4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80061d6:	1a5b      	subs	r3, r3, r1
 80061d8:	4543      	cmp	r3, r8
 80061da:	dcf0      	bgt.n	80061be <_printf_float+0x432>
 80061dc:	e6fb      	b.n	8005fd6 <_printf_float+0x24a>
 80061de:	f04f 0800 	mov.w	r8, #0
 80061e2:	f104 0919 	add.w	r9, r4, #25
 80061e6:	e7f4      	b.n	80061d2 <_printf_float+0x446>

080061e8 <_printf_common>:
 80061e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061ec:	4616      	mov	r6, r2
 80061ee:	4699      	mov	r9, r3
 80061f0:	688a      	ldr	r2, [r1, #8]
 80061f2:	690b      	ldr	r3, [r1, #16]
 80061f4:	4607      	mov	r7, r0
 80061f6:	4293      	cmp	r3, r2
 80061f8:	bfb8      	it	lt
 80061fa:	4613      	movlt	r3, r2
 80061fc:	6033      	str	r3, [r6, #0]
 80061fe:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006202:	460c      	mov	r4, r1
 8006204:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006208:	b10a      	cbz	r2, 800620e <_printf_common+0x26>
 800620a:	3301      	adds	r3, #1
 800620c:	6033      	str	r3, [r6, #0]
 800620e:	6823      	ldr	r3, [r4, #0]
 8006210:	0699      	lsls	r1, r3, #26
 8006212:	bf42      	ittt	mi
 8006214:	6833      	ldrmi	r3, [r6, #0]
 8006216:	3302      	addmi	r3, #2
 8006218:	6033      	strmi	r3, [r6, #0]
 800621a:	6825      	ldr	r5, [r4, #0]
 800621c:	f015 0506 	ands.w	r5, r5, #6
 8006220:	d106      	bne.n	8006230 <_printf_common+0x48>
 8006222:	f104 0a19 	add.w	sl, r4, #25
 8006226:	68e3      	ldr	r3, [r4, #12]
 8006228:	6832      	ldr	r2, [r6, #0]
 800622a:	1a9b      	subs	r3, r3, r2
 800622c:	42ab      	cmp	r3, r5
 800622e:	dc2b      	bgt.n	8006288 <_printf_common+0xa0>
 8006230:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006234:	1e13      	subs	r3, r2, #0
 8006236:	6822      	ldr	r2, [r4, #0]
 8006238:	bf18      	it	ne
 800623a:	2301      	movne	r3, #1
 800623c:	0692      	lsls	r2, r2, #26
 800623e:	d430      	bmi.n	80062a2 <_printf_common+0xba>
 8006240:	4649      	mov	r1, r9
 8006242:	4638      	mov	r0, r7
 8006244:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006248:	47c0      	blx	r8
 800624a:	3001      	adds	r0, #1
 800624c:	d023      	beq.n	8006296 <_printf_common+0xae>
 800624e:	6823      	ldr	r3, [r4, #0]
 8006250:	6922      	ldr	r2, [r4, #16]
 8006252:	f003 0306 	and.w	r3, r3, #6
 8006256:	2b04      	cmp	r3, #4
 8006258:	bf14      	ite	ne
 800625a:	2500      	movne	r5, #0
 800625c:	6833      	ldreq	r3, [r6, #0]
 800625e:	f04f 0600 	mov.w	r6, #0
 8006262:	bf08      	it	eq
 8006264:	68e5      	ldreq	r5, [r4, #12]
 8006266:	f104 041a 	add.w	r4, r4, #26
 800626a:	bf08      	it	eq
 800626c:	1aed      	subeq	r5, r5, r3
 800626e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8006272:	bf08      	it	eq
 8006274:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006278:	4293      	cmp	r3, r2
 800627a:	bfc4      	itt	gt
 800627c:	1a9b      	subgt	r3, r3, r2
 800627e:	18ed      	addgt	r5, r5, r3
 8006280:	42b5      	cmp	r5, r6
 8006282:	d11a      	bne.n	80062ba <_printf_common+0xd2>
 8006284:	2000      	movs	r0, #0
 8006286:	e008      	b.n	800629a <_printf_common+0xb2>
 8006288:	2301      	movs	r3, #1
 800628a:	4652      	mov	r2, sl
 800628c:	4649      	mov	r1, r9
 800628e:	4638      	mov	r0, r7
 8006290:	47c0      	blx	r8
 8006292:	3001      	adds	r0, #1
 8006294:	d103      	bne.n	800629e <_printf_common+0xb6>
 8006296:	f04f 30ff 	mov.w	r0, #4294967295
 800629a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800629e:	3501      	adds	r5, #1
 80062a0:	e7c1      	b.n	8006226 <_printf_common+0x3e>
 80062a2:	2030      	movs	r0, #48	; 0x30
 80062a4:	18e1      	adds	r1, r4, r3
 80062a6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80062aa:	1c5a      	adds	r2, r3, #1
 80062ac:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80062b0:	4422      	add	r2, r4
 80062b2:	3302      	adds	r3, #2
 80062b4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80062b8:	e7c2      	b.n	8006240 <_printf_common+0x58>
 80062ba:	2301      	movs	r3, #1
 80062bc:	4622      	mov	r2, r4
 80062be:	4649      	mov	r1, r9
 80062c0:	4638      	mov	r0, r7
 80062c2:	47c0      	blx	r8
 80062c4:	3001      	adds	r0, #1
 80062c6:	d0e6      	beq.n	8006296 <_printf_common+0xae>
 80062c8:	3601      	adds	r6, #1
 80062ca:	e7d9      	b.n	8006280 <_printf_common+0x98>

080062cc <_printf_i>:
 80062cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80062d0:	7e0f      	ldrb	r7, [r1, #24]
 80062d2:	4691      	mov	r9, r2
 80062d4:	2f78      	cmp	r7, #120	; 0x78
 80062d6:	4680      	mov	r8, r0
 80062d8:	460c      	mov	r4, r1
 80062da:	469a      	mov	sl, r3
 80062dc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80062de:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80062e2:	d807      	bhi.n	80062f4 <_printf_i+0x28>
 80062e4:	2f62      	cmp	r7, #98	; 0x62
 80062e6:	d80a      	bhi.n	80062fe <_printf_i+0x32>
 80062e8:	2f00      	cmp	r7, #0
 80062ea:	f000 80d5 	beq.w	8006498 <_printf_i+0x1cc>
 80062ee:	2f58      	cmp	r7, #88	; 0x58
 80062f0:	f000 80c1 	beq.w	8006476 <_printf_i+0x1aa>
 80062f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80062f8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80062fc:	e03a      	b.n	8006374 <_printf_i+0xa8>
 80062fe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006302:	2b15      	cmp	r3, #21
 8006304:	d8f6      	bhi.n	80062f4 <_printf_i+0x28>
 8006306:	a101      	add	r1, pc, #4	; (adr r1, 800630c <_printf_i+0x40>)
 8006308:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800630c:	08006365 	.word	0x08006365
 8006310:	08006379 	.word	0x08006379
 8006314:	080062f5 	.word	0x080062f5
 8006318:	080062f5 	.word	0x080062f5
 800631c:	080062f5 	.word	0x080062f5
 8006320:	080062f5 	.word	0x080062f5
 8006324:	08006379 	.word	0x08006379
 8006328:	080062f5 	.word	0x080062f5
 800632c:	080062f5 	.word	0x080062f5
 8006330:	080062f5 	.word	0x080062f5
 8006334:	080062f5 	.word	0x080062f5
 8006338:	0800647f 	.word	0x0800647f
 800633c:	080063a5 	.word	0x080063a5
 8006340:	08006439 	.word	0x08006439
 8006344:	080062f5 	.word	0x080062f5
 8006348:	080062f5 	.word	0x080062f5
 800634c:	080064a1 	.word	0x080064a1
 8006350:	080062f5 	.word	0x080062f5
 8006354:	080063a5 	.word	0x080063a5
 8006358:	080062f5 	.word	0x080062f5
 800635c:	080062f5 	.word	0x080062f5
 8006360:	08006441 	.word	0x08006441
 8006364:	682b      	ldr	r3, [r5, #0]
 8006366:	1d1a      	adds	r2, r3, #4
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	602a      	str	r2, [r5, #0]
 800636c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006370:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006374:	2301      	movs	r3, #1
 8006376:	e0a0      	b.n	80064ba <_printf_i+0x1ee>
 8006378:	6820      	ldr	r0, [r4, #0]
 800637a:	682b      	ldr	r3, [r5, #0]
 800637c:	0607      	lsls	r7, r0, #24
 800637e:	f103 0104 	add.w	r1, r3, #4
 8006382:	6029      	str	r1, [r5, #0]
 8006384:	d501      	bpl.n	800638a <_printf_i+0xbe>
 8006386:	681e      	ldr	r6, [r3, #0]
 8006388:	e003      	b.n	8006392 <_printf_i+0xc6>
 800638a:	0646      	lsls	r6, r0, #25
 800638c:	d5fb      	bpl.n	8006386 <_printf_i+0xba>
 800638e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006392:	2e00      	cmp	r6, #0
 8006394:	da03      	bge.n	800639e <_printf_i+0xd2>
 8006396:	232d      	movs	r3, #45	; 0x2d
 8006398:	4276      	negs	r6, r6
 800639a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800639e:	230a      	movs	r3, #10
 80063a0:	4859      	ldr	r0, [pc, #356]	; (8006508 <_printf_i+0x23c>)
 80063a2:	e012      	b.n	80063ca <_printf_i+0xfe>
 80063a4:	682b      	ldr	r3, [r5, #0]
 80063a6:	6820      	ldr	r0, [r4, #0]
 80063a8:	1d19      	adds	r1, r3, #4
 80063aa:	6029      	str	r1, [r5, #0]
 80063ac:	0605      	lsls	r5, r0, #24
 80063ae:	d501      	bpl.n	80063b4 <_printf_i+0xe8>
 80063b0:	681e      	ldr	r6, [r3, #0]
 80063b2:	e002      	b.n	80063ba <_printf_i+0xee>
 80063b4:	0641      	lsls	r1, r0, #25
 80063b6:	d5fb      	bpl.n	80063b0 <_printf_i+0xe4>
 80063b8:	881e      	ldrh	r6, [r3, #0]
 80063ba:	2f6f      	cmp	r7, #111	; 0x6f
 80063bc:	bf0c      	ite	eq
 80063be:	2308      	moveq	r3, #8
 80063c0:	230a      	movne	r3, #10
 80063c2:	4851      	ldr	r0, [pc, #324]	; (8006508 <_printf_i+0x23c>)
 80063c4:	2100      	movs	r1, #0
 80063c6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80063ca:	6865      	ldr	r5, [r4, #4]
 80063cc:	2d00      	cmp	r5, #0
 80063ce:	bfa8      	it	ge
 80063d0:	6821      	ldrge	r1, [r4, #0]
 80063d2:	60a5      	str	r5, [r4, #8]
 80063d4:	bfa4      	itt	ge
 80063d6:	f021 0104 	bicge.w	r1, r1, #4
 80063da:	6021      	strge	r1, [r4, #0]
 80063dc:	b90e      	cbnz	r6, 80063e2 <_printf_i+0x116>
 80063de:	2d00      	cmp	r5, #0
 80063e0:	d04b      	beq.n	800647a <_printf_i+0x1ae>
 80063e2:	4615      	mov	r5, r2
 80063e4:	fbb6 f1f3 	udiv	r1, r6, r3
 80063e8:	fb03 6711 	mls	r7, r3, r1, r6
 80063ec:	5dc7      	ldrb	r7, [r0, r7]
 80063ee:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80063f2:	4637      	mov	r7, r6
 80063f4:	42bb      	cmp	r3, r7
 80063f6:	460e      	mov	r6, r1
 80063f8:	d9f4      	bls.n	80063e4 <_printf_i+0x118>
 80063fa:	2b08      	cmp	r3, #8
 80063fc:	d10b      	bne.n	8006416 <_printf_i+0x14a>
 80063fe:	6823      	ldr	r3, [r4, #0]
 8006400:	07de      	lsls	r6, r3, #31
 8006402:	d508      	bpl.n	8006416 <_printf_i+0x14a>
 8006404:	6923      	ldr	r3, [r4, #16]
 8006406:	6861      	ldr	r1, [r4, #4]
 8006408:	4299      	cmp	r1, r3
 800640a:	bfde      	ittt	le
 800640c:	2330      	movle	r3, #48	; 0x30
 800640e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006412:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006416:	1b52      	subs	r2, r2, r5
 8006418:	6122      	str	r2, [r4, #16]
 800641a:	464b      	mov	r3, r9
 800641c:	4621      	mov	r1, r4
 800641e:	4640      	mov	r0, r8
 8006420:	f8cd a000 	str.w	sl, [sp]
 8006424:	aa03      	add	r2, sp, #12
 8006426:	f7ff fedf 	bl	80061e8 <_printf_common>
 800642a:	3001      	adds	r0, #1
 800642c:	d14a      	bne.n	80064c4 <_printf_i+0x1f8>
 800642e:	f04f 30ff 	mov.w	r0, #4294967295
 8006432:	b004      	add	sp, #16
 8006434:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006438:	6823      	ldr	r3, [r4, #0]
 800643a:	f043 0320 	orr.w	r3, r3, #32
 800643e:	6023      	str	r3, [r4, #0]
 8006440:	2778      	movs	r7, #120	; 0x78
 8006442:	4832      	ldr	r0, [pc, #200]	; (800650c <_printf_i+0x240>)
 8006444:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006448:	6823      	ldr	r3, [r4, #0]
 800644a:	6829      	ldr	r1, [r5, #0]
 800644c:	061f      	lsls	r7, r3, #24
 800644e:	f851 6b04 	ldr.w	r6, [r1], #4
 8006452:	d402      	bmi.n	800645a <_printf_i+0x18e>
 8006454:	065f      	lsls	r7, r3, #25
 8006456:	bf48      	it	mi
 8006458:	b2b6      	uxthmi	r6, r6
 800645a:	07df      	lsls	r7, r3, #31
 800645c:	bf48      	it	mi
 800645e:	f043 0320 	orrmi.w	r3, r3, #32
 8006462:	6029      	str	r1, [r5, #0]
 8006464:	bf48      	it	mi
 8006466:	6023      	strmi	r3, [r4, #0]
 8006468:	b91e      	cbnz	r6, 8006472 <_printf_i+0x1a6>
 800646a:	6823      	ldr	r3, [r4, #0]
 800646c:	f023 0320 	bic.w	r3, r3, #32
 8006470:	6023      	str	r3, [r4, #0]
 8006472:	2310      	movs	r3, #16
 8006474:	e7a6      	b.n	80063c4 <_printf_i+0xf8>
 8006476:	4824      	ldr	r0, [pc, #144]	; (8006508 <_printf_i+0x23c>)
 8006478:	e7e4      	b.n	8006444 <_printf_i+0x178>
 800647a:	4615      	mov	r5, r2
 800647c:	e7bd      	b.n	80063fa <_printf_i+0x12e>
 800647e:	682b      	ldr	r3, [r5, #0]
 8006480:	6826      	ldr	r6, [r4, #0]
 8006482:	1d18      	adds	r0, r3, #4
 8006484:	6961      	ldr	r1, [r4, #20]
 8006486:	6028      	str	r0, [r5, #0]
 8006488:	0635      	lsls	r5, r6, #24
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	d501      	bpl.n	8006492 <_printf_i+0x1c6>
 800648e:	6019      	str	r1, [r3, #0]
 8006490:	e002      	b.n	8006498 <_printf_i+0x1cc>
 8006492:	0670      	lsls	r0, r6, #25
 8006494:	d5fb      	bpl.n	800648e <_printf_i+0x1c2>
 8006496:	8019      	strh	r1, [r3, #0]
 8006498:	2300      	movs	r3, #0
 800649a:	4615      	mov	r5, r2
 800649c:	6123      	str	r3, [r4, #16]
 800649e:	e7bc      	b.n	800641a <_printf_i+0x14e>
 80064a0:	682b      	ldr	r3, [r5, #0]
 80064a2:	2100      	movs	r1, #0
 80064a4:	1d1a      	adds	r2, r3, #4
 80064a6:	602a      	str	r2, [r5, #0]
 80064a8:	681d      	ldr	r5, [r3, #0]
 80064aa:	6862      	ldr	r2, [r4, #4]
 80064ac:	4628      	mov	r0, r5
 80064ae:	f000 f9c4 	bl	800683a <memchr>
 80064b2:	b108      	cbz	r0, 80064b8 <_printf_i+0x1ec>
 80064b4:	1b40      	subs	r0, r0, r5
 80064b6:	6060      	str	r0, [r4, #4]
 80064b8:	6863      	ldr	r3, [r4, #4]
 80064ba:	6123      	str	r3, [r4, #16]
 80064bc:	2300      	movs	r3, #0
 80064be:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80064c2:	e7aa      	b.n	800641a <_printf_i+0x14e>
 80064c4:	462a      	mov	r2, r5
 80064c6:	4649      	mov	r1, r9
 80064c8:	4640      	mov	r0, r8
 80064ca:	6923      	ldr	r3, [r4, #16]
 80064cc:	47d0      	blx	sl
 80064ce:	3001      	adds	r0, #1
 80064d0:	d0ad      	beq.n	800642e <_printf_i+0x162>
 80064d2:	6823      	ldr	r3, [r4, #0]
 80064d4:	079b      	lsls	r3, r3, #30
 80064d6:	d413      	bmi.n	8006500 <_printf_i+0x234>
 80064d8:	68e0      	ldr	r0, [r4, #12]
 80064da:	9b03      	ldr	r3, [sp, #12]
 80064dc:	4298      	cmp	r0, r3
 80064de:	bfb8      	it	lt
 80064e0:	4618      	movlt	r0, r3
 80064e2:	e7a6      	b.n	8006432 <_printf_i+0x166>
 80064e4:	2301      	movs	r3, #1
 80064e6:	4632      	mov	r2, r6
 80064e8:	4649      	mov	r1, r9
 80064ea:	4640      	mov	r0, r8
 80064ec:	47d0      	blx	sl
 80064ee:	3001      	adds	r0, #1
 80064f0:	d09d      	beq.n	800642e <_printf_i+0x162>
 80064f2:	3501      	adds	r5, #1
 80064f4:	68e3      	ldr	r3, [r4, #12]
 80064f6:	9903      	ldr	r1, [sp, #12]
 80064f8:	1a5b      	subs	r3, r3, r1
 80064fa:	42ab      	cmp	r3, r5
 80064fc:	dcf2      	bgt.n	80064e4 <_printf_i+0x218>
 80064fe:	e7eb      	b.n	80064d8 <_printf_i+0x20c>
 8006500:	2500      	movs	r5, #0
 8006502:	f104 0619 	add.w	r6, r4, #25
 8006506:	e7f5      	b.n	80064f4 <_printf_i+0x228>
 8006508:	08009161 	.word	0x08009161
 800650c:	08009172 	.word	0x08009172

08006510 <std>:
 8006510:	2300      	movs	r3, #0
 8006512:	b510      	push	{r4, lr}
 8006514:	4604      	mov	r4, r0
 8006516:	e9c0 3300 	strd	r3, r3, [r0]
 800651a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800651e:	6083      	str	r3, [r0, #8]
 8006520:	8181      	strh	r1, [r0, #12]
 8006522:	6643      	str	r3, [r0, #100]	; 0x64
 8006524:	81c2      	strh	r2, [r0, #14]
 8006526:	6183      	str	r3, [r0, #24]
 8006528:	4619      	mov	r1, r3
 800652a:	2208      	movs	r2, #8
 800652c:	305c      	adds	r0, #92	; 0x5c
 800652e:	f000 f8f4 	bl	800671a <memset>
 8006532:	4b0d      	ldr	r3, [pc, #52]	; (8006568 <std+0x58>)
 8006534:	6224      	str	r4, [r4, #32]
 8006536:	6263      	str	r3, [r4, #36]	; 0x24
 8006538:	4b0c      	ldr	r3, [pc, #48]	; (800656c <std+0x5c>)
 800653a:	62a3      	str	r3, [r4, #40]	; 0x28
 800653c:	4b0c      	ldr	r3, [pc, #48]	; (8006570 <std+0x60>)
 800653e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006540:	4b0c      	ldr	r3, [pc, #48]	; (8006574 <std+0x64>)
 8006542:	6323      	str	r3, [r4, #48]	; 0x30
 8006544:	4b0c      	ldr	r3, [pc, #48]	; (8006578 <std+0x68>)
 8006546:	429c      	cmp	r4, r3
 8006548:	d006      	beq.n	8006558 <std+0x48>
 800654a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800654e:	4294      	cmp	r4, r2
 8006550:	d002      	beq.n	8006558 <std+0x48>
 8006552:	33d0      	adds	r3, #208	; 0xd0
 8006554:	429c      	cmp	r4, r3
 8006556:	d105      	bne.n	8006564 <std+0x54>
 8006558:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800655c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006560:	f000 b968 	b.w	8006834 <__retarget_lock_init_recursive>
 8006564:	bd10      	pop	{r4, pc}
 8006566:	bf00      	nop
 8006568:	08006695 	.word	0x08006695
 800656c:	080066b7 	.word	0x080066b7
 8006570:	080066ef 	.word	0x080066ef
 8006574:	08006713 	.word	0x08006713
 8006578:	200003e4 	.word	0x200003e4

0800657c <stdio_exit_handler>:
 800657c:	4a02      	ldr	r2, [pc, #8]	; (8006588 <stdio_exit_handler+0xc>)
 800657e:	4903      	ldr	r1, [pc, #12]	; (800658c <stdio_exit_handler+0x10>)
 8006580:	4803      	ldr	r0, [pc, #12]	; (8006590 <stdio_exit_handler+0x14>)
 8006582:	f000 b869 	b.w	8006658 <_fwalk_sglue>
 8006586:	bf00      	nop
 8006588:	20000010 	.word	0x20000010
 800658c:	08007dd5 	.word	0x08007dd5
 8006590:	2000001c 	.word	0x2000001c

08006594 <cleanup_stdio>:
 8006594:	6841      	ldr	r1, [r0, #4]
 8006596:	4b0c      	ldr	r3, [pc, #48]	; (80065c8 <cleanup_stdio+0x34>)
 8006598:	b510      	push	{r4, lr}
 800659a:	4299      	cmp	r1, r3
 800659c:	4604      	mov	r4, r0
 800659e:	d001      	beq.n	80065a4 <cleanup_stdio+0x10>
 80065a0:	f001 fc18 	bl	8007dd4 <_fflush_r>
 80065a4:	68a1      	ldr	r1, [r4, #8]
 80065a6:	4b09      	ldr	r3, [pc, #36]	; (80065cc <cleanup_stdio+0x38>)
 80065a8:	4299      	cmp	r1, r3
 80065aa:	d002      	beq.n	80065b2 <cleanup_stdio+0x1e>
 80065ac:	4620      	mov	r0, r4
 80065ae:	f001 fc11 	bl	8007dd4 <_fflush_r>
 80065b2:	68e1      	ldr	r1, [r4, #12]
 80065b4:	4b06      	ldr	r3, [pc, #24]	; (80065d0 <cleanup_stdio+0x3c>)
 80065b6:	4299      	cmp	r1, r3
 80065b8:	d004      	beq.n	80065c4 <cleanup_stdio+0x30>
 80065ba:	4620      	mov	r0, r4
 80065bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065c0:	f001 bc08 	b.w	8007dd4 <_fflush_r>
 80065c4:	bd10      	pop	{r4, pc}
 80065c6:	bf00      	nop
 80065c8:	200003e4 	.word	0x200003e4
 80065cc:	2000044c 	.word	0x2000044c
 80065d0:	200004b4 	.word	0x200004b4

080065d4 <global_stdio_init.part.0>:
 80065d4:	b510      	push	{r4, lr}
 80065d6:	4b0b      	ldr	r3, [pc, #44]	; (8006604 <global_stdio_init.part.0+0x30>)
 80065d8:	4c0b      	ldr	r4, [pc, #44]	; (8006608 <global_stdio_init.part.0+0x34>)
 80065da:	4a0c      	ldr	r2, [pc, #48]	; (800660c <global_stdio_init.part.0+0x38>)
 80065dc:	4620      	mov	r0, r4
 80065de:	601a      	str	r2, [r3, #0]
 80065e0:	2104      	movs	r1, #4
 80065e2:	2200      	movs	r2, #0
 80065e4:	f7ff ff94 	bl	8006510 <std>
 80065e8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80065ec:	2201      	movs	r2, #1
 80065ee:	2109      	movs	r1, #9
 80065f0:	f7ff ff8e 	bl	8006510 <std>
 80065f4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80065f8:	2202      	movs	r2, #2
 80065fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065fe:	2112      	movs	r1, #18
 8006600:	f7ff bf86 	b.w	8006510 <std>
 8006604:	2000051c 	.word	0x2000051c
 8006608:	200003e4 	.word	0x200003e4
 800660c:	0800657d 	.word	0x0800657d

08006610 <__sfp_lock_acquire>:
 8006610:	4801      	ldr	r0, [pc, #4]	; (8006618 <__sfp_lock_acquire+0x8>)
 8006612:	f000 b910 	b.w	8006836 <__retarget_lock_acquire_recursive>
 8006616:	bf00      	nop
 8006618:	20000525 	.word	0x20000525

0800661c <__sfp_lock_release>:
 800661c:	4801      	ldr	r0, [pc, #4]	; (8006624 <__sfp_lock_release+0x8>)
 800661e:	f000 b90b 	b.w	8006838 <__retarget_lock_release_recursive>
 8006622:	bf00      	nop
 8006624:	20000525 	.word	0x20000525

08006628 <__sinit>:
 8006628:	b510      	push	{r4, lr}
 800662a:	4604      	mov	r4, r0
 800662c:	f7ff fff0 	bl	8006610 <__sfp_lock_acquire>
 8006630:	6a23      	ldr	r3, [r4, #32]
 8006632:	b11b      	cbz	r3, 800663c <__sinit+0x14>
 8006634:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006638:	f7ff bff0 	b.w	800661c <__sfp_lock_release>
 800663c:	4b04      	ldr	r3, [pc, #16]	; (8006650 <__sinit+0x28>)
 800663e:	6223      	str	r3, [r4, #32]
 8006640:	4b04      	ldr	r3, [pc, #16]	; (8006654 <__sinit+0x2c>)
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d1f5      	bne.n	8006634 <__sinit+0xc>
 8006648:	f7ff ffc4 	bl	80065d4 <global_stdio_init.part.0>
 800664c:	e7f2      	b.n	8006634 <__sinit+0xc>
 800664e:	bf00      	nop
 8006650:	08006595 	.word	0x08006595
 8006654:	2000051c 	.word	0x2000051c

08006658 <_fwalk_sglue>:
 8006658:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800665c:	4607      	mov	r7, r0
 800665e:	4688      	mov	r8, r1
 8006660:	4614      	mov	r4, r2
 8006662:	2600      	movs	r6, #0
 8006664:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006668:	f1b9 0901 	subs.w	r9, r9, #1
 800666c:	d505      	bpl.n	800667a <_fwalk_sglue+0x22>
 800666e:	6824      	ldr	r4, [r4, #0]
 8006670:	2c00      	cmp	r4, #0
 8006672:	d1f7      	bne.n	8006664 <_fwalk_sglue+0xc>
 8006674:	4630      	mov	r0, r6
 8006676:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800667a:	89ab      	ldrh	r3, [r5, #12]
 800667c:	2b01      	cmp	r3, #1
 800667e:	d907      	bls.n	8006690 <_fwalk_sglue+0x38>
 8006680:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006684:	3301      	adds	r3, #1
 8006686:	d003      	beq.n	8006690 <_fwalk_sglue+0x38>
 8006688:	4629      	mov	r1, r5
 800668a:	4638      	mov	r0, r7
 800668c:	47c0      	blx	r8
 800668e:	4306      	orrs	r6, r0
 8006690:	3568      	adds	r5, #104	; 0x68
 8006692:	e7e9      	b.n	8006668 <_fwalk_sglue+0x10>

08006694 <__sread>:
 8006694:	b510      	push	{r4, lr}
 8006696:	460c      	mov	r4, r1
 8006698:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800669c:	f000 f86c 	bl	8006778 <_read_r>
 80066a0:	2800      	cmp	r0, #0
 80066a2:	bfab      	itete	ge
 80066a4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80066a6:	89a3      	ldrhlt	r3, [r4, #12]
 80066a8:	181b      	addge	r3, r3, r0
 80066aa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80066ae:	bfac      	ite	ge
 80066b0:	6563      	strge	r3, [r4, #84]	; 0x54
 80066b2:	81a3      	strhlt	r3, [r4, #12]
 80066b4:	bd10      	pop	{r4, pc}

080066b6 <__swrite>:
 80066b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066ba:	461f      	mov	r7, r3
 80066bc:	898b      	ldrh	r3, [r1, #12]
 80066be:	4605      	mov	r5, r0
 80066c0:	05db      	lsls	r3, r3, #23
 80066c2:	460c      	mov	r4, r1
 80066c4:	4616      	mov	r6, r2
 80066c6:	d505      	bpl.n	80066d4 <__swrite+0x1e>
 80066c8:	2302      	movs	r3, #2
 80066ca:	2200      	movs	r2, #0
 80066cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066d0:	f000 f840 	bl	8006754 <_lseek_r>
 80066d4:	89a3      	ldrh	r3, [r4, #12]
 80066d6:	4632      	mov	r2, r6
 80066d8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80066dc:	81a3      	strh	r3, [r4, #12]
 80066de:	4628      	mov	r0, r5
 80066e0:	463b      	mov	r3, r7
 80066e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80066e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80066ea:	f000 b867 	b.w	80067bc <_write_r>

080066ee <__sseek>:
 80066ee:	b510      	push	{r4, lr}
 80066f0:	460c      	mov	r4, r1
 80066f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066f6:	f000 f82d 	bl	8006754 <_lseek_r>
 80066fa:	1c43      	adds	r3, r0, #1
 80066fc:	89a3      	ldrh	r3, [r4, #12]
 80066fe:	bf15      	itete	ne
 8006700:	6560      	strne	r0, [r4, #84]	; 0x54
 8006702:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006706:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800670a:	81a3      	strheq	r3, [r4, #12]
 800670c:	bf18      	it	ne
 800670e:	81a3      	strhne	r3, [r4, #12]
 8006710:	bd10      	pop	{r4, pc}

08006712 <__sclose>:
 8006712:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006716:	f000 b80d 	b.w	8006734 <_close_r>

0800671a <memset>:
 800671a:	4603      	mov	r3, r0
 800671c:	4402      	add	r2, r0
 800671e:	4293      	cmp	r3, r2
 8006720:	d100      	bne.n	8006724 <memset+0xa>
 8006722:	4770      	bx	lr
 8006724:	f803 1b01 	strb.w	r1, [r3], #1
 8006728:	e7f9      	b.n	800671e <memset+0x4>
	...

0800672c <_localeconv_r>:
 800672c:	4800      	ldr	r0, [pc, #0]	; (8006730 <_localeconv_r+0x4>)
 800672e:	4770      	bx	lr
 8006730:	2000015c 	.word	0x2000015c

08006734 <_close_r>:
 8006734:	b538      	push	{r3, r4, r5, lr}
 8006736:	2300      	movs	r3, #0
 8006738:	4d05      	ldr	r5, [pc, #20]	; (8006750 <_close_r+0x1c>)
 800673a:	4604      	mov	r4, r0
 800673c:	4608      	mov	r0, r1
 800673e:	602b      	str	r3, [r5, #0]
 8006740:	f7fb f9e0 	bl	8001b04 <_close>
 8006744:	1c43      	adds	r3, r0, #1
 8006746:	d102      	bne.n	800674e <_close_r+0x1a>
 8006748:	682b      	ldr	r3, [r5, #0]
 800674a:	b103      	cbz	r3, 800674e <_close_r+0x1a>
 800674c:	6023      	str	r3, [r4, #0]
 800674e:	bd38      	pop	{r3, r4, r5, pc}
 8006750:	20000520 	.word	0x20000520

08006754 <_lseek_r>:
 8006754:	b538      	push	{r3, r4, r5, lr}
 8006756:	4604      	mov	r4, r0
 8006758:	4608      	mov	r0, r1
 800675a:	4611      	mov	r1, r2
 800675c:	2200      	movs	r2, #0
 800675e:	4d05      	ldr	r5, [pc, #20]	; (8006774 <_lseek_r+0x20>)
 8006760:	602a      	str	r2, [r5, #0]
 8006762:	461a      	mov	r2, r3
 8006764:	f7fb f9f2 	bl	8001b4c <_lseek>
 8006768:	1c43      	adds	r3, r0, #1
 800676a:	d102      	bne.n	8006772 <_lseek_r+0x1e>
 800676c:	682b      	ldr	r3, [r5, #0]
 800676e:	b103      	cbz	r3, 8006772 <_lseek_r+0x1e>
 8006770:	6023      	str	r3, [r4, #0]
 8006772:	bd38      	pop	{r3, r4, r5, pc}
 8006774:	20000520 	.word	0x20000520

08006778 <_read_r>:
 8006778:	b538      	push	{r3, r4, r5, lr}
 800677a:	4604      	mov	r4, r0
 800677c:	4608      	mov	r0, r1
 800677e:	4611      	mov	r1, r2
 8006780:	2200      	movs	r2, #0
 8006782:	4d05      	ldr	r5, [pc, #20]	; (8006798 <_read_r+0x20>)
 8006784:	602a      	str	r2, [r5, #0]
 8006786:	461a      	mov	r2, r3
 8006788:	f7fb f983 	bl	8001a92 <_read>
 800678c:	1c43      	adds	r3, r0, #1
 800678e:	d102      	bne.n	8006796 <_read_r+0x1e>
 8006790:	682b      	ldr	r3, [r5, #0]
 8006792:	b103      	cbz	r3, 8006796 <_read_r+0x1e>
 8006794:	6023      	str	r3, [r4, #0]
 8006796:	bd38      	pop	{r3, r4, r5, pc}
 8006798:	20000520 	.word	0x20000520

0800679c <_sbrk_r>:
 800679c:	b538      	push	{r3, r4, r5, lr}
 800679e:	2300      	movs	r3, #0
 80067a0:	4d05      	ldr	r5, [pc, #20]	; (80067b8 <_sbrk_r+0x1c>)
 80067a2:	4604      	mov	r4, r0
 80067a4:	4608      	mov	r0, r1
 80067a6:	602b      	str	r3, [r5, #0]
 80067a8:	f7fb f9dc 	bl	8001b64 <_sbrk>
 80067ac:	1c43      	adds	r3, r0, #1
 80067ae:	d102      	bne.n	80067b6 <_sbrk_r+0x1a>
 80067b0:	682b      	ldr	r3, [r5, #0]
 80067b2:	b103      	cbz	r3, 80067b6 <_sbrk_r+0x1a>
 80067b4:	6023      	str	r3, [r4, #0]
 80067b6:	bd38      	pop	{r3, r4, r5, pc}
 80067b8:	20000520 	.word	0x20000520

080067bc <_write_r>:
 80067bc:	b538      	push	{r3, r4, r5, lr}
 80067be:	4604      	mov	r4, r0
 80067c0:	4608      	mov	r0, r1
 80067c2:	4611      	mov	r1, r2
 80067c4:	2200      	movs	r2, #0
 80067c6:	4d05      	ldr	r5, [pc, #20]	; (80067dc <_write_r+0x20>)
 80067c8:	602a      	str	r2, [r5, #0]
 80067ca:	461a      	mov	r2, r3
 80067cc:	f7fb f97e 	bl	8001acc <_write>
 80067d0:	1c43      	adds	r3, r0, #1
 80067d2:	d102      	bne.n	80067da <_write_r+0x1e>
 80067d4:	682b      	ldr	r3, [r5, #0]
 80067d6:	b103      	cbz	r3, 80067da <_write_r+0x1e>
 80067d8:	6023      	str	r3, [r4, #0]
 80067da:	bd38      	pop	{r3, r4, r5, pc}
 80067dc:	20000520 	.word	0x20000520

080067e0 <__errno>:
 80067e0:	4b01      	ldr	r3, [pc, #4]	; (80067e8 <__errno+0x8>)
 80067e2:	6818      	ldr	r0, [r3, #0]
 80067e4:	4770      	bx	lr
 80067e6:	bf00      	nop
 80067e8:	20000068 	.word	0x20000068

080067ec <__libc_init_array>:
 80067ec:	b570      	push	{r4, r5, r6, lr}
 80067ee:	2600      	movs	r6, #0
 80067f0:	4d0c      	ldr	r5, [pc, #48]	; (8006824 <__libc_init_array+0x38>)
 80067f2:	4c0d      	ldr	r4, [pc, #52]	; (8006828 <__libc_init_array+0x3c>)
 80067f4:	1b64      	subs	r4, r4, r5
 80067f6:	10a4      	asrs	r4, r4, #2
 80067f8:	42a6      	cmp	r6, r4
 80067fa:	d109      	bne.n	8006810 <__libc_init_array+0x24>
 80067fc:	f002 fbee 	bl	8008fdc <_init>
 8006800:	2600      	movs	r6, #0
 8006802:	4d0a      	ldr	r5, [pc, #40]	; (800682c <__libc_init_array+0x40>)
 8006804:	4c0a      	ldr	r4, [pc, #40]	; (8006830 <__libc_init_array+0x44>)
 8006806:	1b64      	subs	r4, r4, r5
 8006808:	10a4      	asrs	r4, r4, #2
 800680a:	42a6      	cmp	r6, r4
 800680c:	d105      	bne.n	800681a <__libc_init_array+0x2e>
 800680e:	bd70      	pop	{r4, r5, r6, pc}
 8006810:	f855 3b04 	ldr.w	r3, [r5], #4
 8006814:	4798      	blx	r3
 8006816:	3601      	adds	r6, #1
 8006818:	e7ee      	b.n	80067f8 <__libc_init_array+0xc>
 800681a:	f855 3b04 	ldr.w	r3, [r5], #4
 800681e:	4798      	blx	r3
 8006820:	3601      	adds	r6, #1
 8006822:	e7f2      	b.n	800680a <__libc_init_array+0x1e>
 8006824:	08009794 	.word	0x08009794
 8006828:	08009794 	.word	0x08009794
 800682c:	08009794 	.word	0x08009794
 8006830:	08009798 	.word	0x08009798

08006834 <__retarget_lock_init_recursive>:
 8006834:	4770      	bx	lr

08006836 <__retarget_lock_acquire_recursive>:
 8006836:	4770      	bx	lr

08006838 <__retarget_lock_release_recursive>:
 8006838:	4770      	bx	lr

0800683a <memchr>:
 800683a:	4603      	mov	r3, r0
 800683c:	b510      	push	{r4, lr}
 800683e:	b2c9      	uxtb	r1, r1
 8006840:	4402      	add	r2, r0
 8006842:	4293      	cmp	r3, r2
 8006844:	4618      	mov	r0, r3
 8006846:	d101      	bne.n	800684c <memchr+0x12>
 8006848:	2000      	movs	r0, #0
 800684a:	e003      	b.n	8006854 <memchr+0x1a>
 800684c:	7804      	ldrb	r4, [r0, #0]
 800684e:	3301      	adds	r3, #1
 8006850:	428c      	cmp	r4, r1
 8006852:	d1f6      	bne.n	8006842 <memchr+0x8>
 8006854:	bd10      	pop	{r4, pc}

08006856 <memcpy>:
 8006856:	440a      	add	r2, r1
 8006858:	4291      	cmp	r1, r2
 800685a:	f100 33ff 	add.w	r3, r0, #4294967295
 800685e:	d100      	bne.n	8006862 <memcpy+0xc>
 8006860:	4770      	bx	lr
 8006862:	b510      	push	{r4, lr}
 8006864:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006868:	4291      	cmp	r1, r2
 800686a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800686e:	d1f9      	bne.n	8006864 <memcpy+0xe>
 8006870:	bd10      	pop	{r4, pc}

08006872 <quorem>:
 8006872:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006876:	6903      	ldr	r3, [r0, #16]
 8006878:	690c      	ldr	r4, [r1, #16]
 800687a:	4607      	mov	r7, r0
 800687c:	42a3      	cmp	r3, r4
 800687e:	db7f      	blt.n	8006980 <quorem+0x10e>
 8006880:	3c01      	subs	r4, #1
 8006882:	f100 0514 	add.w	r5, r0, #20
 8006886:	f101 0814 	add.w	r8, r1, #20
 800688a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800688e:	9301      	str	r3, [sp, #4]
 8006890:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006894:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006898:	3301      	adds	r3, #1
 800689a:	429a      	cmp	r2, r3
 800689c:	fbb2 f6f3 	udiv	r6, r2, r3
 80068a0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80068a4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80068a8:	d331      	bcc.n	800690e <quorem+0x9c>
 80068aa:	f04f 0e00 	mov.w	lr, #0
 80068ae:	4640      	mov	r0, r8
 80068b0:	46ac      	mov	ip, r5
 80068b2:	46f2      	mov	sl, lr
 80068b4:	f850 2b04 	ldr.w	r2, [r0], #4
 80068b8:	b293      	uxth	r3, r2
 80068ba:	fb06 e303 	mla	r3, r6, r3, lr
 80068be:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80068c2:	0c1a      	lsrs	r2, r3, #16
 80068c4:	b29b      	uxth	r3, r3
 80068c6:	fb06 220e 	mla	r2, r6, lr, r2
 80068ca:	ebaa 0303 	sub.w	r3, sl, r3
 80068ce:	f8dc a000 	ldr.w	sl, [ip]
 80068d2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80068d6:	fa1f fa8a 	uxth.w	sl, sl
 80068da:	4453      	add	r3, sl
 80068dc:	f8dc a000 	ldr.w	sl, [ip]
 80068e0:	b292      	uxth	r2, r2
 80068e2:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80068e6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80068ea:	b29b      	uxth	r3, r3
 80068ec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80068f0:	4581      	cmp	r9, r0
 80068f2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80068f6:	f84c 3b04 	str.w	r3, [ip], #4
 80068fa:	d2db      	bcs.n	80068b4 <quorem+0x42>
 80068fc:	f855 300b 	ldr.w	r3, [r5, fp]
 8006900:	b92b      	cbnz	r3, 800690e <quorem+0x9c>
 8006902:	9b01      	ldr	r3, [sp, #4]
 8006904:	3b04      	subs	r3, #4
 8006906:	429d      	cmp	r5, r3
 8006908:	461a      	mov	r2, r3
 800690a:	d32d      	bcc.n	8006968 <quorem+0xf6>
 800690c:	613c      	str	r4, [r7, #16]
 800690e:	4638      	mov	r0, r7
 8006910:	f001 f8e0 	bl	8007ad4 <__mcmp>
 8006914:	2800      	cmp	r0, #0
 8006916:	db23      	blt.n	8006960 <quorem+0xee>
 8006918:	4629      	mov	r1, r5
 800691a:	2000      	movs	r0, #0
 800691c:	3601      	adds	r6, #1
 800691e:	f858 2b04 	ldr.w	r2, [r8], #4
 8006922:	f8d1 c000 	ldr.w	ip, [r1]
 8006926:	b293      	uxth	r3, r2
 8006928:	1ac3      	subs	r3, r0, r3
 800692a:	0c12      	lsrs	r2, r2, #16
 800692c:	fa1f f08c 	uxth.w	r0, ip
 8006930:	4403      	add	r3, r0
 8006932:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8006936:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800693a:	b29b      	uxth	r3, r3
 800693c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006940:	45c1      	cmp	r9, r8
 8006942:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006946:	f841 3b04 	str.w	r3, [r1], #4
 800694a:	d2e8      	bcs.n	800691e <quorem+0xac>
 800694c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006950:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006954:	b922      	cbnz	r2, 8006960 <quorem+0xee>
 8006956:	3b04      	subs	r3, #4
 8006958:	429d      	cmp	r5, r3
 800695a:	461a      	mov	r2, r3
 800695c:	d30a      	bcc.n	8006974 <quorem+0x102>
 800695e:	613c      	str	r4, [r7, #16]
 8006960:	4630      	mov	r0, r6
 8006962:	b003      	add	sp, #12
 8006964:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006968:	6812      	ldr	r2, [r2, #0]
 800696a:	3b04      	subs	r3, #4
 800696c:	2a00      	cmp	r2, #0
 800696e:	d1cd      	bne.n	800690c <quorem+0x9a>
 8006970:	3c01      	subs	r4, #1
 8006972:	e7c8      	b.n	8006906 <quorem+0x94>
 8006974:	6812      	ldr	r2, [r2, #0]
 8006976:	3b04      	subs	r3, #4
 8006978:	2a00      	cmp	r2, #0
 800697a:	d1f0      	bne.n	800695e <quorem+0xec>
 800697c:	3c01      	subs	r4, #1
 800697e:	e7eb      	b.n	8006958 <quorem+0xe6>
 8006980:	2000      	movs	r0, #0
 8006982:	e7ee      	b.n	8006962 <quorem+0xf0>
 8006984:	0000      	movs	r0, r0
	...

08006988 <_dtoa_r>:
 8006988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800698c:	4616      	mov	r6, r2
 800698e:	461f      	mov	r7, r3
 8006990:	69c4      	ldr	r4, [r0, #28]
 8006992:	b099      	sub	sp, #100	; 0x64
 8006994:	4605      	mov	r5, r0
 8006996:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800699a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800699e:	b974      	cbnz	r4, 80069be <_dtoa_r+0x36>
 80069a0:	2010      	movs	r0, #16
 80069a2:	f7ff f8a3 	bl	8005aec <malloc>
 80069a6:	4602      	mov	r2, r0
 80069a8:	61e8      	str	r0, [r5, #28]
 80069aa:	b920      	cbnz	r0, 80069b6 <_dtoa_r+0x2e>
 80069ac:	21ef      	movs	r1, #239	; 0xef
 80069ae:	4bac      	ldr	r3, [pc, #688]	; (8006c60 <_dtoa_r+0x2d8>)
 80069b0:	48ac      	ldr	r0, [pc, #688]	; (8006c64 <_dtoa_r+0x2dc>)
 80069b2:	f001 fa37 	bl	8007e24 <__assert_func>
 80069b6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80069ba:	6004      	str	r4, [r0, #0]
 80069bc:	60c4      	str	r4, [r0, #12]
 80069be:	69eb      	ldr	r3, [r5, #28]
 80069c0:	6819      	ldr	r1, [r3, #0]
 80069c2:	b151      	cbz	r1, 80069da <_dtoa_r+0x52>
 80069c4:	685a      	ldr	r2, [r3, #4]
 80069c6:	2301      	movs	r3, #1
 80069c8:	4093      	lsls	r3, r2
 80069ca:	604a      	str	r2, [r1, #4]
 80069cc:	608b      	str	r3, [r1, #8]
 80069ce:	4628      	mov	r0, r5
 80069d0:	f000 fe46 	bl	8007660 <_Bfree>
 80069d4:	2200      	movs	r2, #0
 80069d6:	69eb      	ldr	r3, [r5, #28]
 80069d8:	601a      	str	r2, [r3, #0]
 80069da:	1e3b      	subs	r3, r7, #0
 80069dc:	bfaf      	iteee	ge
 80069de:	2300      	movge	r3, #0
 80069e0:	2201      	movlt	r2, #1
 80069e2:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80069e6:	9305      	strlt	r3, [sp, #20]
 80069e8:	bfa8      	it	ge
 80069ea:	f8c8 3000 	strge.w	r3, [r8]
 80069ee:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80069f2:	4b9d      	ldr	r3, [pc, #628]	; (8006c68 <_dtoa_r+0x2e0>)
 80069f4:	bfb8      	it	lt
 80069f6:	f8c8 2000 	strlt.w	r2, [r8]
 80069fa:	ea33 0309 	bics.w	r3, r3, r9
 80069fe:	d119      	bne.n	8006a34 <_dtoa_r+0xac>
 8006a00:	f242 730f 	movw	r3, #9999	; 0x270f
 8006a04:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006a06:	6013      	str	r3, [r2, #0]
 8006a08:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006a0c:	4333      	orrs	r3, r6
 8006a0e:	f000 8589 	beq.w	8007524 <_dtoa_r+0xb9c>
 8006a12:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006a14:	b953      	cbnz	r3, 8006a2c <_dtoa_r+0xa4>
 8006a16:	4b95      	ldr	r3, [pc, #596]	; (8006c6c <_dtoa_r+0x2e4>)
 8006a18:	e023      	b.n	8006a62 <_dtoa_r+0xda>
 8006a1a:	4b95      	ldr	r3, [pc, #596]	; (8006c70 <_dtoa_r+0x2e8>)
 8006a1c:	9303      	str	r3, [sp, #12]
 8006a1e:	3308      	adds	r3, #8
 8006a20:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006a22:	6013      	str	r3, [r2, #0]
 8006a24:	9803      	ldr	r0, [sp, #12]
 8006a26:	b019      	add	sp, #100	; 0x64
 8006a28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a2c:	4b8f      	ldr	r3, [pc, #572]	; (8006c6c <_dtoa_r+0x2e4>)
 8006a2e:	9303      	str	r3, [sp, #12]
 8006a30:	3303      	adds	r3, #3
 8006a32:	e7f5      	b.n	8006a20 <_dtoa_r+0x98>
 8006a34:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006a38:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8006a3c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006a40:	2200      	movs	r2, #0
 8006a42:	2300      	movs	r3, #0
 8006a44:	f7f9 ffb0 	bl	80009a8 <__aeabi_dcmpeq>
 8006a48:	4680      	mov	r8, r0
 8006a4a:	b160      	cbz	r0, 8006a66 <_dtoa_r+0xde>
 8006a4c:	2301      	movs	r3, #1
 8006a4e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006a50:	6013      	str	r3, [r2, #0]
 8006a52:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	f000 8562 	beq.w	800751e <_dtoa_r+0xb96>
 8006a5a:	4b86      	ldr	r3, [pc, #536]	; (8006c74 <_dtoa_r+0x2ec>)
 8006a5c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006a5e:	6013      	str	r3, [r2, #0]
 8006a60:	3b01      	subs	r3, #1
 8006a62:	9303      	str	r3, [sp, #12]
 8006a64:	e7de      	b.n	8006a24 <_dtoa_r+0x9c>
 8006a66:	ab16      	add	r3, sp, #88	; 0x58
 8006a68:	9301      	str	r3, [sp, #4]
 8006a6a:	ab17      	add	r3, sp, #92	; 0x5c
 8006a6c:	9300      	str	r3, [sp, #0]
 8006a6e:	4628      	mov	r0, r5
 8006a70:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006a74:	f001 f8d6 	bl	8007c24 <__d2b>
 8006a78:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006a7c:	4682      	mov	sl, r0
 8006a7e:	2c00      	cmp	r4, #0
 8006a80:	d07e      	beq.n	8006b80 <_dtoa_r+0x1f8>
 8006a82:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006a86:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006a88:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8006a8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006a90:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8006a94:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006a98:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8006a9c:	4619      	mov	r1, r3
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	4b75      	ldr	r3, [pc, #468]	; (8006c78 <_dtoa_r+0x2f0>)
 8006aa2:	f7f9 fb61 	bl	8000168 <__aeabi_dsub>
 8006aa6:	a368      	add	r3, pc, #416	; (adr r3, 8006c48 <_dtoa_r+0x2c0>)
 8006aa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006aac:	f7f9 fd14 	bl	80004d8 <__aeabi_dmul>
 8006ab0:	a367      	add	r3, pc, #412	; (adr r3, 8006c50 <_dtoa_r+0x2c8>)
 8006ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ab6:	f7f9 fb59 	bl	800016c <__adddf3>
 8006aba:	4606      	mov	r6, r0
 8006abc:	4620      	mov	r0, r4
 8006abe:	460f      	mov	r7, r1
 8006ac0:	f7f9 fca0 	bl	8000404 <__aeabi_i2d>
 8006ac4:	a364      	add	r3, pc, #400	; (adr r3, 8006c58 <_dtoa_r+0x2d0>)
 8006ac6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006aca:	f7f9 fd05 	bl	80004d8 <__aeabi_dmul>
 8006ace:	4602      	mov	r2, r0
 8006ad0:	460b      	mov	r3, r1
 8006ad2:	4630      	mov	r0, r6
 8006ad4:	4639      	mov	r1, r7
 8006ad6:	f7f9 fb49 	bl	800016c <__adddf3>
 8006ada:	4606      	mov	r6, r0
 8006adc:	460f      	mov	r7, r1
 8006ade:	f7f9 ffab 	bl	8000a38 <__aeabi_d2iz>
 8006ae2:	2200      	movs	r2, #0
 8006ae4:	4683      	mov	fp, r0
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	4630      	mov	r0, r6
 8006aea:	4639      	mov	r1, r7
 8006aec:	f7f9 ff66 	bl	80009bc <__aeabi_dcmplt>
 8006af0:	b148      	cbz	r0, 8006b06 <_dtoa_r+0x17e>
 8006af2:	4658      	mov	r0, fp
 8006af4:	f7f9 fc86 	bl	8000404 <__aeabi_i2d>
 8006af8:	4632      	mov	r2, r6
 8006afa:	463b      	mov	r3, r7
 8006afc:	f7f9 ff54 	bl	80009a8 <__aeabi_dcmpeq>
 8006b00:	b908      	cbnz	r0, 8006b06 <_dtoa_r+0x17e>
 8006b02:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006b06:	f1bb 0f16 	cmp.w	fp, #22
 8006b0a:	d857      	bhi.n	8006bbc <_dtoa_r+0x234>
 8006b0c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006b10:	4b5a      	ldr	r3, [pc, #360]	; (8006c7c <_dtoa_r+0x2f4>)
 8006b12:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006b16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b1a:	f7f9 ff4f 	bl	80009bc <__aeabi_dcmplt>
 8006b1e:	2800      	cmp	r0, #0
 8006b20:	d04e      	beq.n	8006bc0 <_dtoa_r+0x238>
 8006b22:	2300      	movs	r3, #0
 8006b24:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006b28:	930f      	str	r3, [sp, #60]	; 0x3c
 8006b2a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006b2c:	1b1b      	subs	r3, r3, r4
 8006b2e:	1e5a      	subs	r2, r3, #1
 8006b30:	bf46      	itte	mi
 8006b32:	f1c3 0901 	rsbmi	r9, r3, #1
 8006b36:	2300      	movmi	r3, #0
 8006b38:	f04f 0900 	movpl.w	r9, #0
 8006b3c:	9209      	str	r2, [sp, #36]	; 0x24
 8006b3e:	bf48      	it	mi
 8006b40:	9309      	strmi	r3, [sp, #36]	; 0x24
 8006b42:	f1bb 0f00 	cmp.w	fp, #0
 8006b46:	db3d      	blt.n	8006bc4 <_dtoa_r+0x23c>
 8006b48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b4a:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8006b4e:	445b      	add	r3, fp
 8006b50:	9309      	str	r3, [sp, #36]	; 0x24
 8006b52:	2300      	movs	r3, #0
 8006b54:	930a      	str	r3, [sp, #40]	; 0x28
 8006b56:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006b58:	2b09      	cmp	r3, #9
 8006b5a:	d867      	bhi.n	8006c2c <_dtoa_r+0x2a4>
 8006b5c:	2b05      	cmp	r3, #5
 8006b5e:	bfc4      	itt	gt
 8006b60:	3b04      	subgt	r3, #4
 8006b62:	9322      	strgt	r3, [sp, #136]	; 0x88
 8006b64:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006b66:	bfc8      	it	gt
 8006b68:	2400      	movgt	r4, #0
 8006b6a:	f1a3 0302 	sub.w	r3, r3, #2
 8006b6e:	bfd8      	it	le
 8006b70:	2401      	movle	r4, #1
 8006b72:	2b03      	cmp	r3, #3
 8006b74:	f200 8086 	bhi.w	8006c84 <_dtoa_r+0x2fc>
 8006b78:	e8df f003 	tbb	[pc, r3]
 8006b7c:	5637392c 	.word	0x5637392c
 8006b80:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8006b84:	441c      	add	r4, r3
 8006b86:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8006b8a:	2b20      	cmp	r3, #32
 8006b8c:	bfc1      	itttt	gt
 8006b8e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006b92:	fa09 f903 	lslgt.w	r9, r9, r3
 8006b96:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 8006b9a:	fa26 f303 	lsrgt.w	r3, r6, r3
 8006b9e:	bfd6      	itet	le
 8006ba0:	f1c3 0320 	rsble	r3, r3, #32
 8006ba4:	ea49 0003 	orrgt.w	r0, r9, r3
 8006ba8:	fa06 f003 	lslle.w	r0, r6, r3
 8006bac:	f7f9 fc1a 	bl	80003e4 <__aeabi_ui2d>
 8006bb0:	2201      	movs	r2, #1
 8006bb2:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8006bb6:	3c01      	subs	r4, #1
 8006bb8:	9213      	str	r2, [sp, #76]	; 0x4c
 8006bba:	e76f      	b.n	8006a9c <_dtoa_r+0x114>
 8006bbc:	2301      	movs	r3, #1
 8006bbe:	e7b3      	b.n	8006b28 <_dtoa_r+0x1a0>
 8006bc0:	900f      	str	r0, [sp, #60]	; 0x3c
 8006bc2:	e7b2      	b.n	8006b2a <_dtoa_r+0x1a2>
 8006bc4:	f1cb 0300 	rsb	r3, fp, #0
 8006bc8:	930a      	str	r3, [sp, #40]	; 0x28
 8006bca:	2300      	movs	r3, #0
 8006bcc:	eba9 090b 	sub.w	r9, r9, fp
 8006bd0:	930e      	str	r3, [sp, #56]	; 0x38
 8006bd2:	e7c0      	b.n	8006b56 <_dtoa_r+0x1ce>
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	930b      	str	r3, [sp, #44]	; 0x2c
 8006bd8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	dc55      	bgt.n	8006c8a <_dtoa_r+0x302>
 8006bde:	2301      	movs	r3, #1
 8006be0:	461a      	mov	r2, r3
 8006be2:	9306      	str	r3, [sp, #24]
 8006be4:	9308      	str	r3, [sp, #32]
 8006be6:	9223      	str	r2, [sp, #140]	; 0x8c
 8006be8:	e00b      	b.n	8006c02 <_dtoa_r+0x27a>
 8006bea:	2301      	movs	r3, #1
 8006bec:	e7f3      	b.n	8006bd6 <_dtoa_r+0x24e>
 8006bee:	2300      	movs	r3, #0
 8006bf0:	930b      	str	r3, [sp, #44]	; 0x2c
 8006bf2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006bf4:	445b      	add	r3, fp
 8006bf6:	9306      	str	r3, [sp, #24]
 8006bf8:	3301      	adds	r3, #1
 8006bfa:	2b01      	cmp	r3, #1
 8006bfc:	9308      	str	r3, [sp, #32]
 8006bfe:	bfb8      	it	lt
 8006c00:	2301      	movlt	r3, #1
 8006c02:	2100      	movs	r1, #0
 8006c04:	2204      	movs	r2, #4
 8006c06:	69e8      	ldr	r0, [r5, #28]
 8006c08:	f102 0614 	add.w	r6, r2, #20
 8006c0c:	429e      	cmp	r6, r3
 8006c0e:	d940      	bls.n	8006c92 <_dtoa_r+0x30a>
 8006c10:	6041      	str	r1, [r0, #4]
 8006c12:	4628      	mov	r0, r5
 8006c14:	f000 fce4 	bl	80075e0 <_Balloc>
 8006c18:	9003      	str	r0, [sp, #12]
 8006c1a:	2800      	cmp	r0, #0
 8006c1c:	d13c      	bne.n	8006c98 <_dtoa_r+0x310>
 8006c1e:	4602      	mov	r2, r0
 8006c20:	f240 11af 	movw	r1, #431	; 0x1af
 8006c24:	4b16      	ldr	r3, [pc, #88]	; (8006c80 <_dtoa_r+0x2f8>)
 8006c26:	e6c3      	b.n	80069b0 <_dtoa_r+0x28>
 8006c28:	2301      	movs	r3, #1
 8006c2a:	e7e1      	b.n	8006bf0 <_dtoa_r+0x268>
 8006c2c:	2401      	movs	r4, #1
 8006c2e:	2300      	movs	r3, #0
 8006c30:	940b      	str	r4, [sp, #44]	; 0x2c
 8006c32:	9322      	str	r3, [sp, #136]	; 0x88
 8006c34:	f04f 33ff 	mov.w	r3, #4294967295
 8006c38:	2200      	movs	r2, #0
 8006c3a:	9306      	str	r3, [sp, #24]
 8006c3c:	9308      	str	r3, [sp, #32]
 8006c3e:	2312      	movs	r3, #18
 8006c40:	e7d1      	b.n	8006be6 <_dtoa_r+0x25e>
 8006c42:	bf00      	nop
 8006c44:	f3af 8000 	nop.w
 8006c48:	636f4361 	.word	0x636f4361
 8006c4c:	3fd287a7 	.word	0x3fd287a7
 8006c50:	8b60c8b3 	.word	0x8b60c8b3
 8006c54:	3fc68a28 	.word	0x3fc68a28
 8006c58:	509f79fb 	.word	0x509f79fb
 8006c5c:	3fd34413 	.word	0x3fd34413
 8006c60:	08009190 	.word	0x08009190
 8006c64:	080091a7 	.word	0x080091a7
 8006c68:	7ff00000 	.word	0x7ff00000
 8006c6c:	0800918c 	.word	0x0800918c
 8006c70:	08009183 	.word	0x08009183
 8006c74:	08009160 	.word	0x08009160
 8006c78:	3ff80000 	.word	0x3ff80000
 8006c7c:	08009298 	.word	0x08009298
 8006c80:	080091ff 	.word	0x080091ff
 8006c84:	2301      	movs	r3, #1
 8006c86:	930b      	str	r3, [sp, #44]	; 0x2c
 8006c88:	e7d4      	b.n	8006c34 <_dtoa_r+0x2ac>
 8006c8a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006c8c:	9306      	str	r3, [sp, #24]
 8006c8e:	9308      	str	r3, [sp, #32]
 8006c90:	e7b7      	b.n	8006c02 <_dtoa_r+0x27a>
 8006c92:	3101      	adds	r1, #1
 8006c94:	0052      	lsls	r2, r2, #1
 8006c96:	e7b7      	b.n	8006c08 <_dtoa_r+0x280>
 8006c98:	69eb      	ldr	r3, [r5, #28]
 8006c9a:	9a03      	ldr	r2, [sp, #12]
 8006c9c:	601a      	str	r2, [r3, #0]
 8006c9e:	9b08      	ldr	r3, [sp, #32]
 8006ca0:	2b0e      	cmp	r3, #14
 8006ca2:	f200 80a8 	bhi.w	8006df6 <_dtoa_r+0x46e>
 8006ca6:	2c00      	cmp	r4, #0
 8006ca8:	f000 80a5 	beq.w	8006df6 <_dtoa_r+0x46e>
 8006cac:	f1bb 0f00 	cmp.w	fp, #0
 8006cb0:	dd34      	ble.n	8006d1c <_dtoa_r+0x394>
 8006cb2:	4b9a      	ldr	r3, [pc, #616]	; (8006f1c <_dtoa_r+0x594>)
 8006cb4:	f00b 020f 	and.w	r2, fp, #15
 8006cb8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006cbc:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006cc0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006cc4:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006cc8:	ea4f 142b 	mov.w	r4, fp, asr #4
 8006ccc:	d016      	beq.n	8006cfc <_dtoa_r+0x374>
 8006cce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006cd2:	4b93      	ldr	r3, [pc, #588]	; (8006f20 <_dtoa_r+0x598>)
 8006cd4:	2703      	movs	r7, #3
 8006cd6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006cda:	f7f9 fd27 	bl	800072c <__aeabi_ddiv>
 8006cde:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006ce2:	f004 040f 	and.w	r4, r4, #15
 8006ce6:	4e8e      	ldr	r6, [pc, #568]	; (8006f20 <_dtoa_r+0x598>)
 8006ce8:	b954      	cbnz	r4, 8006d00 <_dtoa_r+0x378>
 8006cea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006cee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006cf2:	f7f9 fd1b 	bl	800072c <__aeabi_ddiv>
 8006cf6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006cfa:	e029      	b.n	8006d50 <_dtoa_r+0x3c8>
 8006cfc:	2702      	movs	r7, #2
 8006cfe:	e7f2      	b.n	8006ce6 <_dtoa_r+0x35e>
 8006d00:	07e1      	lsls	r1, r4, #31
 8006d02:	d508      	bpl.n	8006d16 <_dtoa_r+0x38e>
 8006d04:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006d08:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006d0c:	f7f9 fbe4 	bl	80004d8 <__aeabi_dmul>
 8006d10:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006d14:	3701      	adds	r7, #1
 8006d16:	1064      	asrs	r4, r4, #1
 8006d18:	3608      	adds	r6, #8
 8006d1a:	e7e5      	b.n	8006ce8 <_dtoa_r+0x360>
 8006d1c:	f000 80a5 	beq.w	8006e6a <_dtoa_r+0x4e2>
 8006d20:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006d24:	f1cb 0400 	rsb	r4, fp, #0
 8006d28:	4b7c      	ldr	r3, [pc, #496]	; (8006f1c <_dtoa_r+0x594>)
 8006d2a:	f004 020f 	and.w	r2, r4, #15
 8006d2e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006d32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d36:	f7f9 fbcf 	bl	80004d8 <__aeabi_dmul>
 8006d3a:	2702      	movs	r7, #2
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006d42:	4e77      	ldr	r6, [pc, #476]	; (8006f20 <_dtoa_r+0x598>)
 8006d44:	1124      	asrs	r4, r4, #4
 8006d46:	2c00      	cmp	r4, #0
 8006d48:	f040 8084 	bne.w	8006e54 <_dtoa_r+0x4cc>
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d1d2      	bne.n	8006cf6 <_dtoa_r+0x36e>
 8006d50:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006d54:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006d58:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	f000 8087 	beq.w	8006e6e <_dtoa_r+0x4e6>
 8006d60:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006d64:	2200      	movs	r2, #0
 8006d66:	4b6f      	ldr	r3, [pc, #444]	; (8006f24 <_dtoa_r+0x59c>)
 8006d68:	f7f9 fe28 	bl	80009bc <__aeabi_dcmplt>
 8006d6c:	2800      	cmp	r0, #0
 8006d6e:	d07e      	beq.n	8006e6e <_dtoa_r+0x4e6>
 8006d70:	9b08      	ldr	r3, [sp, #32]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d07b      	beq.n	8006e6e <_dtoa_r+0x4e6>
 8006d76:	9b06      	ldr	r3, [sp, #24]
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	dd38      	ble.n	8006dee <_dtoa_r+0x466>
 8006d7c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006d80:	2200      	movs	r2, #0
 8006d82:	4b69      	ldr	r3, [pc, #420]	; (8006f28 <_dtoa_r+0x5a0>)
 8006d84:	f7f9 fba8 	bl	80004d8 <__aeabi_dmul>
 8006d88:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006d8c:	9c06      	ldr	r4, [sp, #24]
 8006d8e:	f10b 38ff 	add.w	r8, fp, #4294967295
 8006d92:	3701      	adds	r7, #1
 8006d94:	4638      	mov	r0, r7
 8006d96:	f7f9 fb35 	bl	8000404 <__aeabi_i2d>
 8006d9a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006d9e:	f7f9 fb9b 	bl	80004d8 <__aeabi_dmul>
 8006da2:	2200      	movs	r2, #0
 8006da4:	4b61      	ldr	r3, [pc, #388]	; (8006f2c <_dtoa_r+0x5a4>)
 8006da6:	f7f9 f9e1 	bl	800016c <__adddf3>
 8006daa:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8006dae:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006db2:	9611      	str	r6, [sp, #68]	; 0x44
 8006db4:	2c00      	cmp	r4, #0
 8006db6:	d15d      	bne.n	8006e74 <_dtoa_r+0x4ec>
 8006db8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006dbc:	2200      	movs	r2, #0
 8006dbe:	4b5c      	ldr	r3, [pc, #368]	; (8006f30 <_dtoa_r+0x5a8>)
 8006dc0:	f7f9 f9d2 	bl	8000168 <__aeabi_dsub>
 8006dc4:	4602      	mov	r2, r0
 8006dc6:	460b      	mov	r3, r1
 8006dc8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006dcc:	4633      	mov	r3, r6
 8006dce:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006dd0:	f7f9 fe12 	bl	80009f8 <__aeabi_dcmpgt>
 8006dd4:	2800      	cmp	r0, #0
 8006dd6:	f040 8295 	bne.w	8007304 <_dtoa_r+0x97c>
 8006dda:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006dde:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006de0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8006de4:	f7f9 fdea 	bl	80009bc <__aeabi_dcmplt>
 8006de8:	2800      	cmp	r0, #0
 8006dea:	f040 8289 	bne.w	8007300 <_dtoa_r+0x978>
 8006dee:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8006df2:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006df6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	f2c0 8151 	blt.w	80070a0 <_dtoa_r+0x718>
 8006dfe:	f1bb 0f0e 	cmp.w	fp, #14
 8006e02:	f300 814d 	bgt.w	80070a0 <_dtoa_r+0x718>
 8006e06:	4b45      	ldr	r3, [pc, #276]	; (8006f1c <_dtoa_r+0x594>)
 8006e08:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006e0c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006e10:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8006e14:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	f280 80da 	bge.w	8006fd0 <_dtoa_r+0x648>
 8006e1c:	9b08      	ldr	r3, [sp, #32]
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	f300 80d6 	bgt.w	8006fd0 <_dtoa_r+0x648>
 8006e24:	f040 826b 	bne.w	80072fe <_dtoa_r+0x976>
 8006e28:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	4b40      	ldr	r3, [pc, #256]	; (8006f30 <_dtoa_r+0x5a8>)
 8006e30:	f7f9 fb52 	bl	80004d8 <__aeabi_dmul>
 8006e34:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006e38:	f7f9 fdd4 	bl	80009e4 <__aeabi_dcmpge>
 8006e3c:	9c08      	ldr	r4, [sp, #32]
 8006e3e:	4626      	mov	r6, r4
 8006e40:	2800      	cmp	r0, #0
 8006e42:	f040 8241 	bne.w	80072c8 <_dtoa_r+0x940>
 8006e46:	2331      	movs	r3, #49	; 0x31
 8006e48:	9f03      	ldr	r7, [sp, #12]
 8006e4a:	f10b 0b01 	add.w	fp, fp, #1
 8006e4e:	f807 3b01 	strb.w	r3, [r7], #1
 8006e52:	e23d      	b.n	80072d0 <_dtoa_r+0x948>
 8006e54:	07e2      	lsls	r2, r4, #31
 8006e56:	d505      	bpl.n	8006e64 <_dtoa_r+0x4dc>
 8006e58:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006e5c:	f7f9 fb3c 	bl	80004d8 <__aeabi_dmul>
 8006e60:	2301      	movs	r3, #1
 8006e62:	3701      	adds	r7, #1
 8006e64:	1064      	asrs	r4, r4, #1
 8006e66:	3608      	adds	r6, #8
 8006e68:	e76d      	b.n	8006d46 <_dtoa_r+0x3be>
 8006e6a:	2702      	movs	r7, #2
 8006e6c:	e770      	b.n	8006d50 <_dtoa_r+0x3c8>
 8006e6e:	46d8      	mov	r8, fp
 8006e70:	9c08      	ldr	r4, [sp, #32]
 8006e72:	e78f      	b.n	8006d94 <_dtoa_r+0x40c>
 8006e74:	9903      	ldr	r1, [sp, #12]
 8006e76:	4b29      	ldr	r3, [pc, #164]	; (8006f1c <_dtoa_r+0x594>)
 8006e78:	4421      	add	r1, r4
 8006e7a:	9112      	str	r1, [sp, #72]	; 0x48
 8006e7c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006e7e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006e82:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8006e86:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006e8a:	2900      	cmp	r1, #0
 8006e8c:	d054      	beq.n	8006f38 <_dtoa_r+0x5b0>
 8006e8e:	2000      	movs	r0, #0
 8006e90:	4928      	ldr	r1, [pc, #160]	; (8006f34 <_dtoa_r+0x5ac>)
 8006e92:	f7f9 fc4b 	bl	800072c <__aeabi_ddiv>
 8006e96:	463b      	mov	r3, r7
 8006e98:	4632      	mov	r2, r6
 8006e9a:	f7f9 f965 	bl	8000168 <__aeabi_dsub>
 8006e9e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006ea2:	9f03      	ldr	r7, [sp, #12]
 8006ea4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006ea8:	f7f9 fdc6 	bl	8000a38 <__aeabi_d2iz>
 8006eac:	4604      	mov	r4, r0
 8006eae:	f7f9 faa9 	bl	8000404 <__aeabi_i2d>
 8006eb2:	4602      	mov	r2, r0
 8006eb4:	460b      	mov	r3, r1
 8006eb6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006eba:	f7f9 f955 	bl	8000168 <__aeabi_dsub>
 8006ebe:	4602      	mov	r2, r0
 8006ec0:	460b      	mov	r3, r1
 8006ec2:	3430      	adds	r4, #48	; 0x30
 8006ec4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006ec8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006ecc:	f807 4b01 	strb.w	r4, [r7], #1
 8006ed0:	f7f9 fd74 	bl	80009bc <__aeabi_dcmplt>
 8006ed4:	2800      	cmp	r0, #0
 8006ed6:	d173      	bne.n	8006fc0 <_dtoa_r+0x638>
 8006ed8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006edc:	2000      	movs	r0, #0
 8006ede:	4911      	ldr	r1, [pc, #68]	; (8006f24 <_dtoa_r+0x59c>)
 8006ee0:	f7f9 f942 	bl	8000168 <__aeabi_dsub>
 8006ee4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006ee8:	f7f9 fd68 	bl	80009bc <__aeabi_dcmplt>
 8006eec:	2800      	cmp	r0, #0
 8006eee:	f040 80b6 	bne.w	800705e <_dtoa_r+0x6d6>
 8006ef2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006ef4:	429f      	cmp	r7, r3
 8006ef6:	f43f af7a 	beq.w	8006dee <_dtoa_r+0x466>
 8006efa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006efe:	2200      	movs	r2, #0
 8006f00:	4b09      	ldr	r3, [pc, #36]	; (8006f28 <_dtoa_r+0x5a0>)
 8006f02:	f7f9 fae9 	bl	80004d8 <__aeabi_dmul>
 8006f06:	2200      	movs	r2, #0
 8006f08:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006f0c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f10:	4b05      	ldr	r3, [pc, #20]	; (8006f28 <_dtoa_r+0x5a0>)
 8006f12:	f7f9 fae1 	bl	80004d8 <__aeabi_dmul>
 8006f16:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006f1a:	e7c3      	b.n	8006ea4 <_dtoa_r+0x51c>
 8006f1c:	08009298 	.word	0x08009298
 8006f20:	08009270 	.word	0x08009270
 8006f24:	3ff00000 	.word	0x3ff00000
 8006f28:	40240000 	.word	0x40240000
 8006f2c:	401c0000 	.word	0x401c0000
 8006f30:	40140000 	.word	0x40140000
 8006f34:	3fe00000 	.word	0x3fe00000
 8006f38:	4630      	mov	r0, r6
 8006f3a:	4639      	mov	r1, r7
 8006f3c:	f7f9 facc 	bl	80004d8 <__aeabi_dmul>
 8006f40:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006f42:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006f46:	9c03      	ldr	r4, [sp, #12]
 8006f48:	9314      	str	r3, [sp, #80]	; 0x50
 8006f4a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f4e:	f7f9 fd73 	bl	8000a38 <__aeabi_d2iz>
 8006f52:	9015      	str	r0, [sp, #84]	; 0x54
 8006f54:	f7f9 fa56 	bl	8000404 <__aeabi_i2d>
 8006f58:	4602      	mov	r2, r0
 8006f5a:	460b      	mov	r3, r1
 8006f5c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f60:	f7f9 f902 	bl	8000168 <__aeabi_dsub>
 8006f64:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006f66:	4606      	mov	r6, r0
 8006f68:	3330      	adds	r3, #48	; 0x30
 8006f6a:	f804 3b01 	strb.w	r3, [r4], #1
 8006f6e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006f70:	460f      	mov	r7, r1
 8006f72:	429c      	cmp	r4, r3
 8006f74:	f04f 0200 	mov.w	r2, #0
 8006f78:	d124      	bne.n	8006fc4 <_dtoa_r+0x63c>
 8006f7a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006f7e:	4baf      	ldr	r3, [pc, #700]	; (800723c <_dtoa_r+0x8b4>)
 8006f80:	f7f9 f8f4 	bl	800016c <__adddf3>
 8006f84:	4602      	mov	r2, r0
 8006f86:	460b      	mov	r3, r1
 8006f88:	4630      	mov	r0, r6
 8006f8a:	4639      	mov	r1, r7
 8006f8c:	f7f9 fd34 	bl	80009f8 <__aeabi_dcmpgt>
 8006f90:	2800      	cmp	r0, #0
 8006f92:	d163      	bne.n	800705c <_dtoa_r+0x6d4>
 8006f94:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006f98:	2000      	movs	r0, #0
 8006f9a:	49a8      	ldr	r1, [pc, #672]	; (800723c <_dtoa_r+0x8b4>)
 8006f9c:	f7f9 f8e4 	bl	8000168 <__aeabi_dsub>
 8006fa0:	4602      	mov	r2, r0
 8006fa2:	460b      	mov	r3, r1
 8006fa4:	4630      	mov	r0, r6
 8006fa6:	4639      	mov	r1, r7
 8006fa8:	f7f9 fd08 	bl	80009bc <__aeabi_dcmplt>
 8006fac:	2800      	cmp	r0, #0
 8006fae:	f43f af1e 	beq.w	8006dee <_dtoa_r+0x466>
 8006fb2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8006fb4:	1e7b      	subs	r3, r7, #1
 8006fb6:	9314      	str	r3, [sp, #80]	; 0x50
 8006fb8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8006fbc:	2b30      	cmp	r3, #48	; 0x30
 8006fbe:	d0f8      	beq.n	8006fb2 <_dtoa_r+0x62a>
 8006fc0:	46c3      	mov	fp, r8
 8006fc2:	e03b      	b.n	800703c <_dtoa_r+0x6b4>
 8006fc4:	4b9e      	ldr	r3, [pc, #632]	; (8007240 <_dtoa_r+0x8b8>)
 8006fc6:	f7f9 fa87 	bl	80004d8 <__aeabi_dmul>
 8006fca:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006fce:	e7bc      	b.n	8006f4a <_dtoa_r+0x5c2>
 8006fd0:	9f03      	ldr	r7, [sp, #12]
 8006fd2:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8006fd6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006fda:	4640      	mov	r0, r8
 8006fdc:	4649      	mov	r1, r9
 8006fde:	f7f9 fba5 	bl	800072c <__aeabi_ddiv>
 8006fe2:	f7f9 fd29 	bl	8000a38 <__aeabi_d2iz>
 8006fe6:	4604      	mov	r4, r0
 8006fe8:	f7f9 fa0c 	bl	8000404 <__aeabi_i2d>
 8006fec:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006ff0:	f7f9 fa72 	bl	80004d8 <__aeabi_dmul>
 8006ff4:	4602      	mov	r2, r0
 8006ff6:	460b      	mov	r3, r1
 8006ff8:	4640      	mov	r0, r8
 8006ffa:	4649      	mov	r1, r9
 8006ffc:	f7f9 f8b4 	bl	8000168 <__aeabi_dsub>
 8007000:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8007004:	f807 6b01 	strb.w	r6, [r7], #1
 8007008:	9e03      	ldr	r6, [sp, #12]
 800700a:	f8dd c020 	ldr.w	ip, [sp, #32]
 800700e:	1bbe      	subs	r6, r7, r6
 8007010:	45b4      	cmp	ip, r6
 8007012:	4602      	mov	r2, r0
 8007014:	460b      	mov	r3, r1
 8007016:	d136      	bne.n	8007086 <_dtoa_r+0x6fe>
 8007018:	f7f9 f8a8 	bl	800016c <__adddf3>
 800701c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007020:	4680      	mov	r8, r0
 8007022:	4689      	mov	r9, r1
 8007024:	f7f9 fce8 	bl	80009f8 <__aeabi_dcmpgt>
 8007028:	bb58      	cbnz	r0, 8007082 <_dtoa_r+0x6fa>
 800702a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800702e:	4640      	mov	r0, r8
 8007030:	4649      	mov	r1, r9
 8007032:	f7f9 fcb9 	bl	80009a8 <__aeabi_dcmpeq>
 8007036:	b108      	cbz	r0, 800703c <_dtoa_r+0x6b4>
 8007038:	07e3      	lsls	r3, r4, #31
 800703a:	d422      	bmi.n	8007082 <_dtoa_r+0x6fa>
 800703c:	4651      	mov	r1, sl
 800703e:	4628      	mov	r0, r5
 8007040:	f000 fb0e 	bl	8007660 <_Bfree>
 8007044:	2300      	movs	r3, #0
 8007046:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007048:	703b      	strb	r3, [r7, #0]
 800704a:	f10b 0301 	add.w	r3, fp, #1
 800704e:	6013      	str	r3, [r2, #0]
 8007050:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007052:	2b00      	cmp	r3, #0
 8007054:	f43f ace6 	beq.w	8006a24 <_dtoa_r+0x9c>
 8007058:	601f      	str	r7, [r3, #0]
 800705a:	e4e3      	b.n	8006a24 <_dtoa_r+0x9c>
 800705c:	4627      	mov	r7, r4
 800705e:	463b      	mov	r3, r7
 8007060:	461f      	mov	r7, r3
 8007062:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007066:	2a39      	cmp	r2, #57	; 0x39
 8007068:	d107      	bne.n	800707a <_dtoa_r+0x6f2>
 800706a:	9a03      	ldr	r2, [sp, #12]
 800706c:	429a      	cmp	r2, r3
 800706e:	d1f7      	bne.n	8007060 <_dtoa_r+0x6d8>
 8007070:	2230      	movs	r2, #48	; 0x30
 8007072:	9903      	ldr	r1, [sp, #12]
 8007074:	f108 0801 	add.w	r8, r8, #1
 8007078:	700a      	strb	r2, [r1, #0]
 800707a:	781a      	ldrb	r2, [r3, #0]
 800707c:	3201      	adds	r2, #1
 800707e:	701a      	strb	r2, [r3, #0]
 8007080:	e79e      	b.n	8006fc0 <_dtoa_r+0x638>
 8007082:	46d8      	mov	r8, fp
 8007084:	e7eb      	b.n	800705e <_dtoa_r+0x6d6>
 8007086:	2200      	movs	r2, #0
 8007088:	4b6d      	ldr	r3, [pc, #436]	; (8007240 <_dtoa_r+0x8b8>)
 800708a:	f7f9 fa25 	bl	80004d8 <__aeabi_dmul>
 800708e:	2200      	movs	r2, #0
 8007090:	2300      	movs	r3, #0
 8007092:	4680      	mov	r8, r0
 8007094:	4689      	mov	r9, r1
 8007096:	f7f9 fc87 	bl	80009a8 <__aeabi_dcmpeq>
 800709a:	2800      	cmp	r0, #0
 800709c:	d09b      	beq.n	8006fd6 <_dtoa_r+0x64e>
 800709e:	e7cd      	b.n	800703c <_dtoa_r+0x6b4>
 80070a0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80070a2:	2a00      	cmp	r2, #0
 80070a4:	f000 80c4 	beq.w	8007230 <_dtoa_r+0x8a8>
 80070a8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80070aa:	2a01      	cmp	r2, #1
 80070ac:	f300 80a8 	bgt.w	8007200 <_dtoa_r+0x878>
 80070b0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80070b2:	2a00      	cmp	r2, #0
 80070b4:	f000 80a0 	beq.w	80071f8 <_dtoa_r+0x870>
 80070b8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80070bc:	464f      	mov	r7, r9
 80070be:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80070c0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80070c2:	2101      	movs	r1, #1
 80070c4:	441a      	add	r2, r3
 80070c6:	4628      	mov	r0, r5
 80070c8:	4499      	add	r9, r3
 80070ca:	9209      	str	r2, [sp, #36]	; 0x24
 80070cc:	f000 fb7e 	bl	80077cc <__i2b>
 80070d0:	4606      	mov	r6, r0
 80070d2:	b15f      	cbz	r7, 80070ec <_dtoa_r+0x764>
 80070d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	dd08      	ble.n	80070ec <_dtoa_r+0x764>
 80070da:	42bb      	cmp	r3, r7
 80070dc:	bfa8      	it	ge
 80070de:	463b      	movge	r3, r7
 80070e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80070e2:	eba9 0903 	sub.w	r9, r9, r3
 80070e6:	1aff      	subs	r7, r7, r3
 80070e8:	1ad3      	subs	r3, r2, r3
 80070ea:	9309      	str	r3, [sp, #36]	; 0x24
 80070ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070ee:	b1f3      	cbz	r3, 800712e <_dtoa_r+0x7a6>
 80070f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	f000 80a0 	beq.w	8007238 <_dtoa_r+0x8b0>
 80070f8:	2c00      	cmp	r4, #0
 80070fa:	dd10      	ble.n	800711e <_dtoa_r+0x796>
 80070fc:	4631      	mov	r1, r6
 80070fe:	4622      	mov	r2, r4
 8007100:	4628      	mov	r0, r5
 8007102:	f000 fc21 	bl	8007948 <__pow5mult>
 8007106:	4652      	mov	r2, sl
 8007108:	4601      	mov	r1, r0
 800710a:	4606      	mov	r6, r0
 800710c:	4628      	mov	r0, r5
 800710e:	f000 fb73 	bl	80077f8 <__multiply>
 8007112:	4680      	mov	r8, r0
 8007114:	4651      	mov	r1, sl
 8007116:	4628      	mov	r0, r5
 8007118:	f000 faa2 	bl	8007660 <_Bfree>
 800711c:	46c2      	mov	sl, r8
 800711e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007120:	1b1a      	subs	r2, r3, r4
 8007122:	d004      	beq.n	800712e <_dtoa_r+0x7a6>
 8007124:	4651      	mov	r1, sl
 8007126:	4628      	mov	r0, r5
 8007128:	f000 fc0e 	bl	8007948 <__pow5mult>
 800712c:	4682      	mov	sl, r0
 800712e:	2101      	movs	r1, #1
 8007130:	4628      	mov	r0, r5
 8007132:	f000 fb4b 	bl	80077cc <__i2b>
 8007136:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007138:	4604      	mov	r4, r0
 800713a:	2b00      	cmp	r3, #0
 800713c:	f340 8082 	ble.w	8007244 <_dtoa_r+0x8bc>
 8007140:	461a      	mov	r2, r3
 8007142:	4601      	mov	r1, r0
 8007144:	4628      	mov	r0, r5
 8007146:	f000 fbff 	bl	8007948 <__pow5mult>
 800714a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800714c:	4604      	mov	r4, r0
 800714e:	2b01      	cmp	r3, #1
 8007150:	dd7b      	ble.n	800724a <_dtoa_r+0x8c2>
 8007152:	f04f 0800 	mov.w	r8, #0
 8007156:	6923      	ldr	r3, [r4, #16]
 8007158:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800715c:	6918      	ldr	r0, [r3, #16]
 800715e:	f000 fae7 	bl	8007730 <__hi0bits>
 8007162:	f1c0 0020 	rsb	r0, r0, #32
 8007166:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007168:	4418      	add	r0, r3
 800716a:	f010 001f 	ands.w	r0, r0, #31
 800716e:	f000 8092 	beq.w	8007296 <_dtoa_r+0x90e>
 8007172:	f1c0 0320 	rsb	r3, r0, #32
 8007176:	2b04      	cmp	r3, #4
 8007178:	f340 8085 	ble.w	8007286 <_dtoa_r+0x8fe>
 800717c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800717e:	f1c0 001c 	rsb	r0, r0, #28
 8007182:	4403      	add	r3, r0
 8007184:	4481      	add	r9, r0
 8007186:	4407      	add	r7, r0
 8007188:	9309      	str	r3, [sp, #36]	; 0x24
 800718a:	f1b9 0f00 	cmp.w	r9, #0
 800718e:	dd05      	ble.n	800719c <_dtoa_r+0x814>
 8007190:	4651      	mov	r1, sl
 8007192:	464a      	mov	r2, r9
 8007194:	4628      	mov	r0, r5
 8007196:	f000 fc31 	bl	80079fc <__lshift>
 800719a:	4682      	mov	sl, r0
 800719c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800719e:	2b00      	cmp	r3, #0
 80071a0:	dd05      	ble.n	80071ae <_dtoa_r+0x826>
 80071a2:	4621      	mov	r1, r4
 80071a4:	461a      	mov	r2, r3
 80071a6:	4628      	mov	r0, r5
 80071a8:	f000 fc28 	bl	80079fc <__lshift>
 80071ac:	4604      	mov	r4, r0
 80071ae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d072      	beq.n	800729a <_dtoa_r+0x912>
 80071b4:	4621      	mov	r1, r4
 80071b6:	4650      	mov	r0, sl
 80071b8:	f000 fc8c 	bl	8007ad4 <__mcmp>
 80071bc:	2800      	cmp	r0, #0
 80071be:	da6c      	bge.n	800729a <_dtoa_r+0x912>
 80071c0:	2300      	movs	r3, #0
 80071c2:	4651      	mov	r1, sl
 80071c4:	220a      	movs	r2, #10
 80071c6:	4628      	mov	r0, r5
 80071c8:	f000 fa6c 	bl	80076a4 <__multadd>
 80071cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80071ce:	4682      	mov	sl, r0
 80071d0:	f10b 3bff 	add.w	fp, fp, #4294967295
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	f000 81ac 	beq.w	8007532 <_dtoa_r+0xbaa>
 80071da:	2300      	movs	r3, #0
 80071dc:	4631      	mov	r1, r6
 80071de:	220a      	movs	r2, #10
 80071e0:	4628      	mov	r0, r5
 80071e2:	f000 fa5f 	bl	80076a4 <__multadd>
 80071e6:	9b06      	ldr	r3, [sp, #24]
 80071e8:	4606      	mov	r6, r0
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	f300 8093 	bgt.w	8007316 <_dtoa_r+0x98e>
 80071f0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80071f2:	2b02      	cmp	r3, #2
 80071f4:	dc59      	bgt.n	80072aa <_dtoa_r+0x922>
 80071f6:	e08e      	b.n	8007316 <_dtoa_r+0x98e>
 80071f8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80071fa:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80071fe:	e75d      	b.n	80070bc <_dtoa_r+0x734>
 8007200:	9b08      	ldr	r3, [sp, #32]
 8007202:	1e5c      	subs	r4, r3, #1
 8007204:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007206:	42a3      	cmp	r3, r4
 8007208:	bfbf      	itttt	lt
 800720a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800720c:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800720e:	1ae3      	sublt	r3, r4, r3
 8007210:	18d2      	addlt	r2, r2, r3
 8007212:	bfa8      	it	ge
 8007214:	1b1c      	subge	r4, r3, r4
 8007216:	9b08      	ldr	r3, [sp, #32]
 8007218:	bfbe      	ittt	lt
 800721a:	940a      	strlt	r4, [sp, #40]	; 0x28
 800721c:	920e      	strlt	r2, [sp, #56]	; 0x38
 800721e:	2400      	movlt	r4, #0
 8007220:	2b00      	cmp	r3, #0
 8007222:	bfb5      	itete	lt
 8007224:	eba9 0703 	sublt.w	r7, r9, r3
 8007228:	464f      	movge	r7, r9
 800722a:	2300      	movlt	r3, #0
 800722c:	9b08      	ldrge	r3, [sp, #32]
 800722e:	e747      	b.n	80070c0 <_dtoa_r+0x738>
 8007230:	464f      	mov	r7, r9
 8007232:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007234:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8007236:	e74c      	b.n	80070d2 <_dtoa_r+0x74a>
 8007238:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800723a:	e773      	b.n	8007124 <_dtoa_r+0x79c>
 800723c:	3fe00000 	.word	0x3fe00000
 8007240:	40240000 	.word	0x40240000
 8007244:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007246:	2b01      	cmp	r3, #1
 8007248:	dc18      	bgt.n	800727c <_dtoa_r+0x8f4>
 800724a:	9b04      	ldr	r3, [sp, #16]
 800724c:	b9b3      	cbnz	r3, 800727c <_dtoa_r+0x8f4>
 800724e:	9b05      	ldr	r3, [sp, #20]
 8007250:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007254:	b993      	cbnz	r3, 800727c <_dtoa_r+0x8f4>
 8007256:	9b05      	ldr	r3, [sp, #20]
 8007258:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800725c:	0d1b      	lsrs	r3, r3, #20
 800725e:	051b      	lsls	r3, r3, #20
 8007260:	b17b      	cbz	r3, 8007282 <_dtoa_r+0x8fa>
 8007262:	f04f 0801 	mov.w	r8, #1
 8007266:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007268:	f109 0901 	add.w	r9, r9, #1
 800726c:	3301      	adds	r3, #1
 800726e:	9309      	str	r3, [sp, #36]	; 0x24
 8007270:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007272:	2b00      	cmp	r3, #0
 8007274:	f47f af6f 	bne.w	8007156 <_dtoa_r+0x7ce>
 8007278:	2001      	movs	r0, #1
 800727a:	e774      	b.n	8007166 <_dtoa_r+0x7de>
 800727c:	f04f 0800 	mov.w	r8, #0
 8007280:	e7f6      	b.n	8007270 <_dtoa_r+0x8e8>
 8007282:	4698      	mov	r8, r3
 8007284:	e7f4      	b.n	8007270 <_dtoa_r+0x8e8>
 8007286:	d080      	beq.n	800718a <_dtoa_r+0x802>
 8007288:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800728a:	331c      	adds	r3, #28
 800728c:	441a      	add	r2, r3
 800728e:	4499      	add	r9, r3
 8007290:	441f      	add	r7, r3
 8007292:	9209      	str	r2, [sp, #36]	; 0x24
 8007294:	e779      	b.n	800718a <_dtoa_r+0x802>
 8007296:	4603      	mov	r3, r0
 8007298:	e7f6      	b.n	8007288 <_dtoa_r+0x900>
 800729a:	9b08      	ldr	r3, [sp, #32]
 800729c:	2b00      	cmp	r3, #0
 800729e:	dc34      	bgt.n	800730a <_dtoa_r+0x982>
 80072a0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80072a2:	2b02      	cmp	r3, #2
 80072a4:	dd31      	ble.n	800730a <_dtoa_r+0x982>
 80072a6:	9b08      	ldr	r3, [sp, #32]
 80072a8:	9306      	str	r3, [sp, #24]
 80072aa:	9b06      	ldr	r3, [sp, #24]
 80072ac:	b963      	cbnz	r3, 80072c8 <_dtoa_r+0x940>
 80072ae:	4621      	mov	r1, r4
 80072b0:	2205      	movs	r2, #5
 80072b2:	4628      	mov	r0, r5
 80072b4:	f000 f9f6 	bl	80076a4 <__multadd>
 80072b8:	4601      	mov	r1, r0
 80072ba:	4604      	mov	r4, r0
 80072bc:	4650      	mov	r0, sl
 80072be:	f000 fc09 	bl	8007ad4 <__mcmp>
 80072c2:	2800      	cmp	r0, #0
 80072c4:	f73f adbf 	bgt.w	8006e46 <_dtoa_r+0x4be>
 80072c8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80072ca:	9f03      	ldr	r7, [sp, #12]
 80072cc:	ea6f 0b03 	mvn.w	fp, r3
 80072d0:	f04f 0800 	mov.w	r8, #0
 80072d4:	4621      	mov	r1, r4
 80072d6:	4628      	mov	r0, r5
 80072d8:	f000 f9c2 	bl	8007660 <_Bfree>
 80072dc:	2e00      	cmp	r6, #0
 80072de:	f43f aead 	beq.w	800703c <_dtoa_r+0x6b4>
 80072e2:	f1b8 0f00 	cmp.w	r8, #0
 80072e6:	d005      	beq.n	80072f4 <_dtoa_r+0x96c>
 80072e8:	45b0      	cmp	r8, r6
 80072ea:	d003      	beq.n	80072f4 <_dtoa_r+0x96c>
 80072ec:	4641      	mov	r1, r8
 80072ee:	4628      	mov	r0, r5
 80072f0:	f000 f9b6 	bl	8007660 <_Bfree>
 80072f4:	4631      	mov	r1, r6
 80072f6:	4628      	mov	r0, r5
 80072f8:	f000 f9b2 	bl	8007660 <_Bfree>
 80072fc:	e69e      	b.n	800703c <_dtoa_r+0x6b4>
 80072fe:	2400      	movs	r4, #0
 8007300:	4626      	mov	r6, r4
 8007302:	e7e1      	b.n	80072c8 <_dtoa_r+0x940>
 8007304:	46c3      	mov	fp, r8
 8007306:	4626      	mov	r6, r4
 8007308:	e59d      	b.n	8006e46 <_dtoa_r+0x4be>
 800730a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800730c:	2b00      	cmp	r3, #0
 800730e:	f000 80c8 	beq.w	80074a2 <_dtoa_r+0xb1a>
 8007312:	9b08      	ldr	r3, [sp, #32]
 8007314:	9306      	str	r3, [sp, #24]
 8007316:	2f00      	cmp	r7, #0
 8007318:	dd05      	ble.n	8007326 <_dtoa_r+0x99e>
 800731a:	4631      	mov	r1, r6
 800731c:	463a      	mov	r2, r7
 800731e:	4628      	mov	r0, r5
 8007320:	f000 fb6c 	bl	80079fc <__lshift>
 8007324:	4606      	mov	r6, r0
 8007326:	f1b8 0f00 	cmp.w	r8, #0
 800732a:	d05b      	beq.n	80073e4 <_dtoa_r+0xa5c>
 800732c:	4628      	mov	r0, r5
 800732e:	6871      	ldr	r1, [r6, #4]
 8007330:	f000 f956 	bl	80075e0 <_Balloc>
 8007334:	4607      	mov	r7, r0
 8007336:	b928      	cbnz	r0, 8007344 <_dtoa_r+0x9bc>
 8007338:	4602      	mov	r2, r0
 800733a:	f240 21ef 	movw	r1, #751	; 0x2ef
 800733e:	4b81      	ldr	r3, [pc, #516]	; (8007544 <_dtoa_r+0xbbc>)
 8007340:	f7ff bb36 	b.w	80069b0 <_dtoa_r+0x28>
 8007344:	6932      	ldr	r2, [r6, #16]
 8007346:	f106 010c 	add.w	r1, r6, #12
 800734a:	3202      	adds	r2, #2
 800734c:	0092      	lsls	r2, r2, #2
 800734e:	300c      	adds	r0, #12
 8007350:	f7ff fa81 	bl	8006856 <memcpy>
 8007354:	2201      	movs	r2, #1
 8007356:	4639      	mov	r1, r7
 8007358:	4628      	mov	r0, r5
 800735a:	f000 fb4f 	bl	80079fc <__lshift>
 800735e:	46b0      	mov	r8, r6
 8007360:	4606      	mov	r6, r0
 8007362:	9b03      	ldr	r3, [sp, #12]
 8007364:	9a03      	ldr	r2, [sp, #12]
 8007366:	3301      	adds	r3, #1
 8007368:	9308      	str	r3, [sp, #32]
 800736a:	9b06      	ldr	r3, [sp, #24]
 800736c:	4413      	add	r3, r2
 800736e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007370:	9b04      	ldr	r3, [sp, #16]
 8007372:	f003 0301 	and.w	r3, r3, #1
 8007376:	930a      	str	r3, [sp, #40]	; 0x28
 8007378:	9b08      	ldr	r3, [sp, #32]
 800737a:	4621      	mov	r1, r4
 800737c:	3b01      	subs	r3, #1
 800737e:	4650      	mov	r0, sl
 8007380:	9304      	str	r3, [sp, #16]
 8007382:	f7ff fa76 	bl	8006872 <quorem>
 8007386:	4641      	mov	r1, r8
 8007388:	9006      	str	r0, [sp, #24]
 800738a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800738e:	4650      	mov	r0, sl
 8007390:	f000 fba0 	bl	8007ad4 <__mcmp>
 8007394:	4632      	mov	r2, r6
 8007396:	9009      	str	r0, [sp, #36]	; 0x24
 8007398:	4621      	mov	r1, r4
 800739a:	4628      	mov	r0, r5
 800739c:	f000 fbb6 	bl	8007b0c <__mdiff>
 80073a0:	68c2      	ldr	r2, [r0, #12]
 80073a2:	4607      	mov	r7, r0
 80073a4:	bb02      	cbnz	r2, 80073e8 <_dtoa_r+0xa60>
 80073a6:	4601      	mov	r1, r0
 80073a8:	4650      	mov	r0, sl
 80073aa:	f000 fb93 	bl	8007ad4 <__mcmp>
 80073ae:	4602      	mov	r2, r0
 80073b0:	4639      	mov	r1, r7
 80073b2:	4628      	mov	r0, r5
 80073b4:	920c      	str	r2, [sp, #48]	; 0x30
 80073b6:	f000 f953 	bl	8007660 <_Bfree>
 80073ba:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80073bc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80073be:	9f08      	ldr	r7, [sp, #32]
 80073c0:	ea43 0102 	orr.w	r1, r3, r2
 80073c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073c6:	4319      	orrs	r1, r3
 80073c8:	d110      	bne.n	80073ec <_dtoa_r+0xa64>
 80073ca:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80073ce:	d029      	beq.n	8007424 <_dtoa_r+0xa9c>
 80073d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	dd02      	ble.n	80073dc <_dtoa_r+0xa54>
 80073d6:	9b06      	ldr	r3, [sp, #24]
 80073d8:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80073dc:	9b04      	ldr	r3, [sp, #16]
 80073de:	f883 9000 	strb.w	r9, [r3]
 80073e2:	e777      	b.n	80072d4 <_dtoa_r+0x94c>
 80073e4:	4630      	mov	r0, r6
 80073e6:	e7ba      	b.n	800735e <_dtoa_r+0x9d6>
 80073e8:	2201      	movs	r2, #1
 80073ea:	e7e1      	b.n	80073b0 <_dtoa_r+0xa28>
 80073ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	db04      	blt.n	80073fc <_dtoa_r+0xa74>
 80073f2:	9922      	ldr	r1, [sp, #136]	; 0x88
 80073f4:	430b      	orrs	r3, r1
 80073f6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80073f8:	430b      	orrs	r3, r1
 80073fa:	d120      	bne.n	800743e <_dtoa_r+0xab6>
 80073fc:	2a00      	cmp	r2, #0
 80073fe:	dded      	ble.n	80073dc <_dtoa_r+0xa54>
 8007400:	4651      	mov	r1, sl
 8007402:	2201      	movs	r2, #1
 8007404:	4628      	mov	r0, r5
 8007406:	f000 faf9 	bl	80079fc <__lshift>
 800740a:	4621      	mov	r1, r4
 800740c:	4682      	mov	sl, r0
 800740e:	f000 fb61 	bl	8007ad4 <__mcmp>
 8007412:	2800      	cmp	r0, #0
 8007414:	dc03      	bgt.n	800741e <_dtoa_r+0xa96>
 8007416:	d1e1      	bne.n	80073dc <_dtoa_r+0xa54>
 8007418:	f019 0f01 	tst.w	r9, #1
 800741c:	d0de      	beq.n	80073dc <_dtoa_r+0xa54>
 800741e:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007422:	d1d8      	bne.n	80073d6 <_dtoa_r+0xa4e>
 8007424:	2339      	movs	r3, #57	; 0x39
 8007426:	9a04      	ldr	r2, [sp, #16]
 8007428:	7013      	strb	r3, [r2, #0]
 800742a:	463b      	mov	r3, r7
 800742c:	461f      	mov	r7, r3
 800742e:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8007432:	3b01      	subs	r3, #1
 8007434:	2a39      	cmp	r2, #57	; 0x39
 8007436:	d06b      	beq.n	8007510 <_dtoa_r+0xb88>
 8007438:	3201      	adds	r2, #1
 800743a:	701a      	strb	r2, [r3, #0]
 800743c:	e74a      	b.n	80072d4 <_dtoa_r+0x94c>
 800743e:	2a00      	cmp	r2, #0
 8007440:	dd07      	ble.n	8007452 <_dtoa_r+0xaca>
 8007442:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007446:	d0ed      	beq.n	8007424 <_dtoa_r+0xa9c>
 8007448:	9a04      	ldr	r2, [sp, #16]
 800744a:	f109 0301 	add.w	r3, r9, #1
 800744e:	7013      	strb	r3, [r2, #0]
 8007450:	e740      	b.n	80072d4 <_dtoa_r+0x94c>
 8007452:	9b08      	ldr	r3, [sp, #32]
 8007454:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007456:	f803 9c01 	strb.w	r9, [r3, #-1]
 800745a:	4293      	cmp	r3, r2
 800745c:	d042      	beq.n	80074e4 <_dtoa_r+0xb5c>
 800745e:	4651      	mov	r1, sl
 8007460:	2300      	movs	r3, #0
 8007462:	220a      	movs	r2, #10
 8007464:	4628      	mov	r0, r5
 8007466:	f000 f91d 	bl	80076a4 <__multadd>
 800746a:	45b0      	cmp	r8, r6
 800746c:	4682      	mov	sl, r0
 800746e:	f04f 0300 	mov.w	r3, #0
 8007472:	f04f 020a 	mov.w	r2, #10
 8007476:	4641      	mov	r1, r8
 8007478:	4628      	mov	r0, r5
 800747a:	d107      	bne.n	800748c <_dtoa_r+0xb04>
 800747c:	f000 f912 	bl	80076a4 <__multadd>
 8007480:	4680      	mov	r8, r0
 8007482:	4606      	mov	r6, r0
 8007484:	9b08      	ldr	r3, [sp, #32]
 8007486:	3301      	adds	r3, #1
 8007488:	9308      	str	r3, [sp, #32]
 800748a:	e775      	b.n	8007378 <_dtoa_r+0x9f0>
 800748c:	f000 f90a 	bl	80076a4 <__multadd>
 8007490:	4631      	mov	r1, r6
 8007492:	4680      	mov	r8, r0
 8007494:	2300      	movs	r3, #0
 8007496:	220a      	movs	r2, #10
 8007498:	4628      	mov	r0, r5
 800749a:	f000 f903 	bl	80076a4 <__multadd>
 800749e:	4606      	mov	r6, r0
 80074a0:	e7f0      	b.n	8007484 <_dtoa_r+0xafc>
 80074a2:	9b08      	ldr	r3, [sp, #32]
 80074a4:	9306      	str	r3, [sp, #24]
 80074a6:	9f03      	ldr	r7, [sp, #12]
 80074a8:	4621      	mov	r1, r4
 80074aa:	4650      	mov	r0, sl
 80074ac:	f7ff f9e1 	bl	8006872 <quorem>
 80074b0:	9b03      	ldr	r3, [sp, #12]
 80074b2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80074b6:	f807 9b01 	strb.w	r9, [r7], #1
 80074ba:	1afa      	subs	r2, r7, r3
 80074bc:	9b06      	ldr	r3, [sp, #24]
 80074be:	4293      	cmp	r3, r2
 80074c0:	dd07      	ble.n	80074d2 <_dtoa_r+0xb4a>
 80074c2:	4651      	mov	r1, sl
 80074c4:	2300      	movs	r3, #0
 80074c6:	220a      	movs	r2, #10
 80074c8:	4628      	mov	r0, r5
 80074ca:	f000 f8eb 	bl	80076a4 <__multadd>
 80074ce:	4682      	mov	sl, r0
 80074d0:	e7ea      	b.n	80074a8 <_dtoa_r+0xb20>
 80074d2:	9b06      	ldr	r3, [sp, #24]
 80074d4:	f04f 0800 	mov.w	r8, #0
 80074d8:	2b00      	cmp	r3, #0
 80074da:	bfcc      	ite	gt
 80074dc:	461f      	movgt	r7, r3
 80074de:	2701      	movle	r7, #1
 80074e0:	9b03      	ldr	r3, [sp, #12]
 80074e2:	441f      	add	r7, r3
 80074e4:	4651      	mov	r1, sl
 80074e6:	2201      	movs	r2, #1
 80074e8:	4628      	mov	r0, r5
 80074ea:	f000 fa87 	bl	80079fc <__lshift>
 80074ee:	4621      	mov	r1, r4
 80074f0:	4682      	mov	sl, r0
 80074f2:	f000 faef 	bl	8007ad4 <__mcmp>
 80074f6:	2800      	cmp	r0, #0
 80074f8:	dc97      	bgt.n	800742a <_dtoa_r+0xaa2>
 80074fa:	d102      	bne.n	8007502 <_dtoa_r+0xb7a>
 80074fc:	f019 0f01 	tst.w	r9, #1
 8007500:	d193      	bne.n	800742a <_dtoa_r+0xaa2>
 8007502:	463b      	mov	r3, r7
 8007504:	461f      	mov	r7, r3
 8007506:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800750a:	2a30      	cmp	r2, #48	; 0x30
 800750c:	d0fa      	beq.n	8007504 <_dtoa_r+0xb7c>
 800750e:	e6e1      	b.n	80072d4 <_dtoa_r+0x94c>
 8007510:	9a03      	ldr	r2, [sp, #12]
 8007512:	429a      	cmp	r2, r3
 8007514:	d18a      	bne.n	800742c <_dtoa_r+0xaa4>
 8007516:	2331      	movs	r3, #49	; 0x31
 8007518:	f10b 0b01 	add.w	fp, fp, #1
 800751c:	e797      	b.n	800744e <_dtoa_r+0xac6>
 800751e:	4b0a      	ldr	r3, [pc, #40]	; (8007548 <_dtoa_r+0xbc0>)
 8007520:	f7ff ba9f 	b.w	8006a62 <_dtoa_r+0xda>
 8007524:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007526:	2b00      	cmp	r3, #0
 8007528:	f47f aa77 	bne.w	8006a1a <_dtoa_r+0x92>
 800752c:	4b07      	ldr	r3, [pc, #28]	; (800754c <_dtoa_r+0xbc4>)
 800752e:	f7ff ba98 	b.w	8006a62 <_dtoa_r+0xda>
 8007532:	9b06      	ldr	r3, [sp, #24]
 8007534:	2b00      	cmp	r3, #0
 8007536:	dcb6      	bgt.n	80074a6 <_dtoa_r+0xb1e>
 8007538:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800753a:	2b02      	cmp	r3, #2
 800753c:	f73f aeb5 	bgt.w	80072aa <_dtoa_r+0x922>
 8007540:	e7b1      	b.n	80074a6 <_dtoa_r+0xb1e>
 8007542:	bf00      	nop
 8007544:	080091ff 	.word	0x080091ff
 8007548:	0800915f 	.word	0x0800915f
 800754c:	08009183 	.word	0x08009183

08007550 <_free_r>:
 8007550:	b538      	push	{r3, r4, r5, lr}
 8007552:	4605      	mov	r5, r0
 8007554:	2900      	cmp	r1, #0
 8007556:	d040      	beq.n	80075da <_free_r+0x8a>
 8007558:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800755c:	1f0c      	subs	r4, r1, #4
 800755e:	2b00      	cmp	r3, #0
 8007560:	bfb8      	it	lt
 8007562:	18e4      	addlt	r4, r4, r3
 8007564:	f7fe fb6a 	bl	8005c3c <__malloc_lock>
 8007568:	4a1c      	ldr	r2, [pc, #112]	; (80075dc <_free_r+0x8c>)
 800756a:	6813      	ldr	r3, [r2, #0]
 800756c:	b933      	cbnz	r3, 800757c <_free_r+0x2c>
 800756e:	6063      	str	r3, [r4, #4]
 8007570:	6014      	str	r4, [r2, #0]
 8007572:	4628      	mov	r0, r5
 8007574:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007578:	f7fe bb66 	b.w	8005c48 <__malloc_unlock>
 800757c:	42a3      	cmp	r3, r4
 800757e:	d908      	bls.n	8007592 <_free_r+0x42>
 8007580:	6820      	ldr	r0, [r4, #0]
 8007582:	1821      	adds	r1, r4, r0
 8007584:	428b      	cmp	r3, r1
 8007586:	bf01      	itttt	eq
 8007588:	6819      	ldreq	r1, [r3, #0]
 800758a:	685b      	ldreq	r3, [r3, #4]
 800758c:	1809      	addeq	r1, r1, r0
 800758e:	6021      	streq	r1, [r4, #0]
 8007590:	e7ed      	b.n	800756e <_free_r+0x1e>
 8007592:	461a      	mov	r2, r3
 8007594:	685b      	ldr	r3, [r3, #4]
 8007596:	b10b      	cbz	r3, 800759c <_free_r+0x4c>
 8007598:	42a3      	cmp	r3, r4
 800759a:	d9fa      	bls.n	8007592 <_free_r+0x42>
 800759c:	6811      	ldr	r1, [r2, #0]
 800759e:	1850      	adds	r0, r2, r1
 80075a0:	42a0      	cmp	r0, r4
 80075a2:	d10b      	bne.n	80075bc <_free_r+0x6c>
 80075a4:	6820      	ldr	r0, [r4, #0]
 80075a6:	4401      	add	r1, r0
 80075a8:	1850      	adds	r0, r2, r1
 80075aa:	4283      	cmp	r3, r0
 80075ac:	6011      	str	r1, [r2, #0]
 80075ae:	d1e0      	bne.n	8007572 <_free_r+0x22>
 80075b0:	6818      	ldr	r0, [r3, #0]
 80075b2:	685b      	ldr	r3, [r3, #4]
 80075b4:	4408      	add	r0, r1
 80075b6:	6010      	str	r0, [r2, #0]
 80075b8:	6053      	str	r3, [r2, #4]
 80075ba:	e7da      	b.n	8007572 <_free_r+0x22>
 80075bc:	d902      	bls.n	80075c4 <_free_r+0x74>
 80075be:	230c      	movs	r3, #12
 80075c0:	602b      	str	r3, [r5, #0]
 80075c2:	e7d6      	b.n	8007572 <_free_r+0x22>
 80075c4:	6820      	ldr	r0, [r4, #0]
 80075c6:	1821      	adds	r1, r4, r0
 80075c8:	428b      	cmp	r3, r1
 80075ca:	bf01      	itttt	eq
 80075cc:	6819      	ldreq	r1, [r3, #0]
 80075ce:	685b      	ldreq	r3, [r3, #4]
 80075d0:	1809      	addeq	r1, r1, r0
 80075d2:	6021      	streq	r1, [r4, #0]
 80075d4:	6063      	str	r3, [r4, #4]
 80075d6:	6054      	str	r4, [r2, #4]
 80075d8:	e7cb      	b.n	8007572 <_free_r+0x22>
 80075da:	bd38      	pop	{r3, r4, r5, pc}
 80075dc:	200003dc 	.word	0x200003dc

080075e0 <_Balloc>:
 80075e0:	b570      	push	{r4, r5, r6, lr}
 80075e2:	69c6      	ldr	r6, [r0, #28]
 80075e4:	4604      	mov	r4, r0
 80075e6:	460d      	mov	r5, r1
 80075e8:	b976      	cbnz	r6, 8007608 <_Balloc+0x28>
 80075ea:	2010      	movs	r0, #16
 80075ec:	f7fe fa7e 	bl	8005aec <malloc>
 80075f0:	4602      	mov	r2, r0
 80075f2:	61e0      	str	r0, [r4, #28]
 80075f4:	b920      	cbnz	r0, 8007600 <_Balloc+0x20>
 80075f6:	216b      	movs	r1, #107	; 0x6b
 80075f8:	4b17      	ldr	r3, [pc, #92]	; (8007658 <_Balloc+0x78>)
 80075fa:	4818      	ldr	r0, [pc, #96]	; (800765c <_Balloc+0x7c>)
 80075fc:	f000 fc12 	bl	8007e24 <__assert_func>
 8007600:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007604:	6006      	str	r6, [r0, #0]
 8007606:	60c6      	str	r6, [r0, #12]
 8007608:	69e6      	ldr	r6, [r4, #28]
 800760a:	68f3      	ldr	r3, [r6, #12]
 800760c:	b183      	cbz	r3, 8007630 <_Balloc+0x50>
 800760e:	69e3      	ldr	r3, [r4, #28]
 8007610:	68db      	ldr	r3, [r3, #12]
 8007612:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007616:	b9b8      	cbnz	r0, 8007648 <_Balloc+0x68>
 8007618:	2101      	movs	r1, #1
 800761a:	fa01 f605 	lsl.w	r6, r1, r5
 800761e:	1d72      	adds	r2, r6, #5
 8007620:	4620      	mov	r0, r4
 8007622:	0092      	lsls	r2, r2, #2
 8007624:	f000 fc1c 	bl	8007e60 <_calloc_r>
 8007628:	b160      	cbz	r0, 8007644 <_Balloc+0x64>
 800762a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800762e:	e00e      	b.n	800764e <_Balloc+0x6e>
 8007630:	2221      	movs	r2, #33	; 0x21
 8007632:	2104      	movs	r1, #4
 8007634:	4620      	mov	r0, r4
 8007636:	f000 fc13 	bl	8007e60 <_calloc_r>
 800763a:	69e3      	ldr	r3, [r4, #28]
 800763c:	60f0      	str	r0, [r6, #12]
 800763e:	68db      	ldr	r3, [r3, #12]
 8007640:	2b00      	cmp	r3, #0
 8007642:	d1e4      	bne.n	800760e <_Balloc+0x2e>
 8007644:	2000      	movs	r0, #0
 8007646:	bd70      	pop	{r4, r5, r6, pc}
 8007648:	6802      	ldr	r2, [r0, #0]
 800764a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800764e:	2300      	movs	r3, #0
 8007650:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007654:	e7f7      	b.n	8007646 <_Balloc+0x66>
 8007656:	bf00      	nop
 8007658:	08009190 	.word	0x08009190
 800765c:	08009210 	.word	0x08009210

08007660 <_Bfree>:
 8007660:	b570      	push	{r4, r5, r6, lr}
 8007662:	69c6      	ldr	r6, [r0, #28]
 8007664:	4605      	mov	r5, r0
 8007666:	460c      	mov	r4, r1
 8007668:	b976      	cbnz	r6, 8007688 <_Bfree+0x28>
 800766a:	2010      	movs	r0, #16
 800766c:	f7fe fa3e 	bl	8005aec <malloc>
 8007670:	4602      	mov	r2, r0
 8007672:	61e8      	str	r0, [r5, #28]
 8007674:	b920      	cbnz	r0, 8007680 <_Bfree+0x20>
 8007676:	218f      	movs	r1, #143	; 0x8f
 8007678:	4b08      	ldr	r3, [pc, #32]	; (800769c <_Bfree+0x3c>)
 800767a:	4809      	ldr	r0, [pc, #36]	; (80076a0 <_Bfree+0x40>)
 800767c:	f000 fbd2 	bl	8007e24 <__assert_func>
 8007680:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007684:	6006      	str	r6, [r0, #0]
 8007686:	60c6      	str	r6, [r0, #12]
 8007688:	b13c      	cbz	r4, 800769a <_Bfree+0x3a>
 800768a:	69eb      	ldr	r3, [r5, #28]
 800768c:	6862      	ldr	r2, [r4, #4]
 800768e:	68db      	ldr	r3, [r3, #12]
 8007690:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007694:	6021      	str	r1, [r4, #0]
 8007696:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800769a:	bd70      	pop	{r4, r5, r6, pc}
 800769c:	08009190 	.word	0x08009190
 80076a0:	08009210 	.word	0x08009210

080076a4 <__multadd>:
 80076a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076a8:	4607      	mov	r7, r0
 80076aa:	460c      	mov	r4, r1
 80076ac:	461e      	mov	r6, r3
 80076ae:	2000      	movs	r0, #0
 80076b0:	690d      	ldr	r5, [r1, #16]
 80076b2:	f101 0c14 	add.w	ip, r1, #20
 80076b6:	f8dc 3000 	ldr.w	r3, [ip]
 80076ba:	3001      	adds	r0, #1
 80076bc:	b299      	uxth	r1, r3
 80076be:	fb02 6101 	mla	r1, r2, r1, r6
 80076c2:	0c1e      	lsrs	r6, r3, #16
 80076c4:	0c0b      	lsrs	r3, r1, #16
 80076c6:	fb02 3306 	mla	r3, r2, r6, r3
 80076ca:	b289      	uxth	r1, r1
 80076cc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80076d0:	4285      	cmp	r5, r0
 80076d2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80076d6:	f84c 1b04 	str.w	r1, [ip], #4
 80076da:	dcec      	bgt.n	80076b6 <__multadd+0x12>
 80076dc:	b30e      	cbz	r6, 8007722 <__multadd+0x7e>
 80076de:	68a3      	ldr	r3, [r4, #8]
 80076e0:	42ab      	cmp	r3, r5
 80076e2:	dc19      	bgt.n	8007718 <__multadd+0x74>
 80076e4:	6861      	ldr	r1, [r4, #4]
 80076e6:	4638      	mov	r0, r7
 80076e8:	3101      	adds	r1, #1
 80076ea:	f7ff ff79 	bl	80075e0 <_Balloc>
 80076ee:	4680      	mov	r8, r0
 80076f0:	b928      	cbnz	r0, 80076fe <__multadd+0x5a>
 80076f2:	4602      	mov	r2, r0
 80076f4:	21ba      	movs	r1, #186	; 0xba
 80076f6:	4b0c      	ldr	r3, [pc, #48]	; (8007728 <__multadd+0x84>)
 80076f8:	480c      	ldr	r0, [pc, #48]	; (800772c <__multadd+0x88>)
 80076fa:	f000 fb93 	bl	8007e24 <__assert_func>
 80076fe:	6922      	ldr	r2, [r4, #16]
 8007700:	f104 010c 	add.w	r1, r4, #12
 8007704:	3202      	adds	r2, #2
 8007706:	0092      	lsls	r2, r2, #2
 8007708:	300c      	adds	r0, #12
 800770a:	f7ff f8a4 	bl	8006856 <memcpy>
 800770e:	4621      	mov	r1, r4
 8007710:	4638      	mov	r0, r7
 8007712:	f7ff ffa5 	bl	8007660 <_Bfree>
 8007716:	4644      	mov	r4, r8
 8007718:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800771c:	3501      	adds	r5, #1
 800771e:	615e      	str	r6, [r3, #20]
 8007720:	6125      	str	r5, [r4, #16]
 8007722:	4620      	mov	r0, r4
 8007724:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007728:	080091ff 	.word	0x080091ff
 800772c:	08009210 	.word	0x08009210

08007730 <__hi0bits>:
 8007730:	0c02      	lsrs	r2, r0, #16
 8007732:	0412      	lsls	r2, r2, #16
 8007734:	4603      	mov	r3, r0
 8007736:	b9ca      	cbnz	r2, 800776c <__hi0bits+0x3c>
 8007738:	0403      	lsls	r3, r0, #16
 800773a:	2010      	movs	r0, #16
 800773c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007740:	bf04      	itt	eq
 8007742:	021b      	lsleq	r3, r3, #8
 8007744:	3008      	addeq	r0, #8
 8007746:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800774a:	bf04      	itt	eq
 800774c:	011b      	lsleq	r3, r3, #4
 800774e:	3004      	addeq	r0, #4
 8007750:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007754:	bf04      	itt	eq
 8007756:	009b      	lsleq	r3, r3, #2
 8007758:	3002      	addeq	r0, #2
 800775a:	2b00      	cmp	r3, #0
 800775c:	db05      	blt.n	800776a <__hi0bits+0x3a>
 800775e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8007762:	f100 0001 	add.w	r0, r0, #1
 8007766:	bf08      	it	eq
 8007768:	2020      	moveq	r0, #32
 800776a:	4770      	bx	lr
 800776c:	2000      	movs	r0, #0
 800776e:	e7e5      	b.n	800773c <__hi0bits+0xc>

08007770 <__lo0bits>:
 8007770:	6803      	ldr	r3, [r0, #0]
 8007772:	4602      	mov	r2, r0
 8007774:	f013 0007 	ands.w	r0, r3, #7
 8007778:	d00b      	beq.n	8007792 <__lo0bits+0x22>
 800777a:	07d9      	lsls	r1, r3, #31
 800777c:	d421      	bmi.n	80077c2 <__lo0bits+0x52>
 800777e:	0798      	lsls	r0, r3, #30
 8007780:	bf49      	itett	mi
 8007782:	085b      	lsrmi	r3, r3, #1
 8007784:	089b      	lsrpl	r3, r3, #2
 8007786:	2001      	movmi	r0, #1
 8007788:	6013      	strmi	r3, [r2, #0]
 800778a:	bf5c      	itt	pl
 800778c:	2002      	movpl	r0, #2
 800778e:	6013      	strpl	r3, [r2, #0]
 8007790:	4770      	bx	lr
 8007792:	b299      	uxth	r1, r3
 8007794:	b909      	cbnz	r1, 800779a <__lo0bits+0x2a>
 8007796:	2010      	movs	r0, #16
 8007798:	0c1b      	lsrs	r3, r3, #16
 800779a:	b2d9      	uxtb	r1, r3
 800779c:	b909      	cbnz	r1, 80077a2 <__lo0bits+0x32>
 800779e:	3008      	adds	r0, #8
 80077a0:	0a1b      	lsrs	r3, r3, #8
 80077a2:	0719      	lsls	r1, r3, #28
 80077a4:	bf04      	itt	eq
 80077a6:	091b      	lsreq	r3, r3, #4
 80077a8:	3004      	addeq	r0, #4
 80077aa:	0799      	lsls	r1, r3, #30
 80077ac:	bf04      	itt	eq
 80077ae:	089b      	lsreq	r3, r3, #2
 80077b0:	3002      	addeq	r0, #2
 80077b2:	07d9      	lsls	r1, r3, #31
 80077b4:	d403      	bmi.n	80077be <__lo0bits+0x4e>
 80077b6:	085b      	lsrs	r3, r3, #1
 80077b8:	f100 0001 	add.w	r0, r0, #1
 80077bc:	d003      	beq.n	80077c6 <__lo0bits+0x56>
 80077be:	6013      	str	r3, [r2, #0]
 80077c0:	4770      	bx	lr
 80077c2:	2000      	movs	r0, #0
 80077c4:	4770      	bx	lr
 80077c6:	2020      	movs	r0, #32
 80077c8:	4770      	bx	lr
	...

080077cc <__i2b>:
 80077cc:	b510      	push	{r4, lr}
 80077ce:	460c      	mov	r4, r1
 80077d0:	2101      	movs	r1, #1
 80077d2:	f7ff ff05 	bl	80075e0 <_Balloc>
 80077d6:	4602      	mov	r2, r0
 80077d8:	b928      	cbnz	r0, 80077e6 <__i2b+0x1a>
 80077da:	f240 1145 	movw	r1, #325	; 0x145
 80077de:	4b04      	ldr	r3, [pc, #16]	; (80077f0 <__i2b+0x24>)
 80077e0:	4804      	ldr	r0, [pc, #16]	; (80077f4 <__i2b+0x28>)
 80077e2:	f000 fb1f 	bl	8007e24 <__assert_func>
 80077e6:	2301      	movs	r3, #1
 80077e8:	6144      	str	r4, [r0, #20]
 80077ea:	6103      	str	r3, [r0, #16]
 80077ec:	bd10      	pop	{r4, pc}
 80077ee:	bf00      	nop
 80077f0:	080091ff 	.word	0x080091ff
 80077f4:	08009210 	.word	0x08009210

080077f8 <__multiply>:
 80077f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077fc:	4691      	mov	r9, r2
 80077fe:	690a      	ldr	r2, [r1, #16]
 8007800:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007804:	460c      	mov	r4, r1
 8007806:	429a      	cmp	r2, r3
 8007808:	bfbe      	ittt	lt
 800780a:	460b      	movlt	r3, r1
 800780c:	464c      	movlt	r4, r9
 800780e:	4699      	movlt	r9, r3
 8007810:	6927      	ldr	r7, [r4, #16]
 8007812:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007816:	68a3      	ldr	r3, [r4, #8]
 8007818:	6861      	ldr	r1, [r4, #4]
 800781a:	eb07 060a 	add.w	r6, r7, sl
 800781e:	42b3      	cmp	r3, r6
 8007820:	b085      	sub	sp, #20
 8007822:	bfb8      	it	lt
 8007824:	3101      	addlt	r1, #1
 8007826:	f7ff fedb 	bl	80075e0 <_Balloc>
 800782a:	b930      	cbnz	r0, 800783a <__multiply+0x42>
 800782c:	4602      	mov	r2, r0
 800782e:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8007832:	4b43      	ldr	r3, [pc, #268]	; (8007940 <__multiply+0x148>)
 8007834:	4843      	ldr	r0, [pc, #268]	; (8007944 <__multiply+0x14c>)
 8007836:	f000 faf5 	bl	8007e24 <__assert_func>
 800783a:	f100 0514 	add.w	r5, r0, #20
 800783e:	462b      	mov	r3, r5
 8007840:	2200      	movs	r2, #0
 8007842:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007846:	4543      	cmp	r3, r8
 8007848:	d321      	bcc.n	800788e <__multiply+0x96>
 800784a:	f104 0314 	add.w	r3, r4, #20
 800784e:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007852:	f109 0314 	add.w	r3, r9, #20
 8007856:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800785a:	9202      	str	r2, [sp, #8]
 800785c:	1b3a      	subs	r2, r7, r4
 800785e:	3a15      	subs	r2, #21
 8007860:	f022 0203 	bic.w	r2, r2, #3
 8007864:	3204      	adds	r2, #4
 8007866:	f104 0115 	add.w	r1, r4, #21
 800786a:	428f      	cmp	r7, r1
 800786c:	bf38      	it	cc
 800786e:	2204      	movcc	r2, #4
 8007870:	9201      	str	r2, [sp, #4]
 8007872:	9a02      	ldr	r2, [sp, #8]
 8007874:	9303      	str	r3, [sp, #12]
 8007876:	429a      	cmp	r2, r3
 8007878:	d80c      	bhi.n	8007894 <__multiply+0x9c>
 800787a:	2e00      	cmp	r6, #0
 800787c:	dd03      	ble.n	8007886 <__multiply+0x8e>
 800787e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007882:	2b00      	cmp	r3, #0
 8007884:	d05a      	beq.n	800793c <__multiply+0x144>
 8007886:	6106      	str	r6, [r0, #16]
 8007888:	b005      	add	sp, #20
 800788a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800788e:	f843 2b04 	str.w	r2, [r3], #4
 8007892:	e7d8      	b.n	8007846 <__multiply+0x4e>
 8007894:	f8b3 a000 	ldrh.w	sl, [r3]
 8007898:	f1ba 0f00 	cmp.w	sl, #0
 800789c:	d023      	beq.n	80078e6 <__multiply+0xee>
 800789e:	46a9      	mov	r9, r5
 80078a0:	f04f 0c00 	mov.w	ip, #0
 80078a4:	f104 0e14 	add.w	lr, r4, #20
 80078a8:	f85e 2b04 	ldr.w	r2, [lr], #4
 80078ac:	f8d9 1000 	ldr.w	r1, [r9]
 80078b0:	fa1f fb82 	uxth.w	fp, r2
 80078b4:	b289      	uxth	r1, r1
 80078b6:	fb0a 110b 	mla	r1, sl, fp, r1
 80078ba:	4461      	add	r1, ip
 80078bc:	f8d9 c000 	ldr.w	ip, [r9]
 80078c0:	0c12      	lsrs	r2, r2, #16
 80078c2:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80078c6:	fb0a c202 	mla	r2, sl, r2, ip
 80078ca:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80078ce:	b289      	uxth	r1, r1
 80078d0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80078d4:	4577      	cmp	r7, lr
 80078d6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80078da:	f849 1b04 	str.w	r1, [r9], #4
 80078de:	d8e3      	bhi.n	80078a8 <__multiply+0xb0>
 80078e0:	9a01      	ldr	r2, [sp, #4]
 80078e2:	f845 c002 	str.w	ip, [r5, r2]
 80078e6:	9a03      	ldr	r2, [sp, #12]
 80078e8:	3304      	adds	r3, #4
 80078ea:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80078ee:	f1b9 0f00 	cmp.w	r9, #0
 80078f2:	d021      	beq.n	8007938 <__multiply+0x140>
 80078f4:	46ae      	mov	lr, r5
 80078f6:	f04f 0a00 	mov.w	sl, #0
 80078fa:	6829      	ldr	r1, [r5, #0]
 80078fc:	f104 0c14 	add.w	ip, r4, #20
 8007900:	f8bc b000 	ldrh.w	fp, [ip]
 8007904:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007908:	b289      	uxth	r1, r1
 800790a:	fb09 220b 	mla	r2, r9, fp, r2
 800790e:	4452      	add	r2, sl
 8007910:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007914:	f84e 1b04 	str.w	r1, [lr], #4
 8007918:	f85c 1b04 	ldr.w	r1, [ip], #4
 800791c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007920:	f8be 1000 	ldrh.w	r1, [lr]
 8007924:	4567      	cmp	r7, ip
 8007926:	fb09 110a 	mla	r1, r9, sl, r1
 800792a:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800792e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007932:	d8e5      	bhi.n	8007900 <__multiply+0x108>
 8007934:	9a01      	ldr	r2, [sp, #4]
 8007936:	50a9      	str	r1, [r5, r2]
 8007938:	3504      	adds	r5, #4
 800793a:	e79a      	b.n	8007872 <__multiply+0x7a>
 800793c:	3e01      	subs	r6, #1
 800793e:	e79c      	b.n	800787a <__multiply+0x82>
 8007940:	080091ff 	.word	0x080091ff
 8007944:	08009210 	.word	0x08009210

08007948 <__pow5mult>:
 8007948:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800794c:	4615      	mov	r5, r2
 800794e:	f012 0203 	ands.w	r2, r2, #3
 8007952:	4606      	mov	r6, r0
 8007954:	460f      	mov	r7, r1
 8007956:	d007      	beq.n	8007968 <__pow5mult+0x20>
 8007958:	4c25      	ldr	r4, [pc, #148]	; (80079f0 <__pow5mult+0xa8>)
 800795a:	3a01      	subs	r2, #1
 800795c:	2300      	movs	r3, #0
 800795e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007962:	f7ff fe9f 	bl	80076a4 <__multadd>
 8007966:	4607      	mov	r7, r0
 8007968:	10ad      	asrs	r5, r5, #2
 800796a:	d03d      	beq.n	80079e8 <__pow5mult+0xa0>
 800796c:	69f4      	ldr	r4, [r6, #28]
 800796e:	b97c      	cbnz	r4, 8007990 <__pow5mult+0x48>
 8007970:	2010      	movs	r0, #16
 8007972:	f7fe f8bb 	bl	8005aec <malloc>
 8007976:	4602      	mov	r2, r0
 8007978:	61f0      	str	r0, [r6, #28]
 800797a:	b928      	cbnz	r0, 8007988 <__pow5mult+0x40>
 800797c:	f240 11b3 	movw	r1, #435	; 0x1b3
 8007980:	4b1c      	ldr	r3, [pc, #112]	; (80079f4 <__pow5mult+0xac>)
 8007982:	481d      	ldr	r0, [pc, #116]	; (80079f8 <__pow5mult+0xb0>)
 8007984:	f000 fa4e 	bl	8007e24 <__assert_func>
 8007988:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800798c:	6004      	str	r4, [r0, #0]
 800798e:	60c4      	str	r4, [r0, #12]
 8007990:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8007994:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007998:	b94c      	cbnz	r4, 80079ae <__pow5mult+0x66>
 800799a:	f240 2171 	movw	r1, #625	; 0x271
 800799e:	4630      	mov	r0, r6
 80079a0:	f7ff ff14 	bl	80077cc <__i2b>
 80079a4:	2300      	movs	r3, #0
 80079a6:	4604      	mov	r4, r0
 80079a8:	f8c8 0008 	str.w	r0, [r8, #8]
 80079ac:	6003      	str	r3, [r0, #0]
 80079ae:	f04f 0900 	mov.w	r9, #0
 80079b2:	07eb      	lsls	r3, r5, #31
 80079b4:	d50a      	bpl.n	80079cc <__pow5mult+0x84>
 80079b6:	4639      	mov	r1, r7
 80079b8:	4622      	mov	r2, r4
 80079ba:	4630      	mov	r0, r6
 80079bc:	f7ff ff1c 	bl	80077f8 <__multiply>
 80079c0:	4680      	mov	r8, r0
 80079c2:	4639      	mov	r1, r7
 80079c4:	4630      	mov	r0, r6
 80079c6:	f7ff fe4b 	bl	8007660 <_Bfree>
 80079ca:	4647      	mov	r7, r8
 80079cc:	106d      	asrs	r5, r5, #1
 80079ce:	d00b      	beq.n	80079e8 <__pow5mult+0xa0>
 80079d0:	6820      	ldr	r0, [r4, #0]
 80079d2:	b938      	cbnz	r0, 80079e4 <__pow5mult+0x9c>
 80079d4:	4622      	mov	r2, r4
 80079d6:	4621      	mov	r1, r4
 80079d8:	4630      	mov	r0, r6
 80079da:	f7ff ff0d 	bl	80077f8 <__multiply>
 80079de:	6020      	str	r0, [r4, #0]
 80079e0:	f8c0 9000 	str.w	r9, [r0]
 80079e4:	4604      	mov	r4, r0
 80079e6:	e7e4      	b.n	80079b2 <__pow5mult+0x6a>
 80079e8:	4638      	mov	r0, r7
 80079ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80079ee:	bf00      	nop
 80079f0:	08009360 	.word	0x08009360
 80079f4:	08009190 	.word	0x08009190
 80079f8:	08009210 	.word	0x08009210

080079fc <__lshift>:
 80079fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a00:	460c      	mov	r4, r1
 8007a02:	4607      	mov	r7, r0
 8007a04:	4691      	mov	r9, r2
 8007a06:	6923      	ldr	r3, [r4, #16]
 8007a08:	6849      	ldr	r1, [r1, #4]
 8007a0a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007a0e:	68a3      	ldr	r3, [r4, #8]
 8007a10:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007a14:	f108 0601 	add.w	r6, r8, #1
 8007a18:	42b3      	cmp	r3, r6
 8007a1a:	db0b      	blt.n	8007a34 <__lshift+0x38>
 8007a1c:	4638      	mov	r0, r7
 8007a1e:	f7ff fddf 	bl	80075e0 <_Balloc>
 8007a22:	4605      	mov	r5, r0
 8007a24:	b948      	cbnz	r0, 8007a3a <__lshift+0x3e>
 8007a26:	4602      	mov	r2, r0
 8007a28:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8007a2c:	4b27      	ldr	r3, [pc, #156]	; (8007acc <__lshift+0xd0>)
 8007a2e:	4828      	ldr	r0, [pc, #160]	; (8007ad0 <__lshift+0xd4>)
 8007a30:	f000 f9f8 	bl	8007e24 <__assert_func>
 8007a34:	3101      	adds	r1, #1
 8007a36:	005b      	lsls	r3, r3, #1
 8007a38:	e7ee      	b.n	8007a18 <__lshift+0x1c>
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	f100 0114 	add.w	r1, r0, #20
 8007a40:	f100 0210 	add.w	r2, r0, #16
 8007a44:	4618      	mov	r0, r3
 8007a46:	4553      	cmp	r3, sl
 8007a48:	db33      	blt.n	8007ab2 <__lshift+0xb6>
 8007a4a:	6920      	ldr	r0, [r4, #16]
 8007a4c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007a50:	f104 0314 	add.w	r3, r4, #20
 8007a54:	f019 091f 	ands.w	r9, r9, #31
 8007a58:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007a5c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007a60:	d02b      	beq.n	8007aba <__lshift+0xbe>
 8007a62:	468a      	mov	sl, r1
 8007a64:	2200      	movs	r2, #0
 8007a66:	f1c9 0e20 	rsb	lr, r9, #32
 8007a6a:	6818      	ldr	r0, [r3, #0]
 8007a6c:	fa00 f009 	lsl.w	r0, r0, r9
 8007a70:	4310      	orrs	r0, r2
 8007a72:	f84a 0b04 	str.w	r0, [sl], #4
 8007a76:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a7a:	459c      	cmp	ip, r3
 8007a7c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007a80:	d8f3      	bhi.n	8007a6a <__lshift+0x6e>
 8007a82:	ebac 0304 	sub.w	r3, ip, r4
 8007a86:	3b15      	subs	r3, #21
 8007a88:	f023 0303 	bic.w	r3, r3, #3
 8007a8c:	3304      	adds	r3, #4
 8007a8e:	f104 0015 	add.w	r0, r4, #21
 8007a92:	4584      	cmp	ip, r0
 8007a94:	bf38      	it	cc
 8007a96:	2304      	movcc	r3, #4
 8007a98:	50ca      	str	r2, [r1, r3]
 8007a9a:	b10a      	cbz	r2, 8007aa0 <__lshift+0xa4>
 8007a9c:	f108 0602 	add.w	r6, r8, #2
 8007aa0:	3e01      	subs	r6, #1
 8007aa2:	4638      	mov	r0, r7
 8007aa4:	4621      	mov	r1, r4
 8007aa6:	612e      	str	r6, [r5, #16]
 8007aa8:	f7ff fdda 	bl	8007660 <_Bfree>
 8007aac:	4628      	mov	r0, r5
 8007aae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ab2:	f842 0f04 	str.w	r0, [r2, #4]!
 8007ab6:	3301      	adds	r3, #1
 8007ab8:	e7c5      	b.n	8007a46 <__lshift+0x4a>
 8007aba:	3904      	subs	r1, #4
 8007abc:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ac0:	459c      	cmp	ip, r3
 8007ac2:	f841 2f04 	str.w	r2, [r1, #4]!
 8007ac6:	d8f9      	bhi.n	8007abc <__lshift+0xc0>
 8007ac8:	e7ea      	b.n	8007aa0 <__lshift+0xa4>
 8007aca:	bf00      	nop
 8007acc:	080091ff 	.word	0x080091ff
 8007ad0:	08009210 	.word	0x08009210

08007ad4 <__mcmp>:
 8007ad4:	4603      	mov	r3, r0
 8007ad6:	690a      	ldr	r2, [r1, #16]
 8007ad8:	6900      	ldr	r0, [r0, #16]
 8007ada:	b530      	push	{r4, r5, lr}
 8007adc:	1a80      	subs	r0, r0, r2
 8007ade:	d10d      	bne.n	8007afc <__mcmp+0x28>
 8007ae0:	3314      	adds	r3, #20
 8007ae2:	3114      	adds	r1, #20
 8007ae4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007ae8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007aec:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007af0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007af4:	4295      	cmp	r5, r2
 8007af6:	d002      	beq.n	8007afe <__mcmp+0x2a>
 8007af8:	d304      	bcc.n	8007b04 <__mcmp+0x30>
 8007afa:	2001      	movs	r0, #1
 8007afc:	bd30      	pop	{r4, r5, pc}
 8007afe:	42a3      	cmp	r3, r4
 8007b00:	d3f4      	bcc.n	8007aec <__mcmp+0x18>
 8007b02:	e7fb      	b.n	8007afc <__mcmp+0x28>
 8007b04:	f04f 30ff 	mov.w	r0, #4294967295
 8007b08:	e7f8      	b.n	8007afc <__mcmp+0x28>
	...

08007b0c <__mdiff>:
 8007b0c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b10:	460d      	mov	r5, r1
 8007b12:	4607      	mov	r7, r0
 8007b14:	4611      	mov	r1, r2
 8007b16:	4628      	mov	r0, r5
 8007b18:	4614      	mov	r4, r2
 8007b1a:	f7ff ffdb 	bl	8007ad4 <__mcmp>
 8007b1e:	1e06      	subs	r6, r0, #0
 8007b20:	d111      	bne.n	8007b46 <__mdiff+0x3a>
 8007b22:	4631      	mov	r1, r6
 8007b24:	4638      	mov	r0, r7
 8007b26:	f7ff fd5b 	bl	80075e0 <_Balloc>
 8007b2a:	4602      	mov	r2, r0
 8007b2c:	b928      	cbnz	r0, 8007b3a <__mdiff+0x2e>
 8007b2e:	f240 2137 	movw	r1, #567	; 0x237
 8007b32:	4b3a      	ldr	r3, [pc, #232]	; (8007c1c <__mdiff+0x110>)
 8007b34:	483a      	ldr	r0, [pc, #232]	; (8007c20 <__mdiff+0x114>)
 8007b36:	f000 f975 	bl	8007e24 <__assert_func>
 8007b3a:	2301      	movs	r3, #1
 8007b3c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007b40:	4610      	mov	r0, r2
 8007b42:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b46:	bfa4      	itt	ge
 8007b48:	4623      	movge	r3, r4
 8007b4a:	462c      	movge	r4, r5
 8007b4c:	4638      	mov	r0, r7
 8007b4e:	6861      	ldr	r1, [r4, #4]
 8007b50:	bfa6      	itte	ge
 8007b52:	461d      	movge	r5, r3
 8007b54:	2600      	movge	r6, #0
 8007b56:	2601      	movlt	r6, #1
 8007b58:	f7ff fd42 	bl	80075e0 <_Balloc>
 8007b5c:	4602      	mov	r2, r0
 8007b5e:	b918      	cbnz	r0, 8007b68 <__mdiff+0x5c>
 8007b60:	f240 2145 	movw	r1, #581	; 0x245
 8007b64:	4b2d      	ldr	r3, [pc, #180]	; (8007c1c <__mdiff+0x110>)
 8007b66:	e7e5      	b.n	8007b34 <__mdiff+0x28>
 8007b68:	f102 0814 	add.w	r8, r2, #20
 8007b6c:	46c2      	mov	sl, r8
 8007b6e:	f04f 0c00 	mov.w	ip, #0
 8007b72:	6927      	ldr	r7, [r4, #16]
 8007b74:	60c6      	str	r6, [r0, #12]
 8007b76:	692e      	ldr	r6, [r5, #16]
 8007b78:	f104 0014 	add.w	r0, r4, #20
 8007b7c:	f105 0914 	add.w	r9, r5, #20
 8007b80:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8007b84:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007b88:	3410      	adds	r4, #16
 8007b8a:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8007b8e:	f859 3b04 	ldr.w	r3, [r9], #4
 8007b92:	fa1f f18b 	uxth.w	r1, fp
 8007b96:	4461      	add	r1, ip
 8007b98:	fa1f fc83 	uxth.w	ip, r3
 8007b9c:	0c1b      	lsrs	r3, r3, #16
 8007b9e:	eba1 010c 	sub.w	r1, r1, ip
 8007ba2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007ba6:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007baa:	b289      	uxth	r1, r1
 8007bac:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8007bb0:	454e      	cmp	r6, r9
 8007bb2:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8007bb6:	f84a 1b04 	str.w	r1, [sl], #4
 8007bba:	d8e6      	bhi.n	8007b8a <__mdiff+0x7e>
 8007bbc:	1b73      	subs	r3, r6, r5
 8007bbe:	3b15      	subs	r3, #21
 8007bc0:	f023 0303 	bic.w	r3, r3, #3
 8007bc4:	3515      	adds	r5, #21
 8007bc6:	3304      	adds	r3, #4
 8007bc8:	42ae      	cmp	r6, r5
 8007bca:	bf38      	it	cc
 8007bcc:	2304      	movcc	r3, #4
 8007bce:	4418      	add	r0, r3
 8007bd0:	4443      	add	r3, r8
 8007bd2:	461e      	mov	r6, r3
 8007bd4:	4605      	mov	r5, r0
 8007bd6:	4575      	cmp	r5, lr
 8007bd8:	d30e      	bcc.n	8007bf8 <__mdiff+0xec>
 8007bda:	f10e 0103 	add.w	r1, lr, #3
 8007bde:	1a09      	subs	r1, r1, r0
 8007be0:	f021 0103 	bic.w	r1, r1, #3
 8007be4:	3803      	subs	r0, #3
 8007be6:	4586      	cmp	lr, r0
 8007be8:	bf38      	it	cc
 8007bea:	2100      	movcc	r1, #0
 8007bec:	440b      	add	r3, r1
 8007bee:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007bf2:	b189      	cbz	r1, 8007c18 <__mdiff+0x10c>
 8007bf4:	6117      	str	r7, [r2, #16]
 8007bf6:	e7a3      	b.n	8007b40 <__mdiff+0x34>
 8007bf8:	f855 8b04 	ldr.w	r8, [r5], #4
 8007bfc:	fa1f f188 	uxth.w	r1, r8
 8007c00:	4461      	add	r1, ip
 8007c02:	140c      	asrs	r4, r1, #16
 8007c04:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007c08:	b289      	uxth	r1, r1
 8007c0a:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007c0e:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8007c12:	f846 1b04 	str.w	r1, [r6], #4
 8007c16:	e7de      	b.n	8007bd6 <__mdiff+0xca>
 8007c18:	3f01      	subs	r7, #1
 8007c1a:	e7e8      	b.n	8007bee <__mdiff+0xe2>
 8007c1c:	080091ff 	.word	0x080091ff
 8007c20:	08009210 	.word	0x08009210

08007c24 <__d2b>:
 8007c24:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007c26:	2101      	movs	r1, #1
 8007c28:	4617      	mov	r7, r2
 8007c2a:	461c      	mov	r4, r3
 8007c2c:	9e08      	ldr	r6, [sp, #32]
 8007c2e:	f7ff fcd7 	bl	80075e0 <_Balloc>
 8007c32:	4605      	mov	r5, r0
 8007c34:	b930      	cbnz	r0, 8007c44 <__d2b+0x20>
 8007c36:	4602      	mov	r2, r0
 8007c38:	f240 310f 	movw	r1, #783	; 0x30f
 8007c3c:	4b22      	ldr	r3, [pc, #136]	; (8007cc8 <__d2b+0xa4>)
 8007c3e:	4823      	ldr	r0, [pc, #140]	; (8007ccc <__d2b+0xa8>)
 8007c40:	f000 f8f0 	bl	8007e24 <__assert_func>
 8007c44:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8007c48:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8007c4c:	bb24      	cbnz	r4, 8007c98 <__d2b+0x74>
 8007c4e:	2f00      	cmp	r7, #0
 8007c50:	9301      	str	r3, [sp, #4]
 8007c52:	d026      	beq.n	8007ca2 <__d2b+0x7e>
 8007c54:	4668      	mov	r0, sp
 8007c56:	9700      	str	r7, [sp, #0]
 8007c58:	f7ff fd8a 	bl	8007770 <__lo0bits>
 8007c5c:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007c60:	b1e8      	cbz	r0, 8007c9e <__d2b+0x7a>
 8007c62:	f1c0 0320 	rsb	r3, r0, #32
 8007c66:	fa02 f303 	lsl.w	r3, r2, r3
 8007c6a:	430b      	orrs	r3, r1
 8007c6c:	40c2      	lsrs	r2, r0
 8007c6e:	616b      	str	r3, [r5, #20]
 8007c70:	9201      	str	r2, [sp, #4]
 8007c72:	9b01      	ldr	r3, [sp, #4]
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	bf14      	ite	ne
 8007c78:	2102      	movne	r1, #2
 8007c7a:	2101      	moveq	r1, #1
 8007c7c:	61ab      	str	r3, [r5, #24]
 8007c7e:	6129      	str	r1, [r5, #16]
 8007c80:	b1bc      	cbz	r4, 8007cb2 <__d2b+0x8e>
 8007c82:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8007c86:	4404      	add	r4, r0
 8007c88:	6034      	str	r4, [r6, #0]
 8007c8a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007c8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c90:	6018      	str	r0, [r3, #0]
 8007c92:	4628      	mov	r0, r5
 8007c94:	b003      	add	sp, #12
 8007c96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c98:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007c9c:	e7d7      	b.n	8007c4e <__d2b+0x2a>
 8007c9e:	6169      	str	r1, [r5, #20]
 8007ca0:	e7e7      	b.n	8007c72 <__d2b+0x4e>
 8007ca2:	a801      	add	r0, sp, #4
 8007ca4:	f7ff fd64 	bl	8007770 <__lo0bits>
 8007ca8:	9b01      	ldr	r3, [sp, #4]
 8007caa:	2101      	movs	r1, #1
 8007cac:	616b      	str	r3, [r5, #20]
 8007cae:	3020      	adds	r0, #32
 8007cb0:	e7e5      	b.n	8007c7e <__d2b+0x5a>
 8007cb2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007cb6:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 8007cba:	6030      	str	r0, [r6, #0]
 8007cbc:	6918      	ldr	r0, [r3, #16]
 8007cbe:	f7ff fd37 	bl	8007730 <__hi0bits>
 8007cc2:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8007cc6:	e7e2      	b.n	8007c8e <__d2b+0x6a>
 8007cc8:	080091ff 	.word	0x080091ff
 8007ccc:	08009210 	.word	0x08009210

08007cd0 <__sflush_r>:
 8007cd0:	898a      	ldrh	r2, [r1, #12]
 8007cd2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cd4:	4605      	mov	r5, r0
 8007cd6:	0710      	lsls	r0, r2, #28
 8007cd8:	460c      	mov	r4, r1
 8007cda:	d457      	bmi.n	8007d8c <__sflush_r+0xbc>
 8007cdc:	684b      	ldr	r3, [r1, #4]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	dc04      	bgt.n	8007cec <__sflush_r+0x1c>
 8007ce2:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	dc01      	bgt.n	8007cec <__sflush_r+0x1c>
 8007ce8:	2000      	movs	r0, #0
 8007cea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007cec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007cee:	2e00      	cmp	r6, #0
 8007cf0:	d0fa      	beq.n	8007ce8 <__sflush_r+0x18>
 8007cf2:	2300      	movs	r3, #0
 8007cf4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007cf8:	682f      	ldr	r7, [r5, #0]
 8007cfa:	6a21      	ldr	r1, [r4, #32]
 8007cfc:	602b      	str	r3, [r5, #0]
 8007cfe:	d032      	beq.n	8007d66 <__sflush_r+0x96>
 8007d00:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007d02:	89a3      	ldrh	r3, [r4, #12]
 8007d04:	075a      	lsls	r2, r3, #29
 8007d06:	d505      	bpl.n	8007d14 <__sflush_r+0x44>
 8007d08:	6863      	ldr	r3, [r4, #4]
 8007d0a:	1ac0      	subs	r0, r0, r3
 8007d0c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007d0e:	b10b      	cbz	r3, 8007d14 <__sflush_r+0x44>
 8007d10:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007d12:	1ac0      	subs	r0, r0, r3
 8007d14:	2300      	movs	r3, #0
 8007d16:	4602      	mov	r2, r0
 8007d18:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007d1a:	4628      	mov	r0, r5
 8007d1c:	6a21      	ldr	r1, [r4, #32]
 8007d1e:	47b0      	blx	r6
 8007d20:	1c43      	adds	r3, r0, #1
 8007d22:	89a3      	ldrh	r3, [r4, #12]
 8007d24:	d106      	bne.n	8007d34 <__sflush_r+0x64>
 8007d26:	6829      	ldr	r1, [r5, #0]
 8007d28:	291d      	cmp	r1, #29
 8007d2a:	d82b      	bhi.n	8007d84 <__sflush_r+0xb4>
 8007d2c:	4a28      	ldr	r2, [pc, #160]	; (8007dd0 <__sflush_r+0x100>)
 8007d2e:	410a      	asrs	r2, r1
 8007d30:	07d6      	lsls	r6, r2, #31
 8007d32:	d427      	bmi.n	8007d84 <__sflush_r+0xb4>
 8007d34:	2200      	movs	r2, #0
 8007d36:	6062      	str	r2, [r4, #4]
 8007d38:	6922      	ldr	r2, [r4, #16]
 8007d3a:	04d9      	lsls	r1, r3, #19
 8007d3c:	6022      	str	r2, [r4, #0]
 8007d3e:	d504      	bpl.n	8007d4a <__sflush_r+0x7a>
 8007d40:	1c42      	adds	r2, r0, #1
 8007d42:	d101      	bne.n	8007d48 <__sflush_r+0x78>
 8007d44:	682b      	ldr	r3, [r5, #0]
 8007d46:	b903      	cbnz	r3, 8007d4a <__sflush_r+0x7a>
 8007d48:	6560      	str	r0, [r4, #84]	; 0x54
 8007d4a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007d4c:	602f      	str	r7, [r5, #0]
 8007d4e:	2900      	cmp	r1, #0
 8007d50:	d0ca      	beq.n	8007ce8 <__sflush_r+0x18>
 8007d52:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007d56:	4299      	cmp	r1, r3
 8007d58:	d002      	beq.n	8007d60 <__sflush_r+0x90>
 8007d5a:	4628      	mov	r0, r5
 8007d5c:	f7ff fbf8 	bl	8007550 <_free_r>
 8007d60:	2000      	movs	r0, #0
 8007d62:	6360      	str	r0, [r4, #52]	; 0x34
 8007d64:	e7c1      	b.n	8007cea <__sflush_r+0x1a>
 8007d66:	2301      	movs	r3, #1
 8007d68:	4628      	mov	r0, r5
 8007d6a:	47b0      	blx	r6
 8007d6c:	1c41      	adds	r1, r0, #1
 8007d6e:	d1c8      	bne.n	8007d02 <__sflush_r+0x32>
 8007d70:	682b      	ldr	r3, [r5, #0]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d0c5      	beq.n	8007d02 <__sflush_r+0x32>
 8007d76:	2b1d      	cmp	r3, #29
 8007d78:	d001      	beq.n	8007d7e <__sflush_r+0xae>
 8007d7a:	2b16      	cmp	r3, #22
 8007d7c:	d101      	bne.n	8007d82 <__sflush_r+0xb2>
 8007d7e:	602f      	str	r7, [r5, #0]
 8007d80:	e7b2      	b.n	8007ce8 <__sflush_r+0x18>
 8007d82:	89a3      	ldrh	r3, [r4, #12]
 8007d84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007d88:	81a3      	strh	r3, [r4, #12]
 8007d8a:	e7ae      	b.n	8007cea <__sflush_r+0x1a>
 8007d8c:	690f      	ldr	r7, [r1, #16]
 8007d8e:	2f00      	cmp	r7, #0
 8007d90:	d0aa      	beq.n	8007ce8 <__sflush_r+0x18>
 8007d92:	0793      	lsls	r3, r2, #30
 8007d94:	bf18      	it	ne
 8007d96:	2300      	movne	r3, #0
 8007d98:	680e      	ldr	r6, [r1, #0]
 8007d9a:	bf08      	it	eq
 8007d9c:	694b      	ldreq	r3, [r1, #20]
 8007d9e:	1bf6      	subs	r6, r6, r7
 8007da0:	600f      	str	r7, [r1, #0]
 8007da2:	608b      	str	r3, [r1, #8]
 8007da4:	2e00      	cmp	r6, #0
 8007da6:	dd9f      	ble.n	8007ce8 <__sflush_r+0x18>
 8007da8:	4633      	mov	r3, r6
 8007daa:	463a      	mov	r2, r7
 8007dac:	4628      	mov	r0, r5
 8007dae:	6a21      	ldr	r1, [r4, #32]
 8007db0:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8007db4:	47e0      	blx	ip
 8007db6:	2800      	cmp	r0, #0
 8007db8:	dc06      	bgt.n	8007dc8 <__sflush_r+0xf8>
 8007dba:	89a3      	ldrh	r3, [r4, #12]
 8007dbc:	f04f 30ff 	mov.w	r0, #4294967295
 8007dc0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007dc4:	81a3      	strh	r3, [r4, #12]
 8007dc6:	e790      	b.n	8007cea <__sflush_r+0x1a>
 8007dc8:	4407      	add	r7, r0
 8007dca:	1a36      	subs	r6, r6, r0
 8007dcc:	e7ea      	b.n	8007da4 <__sflush_r+0xd4>
 8007dce:	bf00      	nop
 8007dd0:	dfbffffe 	.word	0xdfbffffe

08007dd4 <_fflush_r>:
 8007dd4:	b538      	push	{r3, r4, r5, lr}
 8007dd6:	690b      	ldr	r3, [r1, #16]
 8007dd8:	4605      	mov	r5, r0
 8007dda:	460c      	mov	r4, r1
 8007ddc:	b913      	cbnz	r3, 8007de4 <_fflush_r+0x10>
 8007dde:	2500      	movs	r5, #0
 8007de0:	4628      	mov	r0, r5
 8007de2:	bd38      	pop	{r3, r4, r5, pc}
 8007de4:	b118      	cbz	r0, 8007dee <_fflush_r+0x1a>
 8007de6:	6a03      	ldr	r3, [r0, #32]
 8007de8:	b90b      	cbnz	r3, 8007dee <_fflush_r+0x1a>
 8007dea:	f7fe fc1d 	bl	8006628 <__sinit>
 8007dee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d0f3      	beq.n	8007dde <_fflush_r+0xa>
 8007df6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007df8:	07d0      	lsls	r0, r2, #31
 8007dfa:	d404      	bmi.n	8007e06 <_fflush_r+0x32>
 8007dfc:	0599      	lsls	r1, r3, #22
 8007dfe:	d402      	bmi.n	8007e06 <_fflush_r+0x32>
 8007e00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007e02:	f7fe fd18 	bl	8006836 <__retarget_lock_acquire_recursive>
 8007e06:	4628      	mov	r0, r5
 8007e08:	4621      	mov	r1, r4
 8007e0a:	f7ff ff61 	bl	8007cd0 <__sflush_r>
 8007e0e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007e10:	4605      	mov	r5, r0
 8007e12:	07da      	lsls	r2, r3, #31
 8007e14:	d4e4      	bmi.n	8007de0 <_fflush_r+0xc>
 8007e16:	89a3      	ldrh	r3, [r4, #12]
 8007e18:	059b      	lsls	r3, r3, #22
 8007e1a:	d4e1      	bmi.n	8007de0 <_fflush_r+0xc>
 8007e1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007e1e:	f7fe fd0b 	bl	8006838 <__retarget_lock_release_recursive>
 8007e22:	e7dd      	b.n	8007de0 <_fflush_r+0xc>

08007e24 <__assert_func>:
 8007e24:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007e26:	4614      	mov	r4, r2
 8007e28:	461a      	mov	r2, r3
 8007e2a:	4b09      	ldr	r3, [pc, #36]	; (8007e50 <__assert_func+0x2c>)
 8007e2c:	4605      	mov	r5, r0
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	68d8      	ldr	r0, [r3, #12]
 8007e32:	b14c      	cbz	r4, 8007e48 <__assert_func+0x24>
 8007e34:	4b07      	ldr	r3, [pc, #28]	; (8007e54 <__assert_func+0x30>)
 8007e36:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007e3a:	9100      	str	r1, [sp, #0]
 8007e3c:	462b      	mov	r3, r5
 8007e3e:	4906      	ldr	r1, [pc, #24]	; (8007e58 <__assert_func+0x34>)
 8007e40:	f000 f842 	bl	8007ec8 <fiprintf>
 8007e44:	f000 f852 	bl	8007eec <abort>
 8007e48:	4b04      	ldr	r3, [pc, #16]	; (8007e5c <__assert_func+0x38>)
 8007e4a:	461c      	mov	r4, r3
 8007e4c:	e7f3      	b.n	8007e36 <__assert_func+0x12>
 8007e4e:	bf00      	nop
 8007e50:	20000068 	.word	0x20000068
 8007e54:	08009376 	.word	0x08009376
 8007e58:	08009383 	.word	0x08009383
 8007e5c:	080093b1 	.word	0x080093b1

08007e60 <_calloc_r>:
 8007e60:	b570      	push	{r4, r5, r6, lr}
 8007e62:	fba1 5402 	umull	r5, r4, r1, r2
 8007e66:	b934      	cbnz	r4, 8007e76 <_calloc_r+0x16>
 8007e68:	4629      	mov	r1, r5
 8007e6a:	f7fd fe67 	bl	8005b3c <_malloc_r>
 8007e6e:	4606      	mov	r6, r0
 8007e70:	b928      	cbnz	r0, 8007e7e <_calloc_r+0x1e>
 8007e72:	4630      	mov	r0, r6
 8007e74:	bd70      	pop	{r4, r5, r6, pc}
 8007e76:	220c      	movs	r2, #12
 8007e78:	2600      	movs	r6, #0
 8007e7a:	6002      	str	r2, [r0, #0]
 8007e7c:	e7f9      	b.n	8007e72 <_calloc_r+0x12>
 8007e7e:	462a      	mov	r2, r5
 8007e80:	4621      	mov	r1, r4
 8007e82:	f7fe fc4a 	bl	800671a <memset>
 8007e86:	e7f4      	b.n	8007e72 <_calloc_r+0x12>

08007e88 <__ascii_mbtowc>:
 8007e88:	b082      	sub	sp, #8
 8007e8a:	b901      	cbnz	r1, 8007e8e <__ascii_mbtowc+0x6>
 8007e8c:	a901      	add	r1, sp, #4
 8007e8e:	b142      	cbz	r2, 8007ea2 <__ascii_mbtowc+0x1a>
 8007e90:	b14b      	cbz	r3, 8007ea6 <__ascii_mbtowc+0x1e>
 8007e92:	7813      	ldrb	r3, [r2, #0]
 8007e94:	600b      	str	r3, [r1, #0]
 8007e96:	7812      	ldrb	r2, [r2, #0]
 8007e98:	1e10      	subs	r0, r2, #0
 8007e9a:	bf18      	it	ne
 8007e9c:	2001      	movne	r0, #1
 8007e9e:	b002      	add	sp, #8
 8007ea0:	4770      	bx	lr
 8007ea2:	4610      	mov	r0, r2
 8007ea4:	e7fb      	b.n	8007e9e <__ascii_mbtowc+0x16>
 8007ea6:	f06f 0001 	mvn.w	r0, #1
 8007eaa:	e7f8      	b.n	8007e9e <__ascii_mbtowc+0x16>

08007eac <__ascii_wctomb>:
 8007eac:	4603      	mov	r3, r0
 8007eae:	4608      	mov	r0, r1
 8007eb0:	b141      	cbz	r1, 8007ec4 <__ascii_wctomb+0x18>
 8007eb2:	2aff      	cmp	r2, #255	; 0xff
 8007eb4:	d904      	bls.n	8007ec0 <__ascii_wctomb+0x14>
 8007eb6:	228a      	movs	r2, #138	; 0x8a
 8007eb8:	f04f 30ff 	mov.w	r0, #4294967295
 8007ebc:	601a      	str	r2, [r3, #0]
 8007ebe:	4770      	bx	lr
 8007ec0:	2001      	movs	r0, #1
 8007ec2:	700a      	strb	r2, [r1, #0]
 8007ec4:	4770      	bx	lr
	...

08007ec8 <fiprintf>:
 8007ec8:	b40e      	push	{r1, r2, r3}
 8007eca:	b503      	push	{r0, r1, lr}
 8007ecc:	4601      	mov	r1, r0
 8007ece:	ab03      	add	r3, sp, #12
 8007ed0:	4805      	ldr	r0, [pc, #20]	; (8007ee8 <fiprintf+0x20>)
 8007ed2:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ed6:	6800      	ldr	r0, [r0, #0]
 8007ed8:	9301      	str	r3, [sp, #4]
 8007eda:	f000 f835 	bl	8007f48 <_vfiprintf_r>
 8007ede:	b002      	add	sp, #8
 8007ee0:	f85d eb04 	ldr.w	lr, [sp], #4
 8007ee4:	b003      	add	sp, #12
 8007ee6:	4770      	bx	lr
 8007ee8:	20000068 	.word	0x20000068

08007eec <abort>:
 8007eec:	2006      	movs	r0, #6
 8007eee:	b508      	push	{r3, lr}
 8007ef0:	f000 fa02 	bl	80082f8 <raise>
 8007ef4:	2001      	movs	r0, #1
 8007ef6:	f7f9 fdc2 	bl	8001a7e <_exit>

08007efa <__sfputc_r>:
 8007efa:	6893      	ldr	r3, [r2, #8]
 8007efc:	b410      	push	{r4}
 8007efe:	3b01      	subs	r3, #1
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	6093      	str	r3, [r2, #8]
 8007f04:	da07      	bge.n	8007f16 <__sfputc_r+0x1c>
 8007f06:	6994      	ldr	r4, [r2, #24]
 8007f08:	42a3      	cmp	r3, r4
 8007f0a:	db01      	blt.n	8007f10 <__sfputc_r+0x16>
 8007f0c:	290a      	cmp	r1, #10
 8007f0e:	d102      	bne.n	8007f16 <__sfputc_r+0x1c>
 8007f10:	bc10      	pop	{r4}
 8007f12:	f000 b933 	b.w	800817c <__swbuf_r>
 8007f16:	6813      	ldr	r3, [r2, #0]
 8007f18:	1c58      	adds	r0, r3, #1
 8007f1a:	6010      	str	r0, [r2, #0]
 8007f1c:	7019      	strb	r1, [r3, #0]
 8007f1e:	4608      	mov	r0, r1
 8007f20:	bc10      	pop	{r4}
 8007f22:	4770      	bx	lr

08007f24 <__sfputs_r>:
 8007f24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f26:	4606      	mov	r6, r0
 8007f28:	460f      	mov	r7, r1
 8007f2a:	4614      	mov	r4, r2
 8007f2c:	18d5      	adds	r5, r2, r3
 8007f2e:	42ac      	cmp	r4, r5
 8007f30:	d101      	bne.n	8007f36 <__sfputs_r+0x12>
 8007f32:	2000      	movs	r0, #0
 8007f34:	e007      	b.n	8007f46 <__sfputs_r+0x22>
 8007f36:	463a      	mov	r2, r7
 8007f38:	4630      	mov	r0, r6
 8007f3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f3e:	f7ff ffdc 	bl	8007efa <__sfputc_r>
 8007f42:	1c43      	adds	r3, r0, #1
 8007f44:	d1f3      	bne.n	8007f2e <__sfputs_r+0xa>
 8007f46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007f48 <_vfiprintf_r>:
 8007f48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f4c:	460d      	mov	r5, r1
 8007f4e:	4614      	mov	r4, r2
 8007f50:	4698      	mov	r8, r3
 8007f52:	4606      	mov	r6, r0
 8007f54:	b09d      	sub	sp, #116	; 0x74
 8007f56:	b118      	cbz	r0, 8007f60 <_vfiprintf_r+0x18>
 8007f58:	6a03      	ldr	r3, [r0, #32]
 8007f5a:	b90b      	cbnz	r3, 8007f60 <_vfiprintf_r+0x18>
 8007f5c:	f7fe fb64 	bl	8006628 <__sinit>
 8007f60:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007f62:	07d9      	lsls	r1, r3, #31
 8007f64:	d405      	bmi.n	8007f72 <_vfiprintf_r+0x2a>
 8007f66:	89ab      	ldrh	r3, [r5, #12]
 8007f68:	059a      	lsls	r2, r3, #22
 8007f6a:	d402      	bmi.n	8007f72 <_vfiprintf_r+0x2a>
 8007f6c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007f6e:	f7fe fc62 	bl	8006836 <__retarget_lock_acquire_recursive>
 8007f72:	89ab      	ldrh	r3, [r5, #12]
 8007f74:	071b      	lsls	r3, r3, #28
 8007f76:	d501      	bpl.n	8007f7c <_vfiprintf_r+0x34>
 8007f78:	692b      	ldr	r3, [r5, #16]
 8007f7a:	b99b      	cbnz	r3, 8007fa4 <_vfiprintf_r+0x5c>
 8007f7c:	4629      	mov	r1, r5
 8007f7e:	4630      	mov	r0, r6
 8007f80:	f000 f93a 	bl	80081f8 <__swsetup_r>
 8007f84:	b170      	cbz	r0, 8007fa4 <_vfiprintf_r+0x5c>
 8007f86:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007f88:	07dc      	lsls	r4, r3, #31
 8007f8a:	d504      	bpl.n	8007f96 <_vfiprintf_r+0x4e>
 8007f8c:	f04f 30ff 	mov.w	r0, #4294967295
 8007f90:	b01d      	add	sp, #116	; 0x74
 8007f92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f96:	89ab      	ldrh	r3, [r5, #12]
 8007f98:	0598      	lsls	r0, r3, #22
 8007f9a:	d4f7      	bmi.n	8007f8c <_vfiprintf_r+0x44>
 8007f9c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007f9e:	f7fe fc4b 	bl	8006838 <__retarget_lock_release_recursive>
 8007fa2:	e7f3      	b.n	8007f8c <_vfiprintf_r+0x44>
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	9309      	str	r3, [sp, #36]	; 0x24
 8007fa8:	2320      	movs	r3, #32
 8007faa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007fae:	2330      	movs	r3, #48	; 0x30
 8007fb0:	f04f 0901 	mov.w	r9, #1
 8007fb4:	f8cd 800c 	str.w	r8, [sp, #12]
 8007fb8:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8008168 <_vfiprintf_r+0x220>
 8007fbc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007fc0:	4623      	mov	r3, r4
 8007fc2:	469a      	mov	sl, r3
 8007fc4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007fc8:	b10a      	cbz	r2, 8007fce <_vfiprintf_r+0x86>
 8007fca:	2a25      	cmp	r2, #37	; 0x25
 8007fcc:	d1f9      	bne.n	8007fc2 <_vfiprintf_r+0x7a>
 8007fce:	ebba 0b04 	subs.w	fp, sl, r4
 8007fd2:	d00b      	beq.n	8007fec <_vfiprintf_r+0xa4>
 8007fd4:	465b      	mov	r3, fp
 8007fd6:	4622      	mov	r2, r4
 8007fd8:	4629      	mov	r1, r5
 8007fda:	4630      	mov	r0, r6
 8007fdc:	f7ff ffa2 	bl	8007f24 <__sfputs_r>
 8007fe0:	3001      	adds	r0, #1
 8007fe2:	f000 80a9 	beq.w	8008138 <_vfiprintf_r+0x1f0>
 8007fe6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007fe8:	445a      	add	r2, fp
 8007fea:	9209      	str	r2, [sp, #36]	; 0x24
 8007fec:	f89a 3000 	ldrb.w	r3, [sl]
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	f000 80a1 	beq.w	8008138 <_vfiprintf_r+0x1f0>
 8007ff6:	2300      	movs	r3, #0
 8007ff8:	f04f 32ff 	mov.w	r2, #4294967295
 8007ffc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008000:	f10a 0a01 	add.w	sl, sl, #1
 8008004:	9304      	str	r3, [sp, #16]
 8008006:	9307      	str	r3, [sp, #28]
 8008008:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800800c:	931a      	str	r3, [sp, #104]	; 0x68
 800800e:	4654      	mov	r4, sl
 8008010:	2205      	movs	r2, #5
 8008012:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008016:	4854      	ldr	r0, [pc, #336]	; (8008168 <_vfiprintf_r+0x220>)
 8008018:	f7fe fc0f 	bl	800683a <memchr>
 800801c:	9a04      	ldr	r2, [sp, #16]
 800801e:	b9d8      	cbnz	r0, 8008058 <_vfiprintf_r+0x110>
 8008020:	06d1      	lsls	r1, r2, #27
 8008022:	bf44      	itt	mi
 8008024:	2320      	movmi	r3, #32
 8008026:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800802a:	0713      	lsls	r3, r2, #28
 800802c:	bf44      	itt	mi
 800802e:	232b      	movmi	r3, #43	; 0x2b
 8008030:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008034:	f89a 3000 	ldrb.w	r3, [sl]
 8008038:	2b2a      	cmp	r3, #42	; 0x2a
 800803a:	d015      	beq.n	8008068 <_vfiprintf_r+0x120>
 800803c:	4654      	mov	r4, sl
 800803e:	2000      	movs	r0, #0
 8008040:	f04f 0c0a 	mov.w	ip, #10
 8008044:	9a07      	ldr	r2, [sp, #28]
 8008046:	4621      	mov	r1, r4
 8008048:	f811 3b01 	ldrb.w	r3, [r1], #1
 800804c:	3b30      	subs	r3, #48	; 0x30
 800804e:	2b09      	cmp	r3, #9
 8008050:	d94d      	bls.n	80080ee <_vfiprintf_r+0x1a6>
 8008052:	b1b0      	cbz	r0, 8008082 <_vfiprintf_r+0x13a>
 8008054:	9207      	str	r2, [sp, #28]
 8008056:	e014      	b.n	8008082 <_vfiprintf_r+0x13a>
 8008058:	eba0 0308 	sub.w	r3, r0, r8
 800805c:	fa09 f303 	lsl.w	r3, r9, r3
 8008060:	4313      	orrs	r3, r2
 8008062:	46a2      	mov	sl, r4
 8008064:	9304      	str	r3, [sp, #16]
 8008066:	e7d2      	b.n	800800e <_vfiprintf_r+0xc6>
 8008068:	9b03      	ldr	r3, [sp, #12]
 800806a:	1d19      	adds	r1, r3, #4
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	9103      	str	r1, [sp, #12]
 8008070:	2b00      	cmp	r3, #0
 8008072:	bfbb      	ittet	lt
 8008074:	425b      	neglt	r3, r3
 8008076:	f042 0202 	orrlt.w	r2, r2, #2
 800807a:	9307      	strge	r3, [sp, #28]
 800807c:	9307      	strlt	r3, [sp, #28]
 800807e:	bfb8      	it	lt
 8008080:	9204      	strlt	r2, [sp, #16]
 8008082:	7823      	ldrb	r3, [r4, #0]
 8008084:	2b2e      	cmp	r3, #46	; 0x2e
 8008086:	d10c      	bne.n	80080a2 <_vfiprintf_r+0x15a>
 8008088:	7863      	ldrb	r3, [r4, #1]
 800808a:	2b2a      	cmp	r3, #42	; 0x2a
 800808c:	d134      	bne.n	80080f8 <_vfiprintf_r+0x1b0>
 800808e:	9b03      	ldr	r3, [sp, #12]
 8008090:	3402      	adds	r4, #2
 8008092:	1d1a      	adds	r2, r3, #4
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	9203      	str	r2, [sp, #12]
 8008098:	2b00      	cmp	r3, #0
 800809a:	bfb8      	it	lt
 800809c:	f04f 33ff 	movlt.w	r3, #4294967295
 80080a0:	9305      	str	r3, [sp, #20]
 80080a2:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800816c <_vfiprintf_r+0x224>
 80080a6:	2203      	movs	r2, #3
 80080a8:	4650      	mov	r0, sl
 80080aa:	7821      	ldrb	r1, [r4, #0]
 80080ac:	f7fe fbc5 	bl	800683a <memchr>
 80080b0:	b138      	cbz	r0, 80080c2 <_vfiprintf_r+0x17a>
 80080b2:	2240      	movs	r2, #64	; 0x40
 80080b4:	9b04      	ldr	r3, [sp, #16]
 80080b6:	eba0 000a 	sub.w	r0, r0, sl
 80080ba:	4082      	lsls	r2, r0
 80080bc:	4313      	orrs	r3, r2
 80080be:	3401      	adds	r4, #1
 80080c0:	9304      	str	r3, [sp, #16]
 80080c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080c6:	2206      	movs	r2, #6
 80080c8:	4829      	ldr	r0, [pc, #164]	; (8008170 <_vfiprintf_r+0x228>)
 80080ca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80080ce:	f7fe fbb4 	bl	800683a <memchr>
 80080d2:	2800      	cmp	r0, #0
 80080d4:	d03f      	beq.n	8008156 <_vfiprintf_r+0x20e>
 80080d6:	4b27      	ldr	r3, [pc, #156]	; (8008174 <_vfiprintf_r+0x22c>)
 80080d8:	bb1b      	cbnz	r3, 8008122 <_vfiprintf_r+0x1da>
 80080da:	9b03      	ldr	r3, [sp, #12]
 80080dc:	3307      	adds	r3, #7
 80080de:	f023 0307 	bic.w	r3, r3, #7
 80080e2:	3308      	adds	r3, #8
 80080e4:	9303      	str	r3, [sp, #12]
 80080e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080e8:	443b      	add	r3, r7
 80080ea:	9309      	str	r3, [sp, #36]	; 0x24
 80080ec:	e768      	b.n	8007fc0 <_vfiprintf_r+0x78>
 80080ee:	460c      	mov	r4, r1
 80080f0:	2001      	movs	r0, #1
 80080f2:	fb0c 3202 	mla	r2, ip, r2, r3
 80080f6:	e7a6      	b.n	8008046 <_vfiprintf_r+0xfe>
 80080f8:	2300      	movs	r3, #0
 80080fa:	f04f 0c0a 	mov.w	ip, #10
 80080fe:	4619      	mov	r1, r3
 8008100:	3401      	adds	r4, #1
 8008102:	9305      	str	r3, [sp, #20]
 8008104:	4620      	mov	r0, r4
 8008106:	f810 2b01 	ldrb.w	r2, [r0], #1
 800810a:	3a30      	subs	r2, #48	; 0x30
 800810c:	2a09      	cmp	r2, #9
 800810e:	d903      	bls.n	8008118 <_vfiprintf_r+0x1d0>
 8008110:	2b00      	cmp	r3, #0
 8008112:	d0c6      	beq.n	80080a2 <_vfiprintf_r+0x15a>
 8008114:	9105      	str	r1, [sp, #20]
 8008116:	e7c4      	b.n	80080a2 <_vfiprintf_r+0x15a>
 8008118:	4604      	mov	r4, r0
 800811a:	2301      	movs	r3, #1
 800811c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008120:	e7f0      	b.n	8008104 <_vfiprintf_r+0x1bc>
 8008122:	ab03      	add	r3, sp, #12
 8008124:	9300      	str	r3, [sp, #0]
 8008126:	462a      	mov	r2, r5
 8008128:	4630      	mov	r0, r6
 800812a:	4b13      	ldr	r3, [pc, #76]	; (8008178 <_vfiprintf_r+0x230>)
 800812c:	a904      	add	r1, sp, #16
 800812e:	f7fd fe2d 	bl	8005d8c <_printf_float>
 8008132:	4607      	mov	r7, r0
 8008134:	1c78      	adds	r0, r7, #1
 8008136:	d1d6      	bne.n	80080e6 <_vfiprintf_r+0x19e>
 8008138:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800813a:	07d9      	lsls	r1, r3, #31
 800813c:	d405      	bmi.n	800814a <_vfiprintf_r+0x202>
 800813e:	89ab      	ldrh	r3, [r5, #12]
 8008140:	059a      	lsls	r2, r3, #22
 8008142:	d402      	bmi.n	800814a <_vfiprintf_r+0x202>
 8008144:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008146:	f7fe fb77 	bl	8006838 <__retarget_lock_release_recursive>
 800814a:	89ab      	ldrh	r3, [r5, #12]
 800814c:	065b      	lsls	r3, r3, #25
 800814e:	f53f af1d 	bmi.w	8007f8c <_vfiprintf_r+0x44>
 8008152:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008154:	e71c      	b.n	8007f90 <_vfiprintf_r+0x48>
 8008156:	ab03      	add	r3, sp, #12
 8008158:	9300      	str	r3, [sp, #0]
 800815a:	462a      	mov	r2, r5
 800815c:	4630      	mov	r0, r6
 800815e:	4b06      	ldr	r3, [pc, #24]	; (8008178 <_vfiprintf_r+0x230>)
 8008160:	a904      	add	r1, sp, #16
 8008162:	f7fe f8b3 	bl	80062cc <_printf_i>
 8008166:	e7e4      	b.n	8008132 <_vfiprintf_r+0x1ea>
 8008168:	080093b2 	.word	0x080093b2
 800816c:	080093b8 	.word	0x080093b8
 8008170:	080093bc 	.word	0x080093bc
 8008174:	08005d8d 	.word	0x08005d8d
 8008178:	08007f25 	.word	0x08007f25

0800817c <__swbuf_r>:
 800817c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800817e:	460e      	mov	r6, r1
 8008180:	4614      	mov	r4, r2
 8008182:	4605      	mov	r5, r0
 8008184:	b118      	cbz	r0, 800818e <__swbuf_r+0x12>
 8008186:	6a03      	ldr	r3, [r0, #32]
 8008188:	b90b      	cbnz	r3, 800818e <__swbuf_r+0x12>
 800818a:	f7fe fa4d 	bl	8006628 <__sinit>
 800818e:	69a3      	ldr	r3, [r4, #24]
 8008190:	60a3      	str	r3, [r4, #8]
 8008192:	89a3      	ldrh	r3, [r4, #12]
 8008194:	071a      	lsls	r2, r3, #28
 8008196:	d525      	bpl.n	80081e4 <__swbuf_r+0x68>
 8008198:	6923      	ldr	r3, [r4, #16]
 800819a:	b31b      	cbz	r3, 80081e4 <__swbuf_r+0x68>
 800819c:	6823      	ldr	r3, [r4, #0]
 800819e:	6922      	ldr	r2, [r4, #16]
 80081a0:	b2f6      	uxtb	r6, r6
 80081a2:	1a98      	subs	r0, r3, r2
 80081a4:	6963      	ldr	r3, [r4, #20]
 80081a6:	4637      	mov	r7, r6
 80081a8:	4283      	cmp	r3, r0
 80081aa:	dc04      	bgt.n	80081b6 <__swbuf_r+0x3a>
 80081ac:	4621      	mov	r1, r4
 80081ae:	4628      	mov	r0, r5
 80081b0:	f7ff fe10 	bl	8007dd4 <_fflush_r>
 80081b4:	b9e0      	cbnz	r0, 80081f0 <__swbuf_r+0x74>
 80081b6:	68a3      	ldr	r3, [r4, #8]
 80081b8:	3b01      	subs	r3, #1
 80081ba:	60a3      	str	r3, [r4, #8]
 80081bc:	6823      	ldr	r3, [r4, #0]
 80081be:	1c5a      	adds	r2, r3, #1
 80081c0:	6022      	str	r2, [r4, #0]
 80081c2:	701e      	strb	r6, [r3, #0]
 80081c4:	6962      	ldr	r2, [r4, #20]
 80081c6:	1c43      	adds	r3, r0, #1
 80081c8:	429a      	cmp	r2, r3
 80081ca:	d004      	beq.n	80081d6 <__swbuf_r+0x5a>
 80081cc:	89a3      	ldrh	r3, [r4, #12]
 80081ce:	07db      	lsls	r3, r3, #31
 80081d0:	d506      	bpl.n	80081e0 <__swbuf_r+0x64>
 80081d2:	2e0a      	cmp	r6, #10
 80081d4:	d104      	bne.n	80081e0 <__swbuf_r+0x64>
 80081d6:	4621      	mov	r1, r4
 80081d8:	4628      	mov	r0, r5
 80081da:	f7ff fdfb 	bl	8007dd4 <_fflush_r>
 80081de:	b938      	cbnz	r0, 80081f0 <__swbuf_r+0x74>
 80081e0:	4638      	mov	r0, r7
 80081e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80081e4:	4621      	mov	r1, r4
 80081e6:	4628      	mov	r0, r5
 80081e8:	f000 f806 	bl	80081f8 <__swsetup_r>
 80081ec:	2800      	cmp	r0, #0
 80081ee:	d0d5      	beq.n	800819c <__swbuf_r+0x20>
 80081f0:	f04f 37ff 	mov.w	r7, #4294967295
 80081f4:	e7f4      	b.n	80081e0 <__swbuf_r+0x64>
	...

080081f8 <__swsetup_r>:
 80081f8:	b538      	push	{r3, r4, r5, lr}
 80081fa:	4b2a      	ldr	r3, [pc, #168]	; (80082a4 <__swsetup_r+0xac>)
 80081fc:	4605      	mov	r5, r0
 80081fe:	6818      	ldr	r0, [r3, #0]
 8008200:	460c      	mov	r4, r1
 8008202:	b118      	cbz	r0, 800820c <__swsetup_r+0x14>
 8008204:	6a03      	ldr	r3, [r0, #32]
 8008206:	b90b      	cbnz	r3, 800820c <__swsetup_r+0x14>
 8008208:	f7fe fa0e 	bl	8006628 <__sinit>
 800820c:	89a3      	ldrh	r3, [r4, #12]
 800820e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008212:	0718      	lsls	r0, r3, #28
 8008214:	d422      	bmi.n	800825c <__swsetup_r+0x64>
 8008216:	06d9      	lsls	r1, r3, #27
 8008218:	d407      	bmi.n	800822a <__swsetup_r+0x32>
 800821a:	2309      	movs	r3, #9
 800821c:	602b      	str	r3, [r5, #0]
 800821e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008222:	f04f 30ff 	mov.w	r0, #4294967295
 8008226:	81a3      	strh	r3, [r4, #12]
 8008228:	e034      	b.n	8008294 <__swsetup_r+0x9c>
 800822a:	0758      	lsls	r0, r3, #29
 800822c:	d512      	bpl.n	8008254 <__swsetup_r+0x5c>
 800822e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008230:	b141      	cbz	r1, 8008244 <__swsetup_r+0x4c>
 8008232:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008236:	4299      	cmp	r1, r3
 8008238:	d002      	beq.n	8008240 <__swsetup_r+0x48>
 800823a:	4628      	mov	r0, r5
 800823c:	f7ff f988 	bl	8007550 <_free_r>
 8008240:	2300      	movs	r3, #0
 8008242:	6363      	str	r3, [r4, #52]	; 0x34
 8008244:	89a3      	ldrh	r3, [r4, #12]
 8008246:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800824a:	81a3      	strh	r3, [r4, #12]
 800824c:	2300      	movs	r3, #0
 800824e:	6063      	str	r3, [r4, #4]
 8008250:	6923      	ldr	r3, [r4, #16]
 8008252:	6023      	str	r3, [r4, #0]
 8008254:	89a3      	ldrh	r3, [r4, #12]
 8008256:	f043 0308 	orr.w	r3, r3, #8
 800825a:	81a3      	strh	r3, [r4, #12]
 800825c:	6923      	ldr	r3, [r4, #16]
 800825e:	b94b      	cbnz	r3, 8008274 <__swsetup_r+0x7c>
 8008260:	89a3      	ldrh	r3, [r4, #12]
 8008262:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008266:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800826a:	d003      	beq.n	8008274 <__swsetup_r+0x7c>
 800826c:	4621      	mov	r1, r4
 800826e:	4628      	mov	r0, r5
 8008270:	f000 f883 	bl	800837a <__smakebuf_r>
 8008274:	89a0      	ldrh	r0, [r4, #12]
 8008276:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800827a:	f010 0301 	ands.w	r3, r0, #1
 800827e:	d00a      	beq.n	8008296 <__swsetup_r+0x9e>
 8008280:	2300      	movs	r3, #0
 8008282:	60a3      	str	r3, [r4, #8]
 8008284:	6963      	ldr	r3, [r4, #20]
 8008286:	425b      	negs	r3, r3
 8008288:	61a3      	str	r3, [r4, #24]
 800828a:	6923      	ldr	r3, [r4, #16]
 800828c:	b943      	cbnz	r3, 80082a0 <__swsetup_r+0xa8>
 800828e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008292:	d1c4      	bne.n	800821e <__swsetup_r+0x26>
 8008294:	bd38      	pop	{r3, r4, r5, pc}
 8008296:	0781      	lsls	r1, r0, #30
 8008298:	bf58      	it	pl
 800829a:	6963      	ldrpl	r3, [r4, #20]
 800829c:	60a3      	str	r3, [r4, #8]
 800829e:	e7f4      	b.n	800828a <__swsetup_r+0x92>
 80082a0:	2000      	movs	r0, #0
 80082a2:	e7f7      	b.n	8008294 <__swsetup_r+0x9c>
 80082a4:	20000068 	.word	0x20000068

080082a8 <_raise_r>:
 80082a8:	291f      	cmp	r1, #31
 80082aa:	b538      	push	{r3, r4, r5, lr}
 80082ac:	4604      	mov	r4, r0
 80082ae:	460d      	mov	r5, r1
 80082b0:	d904      	bls.n	80082bc <_raise_r+0x14>
 80082b2:	2316      	movs	r3, #22
 80082b4:	6003      	str	r3, [r0, #0]
 80082b6:	f04f 30ff 	mov.w	r0, #4294967295
 80082ba:	bd38      	pop	{r3, r4, r5, pc}
 80082bc:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80082be:	b112      	cbz	r2, 80082c6 <_raise_r+0x1e>
 80082c0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80082c4:	b94b      	cbnz	r3, 80082da <_raise_r+0x32>
 80082c6:	4620      	mov	r0, r4
 80082c8:	f000 f830 	bl	800832c <_getpid_r>
 80082cc:	462a      	mov	r2, r5
 80082ce:	4601      	mov	r1, r0
 80082d0:	4620      	mov	r0, r4
 80082d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80082d6:	f000 b817 	b.w	8008308 <_kill_r>
 80082da:	2b01      	cmp	r3, #1
 80082dc:	d00a      	beq.n	80082f4 <_raise_r+0x4c>
 80082de:	1c59      	adds	r1, r3, #1
 80082e0:	d103      	bne.n	80082ea <_raise_r+0x42>
 80082e2:	2316      	movs	r3, #22
 80082e4:	6003      	str	r3, [r0, #0]
 80082e6:	2001      	movs	r0, #1
 80082e8:	e7e7      	b.n	80082ba <_raise_r+0x12>
 80082ea:	2400      	movs	r4, #0
 80082ec:	4628      	mov	r0, r5
 80082ee:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80082f2:	4798      	blx	r3
 80082f4:	2000      	movs	r0, #0
 80082f6:	e7e0      	b.n	80082ba <_raise_r+0x12>

080082f8 <raise>:
 80082f8:	4b02      	ldr	r3, [pc, #8]	; (8008304 <raise+0xc>)
 80082fa:	4601      	mov	r1, r0
 80082fc:	6818      	ldr	r0, [r3, #0]
 80082fe:	f7ff bfd3 	b.w	80082a8 <_raise_r>
 8008302:	bf00      	nop
 8008304:	20000068 	.word	0x20000068

08008308 <_kill_r>:
 8008308:	b538      	push	{r3, r4, r5, lr}
 800830a:	2300      	movs	r3, #0
 800830c:	4d06      	ldr	r5, [pc, #24]	; (8008328 <_kill_r+0x20>)
 800830e:	4604      	mov	r4, r0
 8008310:	4608      	mov	r0, r1
 8008312:	4611      	mov	r1, r2
 8008314:	602b      	str	r3, [r5, #0]
 8008316:	f7f9 fba2 	bl	8001a5e <_kill>
 800831a:	1c43      	adds	r3, r0, #1
 800831c:	d102      	bne.n	8008324 <_kill_r+0x1c>
 800831e:	682b      	ldr	r3, [r5, #0]
 8008320:	b103      	cbz	r3, 8008324 <_kill_r+0x1c>
 8008322:	6023      	str	r3, [r4, #0]
 8008324:	bd38      	pop	{r3, r4, r5, pc}
 8008326:	bf00      	nop
 8008328:	20000520 	.word	0x20000520

0800832c <_getpid_r>:
 800832c:	f7f9 bb90 	b.w	8001a50 <_getpid>

08008330 <__swhatbuf_r>:
 8008330:	b570      	push	{r4, r5, r6, lr}
 8008332:	460c      	mov	r4, r1
 8008334:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008338:	4615      	mov	r5, r2
 800833a:	2900      	cmp	r1, #0
 800833c:	461e      	mov	r6, r3
 800833e:	b096      	sub	sp, #88	; 0x58
 8008340:	da0c      	bge.n	800835c <__swhatbuf_r+0x2c>
 8008342:	89a3      	ldrh	r3, [r4, #12]
 8008344:	2100      	movs	r1, #0
 8008346:	f013 0f80 	tst.w	r3, #128	; 0x80
 800834a:	bf0c      	ite	eq
 800834c:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008350:	2340      	movne	r3, #64	; 0x40
 8008352:	2000      	movs	r0, #0
 8008354:	6031      	str	r1, [r6, #0]
 8008356:	602b      	str	r3, [r5, #0]
 8008358:	b016      	add	sp, #88	; 0x58
 800835a:	bd70      	pop	{r4, r5, r6, pc}
 800835c:	466a      	mov	r2, sp
 800835e:	f000 f849 	bl	80083f4 <_fstat_r>
 8008362:	2800      	cmp	r0, #0
 8008364:	dbed      	blt.n	8008342 <__swhatbuf_r+0x12>
 8008366:	9901      	ldr	r1, [sp, #4]
 8008368:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800836c:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008370:	4259      	negs	r1, r3
 8008372:	4159      	adcs	r1, r3
 8008374:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008378:	e7eb      	b.n	8008352 <__swhatbuf_r+0x22>

0800837a <__smakebuf_r>:
 800837a:	898b      	ldrh	r3, [r1, #12]
 800837c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800837e:	079d      	lsls	r5, r3, #30
 8008380:	4606      	mov	r6, r0
 8008382:	460c      	mov	r4, r1
 8008384:	d507      	bpl.n	8008396 <__smakebuf_r+0x1c>
 8008386:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800838a:	6023      	str	r3, [r4, #0]
 800838c:	6123      	str	r3, [r4, #16]
 800838e:	2301      	movs	r3, #1
 8008390:	6163      	str	r3, [r4, #20]
 8008392:	b002      	add	sp, #8
 8008394:	bd70      	pop	{r4, r5, r6, pc}
 8008396:	466a      	mov	r2, sp
 8008398:	ab01      	add	r3, sp, #4
 800839a:	f7ff ffc9 	bl	8008330 <__swhatbuf_r>
 800839e:	9900      	ldr	r1, [sp, #0]
 80083a0:	4605      	mov	r5, r0
 80083a2:	4630      	mov	r0, r6
 80083a4:	f7fd fbca 	bl	8005b3c <_malloc_r>
 80083a8:	b948      	cbnz	r0, 80083be <__smakebuf_r+0x44>
 80083aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80083ae:	059a      	lsls	r2, r3, #22
 80083b0:	d4ef      	bmi.n	8008392 <__smakebuf_r+0x18>
 80083b2:	f023 0303 	bic.w	r3, r3, #3
 80083b6:	f043 0302 	orr.w	r3, r3, #2
 80083ba:	81a3      	strh	r3, [r4, #12]
 80083bc:	e7e3      	b.n	8008386 <__smakebuf_r+0xc>
 80083be:	89a3      	ldrh	r3, [r4, #12]
 80083c0:	6020      	str	r0, [r4, #0]
 80083c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80083c6:	81a3      	strh	r3, [r4, #12]
 80083c8:	9b00      	ldr	r3, [sp, #0]
 80083ca:	6120      	str	r0, [r4, #16]
 80083cc:	6163      	str	r3, [r4, #20]
 80083ce:	9b01      	ldr	r3, [sp, #4]
 80083d0:	b15b      	cbz	r3, 80083ea <__smakebuf_r+0x70>
 80083d2:	4630      	mov	r0, r6
 80083d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80083d8:	f000 f81e 	bl	8008418 <_isatty_r>
 80083dc:	b128      	cbz	r0, 80083ea <__smakebuf_r+0x70>
 80083de:	89a3      	ldrh	r3, [r4, #12]
 80083e0:	f023 0303 	bic.w	r3, r3, #3
 80083e4:	f043 0301 	orr.w	r3, r3, #1
 80083e8:	81a3      	strh	r3, [r4, #12]
 80083ea:	89a3      	ldrh	r3, [r4, #12]
 80083ec:	431d      	orrs	r5, r3
 80083ee:	81a5      	strh	r5, [r4, #12]
 80083f0:	e7cf      	b.n	8008392 <__smakebuf_r+0x18>
	...

080083f4 <_fstat_r>:
 80083f4:	b538      	push	{r3, r4, r5, lr}
 80083f6:	2300      	movs	r3, #0
 80083f8:	4d06      	ldr	r5, [pc, #24]	; (8008414 <_fstat_r+0x20>)
 80083fa:	4604      	mov	r4, r0
 80083fc:	4608      	mov	r0, r1
 80083fe:	4611      	mov	r1, r2
 8008400:	602b      	str	r3, [r5, #0]
 8008402:	f7f9 fb8a 	bl	8001b1a <_fstat>
 8008406:	1c43      	adds	r3, r0, #1
 8008408:	d102      	bne.n	8008410 <_fstat_r+0x1c>
 800840a:	682b      	ldr	r3, [r5, #0]
 800840c:	b103      	cbz	r3, 8008410 <_fstat_r+0x1c>
 800840e:	6023      	str	r3, [r4, #0]
 8008410:	bd38      	pop	{r3, r4, r5, pc}
 8008412:	bf00      	nop
 8008414:	20000520 	.word	0x20000520

08008418 <_isatty_r>:
 8008418:	b538      	push	{r3, r4, r5, lr}
 800841a:	2300      	movs	r3, #0
 800841c:	4d05      	ldr	r5, [pc, #20]	; (8008434 <_isatty_r+0x1c>)
 800841e:	4604      	mov	r4, r0
 8008420:	4608      	mov	r0, r1
 8008422:	602b      	str	r3, [r5, #0]
 8008424:	f7f9 fb88 	bl	8001b38 <_isatty>
 8008428:	1c43      	adds	r3, r0, #1
 800842a:	d102      	bne.n	8008432 <_isatty_r+0x1a>
 800842c:	682b      	ldr	r3, [r5, #0]
 800842e:	b103      	cbz	r3, 8008432 <_isatty_r+0x1a>
 8008430:	6023      	str	r3, [r4, #0]
 8008432:	bd38      	pop	{r3, r4, r5, pc}
 8008434:	20000520 	.word	0x20000520

08008438 <sinf>:
 8008438:	b507      	push	{r0, r1, r2, lr}
 800843a:	4a1b      	ldr	r2, [pc, #108]	; (80084a8 <sinf+0x70>)
 800843c:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8008440:	4293      	cmp	r3, r2
 8008442:	4601      	mov	r1, r0
 8008444:	dc06      	bgt.n	8008454 <sinf+0x1c>
 8008446:	2200      	movs	r2, #0
 8008448:	2100      	movs	r1, #0
 800844a:	b003      	add	sp, #12
 800844c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008450:	f000 b8ac 	b.w	80085ac <__kernel_sinf>
 8008454:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8008458:	db04      	blt.n	8008464 <sinf+0x2c>
 800845a:	f7f8 fb89 	bl	8000b70 <__aeabi_fsub>
 800845e:	b003      	add	sp, #12
 8008460:	f85d fb04 	ldr.w	pc, [sp], #4
 8008464:	4669      	mov	r1, sp
 8008466:	f000 f917 	bl	8008698 <__ieee754_rem_pio2f>
 800846a:	f000 0003 	and.w	r0, r0, #3
 800846e:	2801      	cmp	r0, #1
 8008470:	d008      	beq.n	8008484 <sinf+0x4c>
 8008472:	2802      	cmp	r0, #2
 8008474:	d00b      	beq.n	800848e <sinf+0x56>
 8008476:	b990      	cbnz	r0, 800849e <sinf+0x66>
 8008478:	2201      	movs	r2, #1
 800847a:	9901      	ldr	r1, [sp, #4]
 800847c:	9800      	ldr	r0, [sp, #0]
 800847e:	f000 f895 	bl	80085ac <__kernel_sinf>
 8008482:	e7ec      	b.n	800845e <sinf+0x26>
 8008484:	9901      	ldr	r1, [sp, #4]
 8008486:	9800      	ldr	r0, [sp, #0]
 8008488:	f000 f810 	bl	80084ac <__kernel_cosf>
 800848c:	e7e7      	b.n	800845e <sinf+0x26>
 800848e:	2201      	movs	r2, #1
 8008490:	9901      	ldr	r1, [sp, #4]
 8008492:	9800      	ldr	r0, [sp, #0]
 8008494:	f000 f88a 	bl	80085ac <__kernel_sinf>
 8008498:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800849c:	e7df      	b.n	800845e <sinf+0x26>
 800849e:	9901      	ldr	r1, [sp, #4]
 80084a0:	9800      	ldr	r0, [sp, #0]
 80084a2:	f000 f803 	bl	80084ac <__kernel_cosf>
 80084a6:	e7f7      	b.n	8008498 <sinf+0x60>
 80084a8:	3f490fd8 	.word	0x3f490fd8

080084ac <__kernel_cosf>:
 80084ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80084b0:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
 80084b4:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 80084b8:	4606      	mov	r6, r0
 80084ba:	4688      	mov	r8, r1
 80084bc:	da03      	bge.n	80084c6 <__kernel_cosf+0x1a>
 80084be:	f7f8 fe27 	bl	8001110 <__aeabi_f2iz>
 80084c2:	2800      	cmp	r0, #0
 80084c4:	d05c      	beq.n	8008580 <__kernel_cosf+0xd4>
 80084c6:	4631      	mov	r1, r6
 80084c8:	4630      	mov	r0, r6
 80084ca:	f7f8 fc5b 	bl	8000d84 <__aeabi_fmul>
 80084ce:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80084d2:	4605      	mov	r5, r0
 80084d4:	f7f8 fc56 	bl	8000d84 <__aeabi_fmul>
 80084d8:	492b      	ldr	r1, [pc, #172]	; (8008588 <__kernel_cosf+0xdc>)
 80084da:	4607      	mov	r7, r0
 80084dc:	4628      	mov	r0, r5
 80084de:	f7f8 fc51 	bl	8000d84 <__aeabi_fmul>
 80084e2:	492a      	ldr	r1, [pc, #168]	; (800858c <__kernel_cosf+0xe0>)
 80084e4:	f7f8 fb46 	bl	8000b74 <__addsf3>
 80084e8:	4629      	mov	r1, r5
 80084ea:	f7f8 fc4b 	bl	8000d84 <__aeabi_fmul>
 80084ee:	4928      	ldr	r1, [pc, #160]	; (8008590 <__kernel_cosf+0xe4>)
 80084f0:	f7f8 fb3e 	bl	8000b70 <__aeabi_fsub>
 80084f4:	4629      	mov	r1, r5
 80084f6:	f7f8 fc45 	bl	8000d84 <__aeabi_fmul>
 80084fa:	4926      	ldr	r1, [pc, #152]	; (8008594 <__kernel_cosf+0xe8>)
 80084fc:	f7f8 fb3a 	bl	8000b74 <__addsf3>
 8008500:	4629      	mov	r1, r5
 8008502:	f7f8 fc3f 	bl	8000d84 <__aeabi_fmul>
 8008506:	4924      	ldr	r1, [pc, #144]	; (8008598 <__kernel_cosf+0xec>)
 8008508:	f7f8 fb32 	bl	8000b70 <__aeabi_fsub>
 800850c:	4629      	mov	r1, r5
 800850e:	f7f8 fc39 	bl	8000d84 <__aeabi_fmul>
 8008512:	4922      	ldr	r1, [pc, #136]	; (800859c <__kernel_cosf+0xf0>)
 8008514:	f7f8 fb2e 	bl	8000b74 <__addsf3>
 8008518:	4629      	mov	r1, r5
 800851a:	f7f8 fc33 	bl	8000d84 <__aeabi_fmul>
 800851e:	4629      	mov	r1, r5
 8008520:	f7f8 fc30 	bl	8000d84 <__aeabi_fmul>
 8008524:	4641      	mov	r1, r8
 8008526:	4605      	mov	r5, r0
 8008528:	4630      	mov	r0, r6
 800852a:	f7f8 fc2b 	bl	8000d84 <__aeabi_fmul>
 800852e:	4601      	mov	r1, r0
 8008530:	4628      	mov	r0, r5
 8008532:	f7f8 fb1d 	bl	8000b70 <__aeabi_fsub>
 8008536:	4b1a      	ldr	r3, [pc, #104]	; (80085a0 <__kernel_cosf+0xf4>)
 8008538:	4605      	mov	r5, r0
 800853a:	429c      	cmp	r4, r3
 800853c:	dc0a      	bgt.n	8008554 <__kernel_cosf+0xa8>
 800853e:	4601      	mov	r1, r0
 8008540:	4638      	mov	r0, r7
 8008542:	f7f8 fb15 	bl	8000b70 <__aeabi_fsub>
 8008546:	4601      	mov	r1, r0
 8008548:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800854c:	f7f8 fb10 	bl	8000b70 <__aeabi_fsub>
 8008550:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008554:	4b13      	ldr	r3, [pc, #76]	; (80085a4 <__kernel_cosf+0xf8>)
 8008556:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800855a:	429c      	cmp	r4, r3
 800855c:	bfcc      	ite	gt
 800855e:	4c12      	ldrgt	r4, [pc, #72]	; (80085a8 <__kernel_cosf+0xfc>)
 8008560:	f104 447f 	addle.w	r4, r4, #4278190080	; 0xff000000
 8008564:	4621      	mov	r1, r4
 8008566:	f7f8 fb03 	bl	8000b70 <__aeabi_fsub>
 800856a:	4621      	mov	r1, r4
 800856c:	4606      	mov	r6, r0
 800856e:	4638      	mov	r0, r7
 8008570:	f7f8 fafe 	bl	8000b70 <__aeabi_fsub>
 8008574:	4629      	mov	r1, r5
 8008576:	f7f8 fafb 	bl	8000b70 <__aeabi_fsub>
 800857a:	4601      	mov	r1, r0
 800857c:	4630      	mov	r0, r6
 800857e:	e7e5      	b.n	800854c <__kernel_cosf+0xa0>
 8008580:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8008584:	e7e4      	b.n	8008550 <__kernel_cosf+0xa4>
 8008586:	bf00      	nop
 8008588:	ad47d74e 	.word	0xad47d74e
 800858c:	310f74f6 	.word	0x310f74f6
 8008590:	3493f27c 	.word	0x3493f27c
 8008594:	37d00d01 	.word	0x37d00d01
 8008598:	3ab60b61 	.word	0x3ab60b61
 800859c:	3d2aaaab 	.word	0x3d2aaaab
 80085a0:	3e999999 	.word	0x3e999999
 80085a4:	3f480000 	.word	0x3f480000
 80085a8:	3e900000 	.word	0x3e900000

080085ac <__kernel_sinf>:
 80085ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80085b0:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 80085b4:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 80085b8:	4604      	mov	r4, r0
 80085ba:	460f      	mov	r7, r1
 80085bc:	4691      	mov	r9, r2
 80085be:	da03      	bge.n	80085c8 <__kernel_sinf+0x1c>
 80085c0:	f7f8 fda6 	bl	8001110 <__aeabi_f2iz>
 80085c4:	2800      	cmp	r0, #0
 80085c6:	d035      	beq.n	8008634 <__kernel_sinf+0x88>
 80085c8:	4621      	mov	r1, r4
 80085ca:	4620      	mov	r0, r4
 80085cc:	f7f8 fbda 	bl	8000d84 <__aeabi_fmul>
 80085d0:	4605      	mov	r5, r0
 80085d2:	4601      	mov	r1, r0
 80085d4:	4620      	mov	r0, r4
 80085d6:	f7f8 fbd5 	bl	8000d84 <__aeabi_fmul>
 80085da:	4929      	ldr	r1, [pc, #164]	; (8008680 <__kernel_sinf+0xd4>)
 80085dc:	4606      	mov	r6, r0
 80085de:	4628      	mov	r0, r5
 80085e0:	f7f8 fbd0 	bl	8000d84 <__aeabi_fmul>
 80085e4:	4927      	ldr	r1, [pc, #156]	; (8008684 <__kernel_sinf+0xd8>)
 80085e6:	f7f8 fac3 	bl	8000b70 <__aeabi_fsub>
 80085ea:	4629      	mov	r1, r5
 80085ec:	f7f8 fbca 	bl	8000d84 <__aeabi_fmul>
 80085f0:	4925      	ldr	r1, [pc, #148]	; (8008688 <__kernel_sinf+0xdc>)
 80085f2:	f7f8 fabf 	bl	8000b74 <__addsf3>
 80085f6:	4629      	mov	r1, r5
 80085f8:	f7f8 fbc4 	bl	8000d84 <__aeabi_fmul>
 80085fc:	4923      	ldr	r1, [pc, #140]	; (800868c <__kernel_sinf+0xe0>)
 80085fe:	f7f8 fab7 	bl	8000b70 <__aeabi_fsub>
 8008602:	4629      	mov	r1, r5
 8008604:	f7f8 fbbe 	bl	8000d84 <__aeabi_fmul>
 8008608:	4921      	ldr	r1, [pc, #132]	; (8008690 <__kernel_sinf+0xe4>)
 800860a:	f7f8 fab3 	bl	8000b74 <__addsf3>
 800860e:	4680      	mov	r8, r0
 8008610:	f1b9 0f00 	cmp.w	r9, #0
 8008614:	d111      	bne.n	800863a <__kernel_sinf+0x8e>
 8008616:	4601      	mov	r1, r0
 8008618:	4628      	mov	r0, r5
 800861a:	f7f8 fbb3 	bl	8000d84 <__aeabi_fmul>
 800861e:	491d      	ldr	r1, [pc, #116]	; (8008694 <__kernel_sinf+0xe8>)
 8008620:	f7f8 faa6 	bl	8000b70 <__aeabi_fsub>
 8008624:	4631      	mov	r1, r6
 8008626:	f7f8 fbad 	bl	8000d84 <__aeabi_fmul>
 800862a:	4601      	mov	r1, r0
 800862c:	4620      	mov	r0, r4
 800862e:	f7f8 faa1 	bl	8000b74 <__addsf3>
 8008632:	4604      	mov	r4, r0
 8008634:	4620      	mov	r0, r4
 8008636:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800863a:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800863e:	4638      	mov	r0, r7
 8008640:	f7f8 fba0 	bl	8000d84 <__aeabi_fmul>
 8008644:	4641      	mov	r1, r8
 8008646:	4681      	mov	r9, r0
 8008648:	4630      	mov	r0, r6
 800864a:	f7f8 fb9b 	bl	8000d84 <__aeabi_fmul>
 800864e:	4601      	mov	r1, r0
 8008650:	4648      	mov	r0, r9
 8008652:	f7f8 fa8d 	bl	8000b70 <__aeabi_fsub>
 8008656:	4629      	mov	r1, r5
 8008658:	f7f8 fb94 	bl	8000d84 <__aeabi_fmul>
 800865c:	4639      	mov	r1, r7
 800865e:	f7f8 fa87 	bl	8000b70 <__aeabi_fsub>
 8008662:	490c      	ldr	r1, [pc, #48]	; (8008694 <__kernel_sinf+0xe8>)
 8008664:	4605      	mov	r5, r0
 8008666:	4630      	mov	r0, r6
 8008668:	f7f8 fb8c 	bl	8000d84 <__aeabi_fmul>
 800866c:	4601      	mov	r1, r0
 800866e:	4628      	mov	r0, r5
 8008670:	f7f8 fa80 	bl	8000b74 <__addsf3>
 8008674:	4601      	mov	r1, r0
 8008676:	4620      	mov	r0, r4
 8008678:	f7f8 fa7a 	bl	8000b70 <__aeabi_fsub>
 800867c:	e7d9      	b.n	8008632 <__kernel_sinf+0x86>
 800867e:	bf00      	nop
 8008680:	2f2ec9d3 	.word	0x2f2ec9d3
 8008684:	32d72f34 	.word	0x32d72f34
 8008688:	3638ef1b 	.word	0x3638ef1b
 800868c:	39500d01 	.word	0x39500d01
 8008690:	3c088889 	.word	0x3c088889
 8008694:	3e2aaaab 	.word	0x3e2aaaab

08008698 <__ieee754_rem_pio2f>:
 8008698:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800869c:	4aa0      	ldr	r2, [pc, #640]	; (8008920 <__ieee754_rem_pio2f+0x288>)
 800869e:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 80086a2:	4296      	cmp	r6, r2
 80086a4:	460c      	mov	r4, r1
 80086a6:	4682      	mov	sl, r0
 80086a8:	b087      	sub	sp, #28
 80086aa:	dc04      	bgt.n	80086b6 <__ieee754_rem_pio2f+0x1e>
 80086ac:	2300      	movs	r3, #0
 80086ae:	6008      	str	r0, [r1, #0]
 80086b0:	604b      	str	r3, [r1, #4]
 80086b2:	2500      	movs	r5, #0
 80086b4:	e01a      	b.n	80086ec <__ieee754_rem_pio2f+0x54>
 80086b6:	4a9b      	ldr	r2, [pc, #620]	; (8008924 <__ieee754_rem_pio2f+0x28c>)
 80086b8:	4296      	cmp	r6, r2
 80086ba:	dc4b      	bgt.n	8008754 <__ieee754_rem_pio2f+0xbc>
 80086bc:	2800      	cmp	r0, #0
 80086be:	499a      	ldr	r1, [pc, #616]	; (8008928 <__ieee754_rem_pio2f+0x290>)
 80086c0:	4f9a      	ldr	r7, [pc, #616]	; (800892c <__ieee754_rem_pio2f+0x294>)
 80086c2:	f026 060f 	bic.w	r6, r6, #15
 80086c6:	dd23      	ble.n	8008710 <__ieee754_rem_pio2f+0x78>
 80086c8:	f7f8 fa52 	bl	8000b70 <__aeabi_fsub>
 80086cc:	42be      	cmp	r6, r7
 80086ce:	4605      	mov	r5, r0
 80086d0:	d010      	beq.n	80086f4 <__ieee754_rem_pio2f+0x5c>
 80086d2:	4997      	ldr	r1, [pc, #604]	; (8008930 <__ieee754_rem_pio2f+0x298>)
 80086d4:	f7f8 fa4c 	bl	8000b70 <__aeabi_fsub>
 80086d8:	4601      	mov	r1, r0
 80086da:	6020      	str	r0, [r4, #0]
 80086dc:	4628      	mov	r0, r5
 80086de:	f7f8 fa47 	bl	8000b70 <__aeabi_fsub>
 80086e2:	4993      	ldr	r1, [pc, #588]	; (8008930 <__ieee754_rem_pio2f+0x298>)
 80086e4:	f7f8 fa44 	bl	8000b70 <__aeabi_fsub>
 80086e8:	2501      	movs	r5, #1
 80086ea:	6060      	str	r0, [r4, #4]
 80086ec:	4628      	mov	r0, r5
 80086ee:	b007      	add	sp, #28
 80086f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086f4:	498f      	ldr	r1, [pc, #572]	; (8008934 <__ieee754_rem_pio2f+0x29c>)
 80086f6:	f7f8 fa3b 	bl	8000b70 <__aeabi_fsub>
 80086fa:	498f      	ldr	r1, [pc, #572]	; (8008938 <__ieee754_rem_pio2f+0x2a0>)
 80086fc:	4605      	mov	r5, r0
 80086fe:	f7f8 fa37 	bl	8000b70 <__aeabi_fsub>
 8008702:	4601      	mov	r1, r0
 8008704:	6020      	str	r0, [r4, #0]
 8008706:	4628      	mov	r0, r5
 8008708:	f7f8 fa32 	bl	8000b70 <__aeabi_fsub>
 800870c:	498a      	ldr	r1, [pc, #552]	; (8008938 <__ieee754_rem_pio2f+0x2a0>)
 800870e:	e7e9      	b.n	80086e4 <__ieee754_rem_pio2f+0x4c>
 8008710:	f7f8 fa30 	bl	8000b74 <__addsf3>
 8008714:	42be      	cmp	r6, r7
 8008716:	4605      	mov	r5, r0
 8008718:	d00e      	beq.n	8008738 <__ieee754_rem_pio2f+0xa0>
 800871a:	4985      	ldr	r1, [pc, #532]	; (8008930 <__ieee754_rem_pio2f+0x298>)
 800871c:	f7f8 fa2a 	bl	8000b74 <__addsf3>
 8008720:	4601      	mov	r1, r0
 8008722:	6020      	str	r0, [r4, #0]
 8008724:	4628      	mov	r0, r5
 8008726:	f7f8 fa23 	bl	8000b70 <__aeabi_fsub>
 800872a:	4981      	ldr	r1, [pc, #516]	; (8008930 <__ieee754_rem_pio2f+0x298>)
 800872c:	f7f8 fa22 	bl	8000b74 <__addsf3>
 8008730:	f04f 35ff 	mov.w	r5, #4294967295
 8008734:	6060      	str	r0, [r4, #4]
 8008736:	e7d9      	b.n	80086ec <__ieee754_rem_pio2f+0x54>
 8008738:	497e      	ldr	r1, [pc, #504]	; (8008934 <__ieee754_rem_pio2f+0x29c>)
 800873a:	f7f8 fa1b 	bl	8000b74 <__addsf3>
 800873e:	497e      	ldr	r1, [pc, #504]	; (8008938 <__ieee754_rem_pio2f+0x2a0>)
 8008740:	4605      	mov	r5, r0
 8008742:	f7f8 fa17 	bl	8000b74 <__addsf3>
 8008746:	4601      	mov	r1, r0
 8008748:	6020      	str	r0, [r4, #0]
 800874a:	4628      	mov	r0, r5
 800874c:	f7f8 fa10 	bl	8000b70 <__aeabi_fsub>
 8008750:	4979      	ldr	r1, [pc, #484]	; (8008938 <__ieee754_rem_pio2f+0x2a0>)
 8008752:	e7eb      	b.n	800872c <__ieee754_rem_pio2f+0x94>
 8008754:	4a79      	ldr	r2, [pc, #484]	; (800893c <__ieee754_rem_pio2f+0x2a4>)
 8008756:	4296      	cmp	r6, r2
 8008758:	f300 8091 	bgt.w	800887e <__ieee754_rem_pio2f+0x1e6>
 800875c:	f000 f8fa 	bl	8008954 <fabsf>
 8008760:	4977      	ldr	r1, [pc, #476]	; (8008940 <__ieee754_rem_pio2f+0x2a8>)
 8008762:	4607      	mov	r7, r0
 8008764:	f7f8 fb0e 	bl	8000d84 <__aeabi_fmul>
 8008768:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800876c:	f7f8 fa02 	bl	8000b74 <__addsf3>
 8008770:	f7f8 fcce 	bl	8001110 <__aeabi_f2iz>
 8008774:	4605      	mov	r5, r0
 8008776:	f7f8 fab1 	bl	8000cdc <__aeabi_i2f>
 800877a:	496b      	ldr	r1, [pc, #428]	; (8008928 <__ieee754_rem_pio2f+0x290>)
 800877c:	4681      	mov	r9, r0
 800877e:	f7f8 fb01 	bl	8000d84 <__aeabi_fmul>
 8008782:	4601      	mov	r1, r0
 8008784:	4638      	mov	r0, r7
 8008786:	f7f8 f9f3 	bl	8000b70 <__aeabi_fsub>
 800878a:	4969      	ldr	r1, [pc, #420]	; (8008930 <__ieee754_rem_pio2f+0x298>)
 800878c:	4680      	mov	r8, r0
 800878e:	4648      	mov	r0, r9
 8008790:	f7f8 faf8 	bl	8000d84 <__aeabi_fmul>
 8008794:	2d1f      	cmp	r5, #31
 8008796:	4607      	mov	r7, r0
 8008798:	dc0c      	bgt.n	80087b4 <__ieee754_rem_pio2f+0x11c>
 800879a:	4a6a      	ldr	r2, [pc, #424]	; (8008944 <__ieee754_rem_pio2f+0x2ac>)
 800879c:	1e69      	subs	r1, r5, #1
 800879e:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 80087a2:	f026 03ff 	bic.w	r3, r6, #255	; 0xff
 80087a6:	4293      	cmp	r3, r2
 80087a8:	d004      	beq.n	80087b4 <__ieee754_rem_pio2f+0x11c>
 80087aa:	4639      	mov	r1, r7
 80087ac:	4640      	mov	r0, r8
 80087ae:	f7f8 f9df 	bl	8000b70 <__aeabi_fsub>
 80087b2:	e00b      	b.n	80087cc <__ieee754_rem_pio2f+0x134>
 80087b4:	4639      	mov	r1, r7
 80087b6:	4640      	mov	r0, r8
 80087b8:	f7f8 f9da 	bl	8000b70 <__aeabi_fsub>
 80087bc:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 80087c0:	ebc3 53d6 	rsb	r3, r3, r6, lsr #23
 80087c4:	2b08      	cmp	r3, #8
 80087c6:	ea4f 5be6 	mov.w	fp, r6, asr #23
 80087ca:	dc01      	bgt.n	80087d0 <__ieee754_rem_pio2f+0x138>
 80087cc:	6020      	str	r0, [r4, #0]
 80087ce:	e026      	b.n	800881e <__ieee754_rem_pio2f+0x186>
 80087d0:	4958      	ldr	r1, [pc, #352]	; (8008934 <__ieee754_rem_pio2f+0x29c>)
 80087d2:	4648      	mov	r0, r9
 80087d4:	f7f8 fad6 	bl	8000d84 <__aeabi_fmul>
 80087d8:	4607      	mov	r7, r0
 80087da:	4601      	mov	r1, r0
 80087dc:	4640      	mov	r0, r8
 80087de:	f7f8 f9c7 	bl	8000b70 <__aeabi_fsub>
 80087e2:	4601      	mov	r1, r0
 80087e4:	4606      	mov	r6, r0
 80087e6:	4640      	mov	r0, r8
 80087e8:	f7f8 f9c2 	bl	8000b70 <__aeabi_fsub>
 80087ec:	4639      	mov	r1, r7
 80087ee:	f7f8 f9bf 	bl	8000b70 <__aeabi_fsub>
 80087f2:	4607      	mov	r7, r0
 80087f4:	4950      	ldr	r1, [pc, #320]	; (8008938 <__ieee754_rem_pio2f+0x2a0>)
 80087f6:	4648      	mov	r0, r9
 80087f8:	f7f8 fac4 	bl	8000d84 <__aeabi_fmul>
 80087fc:	4639      	mov	r1, r7
 80087fe:	f7f8 f9b7 	bl	8000b70 <__aeabi_fsub>
 8008802:	4601      	mov	r1, r0
 8008804:	4607      	mov	r7, r0
 8008806:	4630      	mov	r0, r6
 8008808:	f7f8 f9b2 	bl	8000b70 <__aeabi_fsub>
 800880c:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8008810:	ebab 0b03 	sub.w	fp, fp, r3
 8008814:	f1bb 0f19 	cmp.w	fp, #25
 8008818:	dc16      	bgt.n	8008848 <__ieee754_rem_pio2f+0x1b0>
 800881a:	46b0      	mov	r8, r6
 800881c:	6020      	str	r0, [r4, #0]
 800881e:	6826      	ldr	r6, [r4, #0]
 8008820:	4640      	mov	r0, r8
 8008822:	4631      	mov	r1, r6
 8008824:	f7f8 f9a4 	bl	8000b70 <__aeabi_fsub>
 8008828:	4639      	mov	r1, r7
 800882a:	f7f8 f9a1 	bl	8000b70 <__aeabi_fsub>
 800882e:	f1ba 0f00 	cmp.w	sl, #0
 8008832:	6060      	str	r0, [r4, #4]
 8008834:	f6bf af5a 	bge.w	80086ec <__ieee754_rem_pio2f+0x54>
 8008838:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 800883c:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8008840:	6026      	str	r6, [r4, #0]
 8008842:	6060      	str	r0, [r4, #4]
 8008844:	426d      	negs	r5, r5
 8008846:	e751      	b.n	80086ec <__ieee754_rem_pio2f+0x54>
 8008848:	493f      	ldr	r1, [pc, #252]	; (8008948 <__ieee754_rem_pio2f+0x2b0>)
 800884a:	4648      	mov	r0, r9
 800884c:	f7f8 fa9a 	bl	8000d84 <__aeabi_fmul>
 8008850:	4607      	mov	r7, r0
 8008852:	4601      	mov	r1, r0
 8008854:	4630      	mov	r0, r6
 8008856:	f7f8 f98b 	bl	8000b70 <__aeabi_fsub>
 800885a:	4601      	mov	r1, r0
 800885c:	4680      	mov	r8, r0
 800885e:	4630      	mov	r0, r6
 8008860:	f7f8 f986 	bl	8000b70 <__aeabi_fsub>
 8008864:	4639      	mov	r1, r7
 8008866:	f7f8 f983 	bl	8000b70 <__aeabi_fsub>
 800886a:	4606      	mov	r6, r0
 800886c:	4937      	ldr	r1, [pc, #220]	; (800894c <__ieee754_rem_pio2f+0x2b4>)
 800886e:	4648      	mov	r0, r9
 8008870:	f7f8 fa88 	bl	8000d84 <__aeabi_fmul>
 8008874:	4631      	mov	r1, r6
 8008876:	f7f8 f97b 	bl	8000b70 <__aeabi_fsub>
 800887a:	4607      	mov	r7, r0
 800887c:	e795      	b.n	80087aa <__ieee754_rem_pio2f+0x112>
 800887e:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8008882:	db05      	blt.n	8008890 <__ieee754_rem_pio2f+0x1f8>
 8008884:	4601      	mov	r1, r0
 8008886:	f7f8 f973 	bl	8000b70 <__aeabi_fsub>
 800888a:	6060      	str	r0, [r4, #4]
 800888c:	6020      	str	r0, [r4, #0]
 800888e:	e710      	b.n	80086b2 <__ieee754_rem_pio2f+0x1a>
 8008890:	15f7      	asrs	r7, r6, #23
 8008892:	3f86      	subs	r7, #134	; 0x86
 8008894:	eba6 56c7 	sub.w	r6, r6, r7, lsl #23
 8008898:	4630      	mov	r0, r6
 800889a:	f7f8 fc39 	bl	8001110 <__aeabi_f2iz>
 800889e:	f7f8 fa1d 	bl	8000cdc <__aeabi_i2f>
 80088a2:	4601      	mov	r1, r0
 80088a4:	9003      	str	r0, [sp, #12]
 80088a6:	4630      	mov	r0, r6
 80088a8:	f7f8 f962 	bl	8000b70 <__aeabi_fsub>
 80088ac:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 80088b0:	f7f8 fa68 	bl	8000d84 <__aeabi_fmul>
 80088b4:	4606      	mov	r6, r0
 80088b6:	f7f8 fc2b 	bl	8001110 <__aeabi_f2iz>
 80088ba:	f7f8 fa0f 	bl	8000cdc <__aeabi_i2f>
 80088be:	4601      	mov	r1, r0
 80088c0:	9004      	str	r0, [sp, #16]
 80088c2:	4605      	mov	r5, r0
 80088c4:	4630      	mov	r0, r6
 80088c6:	f7f8 f953 	bl	8000b70 <__aeabi_fsub>
 80088ca:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 80088ce:	f7f8 fa59 	bl	8000d84 <__aeabi_fmul>
 80088d2:	2100      	movs	r1, #0
 80088d4:	9005      	str	r0, [sp, #20]
 80088d6:	f7f8 fbe9 	bl	80010ac <__aeabi_fcmpeq>
 80088da:	b1f0      	cbz	r0, 800891a <__ieee754_rem_pio2f+0x282>
 80088dc:	2100      	movs	r1, #0
 80088de:	4628      	mov	r0, r5
 80088e0:	f7f8 fbe4 	bl	80010ac <__aeabi_fcmpeq>
 80088e4:	2800      	cmp	r0, #0
 80088e6:	bf14      	ite	ne
 80088e8:	2301      	movne	r3, #1
 80088ea:	2302      	moveq	r3, #2
 80088ec:	4a18      	ldr	r2, [pc, #96]	; (8008950 <__ieee754_rem_pio2f+0x2b8>)
 80088ee:	4621      	mov	r1, r4
 80088f0:	9201      	str	r2, [sp, #4]
 80088f2:	2202      	movs	r2, #2
 80088f4:	a803      	add	r0, sp, #12
 80088f6:	9200      	str	r2, [sp, #0]
 80088f8:	463a      	mov	r2, r7
 80088fa:	f000 f82f 	bl	800895c <__kernel_rem_pio2f>
 80088fe:	f1ba 0f00 	cmp.w	sl, #0
 8008902:	4605      	mov	r5, r0
 8008904:	f6bf aef2 	bge.w	80086ec <__ieee754_rem_pio2f+0x54>
 8008908:	6823      	ldr	r3, [r4, #0]
 800890a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800890e:	6023      	str	r3, [r4, #0]
 8008910:	6863      	ldr	r3, [r4, #4]
 8008912:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008916:	6063      	str	r3, [r4, #4]
 8008918:	e794      	b.n	8008844 <__ieee754_rem_pio2f+0x1ac>
 800891a:	2303      	movs	r3, #3
 800891c:	e7e6      	b.n	80088ec <__ieee754_rem_pio2f+0x254>
 800891e:	bf00      	nop
 8008920:	3f490fd8 	.word	0x3f490fd8
 8008924:	4016cbe3 	.word	0x4016cbe3
 8008928:	3fc90f80 	.word	0x3fc90f80
 800892c:	3fc90fd0 	.word	0x3fc90fd0
 8008930:	37354443 	.word	0x37354443
 8008934:	37354400 	.word	0x37354400
 8008938:	2e85a308 	.word	0x2e85a308
 800893c:	43490f80 	.word	0x43490f80
 8008940:	3f22f984 	.word	0x3f22f984
 8008944:	080093c4 	.word	0x080093c4
 8008948:	2e85a300 	.word	0x2e85a300
 800894c:	248d3132 	.word	0x248d3132
 8008950:	08009444 	.word	0x08009444

08008954 <fabsf>:
 8008954:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8008958:	4770      	bx	lr
	...

0800895c <__kernel_rem_pio2f>:
 800895c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008960:	b0db      	sub	sp, #364	; 0x16c
 8008962:	9202      	str	r2, [sp, #8]
 8008964:	9304      	str	r3, [sp, #16]
 8008966:	9a64      	ldr	r2, [sp, #400]	; 0x190
 8008968:	4bbb      	ldr	r3, [pc, #748]	; (8008c58 <__kernel_rem_pio2f+0x2fc>)
 800896a:	9005      	str	r0, [sp, #20]
 800896c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008970:	9100      	str	r1, [sp, #0]
 8008972:	9301      	str	r3, [sp, #4]
 8008974:	9b04      	ldr	r3, [sp, #16]
 8008976:	3b01      	subs	r3, #1
 8008978:	9303      	str	r3, [sp, #12]
 800897a:	9b02      	ldr	r3, [sp, #8]
 800897c:	1d1a      	adds	r2, r3, #4
 800897e:	f2c0 809b 	blt.w	8008ab8 <__kernel_rem_pio2f+0x15c>
 8008982:	1edc      	subs	r4, r3, #3
 8008984:	bf48      	it	mi
 8008986:	1d1c      	addmi	r4, r3, #4
 8008988:	10e4      	asrs	r4, r4, #3
 800898a:	2500      	movs	r5, #0
 800898c:	f04f 0b00 	mov.w	fp, #0
 8008990:	1c67      	adds	r7, r4, #1
 8008992:	00fb      	lsls	r3, r7, #3
 8008994:	9306      	str	r3, [sp, #24]
 8008996:	9b02      	ldr	r3, [sp, #8]
 8008998:	9a03      	ldr	r2, [sp, #12]
 800899a:	eba3 07c7 	sub.w	r7, r3, r7, lsl #3
 800899e:	9b01      	ldr	r3, [sp, #4]
 80089a0:	eba4 0802 	sub.w	r8, r4, r2
 80089a4:	eb03 0902 	add.w	r9, r3, r2
 80089a8:	9b65      	ldr	r3, [sp, #404]	; 0x194
 80089aa:	ae1e      	add	r6, sp, #120	; 0x78
 80089ac:	eb03 0a88 	add.w	sl, r3, r8, lsl #2
 80089b0:	454d      	cmp	r5, r9
 80089b2:	f340 8083 	ble.w	8008abc <__kernel_rem_pio2f+0x160>
 80089b6:	9a04      	ldr	r2, [sp, #16]
 80089b8:	ab1e      	add	r3, sp, #120	; 0x78
 80089ba:	eb03 0582 	add.w	r5, r3, r2, lsl #2
 80089be:	f04f 0900 	mov.w	r9, #0
 80089c2:	2300      	movs	r3, #0
 80089c4:	f50d 7b8c 	add.w	fp, sp, #280	; 0x118
 80089c8:	9a01      	ldr	r2, [sp, #4]
 80089ca:	4591      	cmp	r9, r2
 80089cc:	f340 809e 	ble.w	8008b0c <__kernel_rem_pio2f+0x1b0>
 80089d0:	4613      	mov	r3, r2
 80089d2:	aa0a      	add	r2, sp, #40	; 0x28
 80089d4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80089d8:	9308      	str	r3, [sp, #32]
 80089da:	9b65      	ldr	r3, [sp, #404]	; 0x194
 80089dc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80089e0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80089e4:	9307      	str	r3, [sp, #28]
 80089e6:	ac0a      	add	r4, sp, #40	; 0x28
 80089e8:	4626      	mov	r6, r4
 80089ea:	46c3      	mov	fp, r8
 80089ec:	f04f 4987 	mov.w	r9, #1132462080	; 0x43800000
 80089f0:	ab5a      	add	r3, sp, #360	; 0x168
 80089f2:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 80089f6:	f853 5c50 	ldr.w	r5, [r3, #-80]
 80089fa:	f50d 7a8c 	add.w	sl, sp, #280	; 0x118
 80089fe:	f1bb 0f00 	cmp.w	fp, #0
 8008a02:	f300 8088 	bgt.w	8008b16 <__kernel_rem_pio2f+0x1ba>
 8008a06:	4639      	mov	r1, r7
 8008a08:	4628      	mov	r0, r5
 8008a0a:	f000 fa5b 	bl	8008ec4 <scalbnf>
 8008a0e:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
 8008a12:	4605      	mov	r5, r0
 8008a14:	f7f8 f9b6 	bl	8000d84 <__aeabi_fmul>
 8008a18:	f000 faa0 	bl	8008f5c <floorf>
 8008a1c:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 8008a20:	f7f8 f9b0 	bl	8000d84 <__aeabi_fmul>
 8008a24:	4601      	mov	r1, r0
 8008a26:	4628      	mov	r0, r5
 8008a28:	f7f8 f8a2 	bl	8000b70 <__aeabi_fsub>
 8008a2c:	4605      	mov	r5, r0
 8008a2e:	f7f8 fb6f 	bl	8001110 <__aeabi_f2iz>
 8008a32:	4606      	mov	r6, r0
 8008a34:	f7f8 f952 	bl	8000cdc <__aeabi_i2f>
 8008a38:	4601      	mov	r1, r0
 8008a3a:	4628      	mov	r0, r5
 8008a3c:	f7f8 f898 	bl	8000b70 <__aeabi_fsub>
 8008a40:	2f00      	cmp	r7, #0
 8008a42:	4681      	mov	r9, r0
 8008a44:	f340 8086 	ble.w	8008b54 <__kernel_rem_pio2f+0x1f8>
 8008a48:	f108 32ff 	add.w	r2, r8, #4294967295
 8008a4c:	ab0a      	add	r3, sp, #40	; 0x28
 8008a4e:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]
 8008a52:	f1c7 0108 	rsb	r1, r7, #8
 8008a56:	fa45 f301 	asr.w	r3, r5, r1
 8008a5a:	441e      	add	r6, r3
 8008a5c:	408b      	lsls	r3, r1
 8008a5e:	1aed      	subs	r5, r5, r3
 8008a60:	ab0a      	add	r3, sp, #40	; 0x28
 8008a62:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8008a66:	f1c7 0307 	rsb	r3, r7, #7
 8008a6a:	411d      	asrs	r5, r3
 8008a6c:	2d00      	cmp	r5, #0
 8008a6e:	dd7f      	ble.n	8008b70 <__kernel_rem_pio2f+0x214>
 8008a70:	2200      	movs	r2, #0
 8008a72:	4692      	mov	sl, r2
 8008a74:	3601      	adds	r6, #1
 8008a76:	4590      	cmp	r8, r2
 8008a78:	f300 80b0 	bgt.w	8008bdc <__kernel_rem_pio2f+0x280>
 8008a7c:	2f00      	cmp	r7, #0
 8008a7e:	dd05      	ble.n	8008a8c <__kernel_rem_pio2f+0x130>
 8008a80:	2f01      	cmp	r7, #1
 8008a82:	f000 80bd 	beq.w	8008c00 <__kernel_rem_pio2f+0x2a4>
 8008a86:	2f02      	cmp	r7, #2
 8008a88:	f000 80c5 	beq.w	8008c16 <__kernel_rem_pio2f+0x2ba>
 8008a8c:	2d02      	cmp	r5, #2
 8008a8e:	d16f      	bne.n	8008b70 <__kernel_rem_pio2f+0x214>
 8008a90:	4649      	mov	r1, r9
 8008a92:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8008a96:	f7f8 f86b 	bl	8000b70 <__aeabi_fsub>
 8008a9a:	4681      	mov	r9, r0
 8008a9c:	f1ba 0f00 	cmp.w	sl, #0
 8008aa0:	d066      	beq.n	8008b70 <__kernel_rem_pio2f+0x214>
 8008aa2:	4639      	mov	r1, r7
 8008aa4:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8008aa8:	f000 fa0c 	bl	8008ec4 <scalbnf>
 8008aac:	4601      	mov	r1, r0
 8008aae:	4648      	mov	r0, r9
 8008ab0:	f7f8 f85e 	bl	8000b70 <__aeabi_fsub>
 8008ab4:	4681      	mov	r9, r0
 8008ab6:	e05b      	b.n	8008b70 <__kernel_rem_pio2f+0x214>
 8008ab8:	2400      	movs	r4, #0
 8008aba:	e766      	b.n	800898a <__kernel_rem_pio2f+0x2e>
 8008abc:	eb18 0f05 	cmn.w	r8, r5
 8008ac0:	d407      	bmi.n	8008ad2 <__kernel_rem_pio2f+0x176>
 8008ac2:	f85a 0025 	ldr.w	r0, [sl, r5, lsl #2]
 8008ac6:	f7f8 f909 	bl	8000cdc <__aeabi_i2f>
 8008aca:	f846 0b04 	str.w	r0, [r6], #4
 8008ace:	3501      	adds	r5, #1
 8008ad0:	e76e      	b.n	80089b0 <__kernel_rem_pio2f+0x54>
 8008ad2:	4658      	mov	r0, fp
 8008ad4:	e7f9      	b.n	8008aca <__kernel_rem_pio2f+0x16e>
 8008ad6:	9307      	str	r3, [sp, #28]
 8008ad8:	9b05      	ldr	r3, [sp, #20]
 8008ada:	f8da 1000 	ldr.w	r1, [sl]
 8008ade:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8008ae2:	f7f8 f94f 	bl	8000d84 <__aeabi_fmul>
 8008ae6:	4601      	mov	r1, r0
 8008ae8:	4630      	mov	r0, r6
 8008aea:	f7f8 f843 	bl	8000b74 <__addsf3>
 8008aee:	4606      	mov	r6, r0
 8008af0:	9b07      	ldr	r3, [sp, #28]
 8008af2:	f108 0801 	add.w	r8, r8, #1
 8008af6:	9a03      	ldr	r2, [sp, #12]
 8008af8:	f1aa 0a04 	sub.w	sl, sl, #4
 8008afc:	4590      	cmp	r8, r2
 8008afe:	ddea      	ble.n	8008ad6 <__kernel_rem_pio2f+0x17a>
 8008b00:	f84b 6b04 	str.w	r6, [fp], #4
 8008b04:	f109 0901 	add.w	r9, r9, #1
 8008b08:	3504      	adds	r5, #4
 8008b0a:	e75d      	b.n	80089c8 <__kernel_rem_pio2f+0x6c>
 8008b0c:	46aa      	mov	sl, r5
 8008b0e:	461e      	mov	r6, r3
 8008b10:	f04f 0800 	mov.w	r8, #0
 8008b14:	e7ef      	b.n	8008af6 <__kernel_rem_pio2f+0x19a>
 8008b16:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 8008b1a:	4628      	mov	r0, r5
 8008b1c:	f7f8 f932 	bl	8000d84 <__aeabi_fmul>
 8008b20:	f7f8 faf6 	bl	8001110 <__aeabi_f2iz>
 8008b24:	f7f8 f8da 	bl	8000cdc <__aeabi_i2f>
 8008b28:	4649      	mov	r1, r9
 8008b2a:	9009      	str	r0, [sp, #36]	; 0x24
 8008b2c:	f7f8 f92a 	bl	8000d84 <__aeabi_fmul>
 8008b30:	4601      	mov	r1, r0
 8008b32:	4628      	mov	r0, r5
 8008b34:	f7f8 f81c 	bl	8000b70 <__aeabi_fsub>
 8008b38:	f7f8 faea 	bl	8001110 <__aeabi_f2iz>
 8008b3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b3e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008b42:	f846 0b04 	str.w	r0, [r6], #4
 8008b46:	f85a 102b 	ldr.w	r1, [sl, fp, lsl #2]
 8008b4a:	4618      	mov	r0, r3
 8008b4c:	f7f8 f812 	bl	8000b74 <__addsf3>
 8008b50:	4605      	mov	r5, r0
 8008b52:	e754      	b.n	80089fe <__kernel_rem_pio2f+0xa2>
 8008b54:	d106      	bne.n	8008b64 <__kernel_rem_pio2f+0x208>
 8008b56:	f108 33ff 	add.w	r3, r8, #4294967295
 8008b5a:	aa0a      	add	r2, sp, #40	; 0x28
 8008b5c:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 8008b60:	11ed      	asrs	r5, r5, #7
 8008b62:	e783      	b.n	8008a6c <__kernel_rem_pio2f+0x110>
 8008b64:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8008b68:	f7f8 fabe 	bl	80010e8 <__aeabi_fcmpge>
 8008b6c:	4605      	mov	r5, r0
 8008b6e:	bb98      	cbnz	r0, 8008bd8 <__kernel_rem_pio2f+0x27c>
 8008b70:	2100      	movs	r1, #0
 8008b72:	4648      	mov	r0, r9
 8008b74:	f7f8 fa9a 	bl	80010ac <__aeabi_fcmpeq>
 8008b78:	2800      	cmp	r0, #0
 8008b7a:	f000 8098 	beq.w	8008cae <__kernel_rem_pio2f+0x352>
 8008b7e:	f108 34ff 	add.w	r4, r8, #4294967295
 8008b82:	4623      	mov	r3, r4
 8008b84:	2200      	movs	r2, #0
 8008b86:	9901      	ldr	r1, [sp, #4]
 8008b88:	428b      	cmp	r3, r1
 8008b8a:	da4c      	bge.n	8008c26 <__kernel_rem_pio2f+0x2ca>
 8008b8c:	2a00      	cmp	r2, #0
 8008b8e:	d067      	beq.n	8008c60 <__kernel_rem_pio2f+0x304>
 8008b90:	ab0a      	add	r3, sp, #40	; 0x28
 8008b92:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8008b96:	3f08      	subs	r7, #8
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	f000 8086 	beq.w	8008caa <__kernel_rem_pio2f+0x34e>
 8008b9e:	4639      	mov	r1, r7
 8008ba0:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8008ba4:	f000 f98e 	bl	8008ec4 <scalbnf>
 8008ba8:	46a2      	mov	sl, r4
 8008baa:	4681      	mov	r9, r0
 8008bac:	f04f 586e 	mov.w	r8, #998244352	; 0x3b800000
 8008bb0:	af46      	add	r7, sp, #280	; 0x118
 8008bb2:	f1ba 0f00 	cmp.w	sl, #0
 8008bb6:	f280 80af 	bge.w	8008d18 <__kernel_rem_pio2f+0x3bc>
 8008bba:	4627      	mov	r7, r4
 8008bbc:	2200      	movs	r2, #0
 8008bbe:	2f00      	cmp	r7, #0
 8008bc0:	f2c0 80d9 	blt.w	8008d76 <__kernel_rem_pio2f+0x41a>
 8008bc4:	a946      	add	r1, sp, #280	; 0x118
 8008bc6:	4690      	mov	r8, r2
 8008bc8:	f04f 0a00 	mov.w	sl, #0
 8008bcc:	4b23      	ldr	r3, [pc, #140]	; (8008c5c <__kernel_rem_pio2f+0x300>)
 8008bce:	eb01 0b87 	add.w	fp, r1, r7, lsl #2
 8008bd2:	eba4 0907 	sub.w	r9, r4, r7
 8008bd6:	e0c2      	b.n	8008d5e <__kernel_rem_pio2f+0x402>
 8008bd8:	2502      	movs	r5, #2
 8008bda:	e749      	b.n	8008a70 <__kernel_rem_pio2f+0x114>
 8008bdc:	6823      	ldr	r3, [r4, #0]
 8008bde:	f1ba 0f00 	cmp.w	sl, #0
 8008be2:	d108      	bne.n	8008bf6 <__kernel_rem_pio2f+0x29a>
 8008be4:	b11b      	cbz	r3, 8008bee <__kernel_rem_pio2f+0x292>
 8008be6:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8008bea:	6023      	str	r3, [r4, #0]
 8008bec:	2301      	movs	r3, #1
 8008bee:	469a      	mov	sl, r3
 8008bf0:	3201      	adds	r2, #1
 8008bf2:	3404      	adds	r4, #4
 8008bf4:	e73f      	b.n	8008a76 <__kernel_rem_pio2f+0x11a>
 8008bf6:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 8008bfa:	6023      	str	r3, [r4, #0]
 8008bfc:	4653      	mov	r3, sl
 8008bfe:	e7f6      	b.n	8008bee <__kernel_rem_pio2f+0x292>
 8008c00:	f108 32ff 	add.w	r2, r8, #4294967295
 8008c04:	ab0a      	add	r3, sp, #40	; 0x28
 8008c06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c0a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008c0e:	a90a      	add	r1, sp, #40	; 0x28
 8008c10:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8008c14:	e73a      	b.n	8008a8c <__kernel_rem_pio2f+0x130>
 8008c16:	f108 32ff 	add.w	r2, r8, #4294967295
 8008c1a:	ab0a      	add	r3, sp, #40	; 0x28
 8008c1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c20:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008c24:	e7f3      	b.n	8008c0e <__kernel_rem_pio2f+0x2b2>
 8008c26:	a90a      	add	r1, sp, #40	; 0x28
 8008c28:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8008c2c:	3b01      	subs	r3, #1
 8008c2e:	430a      	orrs	r2, r1
 8008c30:	e7a9      	b.n	8008b86 <__kernel_rem_pio2f+0x22a>
 8008c32:	3401      	adds	r4, #1
 8008c34:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8008c38:	2a00      	cmp	r2, #0
 8008c3a:	d0fa      	beq.n	8008c32 <__kernel_rem_pio2f+0x2d6>
 8008c3c:	9b04      	ldr	r3, [sp, #16]
 8008c3e:	aa1e      	add	r2, sp, #120	; 0x78
 8008c40:	4443      	add	r3, r8
 8008c42:	f108 0601 	add.w	r6, r8, #1
 8008c46:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8008c4a:	4444      	add	r4, r8
 8008c4c:	f50d 798c 	add.w	r9, sp, #280	; 0x118
 8008c50:	42b4      	cmp	r4, r6
 8008c52:	da08      	bge.n	8008c66 <__kernel_rem_pio2f+0x30a>
 8008c54:	46a0      	mov	r8, r4
 8008c56:	e6c6      	b.n	80089e6 <__kernel_rem_pio2f+0x8a>
 8008c58:	08009788 	.word	0x08009788
 8008c5c:	0800975c 	.word	0x0800975c
 8008c60:	2401      	movs	r4, #1
 8008c62:	9b08      	ldr	r3, [sp, #32]
 8008c64:	e7e6      	b.n	8008c34 <__kernel_rem_pio2f+0x2d8>
 8008c66:	9b07      	ldr	r3, [sp, #28]
 8008c68:	46ab      	mov	fp, r5
 8008c6a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8008c6e:	f7f8 f835 	bl	8000cdc <__aeabi_i2f>
 8008c72:	f04f 0a00 	mov.w	sl, #0
 8008c76:	f04f 0800 	mov.w	r8, #0
 8008c7a:	6028      	str	r0, [r5, #0]
 8008c7c:	9b03      	ldr	r3, [sp, #12]
 8008c7e:	459a      	cmp	sl, r3
 8008c80:	dd04      	ble.n	8008c8c <__kernel_rem_pio2f+0x330>
 8008c82:	f849 8026 	str.w	r8, [r9, r6, lsl #2]
 8008c86:	3504      	adds	r5, #4
 8008c88:	3601      	adds	r6, #1
 8008c8a:	e7e1      	b.n	8008c50 <__kernel_rem_pio2f+0x2f4>
 8008c8c:	9b05      	ldr	r3, [sp, #20]
 8008c8e:	f85b 0904 	ldr.w	r0, [fp], #-4
 8008c92:	f853 102a 	ldr.w	r1, [r3, sl, lsl #2]
 8008c96:	f7f8 f875 	bl	8000d84 <__aeabi_fmul>
 8008c9a:	4601      	mov	r1, r0
 8008c9c:	4640      	mov	r0, r8
 8008c9e:	f7f7 ff69 	bl	8000b74 <__addsf3>
 8008ca2:	f10a 0a01 	add.w	sl, sl, #1
 8008ca6:	4680      	mov	r8, r0
 8008ca8:	e7e8      	b.n	8008c7c <__kernel_rem_pio2f+0x320>
 8008caa:	3c01      	subs	r4, #1
 8008cac:	e770      	b.n	8008b90 <__kernel_rem_pio2f+0x234>
 8008cae:	9b06      	ldr	r3, [sp, #24]
 8008cb0:	9a02      	ldr	r2, [sp, #8]
 8008cb2:	4648      	mov	r0, r9
 8008cb4:	1a99      	subs	r1, r3, r2
 8008cb6:	f000 f905 	bl	8008ec4 <scalbnf>
 8008cba:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8008cbe:	4604      	mov	r4, r0
 8008cc0:	f7f8 fa12 	bl	80010e8 <__aeabi_fcmpge>
 8008cc4:	b300      	cbz	r0, 8008d08 <__kernel_rem_pio2f+0x3ac>
 8008cc6:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 8008cca:	4620      	mov	r0, r4
 8008ccc:	f7f8 f85a 	bl	8000d84 <__aeabi_fmul>
 8008cd0:	f7f8 fa1e 	bl	8001110 <__aeabi_f2iz>
 8008cd4:	f7f8 f802 	bl	8000cdc <__aeabi_i2f>
 8008cd8:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8008cdc:	4681      	mov	r9, r0
 8008cde:	f7f8 f851 	bl	8000d84 <__aeabi_fmul>
 8008ce2:	4601      	mov	r1, r0
 8008ce4:	4620      	mov	r0, r4
 8008ce6:	f7f7 ff43 	bl	8000b70 <__aeabi_fsub>
 8008cea:	f7f8 fa11 	bl	8001110 <__aeabi_f2iz>
 8008cee:	ab0a      	add	r3, sp, #40	; 0x28
 8008cf0:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8008cf4:	4648      	mov	r0, r9
 8008cf6:	f7f8 fa0b 	bl	8001110 <__aeabi_f2iz>
 8008cfa:	f108 0401 	add.w	r4, r8, #1
 8008cfe:	ab0a      	add	r3, sp, #40	; 0x28
 8008d00:	3708      	adds	r7, #8
 8008d02:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8008d06:	e74a      	b.n	8008b9e <__kernel_rem_pio2f+0x242>
 8008d08:	4620      	mov	r0, r4
 8008d0a:	f7f8 fa01 	bl	8001110 <__aeabi_f2iz>
 8008d0e:	ab0a      	add	r3, sp, #40	; 0x28
 8008d10:	4644      	mov	r4, r8
 8008d12:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8008d16:	e742      	b.n	8008b9e <__kernel_rem_pio2f+0x242>
 8008d18:	ab0a      	add	r3, sp, #40	; 0x28
 8008d1a:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8008d1e:	f7f7 ffdd 	bl	8000cdc <__aeabi_i2f>
 8008d22:	4649      	mov	r1, r9
 8008d24:	f7f8 f82e 	bl	8000d84 <__aeabi_fmul>
 8008d28:	4641      	mov	r1, r8
 8008d2a:	f847 002a 	str.w	r0, [r7, sl, lsl #2]
 8008d2e:	4648      	mov	r0, r9
 8008d30:	f7f8 f828 	bl	8000d84 <__aeabi_fmul>
 8008d34:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008d38:	4681      	mov	r9, r0
 8008d3a:	e73a      	b.n	8008bb2 <__kernel_rem_pio2f+0x256>
 8008d3c:	f853 0b04 	ldr.w	r0, [r3], #4
 8008d40:	f85b 1b04 	ldr.w	r1, [fp], #4
 8008d44:	9203      	str	r2, [sp, #12]
 8008d46:	9302      	str	r3, [sp, #8]
 8008d48:	f7f8 f81c 	bl	8000d84 <__aeabi_fmul>
 8008d4c:	4601      	mov	r1, r0
 8008d4e:	4640      	mov	r0, r8
 8008d50:	f7f7 ff10 	bl	8000b74 <__addsf3>
 8008d54:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8008d58:	4680      	mov	r8, r0
 8008d5a:	f10a 0a01 	add.w	sl, sl, #1
 8008d5e:	9901      	ldr	r1, [sp, #4]
 8008d60:	458a      	cmp	sl, r1
 8008d62:	dc01      	bgt.n	8008d68 <__kernel_rem_pio2f+0x40c>
 8008d64:	45ca      	cmp	sl, r9
 8008d66:	dde9      	ble.n	8008d3c <__kernel_rem_pio2f+0x3e0>
 8008d68:	ab5a      	add	r3, sp, #360	; 0x168
 8008d6a:	eb03 0989 	add.w	r9, r3, r9, lsl #2
 8008d6e:	f849 8ca0 	str.w	r8, [r9, #-160]
 8008d72:	3f01      	subs	r7, #1
 8008d74:	e723      	b.n	8008bbe <__kernel_rem_pio2f+0x262>
 8008d76:	9b64      	ldr	r3, [sp, #400]	; 0x190
 8008d78:	2b02      	cmp	r3, #2
 8008d7a:	dc07      	bgt.n	8008d8c <__kernel_rem_pio2f+0x430>
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	dc4e      	bgt.n	8008e1e <__kernel_rem_pio2f+0x4c2>
 8008d80:	d02e      	beq.n	8008de0 <__kernel_rem_pio2f+0x484>
 8008d82:	f006 0007 	and.w	r0, r6, #7
 8008d86:	b05b      	add	sp, #364	; 0x16c
 8008d88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d8c:	9b64      	ldr	r3, [sp, #400]	; 0x190
 8008d8e:	2b03      	cmp	r3, #3
 8008d90:	d1f7      	bne.n	8008d82 <__kernel_rem_pio2f+0x426>
 8008d92:	f10d 0bc8 	add.w	fp, sp, #200	; 0xc8
 8008d96:	eb0b 0784 	add.w	r7, fp, r4, lsl #2
 8008d9a:	46b8      	mov	r8, r7
 8008d9c:	46a2      	mov	sl, r4
 8008d9e:	f1ba 0f00 	cmp.w	sl, #0
 8008da2:	dc49      	bgt.n	8008e38 <__kernel_rem_pio2f+0x4dc>
 8008da4:	46a1      	mov	r9, r4
 8008da6:	f1b9 0f01 	cmp.w	r9, #1
 8008daa:	dc60      	bgt.n	8008e6e <__kernel_rem_pio2f+0x512>
 8008dac:	2000      	movs	r0, #0
 8008dae:	2c01      	cmp	r4, #1
 8008db0:	dc76      	bgt.n	8008ea0 <__kernel_rem_pio2f+0x544>
 8008db2:	9a32      	ldr	r2, [sp, #200]	; 0xc8
 8008db4:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 8008db6:	2d00      	cmp	r5, #0
 8008db8:	d178      	bne.n	8008eac <__kernel_rem_pio2f+0x550>
 8008dba:	9900      	ldr	r1, [sp, #0]
 8008dbc:	600a      	str	r2, [r1, #0]
 8008dbe:	460a      	mov	r2, r1
 8008dc0:	604b      	str	r3, [r1, #4]
 8008dc2:	6090      	str	r0, [r2, #8]
 8008dc4:	e7dd      	b.n	8008d82 <__kernel_rem_pio2f+0x426>
 8008dc6:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 8008dca:	f7f7 fed3 	bl	8000b74 <__addsf3>
 8008dce:	3c01      	subs	r4, #1
 8008dd0:	2c00      	cmp	r4, #0
 8008dd2:	daf8      	bge.n	8008dc6 <__kernel_rem_pio2f+0x46a>
 8008dd4:	b10d      	cbz	r5, 8008dda <__kernel_rem_pio2f+0x47e>
 8008dd6:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8008dda:	9b00      	ldr	r3, [sp, #0]
 8008ddc:	6018      	str	r0, [r3, #0]
 8008dde:	e7d0      	b.n	8008d82 <__kernel_rem_pio2f+0x426>
 8008de0:	2000      	movs	r0, #0
 8008de2:	af32      	add	r7, sp, #200	; 0xc8
 8008de4:	e7f4      	b.n	8008dd0 <__kernel_rem_pio2f+0x474>
 8008de6:	f857 1028 	ldr.w	r1, [r7, r8, lsl #2]
 8008dea:	f7f7 fec3 	bl	8000b74 <__addsf3>
 8008dee:	f108 38ff 	add.w	r8, r8, #4294967295
 8008df2:	f1b8 0f00 	cmp.w	r8, #0
 8008df6:	daf6      	bge.n	8008de6 <__kernel_rem_pio2f+0x48a>
 8008df8:	b1ad      	cbz	r5, 8008e26 <__kernel_rem_pio2f+0x4ca>
 8008dfa:	f100 4300 	add.w	r3, r0, #2147483648	; 0x80000000
 8008dfe:	9a00      	ldr	r2, [sp, #0]
 8008e00:	4601      	mov	r1, r0
 8008e02:	6013      	str	r3, [r2, #0]
 8008e04:	9832      	ldr	r0, [sp, #200]	; 0xc8
 8008e06:	f7f7 feb3 	bl	8000b70 <__aeabi_fsub>
 8008e0a:	f04f 0801 	mov.w	r8, #1
 8008e0e:	4544      	cmp	r4, r8
 8008e10:	da0b      	bge.n	8008e2a <__kernel_rem_pio2f+0x4ce>
 8008e12:	b10d      	cbz	r5, 8008e18 <__kernel_rem_pio2f+0x4bc>
 8008e14:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8008e18:	9b00      	ldr	r3, [sp, #0]
 8008e1a:	6058      	str	r0, [r3, #4]
 8008e1c:	e7b1      	b.n	8008d82 <__kernel_rem_pio2f+0x426>
 8008e1e:	46a0      	mov	r8, r4
 8008e20:	2000      	movs	r0, #0
 8008e22:	af32      	add	r7, sp, #200	; 0xc8
 8008e24:	e7e5      	b.n	8008df2 <__kernel_rem_pio2f+0x496>
 8008e26:	4603      	mov	r3, r0
 8008e28:	e7e9      	b.n	8008dfe <__kernel_rem_pio2f+0x4a2>
 8008e2a:	f857 1f04 	ldr.w	r1, [r7, #4]!
 8008e2e:	f7f7 fea1 	bl	8000b74 <__addsf3>
 8008e32:	f108 0801 	add.w	r8, r8, #1
 8008e36:	e7ea      	b.n	8008e0e <__kernel_rem_pio2f+0x4b2>
 8008e38:	f8d8 3000 	ldr.w	r3, [r8]
 8008e3c:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8008e40:	4619      	mov	r1, r3
 8008e42:	4610      	mov	r0, r2
 8008e44:	9302      	str	r3, [sp, #8]
 8008e46:	9201      	str	r2, [sp, #4]
 8008e48:	f7f7 fe94 	bl	8000b74 <__addsf3>
 8008e4c:	9a01      	ldr	r2, [sp, #4]
 8008e4e:	4601      	mov	r1, r0
 8008e50:	4681      	mov	r9, r0
 8008e52:	4610      	mov	r0, r2
 8008e54:	f7f7 fe8c 	bl	8000b70 <__aeabi_fsub>
 8008e58:	9b02      	ldr	r3, [sp, #8]
 8008e5a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008e5e:	4619      	mov	r1, r3
 8008e60:	f7f7 fe88 	bl	8000b74 <__addsf3>
 8008e64:	f848 0904 	str.w	r0, [r8], #-4
 8008e68:	f8c8 9000 	str.w	r9, [r8]
 8008e6c:	e797      	b.n	8008d9e <__kernel_rem_pio2f+0x442>
 8008e6e:	f857 3c04 	ldr.w	r3, [r7, #-4]
 8008e72:	f8d7 a000 	ldr.w	sl, [r7]
 8008e76:	4618      	mov	r0, r3
 8008e78:	4651      	mov	r1, sl
 8008e7a:	9301      	str	r3, [sp, #4]
 8008e7c:	f7f7 fe7a 	bl	8000b74 <__addsf3>
 8008e80:	9b01      	ldr	r3, [sp, #4]
 8008e82:	4601      	mov	r1, r0
 8008e84:	4680      	mov	r8, r0
 8008e86:	4618      	mov	r0, r3
 8008e88:	f7f7 fe72 	bl	8000b70 <__aeabi_fsub>
 8008e8c:	4651      	mov	r1, sl
 8008e8e:	f7f7 fe71 	bl	8000b74 <__addsf3>
 8008e92:	f847 0904 	str.w	r0, [r7], #-4
 8008e96:	f109 39ff 	add.w	r9, r9, #4294967295
 8008e9a:	f8c7 8000 	str.w	r8, [r7]
 8008e9e:	e782      	b.n	8008da6 <__kernel_rem_pio2f+0x44a>
 8008ea0:	f85b 1024 	ldr.w	r1, [fp, r4, lsl #2]
 8008ea4:	f7f7 fe66 	bl	8000b74 <__addsf3>
 8008ea8:	3c01      	subs	r4, #1
 8008eaa:	e780      	b.n	8008dae <__kernel_rem_pio2f+0x452>
 8008eac:	9900      	ldr	r1, [sp, #0]
 8008eae:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
 8008eb2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008eb6:	600a      	str	r2, [r1, #0]
 8008eb8:	604b      	str	r3, [r1, #4]
 8008eba:	460a      	mov	r2, r1
 8008ebc:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8008ec0:	e77f      	b.n	8008dc2 <__kernel_rem_pio2f+0x466>
 8008ec2:	bf00      	nop

08008ec4 <scalbnf>:
 8008ec4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8008ec8:	b538      	push	{r3, r4, r5, lr}
 8008eca:	4603      	mov	r3, r0
 8008ecc:	460d      	mov	r5, r1
 8008ece:	4604      	mov	r4, r0
 8008ed0:	d02e      	beq.n	8008f30 <scalbnf+0x6c>
 8008ed2:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8008ed6:	d304      	bcc.n	8008ee2 <scalbnf+0x1e>
 8008ed8:	4601      	mov	r1, r0
 8008eda:	f7f7 fe4b 	bl	8000b74 <__addsf3>
 8008ede:	4603      	mov	r3, r0
 8008ee0:	e026      	b.n	8008f30 <scalbnf+0x6c>
 8008ee2:	f010 4fff 	tst.w	r0, #2139095040	; 0x7f800000
 8008ee6:	d118      	bne.n	8008f1a <scalbnf+0x56>
 8008ee8:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
 8008eec:	f7f7 ff4a 	bl	8000d84 <__aeabi_fmul>
 8008ef0:	4a17      	ldr	r2, [pc, #92]	; (8008f50 <scalbnf+0x8c>)
 8008ef2:	4603      	mov	r3, r0
 8008ef4:	4295      	cmp	r5, r2
 8008ef6:	db0c      	blt.n	8008f12 <scalbnf+0x4e>
 8008ef8:	4604      	mov	r4, r0
 8008efa:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8008efe:	3a19      	subs	r2, #25
 8008f00:	f24c 3150 	movw	r1, #50000	; 0xc350
 8008f04:	428d      	cmp	r5, r1
 8008f06:	dd0a      	ble.n	8008f1e <scalbnf+0x5a>
 8008f08:	4912      	ldr	r1, [pc, #72]	; (8008f54 <scalbnf+0x90>)
 8008f0a:	4618      	mov	r0, r3
 8008f0c:	f361 001e 	bfi	r0, r1, #0, #31
 8008f10:	e000      	b.n	8008f14 <scalbnf+0x50>
 8008f12:	4911      	ldr	r1, [pc, #68]	; (8008f58 <scalbnf+0x94>)
 8008f14:	f7f7 ff36 	bl	8000d84 <__aeabi_fmul>
 8008f18:	e7e1      	b.n	8008ede <scalbnf+0x1a>
 8008f1a:	0dd2      	lsrs	r2, r2, #23
 8008f1c:	e7f0      	b.n	8008f00 <scalbnf+0x3c>
 8008f1e:	1951      	adds	r1, r2, r5
 8008f20:	29fe      	cmp	r1, #254	; 0xfe
 8008f22:	dcf1      	bgt.n	8008f08 <scalbnf+0x44>
 8008f24:	2900      	cmp	r1, #0
 8008f26:	dd05      	ble.n	8008f34 <scalbnf+0x70>
 8008f28:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
 8008f2c:	ea44 53c1 	orr.w	r3, r4, r1, lsl #23
 8008f30:	4618      	mov	r0, r3
 8008f32:	bd38      	pop	{r3, r4, r5, pc}
 8008f34:	f111 0f16 	cmn.w	r1, #22
 8008f38:	da01      	bge.n	8008f3e <scalbnf+0x7a>
 8008f3a:	4907      	ldr	r1, [pc, #28]	; (8008f58 <scalbnf+0x94>)
 8008f3c:	e7e5      	b.n	8008f0a <scalbnf+0x46>
 8008f3e:	f101 0019 	add.w	r0, r1, #25
 8008f42:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
 8008f46:	f04f 514c 	mov.w	r1, #855638016	; 0x33000000
 8008f4a:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
 8008f4e:	e7e1      	b.n	8008f14 <scalbnf+0x50>
 8008f50:	ffff3cb0 	.word	0xffff3cb0
 8008f54:	7149f2ca 	.word	0x7149f2ca
 8008f58:	0da24260 	.word	0x0da24260

08008f5c <floorf>:
 8008f5c:	b570      	push	{r4, r5, r6, lr}
 8008f5e:	f3c0 55c7 	ubfx	r5, r0, #23, #8
 8008f62:	3d7f      	subs	r5, #127	; 0x7f
 8008f64:	2d16      	cmp	r5, #22
 8008f66:	4601      	mov	r1, r0
 8008f68:	4604      	mov	r4, r0
 8008f6a:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 8008f6e:	dc25      	bgt.n	8008fbc <floorf+0x60>
 8008f70:	2d00      	cmp	r5, #0
 8008f72:	da0e      	bge.n	8008f92 <floorf+0x36>
 8008f74:	4916      	ldr	r1, [pc, #88]	; (8008fd0 <floorf+0x74>)
 8008f76:	f7f7 fdfd 	bl	8000b74 <__addsf3>
 8008f7a:	2100      	movs	r1, #0
 8008f7c:	f7f8 f8be 	bl	80010fc <__aeabi_fcmpgt>
 8008f80:	b128      	cbz	r0, 8008f8e <floorf+0x32>
 8008f82:	2c00      	cmp	r4, #0
 8008f84:	da22      	bge.n	8008fcc <floorf+0x70>
 8008f86:	4b13      	ldr	r3, [pc, #76]	; (8008fd4 <floorf+0x78>)
 8008f88:	2e00      	cmp	r6, #0
 8008f8a:	bf18      	it	ne
 8008f8c:	461c      	movne	r4, r3
 8008f8e:	4621      	mov	r1, r4
 8008f90:	e01a      	b.n	8008fc8 <floorf+0x6c>
 8008f92:	4e11      	ldr	r6, [pc, #68]	; (8008fd8 <floorf+0x7c>)
 8008f94:	412e      	asrs	r6, r5
 8008f96:	4230      	tst	r0, r6
 8008f98:	d016      	beq.n	8008fc8 <floorf+0x6c>
 8008f9a:	490d      	ldr	r1, [pc, #52]	; (8008fd0 <floorf+0x74>)
 8008f9c:	f7f7 fdea 	bl	8000b74 <__addsf3>
 8008fa0:	2100      	movs	r1, #0
 8008fa2:	f7f8 f8ab 	bl	80010fc <__aeabi_fcmpgt>
 8008fa6:	2800      	cmp	r0, #0
 8008fa8:	d0f1      	beq.n	8008f8e <floorf+0x32>
 8008faa:	2c00      	cmp	r4, #0
 8008fac:	bfbe      	ittt	lt
 8008fae:	f44f 0300 	movlt.w	r3, #8388608	; 0x800000
 8008fb2:	412b      	asrlt	r3, r5
 8008fb4:	18e4      	addlt	r4, r4, r3
 8008fb6:	ea24 0406 	bic.w	r4, r4, r6
 8008fba:	e7e8      	b.n	8008f8e <floorf+0x32>
 8008fbc:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8008fc0:	d302      	bcc.n	8008fc8 <floorf+0x6c>
 8008fc2:	f7f7 fdd7 	bl	8000b74 <__addsf3>
 8008fc6:	4601      	mov	r1, r0
 8008fc8:	4608      	mov	r0, r1
 8008fca:	bd70      	pop	{r4, r5, r6, pc}
 8008fcc:	2400      	movs	r4, #0
 8008fce:	e7de      	b.n	8008f8e <floorf+0x32>
 8008fd0:	7149f2ca 	.word	0x7149f2ca
 8008fd4:	bf800000 	.word	0xbf800000
 8008fd8:	007fffff 	.word	0x007fffff

08008fdc <_init>:
 8008fdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fde:	bf00      	nop
 8008fe0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008fe2:	bc08      	pop	{r3}
 8008fe4:	469e      	mov	lr, r3
 8008fe6:	4770      	bx	lr

08008fe8 <_fini>:
 8008fe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fea:	bf00      	nop
 8008fec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008fee:	bc08      	pop	{r3}
 8008ff0:	469e      	mov	lr, r3
 8008ff2:	4770      	bx	lr
