Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/appz/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 83947212301146ebacb3850f6781d686 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 4 elements ; expected 3 [C:/Users/251490/Desktop/repo/Digital-Electronics-1/project_/project_.srcs/sources_1/new/morse.vhd:51]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testbench in library work failed.
