--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.948ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: fast/clkout1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: fast/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: fast/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 17.780ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.220ns (450.450MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: fast/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 17.780ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.220ns (450.450MHz) (Tpllper_CLKFB)
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKFBOUT
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y0.CLKFBOUT
  Clock network: fast/clkfbout
--------------------------------------------------------------------------------
Slack: 32.630ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: fast/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 32.630ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKFBOUT
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y0.CLKFBOUT
  Clock network: fast/clkfbout
--------------------------------------------------------------------------------
Slack: 315.000ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: fast/clkout1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fast_clkout1 = PERIOD TIMEGRP "fast_clkout1" TS_clk * 4 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 74749 paths analyzed, 10005 endpoints analyzed, 1324 failing endpoints
 1324 timing errors detected. (1324 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.780ns.
--------------------------------------------------------------------------------
Slack:                  -1.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_addr_q_26 (FF)
  Destination:          L_reg/M_data_q_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.680ns (Levels of Logic = 4)
  Clock Path Skew:      0.005ns (0.618 - 0.613)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_addr_q_26 to L_reg/M_data_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.DQ      Tcko                  0.476   M_reg_regOut[28]
                                                       L_reg/M_addr_q_26
    SLICE_X15Y25.D3      net (fanout=3)        0.811   M_reg_regOut[28]
    SLICE_X15Y25.D       Tilo                  0.259   M_avr_rx_data[7]
                                                       M_reg_regOut[33]_GND_1_o_equal_64_o<33>14
    SLICE_X18Y38.D1      net (fanout=7)        1.756   M_reg_regOut[33]_GND_1_o_equal_64_o<33>14
    SLICE_X18Y38.D       Tilo                  0.235   M_reg_regOut[33]_GND_1_o_equal_71_o<33>1
                                                       M_reg_regOut[33]_GND_1_o_equal_71_o<33>11
    SLICE_X13Y38.B6      net (fanout=14)       0.820   M_reg_regOut[33]_GND_1_o_equal_71_o<33>1
    SLICE_X13Y38.B       Tilo                  0.259   L_reg/Mmux_M_data_d52
                                                       L_reg/Mmux_M_data_d514
    SLICE_X8Y24.D6       net (fanout=1)        1.725   L_reg/Mmux_M_data_d513
    SLICE_X8Y24.CLK      Tas                   0.339   L_reg/M_data_q[13]
                                                       L_reg/Mmux_M_data_d516
                                                       L_reg/M_data_q_13
    -------------------------------------------------  ---------------------------
    Total                                      6.680ns (1.568ns logic, 5.112ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  -1.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_addr_q_26 (FF)
  Destination:          L_reg/M_data_q_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.619ns (Levels of Logic = 4)
  Clock Path Skew:      0.005ns (0.618 - 0.613)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_addr_q_26 to L_reg/M_data_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.DQ      Tcko                  0.476   M_reg_regOut[28]
                                                       L_reg/M_addr_q_26
    SLICE_X15Y25.D3      net (fanout=3)        0.811   M_reg_regOut[28]
    SLICE_X15Y25.D       Tilo                  0.259   M_avr_rx_data[7]
                                                       M_reg_regOut[33]_GND_1_o_equal_64_o<33>14
    SLICE_X18Y38.A1      net (fanout=7)        1.740   M_reg_regOut[33]_GND_1_o_equal_64_o<33>14
    SLICE_X18Y38.A       Tilo                  0.235   M_reg_regOut[33]_GND_1_o_equal_71_o<33>1
                                                       M_reg_regOut[33]_GND_1_o_equal_75_o<33>11_1
    SLICE_X13Y38.B5      net (fanout=12)       0.775   M_reg_regOut[33]_GND_1_o_equal_75_o<33>11
    SLICE_X13Y38.B       Tilo                  0.259   L_reg/Mmux_M_data_d52
                                                       L_reg/Mmux_M_data_d514
    SLICE_X8Y24.D6       net (fanout=1)        1.725   L_reg/Mmux_M_data_d513
    SLICE_X8Y24.CLK      Tas                   0.339   L_reg/M_data_q[13]
                                                       L_reg/Mmux_M_data_d516
                                                       L_reg/M_data_q_13
    -------------------------------------------------  ---------------------------
    Total                                      6.619ns (1.568ns logic, 5.051ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  -1.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_addr_q_29 (FF)
  Destination:          L_reg/M_data_q_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.609ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_addr_q_29 to L_reg/M_data_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y26.CQ      Tcko                  0.430   M_reg_regOut[32]
                                                       L_reg/M_addr_q_29
    SLICE_X15Y25.D1      net (fanout=3)        0.786   M_reg_regOut[31]
    SLICE_X15Y25.D       Tilo                  0.259   M_avr_rx_data[7]
                                                       M_reg_regOut[33]_GND_1_o_equal_64_o<33>14
    SLICE_X18Y38.D1      net (fanout=7)        1.756   M_reg_regOut[33]_GND_1_o_equal_64_o<33>14
    SLICE_X18Y38.D       Tilo                  0.235   M_reg_regOut[33]_GND_1_o_equal_71_o<33>1
                                                       M_reg_regOut[33]_GND_1_o_equal_71_o<33>11
    SLICE_X13Y38.B6      net (fanout=14)       0.820   M_reg_regOut[33]_GND_1_o_equal_71_o<33>1
    SLICE_X13Y38.B       Tilo                  0.259   L_reg/Mmux_M_data_d52
                                                       L_reg/Mmux_M_data_d514
    SLICE_X8Y24.D6       net (fanout=1)        1.725   L_reg/Mmux_M_data_d513
    SLICE_X8Y24.CLK      Tas                   0.339   L_reg/M_data_q[13]
                                                       L_reg/Mmux_M_data_d516
                                                       L_reg/M_data_q_13
    -------------------------------------------------  ---------------------------
    Total                                      6.609ns (1.522ns logic, 5.087ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  -1.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_addr_q_28 (FF)
  Destination:          L_reg/M_data_q_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.606ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_addr_q_28 to L_reg/M_data_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y26.BQ      Tcko                  0.430   M_reg_regOut[32]
                                                       L_reg/M_addr_q_28
    SLICE_X15Y25.D2      net (fanout=3)        0.783   M_reg_regOut[30]
    SLICE_X15Y25.D       Tilo                  0.259   M_avr_rx_data[7]
                                                       M_reg_regOut[33]_GND_1_o_equal_64_o<33>14
    SLICE_X18Y38.D1      net (fanout=7)        1.756   M_reg_regOut[33]_GND_1_o_equal_64_o<33>14
    SLICE_X18Y38.D       Tilo                  0.235   M_reg_regOut[33]_GND_1_o_equal_71_o<33>1
                                                       M_reg_regOut[33]_GND_1_o_equal_71_o<33>11
    SLICE_X13Y38.B6      net (fanout=14)       0.820   M_reg_regOut[33]_GND_1_o_equal_71_o<33>1
    SLICE_X13Y38.B       Tilo                  0.259   L_reg/Mmux_M_data_d52
                                                       L_reg/Mmux_M_data_d514
    SLICE_X8Y24.D6       net (fanout=1)        1.725   L_reg/Mmux_M_data_d513
    SLICE_X8Y24.CLK      Tas                   0.339   L_reg/M_data_q[13]
                                                       L_reg/Mmux_M_data_d516
                                                       L_reg/M_data_q_13
    -------------------------------------------------  ---------------------------
    Total                                      6.606ns (1.522ns logic, 5.084ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  -1.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_addr_q_26 (FF)
  Destination:          L_reg/M_data_q_19 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.531ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.682 - 0.706)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_addr_q_26 to L_reg/M_data_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.DQ      Tcko                  0.476   M_reg_regOut[28]
                                                       L_reg/M_addr_q_26
    SLICE_X15Y25.D3      net (fanout=3)        0.811   M_reg_regOut[28]
    SLICE_X15Y25.D       Tilo                  0.259   M_avr_rx_data[7]
                                                       M_reg_regOut[33]_GND_1_o_equal_64_o<33>14
    SLICE_X18Y38.D1      net (fanout=7)        1.756   M_reg_regOut[33]_GND_1_o_equal_64_o<33>14
    SLICE_X18Y38.D       Tilo                  0.235   M_reg_regOut[33]_GND_1_o_equal_71_o<33>1
                                                       M_reg_regOut[33]_GND_1_o_equal_71_o<33>11
    SLICE_X19Y48.B4      net (fanout=14)       1.109   M_reg_regOut[33]_GND_1_o_equal_71_o<33>1
    SLICE_X19Y48.B       Tilo                  0.259   L_reg/Mmux_M_data_d1011
                                                       L_reg/Mmux_M_data_d1123
    SLICE_X15Y37.C4      net (fanout=1)        1.253   L_reg/Mmux_M_data_d1118
    SLICE_X15Y37.CLK     Tas                   0.373   L_reg/M_data_q[19]
                                                       L_reg/Mmux_M_data_d1125
                                                       L_reg/M_data_q_19
    -------------------------------------------------  ---------------------------
    Total                                      6.531ns (1.602ns logic, 4.929ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  -1.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_addr_q_29 (FF)
  Destination:          L_reg/M_data_q_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.548ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_addr_q_29 to L_reg/M_data_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y26.CQ      Tcko                  0.430   M_reg_regOut[32]
                                                       L_reg/M_addr_q_29
    SLICE_X15Y25.D1      net (fanout=3)        0.786   M_reg_regOut[31]
    SLICE_X15Y25.D       Tilo                  0.259   M_avr_rx_data[7]
                                                       M_reg_regOut[33]_GND_1_o_equal_64_o<33>14
    SLICE_X18Y38.A1      net (fanout=7)        1.740   M_reg_regOut[33]_GND_1_o_equal_64_o<33>14
    SLICE_X18Y38.A       Tilo                  0.235   M_reg_regOut[33]_GND_1_o_equal_71_o<33>1
                                                       M_reg_regOut[33]_GND_1_o_equal_75_o<33>11_1
    SLICE_X13Y38.B5      net (fanout=12)       0.775   M_reg_regOut[33]_GND_1_o_equal_75_o<33>11
    SLICE_X13Y38.B       Tilo                  0.259   L_reg/Mmux_M_data_d52
                                                       L_reg/Mmux_M_data_d514
    SLICE_X8Y24.D6       net (fanout=1)        1.725   L_reg/Mmux_M_data_d513
    SLICE_X8Y24.CLK      Tas                   0.339   L_reg/M_data_q[13]
                                                       L_reg/Mmux_M_data_d516
                                                       L_reg/M_data_q_13
    -------------------------------------------------  ---------------------------
    Total                                      6.548ns (1.522ns logic, 5.026ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  -1.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_addr_q_28 (FF)
  Destination:          L_reg/M_data_q_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.545ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_addr_q_28 to L_reg/M_data_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y26.BQ      Tcko                  0.430   M_reg_regOut[32]
                                                       L_reg/M_addr_q_28
    SLICE_X15Y25.D2      net (fanout=3)        0.783   M_reg_regOut[30]
    SLICE_X15Y25.D       Tilo                  0.259   M_avr_rx_data[7]
                                                       M_reg_regOut[33]_GND_1_o_equal_64_o<33>14
    SLICE_X18Y38.A1      net (fanout=7)        1.740   M_reg_regOut[33]_GND_1_o_equal_64_o<33>14
    SLICE_X18Y38.A       Tilo                  0.235   M_reg_regOut[33]_GND_1_o_equal_71_o<33>1
                                                       M_reg_regOut[33]_GND_1_o_equal_75_o<33>11_1
    SLICE_X13Y38.B5      net (fanout=12)       0.775   M_reg_regOut[33]_GND_1_o_equal_75_o<33>11
    SLICE_X13Y38.B       Tilo                  0.259   L_reg/Mmux_M_data_d52
                                                       L_reg/Mmux_M_data_d514
    SLICE_X8Y24.D6       net (fanout=1)        1.725   L_reg/Mmux_M_data_d513
    SLICE_X8Y24.CLK      Tas                   0.339   L_reg/M_data_q[13]
                                                       L_reg/Mmux_M_data_d516
                                                       L_reg/M_data_q_13
    -------------------------------------------------  ---------------------------
    Total                                      6.545ns (1.522ns logic, 5.023ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  -1.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_addr_q_26 (FF)
  Destination:          L_reg/M_data_q_19 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.473ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.682 - 0.706)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_addr_q_26 to L_reg/M_data_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.DQ      Tcko                  0.476   M_reg_regOut[28]
                                                       L_reg/M_addr_q_26
    SLICE_X15Y25.D3      net (fanout=3)        0.811   M_reg_regOut[28]
    SLICE_X15Y25.D       Tilo                  0.259   M_avr_rx_data[7]
                                                       M_reg_regOut[33]_GND_1_o_equal_64_o<33>14
    SLICE_X18Y38.A1      net (fanout=7)        1.740   M_reg_regOut[33]_GND_1_o_equal_64_o<33>14
    SLICE_X18Y38.A       Tilo                  0.235   M_reg_regOut[33]_GND_1_o_equal_71_o<33>1
                                                       M_reg_regOut[33]_GND_1_o_equal_75_o<33>11_1
    SLICE_X19Y48.B6      net (fanout=12)       1.067   M_reg_regOut[33]_GND_1_o_equal_75_o<33>11
    SLICE_X19Y48.B       Tilo                  0.259   L_reg/Mmux_M_data_d1011
                                                       L_reg/Mmux_M_data_d1123
    SLICE_X15Y37.C4      net (fanout=1)        1.253   L_reg/Mmux_M_data_d1118
    SLICE_X15Y37.CLK     Tas                   0.373   L_reg/M_data_q[19]
                                                       L_reg/Mmux_M_data_d1125
                                                       L_reg/M_data_q_19
    -------------------------------------------------  ---------------------------
    Total                                      6.473ns (1.602ns logic, 4.871ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  -1.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_addr_q_29 (FF)
  Destination:          L_reg/M_data_q_19 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.460ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.682 - 0.711)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_addr_q_29 to L_reg/M_data_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y26.CQ      Tcko                  0.430   M_reg_regOut[32]
                                                       L_reg/M_addr_q_29
    SLICE_X15Y25.D1      net (fanout=3)        0.786   M_reg_regOut[31]
    SLICE_X15Y25.D       Tilo                  0.259   M_avr_rx_data[7]
                                                       M_reg_regOut[33]_GND_1_o_equal_64_o<33>14
    SLICE_X18Y38.D1      net (fanout=7)        1.756   M_reg_regOut[33]_GND_1_o_equal_64_o<33>14
    SLICE_X18Y38.D       Tilo                  0.235   M_reg_regOut[33]_GND_1_o_equal_71_o<33>1
                                                       M_reg_regOut[33]_GND_1_o_equal_71_o<33>11
    SLICE_X19Y48.B4      net (fanout=14)       1.109   M_reg_regOut[33]_GND_1_o_equal_71_o<33>1
    SLICE_X19Y48.B       Tilo                  0.259   L_reg/Mmux_M_data_d1011
                                                       L_reg/Mmux_M_data_d1123
    SLICE_X15Y37.C4      net (fanout=1)        1.253   L_reg/Mmux_M_data_d1118
    SLICE_X15Y37.CLK     Tas                   0.373   L_reg/M_data_q[19]
                                                       L_reg/Mmux_M_data_d1125
                                                       L_reg/M_data_q_19
    -------------------------------------------------  ---------------------------
    Total                                      6.460ns (1.556ns logic, 4.904ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  -1.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_addr_q_28 (FF)
  Destination:          L_reg/M_data_q_19 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.457ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.682 - 0.711)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_addr_q_28 to L_reg/M_data_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y26.BQ      Tcko                  0.430   M_reg_regOut[32]
                                                       L_reg/M_addr_q_28
    SLICE_X15Y25.D2      net (fanout=3)        0.783   M_reg_regOut[30]
    SLICE_X15Y25.D       Tilo                  0.259   M_avr_rx_data[7]
                                                       M_reg_regOut[33]_GND_1_o_equal_64_o<33>14
    SLICE_X18Y38.D1      net (fanout=7)        1.756   M_reg_regOut[33]_GND_1_o_equal_64_o<33>14
    SLICE_X18Y38.D       Tilo                  0.235   M_reg_regOut[33]_GND_1_o_equal_71_o<33>1
                                                       M_reg_regOut[33]_GND_1_o_equal_71_o<33>11
    SLICE_X19Y48.B4      net (fanout=14)       1.109   M_reg_regOut[33]_GND_1_o_equal_71_o<33>1
    SLICE_X19Y48.B       Tilo                  0.259   L_reg/Mmux_M_data_d1011
                                                       L_reg/Mmux_M_data_d1123
    SLICE_X15Y37.C4      net (fanout=1)        1.253   L_reg/Mmux_M_data_d1118
    SLICE_X15Y37.CLK     Tas                   0.373   L_reg/M_data_q[19]
                                                       L_reg/Mmux_M_data_d1125
                                                       L_reg/M_data_q_19
    -------------------------------------------------  ---------------------------
    Total                                      6.457ns (1.556ns logic, 4.901ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  -1.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_addr_q_16 (FF)
  Destination:          L_reg/M_data_q_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.490ns (Levels of Logic = 4)
  Clock Path Skew:      0.005ns (0.618 - 0.613)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_addr_q_16 to L_reg/M_data_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.CQ      Tcko                  0.525   M_reg_regOut[10]
                                                       L_reg/M_addr_q_16
    SLICE_X17Y24.C1      net (fanout=3)        0.837   M_reg_regOut[18]
    SLICE_X17Y24.C       Tilo                  0.259   L_reg/Mmux_M_data_d2312
                                                       M_reg_regOut[33]_GND_1_o_equal_64_o<33>12
    SLICE_X18Y38.D4      net (fanout=7)        1.491   M_reg_regOut[33]_GND_1_o_equal_64_o<33>12
    SLICE_X18Y38.D       Tilo                  0.235   M_reg_regOut[33]_GND_1_o_equal_71_o<33>1
                                                       M_reg_regOut[33]_GND_1_o_equal_71_o<33>11
    SLICE_X13Y38.B6      net (fanout=14)       0.820   M_reg_regOut[33]_GND_1_o_equal_71_o<33>1
    SLICE_X13Y38.B       Tilo                  0.259   L_reg/Mmux_M_data_d52
                                                       L_reg/Mmux_M_data_d514
    SLICE_X8Y24.D6       net (fanout=1)        1.725   L_reg/Mmux_M_data_d513
    SLICE_X8Y24.CLK      Tas                   0.339   L_reg/M_data_q[13]
                                                       L_reg/Mmux_M_data_d516
                                                       L_reg/M_data_q_13
    -------------------------------------------------  ---------------------------
    Total                                      6.490ns (1.617ns logic, 4.873ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  -1.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_addr_q_29 (FF)
  Destination:          L_reg/M_data_q_19 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.402ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.682 - 0.711)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_addr_q_29 to L_reg/M_data_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y26.CQ      Tcko                  0.430   M_reg_regOut[32]
                                                       L_reg/M_addr_q_29
    SLICE_X15Y25.D1      net (fanout=3)        0.786   M_reg_regOut[31]
    SLICE_X15Y25.D       Tilo                  0.259   M_avr_rx_data[7]
                                                       M_reg_regOut[33]_GND_1_o_equal_64_o<33>14
    SLICE_X18Y38.A1      net (fanout=7)        1.740   M_reg_regOut[33]_GND_1_o_equal_64_o<33>14
    SLICE_X18Y38.A       Tilo                  0.235   M_reg_regOut[33]_GND_1_o_equal_71_o<33>1
                                                       M_reg_regOut[33]_GND_1_o_equal_75_o<33>11_1
    SLICE_X19Y48.B6      net (fanout=12)       1.067   M_reg_regOut[33]_GND_1_o_equal_75_o<33>11
    SLICE_X19Y48.B       Tilo                  0.259   L_reg/Mmux_M_data_d1011
                                                       L_reg/Mmux_M_data_d1123
    SLICE_X15Y37.C4      net (fanout=1)        1.253   L_reg/Mmux_M_data_d1118
    SLICE_X15Y37.CLK     Tas                   0.373   L_reg/M_data_q[19]
                                                       L_reg/Mmux_M_data_d1125
                                                       L_reg/M_data_q_19
    -------------------------------------------------  ---------------------------
    Total                                      6.402ns (1.556ns logic, 4.846ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  -1.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_addr_q_28 (FF)
  Destination:          L_reg/M_data_q_19 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.399ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.682 - 0.711)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_addr_q_28 to L_reg/M_data_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y26.BQ      Tcko                  0.430   M_reg_regOut[32]
                                                       L_reg/M_addr_q_28
    SLICE_X15Y25.D2      net (fanout=3)        0.783   M_reg_regOut[30]
    SLICE_X15Y25.D       Tilo                  0.259   M_avr_rx_data[7]
                                                       M_reg_regOut[33]_GND_1_o_equal_64_o<33>14
    SLICE_X18Y38.A1      net (fanout=7)        1.740   M_reg_regOut[33]_GND_1_o_equal_64_o<33>14
    SLICE_X18Y38.A       Tilo                  0.235   M_reg_regOut[33]_GND_1_o_equal_71_o<33>1
                                                       M_reg_regOut[33]_GND_1_o_equal_75_o<33>11_1
    SLICE_X19Y48.B6      net (fanout=12)       1.067   M_reg_regOut[33]_GND_1_o_equal_75_o<33>11
    SLICE_X19Y48.B       Tilo                  0.259   L_reg/Mmux_M_data_d1011
                                                       L_reg/Mmux_M_data_d1123
    SLICE_X15Y37.C4      net (fanout=1)        1.253   L_reg/Mmux_M_data_d1118
    SLICE_X15Y37.CLK     Tas                   0.373   L_reg/M_data_q[19]
                                                       L_reg/Mmux_M_data_d1125
                                                       L_reg/M_data_q_19
    -------------------------------------------------  ---------------------------
    Total                                      6.399ns (1.556ns logic, 4.843ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  -1.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_15 (FF)
  Destination:          M_count_store_q_500 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.381ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.688 - 0.716)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_15 to M_count_store_q_500
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y44.AQ      Tcko                  0.525   tmr/M_ctr_q[14]
                                                       tmr/M_ctr_q_15
    SLICE_X12Y42.C1      net (fanout=4)        0.783   tmr/M_ctr_q[15]
    SLICE_X12Y42.C       Tilo                  0.255   tmr/N51
                                                       tmr/maxval<26>4_2
    SLICE_X13Y26.A2      net (fanout=18)       2.803   tmr/maxval<26>42
    SLICE_X13Y26.A       Tilo                  0.259   M_count_store_q[511]
                                                       tmr/maxval<26>6_1_rstpot_18
    SLICE_X13Y18.D3      net (fanout=27)       1.383   maxval<26>6_1_rstpot18
    SLICE_X13Y18.CLK     Tas                   0.373   M_count_store_q[500]
                                                       M_count_store_q_500_dpot
                                                       M_count_store_q_500
    -------------------------------------------------  ---------------------------
    Total                                      6.381ns (1.412ns logic, 4.969ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  -1.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_addr_q_26 (FF)
  Destination:          L_reg/M_data_q_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.405ns (Levels of Logic = 4)
  Clock Path Skew:      0.006ns (0.619 - 0.613)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_addr_q_26 to L_reg/M_data_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.DQ      Tcko                  0.476   M_reg_regOut[28]
                                                       L_reg/M_addr_q_26
    SLICE_X15Y25.D3      net (fanout=3)        0.811   M_reg_regOut[28]
    SLICE_X15Y25.D       Tilo                  0.259   M_avr_rx_data[7]
                                                       M_reg_regOut[33]_GND_1_o_equal_64_o<33>14
    SLICE_X18Y38.A1      net (fanout=7)        1.740   M_reg_regOut[33]_GND_1_o_equal_64_o<33>14
    SLICE_X18Y38.A       Tilo                  0.235   M_reg_regOut[33]_GND_1_o_equal_71_o<33>1
                                                       M_reg_regOut[33]_GND_1_o_equal_75_o<33>11_1
    SLICE_X11Y33.B5      net (fanout=12)       1.350   M_reg_regOut[33]_GND_1_o_equal_75_o<33>11
    SLICE_X11Y33.B       Tilo                  0.259   L_reg/Mmux_M_data_d1212
                                                       L_reg/Mmux_M_data_d1218
    SLICE_X11Y25.C5      net (fanout=1)        0.902   L_reg/Mmux_M_data_d1214
    SLICE_X11Y25.CLK     Tas                   0.373   M_reg_regOut[35]
                                                       L_reg/Mmux_M_data_d1220
                                                       L_reg/M_data_q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.405ns (1.602ns logic, 4.803ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  -1.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_15 (FF)
  Destination:          M_count_store_q_512 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.372ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.188 - 0.205)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_15 to M_count_store_q_512
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y44.AQ      Tcko                  0.525   tmr/M_ctr_q[14]
                                                       tmr/M_ctr_q_15
    SLICE_X12Y42.C1      net (fanout=4)        0.783   tmr/M_ctr_q[15]
    SLICE_X12Y42.C       Tilo                  0.255   tmr/N51
                                                       tmr/maxval<26>4_2
    SLICE_X13Y26.A2      net (fanout=18)       2.803   tmr/maxval<26>42
    SLICE_X13Y26.A       Tilo                  0.259   M_count_store_q[511]
                                                       tmr/maxval<26>6_1_rstpot_18
    SLICE_X13Y42.A6      net (fanout=27)       1.374   maxval<26>6_1_rstpot18
    SLICE_X13Y42.CLK     Tas                   0.373   M_count_store_q[514]
                                                       M_count_store_q_512_dpot
                                                       M_count_store_q_512
    -------------------------------------------------  ---------------------------
    Total                                      6.372ns (1.412ns logic, 4.960ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  -1.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_14 (FF)
  Destination:          M_count_store_q_500 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.350ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.688 - 0.716)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_14 to M_count_store_q_500
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y44.DQ      Tcko                  0.525   tmr/M_ctr_q[14]
                                                       tmr/M_ctr_q_14
    SLICE_X12Y42.C2      net (fanout=4)        0.752   tmr/M_ctr_q[14]
    SLICE_X12Y42.C       Tilo                  0.255   tmr/N51
                                                       tmr/maxval<26>4_2
    SLICE_X13Y26.A2      net (fanout=18)       2.803   tmr/maxval<26>42
    SLICE_X13Y26.A       Tilo                  0.259   M_count_store_q[511]
                                                       tmr/maxval<26>6_1_rstpot_18
    SLICE_X13Y18.D3      net (fanout=27)       1.383   maxval<26>6_1_rstpot18
    SLICE_X13Y18.CLK     Tas                   0.373   M_count_store_q[500]
                                                       M_count_store_q_500_dpot
                                                       M_count_store_q_500
    -------------------------------------------------  ---------------------------
    Total                                      6.350ns (1.412ns logic, 4.938ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  -1.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_addr_q_16 (FF)
  Destination:          L_reg/M_data_q_19 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.341ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.682 - 0.706)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_addr_q_16 to L_reg/M_data_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.CQ      Tcko                  0.525   M_reg_regOut[10]
                                                       L_reg/M_addr_q_16
    SLICE_X17Y24.C1      net (fanout=3)        0.837   M_reg_regOut[18]
    SLICE_X17Y24.C       Tilo                  0.259   L_reg/Mmux_M_data_d2312
                                                       M_reg_regOut[33]_GND_1_o_equal_64_o<33>12
    SLICE_X18Y38.D4      net (fanout=7)        1.491   M_reg_regOut[33]_GND_1_o_equal_64_o<33>12
    SLICE_X18Y38.D       Tilo                  0.235   M_reg_regOut[33]_GND_1_o_equal_71_o<33>1
                                                       M_reg_regOut[33]_GND_1_o_equal_71_o<33>11
    SLICE_X19Y48.B4      net (fanout=14)       1.109   M_reg_regOut[33]_GND_1_o_equal_71_o<33>1
    SLICE_X19Y48.B       Tilo                  0.259   L_reg/Mmux_M_data_d1011
                                                       L_reg/Mmux_M_data_d1123
    SLICE_X15Y37.C4      net (fanout=1)        1.253   L_reg/Mmux_M_data_d1118
    SLICE_X15Y37.CLK     Tas                   0.373   L_reg/M_data_q[19]
                                                       L_reg/Mmux_M_data_d1125
                                                       L_reg/M_data_q_19
    -------------------------------------------------  ---------------------------
    Total                                      6.341ns (1.651ns logic, 4.690ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  -1.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_addr_q_25 (FF)
  Destination:          L_reg/M_data_q_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.363ns (Levels of Logic = 4)
  Clock Path Skew:      0.005ns (0.618 - 0.613)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_addr_q_25 to L_reg/M_data_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y24.BQ      Tcko                  0.476   M_reg_regOut[21]
                                                       L_reg/M_addr_q_25
    SLICE_X15Y25.D4      net (fanout=3)        0.494   M_reg_regOut[27]
    SLICE_X15Y25.D       Tilo                  0.259   M_avr_rx_data[7]
                                                       M_reg_regOut[33]_GND_1_o_equal_64_o<33>14
    SLICE_X18Y38.D1      net (fanout=7)        1.756   M_reg_regOut[33]_GND_1_o_equal_64_o<33>14
    SLICE_X18Y38.D       Tilo                  0.235   M_reg_regOut[33]_GND_1_o_equal_71_o<33>1
                                                       M_reg_regOut[33]_GND_1_o_equal_71_o<33>11
    SLICE_X13Y38.B6      net (fanout=14)       0.820   M_reg_regOut[33]_GND_1_o_equal_71_o<33>1
    SLICE_X13Y38.B       Tilo                  0.259   L_reg/Mmux_M_data_d52
                                                       L_reg/Mmux_M_data_d514
    SLICE_X8Y24.D6       net (fanout=1)        1.725   L_reg/Mmux_M_data_d513
    SLICE_X8Y24.CLK      Tas                   0.339   L_reg/M_data_q[13]
                                                       L_reg/Mmux_M_data_d516
                                                       L_reg/M_data_q_13
    -------------------------------------------------  ---------------------------
    Total                                      6.363ns (1.568ns logic, 4.795ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  -1.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_14 (FF)
  Destination:          M_count_store_q_512 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.341ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.188 - 0.205)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_14 to M_count_store_q_512
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y44.DQ      Tcko                  0.525   tmr/M_ctr_q[14]
                                                       tmr/M_ctr_q_14
    SLICE_X12Y42.C2      net (fanout=4)        0.752   tmr/M_ctr_q[14]
    SLICE_X12Y42.C       Tilo                  0.255   tmr/N51
                                                       tmr/maxval<26>4_2
    SLICE_X13Y26.A2      net (fanout=18)       2.803   tmr/maxval<26>42
    SLICE_X13Y26.A       Tilo                  0.259   M_count_store_q[511]
                                                       tmr/maxval<26>6_1_rstpot_18
    SLICE_X13Y42.A6      net (fanout=27)       1.374   maxval<26>6_1_rstpot18
    SLICE_X13Y42.CLK     Tas                   0.373   M_count_store_q[514]
                                                       M_count_store_q_512_dpot
                                                       M_count_store_q_512
    -------------------------------------------------  ---------------------------
    Total                                      6.341ns (1.412ns logic, 4.929ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  -1.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_addr_q_27 (FF)
  Destination:          L_reg/M_data_q_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.362ns (Levels of Logic = 4)
  Clock Path Skew:      0.005ns (0.618 - 0.613)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_addr_q_27 to L_reg/M_data_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.CQ      Tcko                  0.476   M_reg_regOut[28]
                                                       L_reg/M_addr_q_27
    SLICE_X15Y25.D5      net (fanout=3)        0.493   M_reg_regOut[29]
    SLICE_X15Y25.D       Tilo                  0.259   M_avr_rx_data[7]
                                                       M_reg_regOut[33]_GND_1_o_equal_64_o<33>14
    SLICE_X18Y38.D1      net (fanout=7)        1.756   M_reg_regOut[33]_GND_1_o_equal_64_o<33>14
    SLICE_X18Y38.D       Tilo                  0.235   M_reg_regOut[33]_GND_1_o_equal_71_o<33>1
                                                       M_reg_regOut[33]_GND_1_o_equal_71_o<33>11
    SLICE_X13Y38.B6      net (fanout=14)       0.820   M_reg_regOut[33]_GND_1_o_equal_71_o<33>1
    SLICE_X13Y38.B       Tilo                  0.259   L_reg/Mmux_M_data_d52
                                                       L_reg/Mmux_M_data_d514
    SLICE_X8Y24.D6       net (fanout=1)        1.725   L_reg/Mmux_M_data_d513
    SLICE_X8Y24.CLK      Tas                   0.339   L_reg/M_data_q[13]
                                                       L_reg/Mmux_M_data_d516
                                                       L_reg/M_data_q_13
    -------------------------------------------------  ---------------------------
    Total                                      6.362ns (1.568ns logic, 4.794ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  -1.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_count_store_q_626 (FF)
  Destination:          L_reg/M_data_q_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.307ns (Levels of Logic = 4)
  Clock Path Skew:      -0.034ns (0.679 - 0.713)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_count_store_q_626 to L_reg/M_data_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.AQ      Tcko                  0.430   M_count_store_q[629]
                                                       M_count_store_q_626
    SLICE_X8Y35.A1       net (fanout=2)        1.651   M_count_store_q[626]
    SLICE_X8Y35.A        Tilo                  0.254   L_reg/M_addr_q_4_4
                                                       L_reg/Mmux_M_data_d233
    SLICE_X7Y24.C3       net (fanout=1)        1.367   L_reg/Mmux_M_data_d233
    SLICE_X7Y24.C        Tilo                  0.259   xcompBCD/M_ctr_q[0]
                                                       L_reg/Mmux_M_data_d235
    SLICE_X8Y23.D5       net (fanout=1)        0.730   L_reg/Mmux_M_data_d235
    SLICE_X8Y23.D        Tilo                  0.254   M_counts_q[364]
                                                       L_reg/Mmux_M_data_d239
    SLICE_X15Y22.A3      net (fanout=1)        0.989   L_reg/Mmux_M_data_d239
    SLICE_X15Y22.CLK     Tas                   0.373   M_reg_regOut[37]
                                                       L_reg/Mmux_M_data_d2316
                                                       L_reg/M_data_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.307ns (1.570ns logic, 4.737ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  -1.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_addr_q_26 (FF)
  Destination:          L_reg/M_data_q_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.344ns (Levels of Logic = 4)
  Clock Path Skew:      0.006ns (0.619 - 0.613)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_addr_q_26 to L_reg/M_data_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.DQ      Tcko                  0.476   M_reg_regOut[28]
                                                       L_reg/M_addr_q_26
    SLICE_X15Y25.D3      net (fanout=3)        0.811   M_reg_regOut[28]
    SLICE_X15Y25.D       Tilo                  0.259   M_avr_rx_data[7]
                                                       M_reg_regOut[33]_GND_1_o_equal_64_o<33>14
    SLICE_X18Y38.D1      net (fanout=7)        1.756   M_reg_regOut[33]_GND_1_o_equal_64_o<33>14
    SLICE_X18Y38.D       Tilo                  0.235   M_reg_regOut[33]_GND_1_o_equal_71_o<33>1
                                                       M_reg_regOut[33]_GND_1_o_equal_71_o<33>11
    SLICE_X11Y33.B3      net (fanout=14)       1.273   M_reg_regOut[33]_GND_1_o_equal_71_o<33>1
    SLICE_X11Y33.B       Tilo                  0.259   L_reg/Mmux_M_data_d1212
                                                       L_reg/Mmux_M_data_d1218
    SLICE_X11Y25.C5      net (fanout=1)        0.902   L_reg/Mmux_M_data_d1214
    SLICE_X11Y25.CLK     Tas                   0.373   M_reg_regOut[35]
                                                       L_reg/Mmux_M_data_d1220
                                                       L_reg/M_data_q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.344ns (1.602ns logic, 4.742ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  -1.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_addr_q_26 (FF)
  Destination:          L_reg/M_data_q_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.341ns (Levels of Logic = 4)
  Clock Path Skew:      0.005ns (0.618 - 0.613)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_addr_q_26 to L_reg/M_data_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.DQ      Tcko                  0.476   M_reg_regOut[28]
                                                       L_reg/M_addr_q_26
    SLICE_X15Y25.D3      net (fanout=3)        0.811   M_reg_regOut[28]
    SLICE_X15Y25.D       Tilo                  0.259   M_avr_rx_data[7]
                                                       M_reg_regOut[33]_GND_1_o_equal_64_o<33>14
    SLICE_X18Y38.D1      net (fanout=7)        1.756   M_reg_regOut[33]_GND_1_o_equal_64_o<33>14
    SLICE_X18Y38.D       Tilo                  0.235   M_reg_regOut[33]_GND_1_o_equal_71_o<33>1
                                                       M_reg_regOut[33]_GND_1_o_equal_71_o<33>11
    SLICE_X13Y31.B5      net (fanout=14)       1.156   M_reg_regOut[33]_GND_1_o_equal_71_o<33>1
    SLICE_X13Y31.B       Tilo                  0.259   M_avr_rx_data[3]
                                                       L_reg/Mmux_M_data_d414
    SLICE_X8Y24.B5       net (fanout=1)        1.050   L_reg/Mmux_M_data_d413
    SLICE_X8Y24.CLK      Tas                   0.339   L_reg/M_data_q[13]
                                                       L_reg/Mmux_M_data_d416
                                                       L_reg/M_data_q_12
    -------------------------------------------------  ---------------------------
    Total                                      6.341ns (1.568ns logic, 4.773ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  -1.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pins_q_5 (FF)
  Destination:          M_counts_q_698 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.219ns (Levels of Logic = 2)
  Clock Path Skew:      -0.115ns (0.604 - 0.719)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pins_q_5 to M_counts_q_698
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y48.CQ       Tcko                  0.525   M_pins_q[5]
                                                       M_pins_q_5
    SLICE_X14Y30.B5      net (fanout=41)       3.272   M_pins_q[5]
    SLICE_X14Y30.B       Tilo                  0.235   M_reg_regOut[33]_GND_1_o_equal_95_o<33>11
                                                       ycompABD/incr1
    SLICE_X18Y47.C6      net (fanout=26)       1.838   M_ycompABD_incr
    SLICE_X18Y47.CLK     Tas                   0.349   M_counts_q[511]
                                                       M_counts_q_698_rstpot
                                                       M_counts_q_698
    -------------------------------------------------  ---------------------------
    Total                                      6.219ns (1.109ns logic, 5.110ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  -1.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_addr_q_29 (FF)
  Destination:          L_reg/M_data_q_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.334ns (Levels of Logic = 4)
  Clock Path Skew:      0.001ns (0.619 - 0.618)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_addr_q_29 to L_reg/M_data_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y26.CQ      Tcko                  0.430   M_reg_regOut[32]
                                                       L_reg/M_addr_q_29
    SLICE_X15Y25.D1      net (fanout=3)        0.786   M_reg_regOut[31]
    SLICE_X15Y25.D       Tilo                  0.259   M_avr_rx_data[7]
                                                       M_reg_regOut[33]_GND_1_o_equal_64_o<33>14
    SLICE_X18Y38.A1      net (fanout=7)        1.740   M_reg_regOut[33]_GND_1_o_equal_64_o<33>14
    SLICE_X18Y38.A       Tilo                  0.235   M_reg_regOut[33]_GND_1_o_equal_71_o<33>1
                                                       M_reg_regOut[33]_GND_1_o_equal_75_o<33>11_1
    SLICE_X11Y33.B5      net (fanout=12)       1.350   M_reg_regOut[33]_GND_1_o_equal_75_o<33>11
    SLICE_X11Y33.B       Tilo                  0.259   L_reg/Mmux_M_data_d1212
                                                       L_reg/Mmux_M_data_d1218
    SLICE_X11Y25.C5      net (fanout=1)        0.902   L_reg/Mmux_M_data_d1214
    SLICE_X11Y25.CLK     Tas                   0.373   M_reg_regOut[35]
                                                       L_reg/Mmux_M_data_d1220
                                                       L_reg/M_data_q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.334ns (1.556ns logic, 4.778ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  -1.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_addr_q_28 (FF)
  Destination:          L_reg/M_data_q_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.331ns (Levels of Logic = 4)
  Clock Path Skew:      0.001ns (0.619 - 0.618)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_addr_q_28 to L_reg/M_data_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y26.BQ      Tcko                  0.430   M_reg_regOut[32]
                                                       L_reg/M_addr_q_28
    SLICE_X15Y25.D2      net (fanout=3)        0.783   M_reg_regOut[30]
    SLICE_X15Y25.D       Tilo                  0.259   M_avr_rx_data[7]
                                                       M_reg_regOut[33]_GND_1_o_equal_64_o<33>14
    SLICE_X18Y38.A1      net (fanout=7)        1.740   M_reg_regOut[33]_GND_1_o_equal_64_o<33>14
    SLICE_X18Y38.A       Tilo                  0.235   M_reg_regOut[33]_GND_1_o_equal_71_o<33>1
                                                       M_reg_regOut[33]_GND_1_o_equal_75_o<33>11_1
    SLICE_X11Y33.B5      net (fanout=12)       1.350   M_reg_regOut[33]_GND_1_o_equal_75_o<33>11
    SLICE_X11Y33.B       Tilo                  0.259   L_reg/Mmux_M_data_d1212
                                                       L_reg/Mmux_M_data_d1218
    SLICE_X11Y25.C5      net (fanout=1)        0.902   L_reg/Mmux_M_data_d1214
    SLICE_X11Y25.CLK     Tas                   0.373   M_reg_regOut[35]
                                                       L_reg/Mmux_M_data_d1220
                                                       L_reg/M_data_q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.331ns (1.556ns logic, 4.775ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  -1.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_15 (FF)
  Destination:          M_count_store_q_499 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.288ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.688 - 0.716)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_15 to M_count_store_q_499
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y44.AQ      Tcko                  0.525   tmr/M_ctr_q[14]
                                                       tmr/M_ctr_q_15
    SLICE_X12Y42.C1      net (fanout=4)        0.783   tmr/M_ctr_q[15]
    SLICE_X12Y42.C       Tilo                  0.255   tmr/N51
                                                       tmr/maxval<26>4_2
    SLICE_X13Y26.A2      net (fanout=18)       2.803   tmr/maxval<26>42
    SLICE_X13Y26.A       Tilo                  0.259   M_count_store_q[511]
                                                       tmr/maxval<26>6_1_rstpot_18
    SLICE_X13Y18.C6      net (fanout=27)       1.290   maxval<26>6_1_rstpot18
    SLICE_X13Y18.CLK     Tas                   0.373   M_count_store_q[500]
                                                       M_count_store_q_499_dpot
                                                       M_count_store_q_499
    -------------------------------------------------  ---------------------------
    Total                                      6.288ns (1.412ns logic, 4.876ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  -1.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_addr_q_16 (FF)
  Destination:          L_reg/M_data_q_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.306ns (Levels of Logic = 4)
  Clock Path Skew:      0.005ns (0.618 - 0.613)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_addr_q_16 to L_reg/M_data_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.CQ      Tcko                  0.525   M_reg_regOut[10]
                                                       L_reg/M_addr_q_16
    SLICE_X17Y24.C1      net (fanout=3)        0.837   M_reg_regOut[18]
    SLICE_X17Y24.C       Tilo                  0.259   L_reg/Mmux_M_data_d2312
                                                       M_reg_regOut[33]_GND_1_o_equal_64_o<33>12
    SLICE_X18Y38.A6      net (fanout=7)        1.352   M_reg_regOut[33]_GND_1_o_equal_64_o<33>12
    SLICE_X18Y38.A       Tilo                  0.235   M_reg_regOut[33]_GND_1_o_equal_71_o<33>1
                                                       M_reg_regOut[33]_GND_1_o_equal_75_o<33>11_1
    SLICE_X13Y38.B5      net (fanout=12)       0.775   M_reg_regOut[33]_GND_1_o_equal_75_o<33>11
    SLICE_X13Y38.B       Tilo                  0.259   L_reg/Mmux_M_data_d52
                                                       L_reg/Mmux_M_data_d514
    SLICE_X8Y24.D6       net (fanout=1)        1.725   L_reg/Mmux_M_data_d513
    SLICE_X8Y24.CLK      Tas                   0.339   L_reg/M_data_q[13]
                                                       L_reg/Mmux_M_data_d516
                                                       L_reg/M_data_q_13
    -------------------------------------------------  ---------------------------
    Total                                      6.306ns (1.617ns logic, 4.689ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  -1.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_addr_q_25 (FF)
  Destination:          L_reg/M_data_q_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.302ns (Levels of Logic = 4)
  Clock Path Skew:      0.005ns (0.618 - 0.613)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_addr_q_25 to L_reg/M_data_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y24.BQ      Tcko                  0.476   M_reg_regOut[21]
                                                       L_reg/M_addr_q_25
    SLICE_X15Y25.D4      net (fanout=3)        0.494   M_reg_regOut[27]
    SLICE_X15Y25.D       Tilo                  0.259   M_avr_rx_data[7]
                                                       M_reg_regOut[33]_GND_1_o_equal_64_o<33>14
    SLICE_X18Y38.A1      net (fanout=7)        1.740   M_reg_regOut[33]_GND_1_o_equal_64_o<33>14
    SLICE_X18Y38.A       Tilo                  0.235   M_reg_regOut[33]_GND_1_o_equal_71_o<33>1
                                                       M_reg_regOut[33]_GND_1_o_equal_75_o<33>11_1
    SLICE_X13Y38.B5      net (fanout=12)       0.775   M_reg_regOut[33]_GND_1_o_equal_75_o<33>11
    SLICE_X13Y38.B       Tilo                  0.259   L_reg/Mmux_M_data_d52
                                                       L_reg/Mmux_M_data_d514
    SLICE_X8Y24.D6       net (fanout=1)        1.725   L_reg/Mmux_M_data_d513
    SLICE_X8Y24.CLK      Tas                   0.339   L_reg/M_data_q[13]
                                                       L_reg/Mmux_M_data_d516
                                                       L_reg/M_data_q_13
    -------------------------------------------------  ---------------------------
    Total                                      6.302ns (1.568ns logic, 4.734ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fast_clkout1 = PERIOD TIMEGRP "fast_clkout1" TS_clk * 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: fast/clkout2_buf/I0
  Logical resource: fast/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: fast/clkout1
--------------------------------------------------------------------------------
Slack: 2.751ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_txReg_q/CLK0
  Logical resource: avr/uart_tx/M_txReg_q/CK0
  Location pin: OLOGIC_X9Y0.CLK0
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr/spi_slave/M_sck_reg_q[0]/CLK0
  Logical resource: avr/spi_slave/M_sck_reg_q_0/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr/uart_rx/M_rxd_q/CLK0
  Logical resource: avr/uart_rx/M_rxd_q/CLK0
  Location pin: ILOGIC_X7Y2.CLK0
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi_ss_IBUF/CLK0
  Logical resource: avr/spi_slave/M_ss_reg_q/CLK0
  Location pin: ILOGIC_X3Y1.CLK0
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_pipe_q_0_2/CLK0
  Logical resource: ydupA/sync_gen_0[0].sync/M_pipe_q_0/CLK0
  Location pin: ILOGIC_X2Y63.CLK0
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_pipe_q_0_1/CLK0
  Logical resource: ydupB/sync_gen_0[0].sync/M_pipe_q_0/CLK0
  Location pin: ILOGIC_X0Y49.CLK0
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_pipe_q_0_0/CLK0
  Logical resource: ydupC/sync_gen_0[0].sync/M_pipe_q_0/CLK0
  Location pin: ILOGIC_X0Y31.CLK0
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_pipe_q_0/CLK0
  Logical resource: ydupD/sync_gen_0[0].sync/M_pipe_q_0/CLK0
  Location pin: ILOGIC_X0Y5.CLK0
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 3.601ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: avr/M_block_q[3]/CLK
  Logical resource: avr/Mshreg_M_block_q_2/CLK
  Location pin: SLICE_X8Y16.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[3]/CLK
  Logical resource: L_reg/M_timeout_q_0/CK
  Location pin: SLICE_X20Y14.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[3]/CLK
  Logical resource: L_reg/M_timeout_q_1/CK
  Location pin: SLICE_X20Y14.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[3]/CLK
  Logical resource: L_reg/M_timeout_q_2/CK
  Location pin: SLICE_X20Y14.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[3]/CLK
  Logical resource: L_reg/M_timeout_q_3/CK
  Location pin: SLICE_X20Y14.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[7]/CLK
  Logical resource: L_reg/M_timeout_q_4/CK
  Location pin: SLICE_X20Y15.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[7]/CLK
  Logical resource: L_reg/M_timeout_q_5/CK
  Location pin: SLICE_X20Y15.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[7]/CLK
  Logical resource: L_reg/M_timeout_q_6/CK
  Location pin: SLICE_X20Y15.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[7]/CLK
  Logical resource: L_reg/M_timeout_q_7/CK
  Location pin: SLICE_X20Y15.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[11]/CLK
  Logical resource: L_reg/M_timeout_q_8/CK
  Location pin: SLICE_X20Y16.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[11]/CLK
  Logical resource: L_reg/M_timeout_q_9/CK
  Location pin: SLICE_X20Y16.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[11]/CLK
  Logical resource: L_reg/M_timeout_q_10/CK
  Location pin: SLICE_X20Y16.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[11]/CLK
  Logical resource: L_reg/M_timeout_q_11/CK
  Location pin: SLICE_X20Y16.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[15]/CLK
  Logical resource: L_reg/M_timeout_q_12/CK
  Location pin: SLICE_X20Y17.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[15]/CLK
  Logical resource: L_reg/M_timeout_q_13/CK
  Location pin: SLICE_X20Y17.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[15]/CLK
  Logical resource: L_reg/M_timeout_q_14/CK
  Location pin: SLICE_X20Y17.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[15]/CLK
  Logical resource: L_reg/M_timeout_q_15/CK
  Location pin: SLICE_X20Y17.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[19]/CLK
  Logical resource: L_reg/M_timeout_q_16/CK
  Location pin: SLICE_X20Y18.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[19]/CLK
  Logical resource: L_reg/M_timeout_q_17/CK
  Location pin: SLICE_X20Y18.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[19]/CLK
  Logical resource: L_reg/M_timeout_q_18/CK
  Location pin: SLICE_X20Y18.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[19]/CLK
  Logical resource: L_reg/M_timeout_q_19/CK
  Location pin: SLICE_X20Y18.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     20.000ns|      5.000ns|     27.120ns|            0|         1324|            0|        74749|
| TS_fast_clkout1               |      5.000ns|      6.780ns|          N/A|         1324|            0|        74749|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.780|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1324  Score: 497932  (Setup/Max: 497932, Hold: 0)

Constraints cover 74749 paths, 0 nets, and 14214 connections

Design statistics:
   Minimum period:   6.780ns{1}   (Maximum frequency: 147.493MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 07 13:23:05 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 266 MB



