{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705659667825 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705659667825 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 19 13:21:07 2024 " "Processing started: Fri Jan 19 13:21:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705659667825 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659667825 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proje1 -c proje1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off proje1 -c proje1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659667825 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1705659668190 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705659668190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705659675457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659675457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_32bit_to_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_32bit_to_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_32bit_to_1bit " "Found entity 1: xor_32bit_to_1bit" {  } { { "xor_32bit_to_1bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/xor_32bit_to_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705659675457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659675457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_32bit " "Found entity 1: xor_32bit" {  } { { "xor_32bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/xor_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705659675457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659675457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_add_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_add_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_add_32bit " "Found entity 1: sub_add_32bit" {  } { { "sub_add_32bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/sub_add_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705659675457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659675457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_32bit " "Found entity 1: or_32bit" {  } { { "or_32bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/or_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705659675457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659675457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_5bit " "Found entity 1: or_5bit" {  } { { "or_5bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/or_5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705659675457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659675457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_4bit " "Found entity 1: or_4bit" {  } { { "or_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/or_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705659675457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659675457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_3bit " "Found entity 1: or_3bit" {  } { { "or_3bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/or_3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705659675457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659675457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file nor_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor_32bit " "Found entity 1: nor_32bit" {  } { { "nor_32bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/nor_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705659675473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659675473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_to_1 " "Found entity 1: mux8_to_1" {  } { { "mux8_to_1.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/mux8_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705659675473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659675473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_to_1 " "Found entity 1: mux4_to_1" {  } { { "mux4_to_1.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/mux4_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705659675473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659675473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_to_1 " "Found entity 1: mux2_to_1" {  } { { "mux2_to_1.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/mux2_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705659675473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659675473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32 " "Found entity 1: mux_32" {  } { { "mux_32.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/mux_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705659675473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659675473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lessthan32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file lessthan32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 LessThan32Bit " "Found entity 1: LessThan32Bit" {  } { { "LessThan32Bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/LessThan32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705659675473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659675473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_32bit " "Found entity 1: comparator_32bit" {  } { { "comparator_32bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/comparator_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705659675473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659675473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_32bit_to_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_32bit_to_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_32bit_to_1bit " "Found entity 1: and_32bit_to_1bit" {  } { { "and_32bit_to_1bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/and_32bit_to_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705659675473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659675473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_32bit " "Found entity 1: and_32bit" {  } { { "and_32bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/and_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705659675473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659675473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_5bit " "Found entity 1: and_5bit" {  } { { "and_5bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/and_5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705659675473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659675473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_4bit " "Found entity 1: and_4bit" {  } { { "and_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/and_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705659675473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659675473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_3bit " "Found entity 1: and_3bit" {  } { { "and_3bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/and_3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705659675473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659675473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32bit " "Found entity 1: adder_32bit" {  } { { "adder_32bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705659675486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659675486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_16bit " "Found entity 1: adder_16bit" {  } { { "adder_16bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705659675486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659675486 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P p adder_4bit.v(5) " "Verilog HDL Declaration information at adder_4bit.v(5): object \"P\" differs only in case from object \"p\" in the same scope" {  } { { "adder_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_4bit.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705659675489 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g adder_4bit.v(6) " "Verilog HDL Declaration information at adder_4bit.v(6): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "adder_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_4bit.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705659675489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_4bit " "Found entity 1: adder_4bit" {  } { { "adder_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705659675489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659675489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/mips.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705659675493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659675493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_block.v 1 1 " "Found 1 design units, including 1 entities, in source file register_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_block " "Found entity 1: register_block" {  } { { "register_block.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/register_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705659675493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659675493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_block.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_block " "Found entity 1: instruction_block" {  } { { "instruction_block.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/instruction_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705659675493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659675493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_block.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_block " "Found entity 1: memory_block" {  } { { "memory_block.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/memory_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705659675493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659675493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705659675493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659675493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705659675499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659675499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "alu_control.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/alu_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705659675499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659675499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/sign_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705659675499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659675499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_2.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_2 " "Found entity 1: shift_left_2" {  } { { "shift_left_2.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/shift_left_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705659675503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659675503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_control_unit " "Found entity 1: testbench_control_unit" {  } { { "testbench_control_unit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/testbench_control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705659675503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659675503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_5bit_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_5bit_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5bit_2_to_1 " "Found entity 1: mux_5bit_2_to_1" {  } { { "mux_5bit_2_to_1.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/mux_5bit_2_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705659675505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659675505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32bit_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux32bit_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32bit_2_to_1 " "Found entity 1: mux32bit_2_to_1" {  } { { "mux32bit_2_to_1.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/mux32bit_2_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705659675505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659675505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend32.v 1 1 " "Found 1 design units, including 1 entities, in source file extend32.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend32 " "Found entity 1: extend32" {  } { { "extend32.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705659675505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659675505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp or_5bit.v(4) " "Verilog HDL Implicit Net warning at or_5bit.v(4): created implicit net for \"temp\"" {  } { { "or_5bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/or_5bit.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp1 or_5bit.v(5) " "Verilog HDL Implicit Net warning at or_5bit.v(5): created implicit net for \"temp1\"" {  } { { "or_5bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/or_5bit.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp2 or_5bit.v(6) " "Verilog HDL Implicit Net warning at or_5bit.v(6): created implicit net for \"temp2\"" {  } { { "or_5bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/or_5bit.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp or_4bit.v(4) " "Verilog HDL Implicit Net warning at or_4bit.v(4): created implicit net for \"temp\"" {  } { { "or_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/or_4bit.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp1 or_4bit.v(5) " "Verilog HDL Implicit Net warning at or_4bit.v(5): created implicit net for \"temp1\"" {  } { { "or_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/or_4bit.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp or_3bit.v(4) " "Verilog HDL Implicit Net warning at or_3bit.v(4): created implicit net for \"temp\"" {  } { { "or_3bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/or_3bit.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp and_5bit.v(4) " "Verilog HDL Implicit Net warning at and_5bit.v(4): created implicit net for \"temp\"" {  } { { "and_5bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/and_5bit.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp1 and_5bit.v(5) " "Verilog HDL Implicit Net warning at and_5bit.v(5): created implicit net for \"temp1\"" {  } { { "and_5bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/and_5bit.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp2 and_5bit.v(6) " "Verilog HDL Implicit Net warning at and_5bit.v(6): created implicit net for \"temp2\"" {  } { { "and_5bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/and_5bit.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp and_4bit.v(4) " "Verilog HDL Implicit Net warning at and_4bit.v(4): created implicit net for \"temp\"" {  } { { "and_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/and_4bit.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp1 and_4bit.v(5) " "Verilog HDL Implicit Net warning at and_4bit.v(5): created implicit net for \"temp1\"" {  } { { "and_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/and_4bit.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp and_3bit.v(6) " "Verilog HDL Implicit Net warning at and_3bit.v(6): created implicit net for \"temp\"" {  } { { "and_3bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/and_3bit.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp9 adder_4bit.v(28) " "Verilog HDL Implicit Net warning at adder_4bit.v(28): created implicit net for \"temp9\"" {  } { { "adder_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_4bit.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp7 adder_4bit.v(32) " "Verilog HDL Implicit Net warning at adder_4bit.v(32): created implicit net for \"temp7\"" {  } { { "adder_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_4bit.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp8 adder_4bit.v(33) " "Verilog HDL Implicit Net warning at adder_4bit.v(33): created implicit net for \"temp8\"" {  } { { "adder_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_4bit.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp adder_4bit.v(38) " "Verilog HDL Implicit Net warning at adder_4bit.v(38): created implicit net for \"temp\"" {  } { { "adder_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_4bit.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp1 adder_4bit.v(39) " "Verilog HDL Implicit Net warning at adder_4bit.v(39): created implicit net for \"temp1\"" {  } { { "adder_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_4bit.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp3 adder_4bit.v(44) " "Verilog HDL Implicit Net warning at adder_4bit.v(44): created implicit net for \"temp3\"" {  } { { "adder_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_4bit.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp4 adder_4bit.v(45) " "Verilog HDL Implicit Net warning at adder_4bit.v(45): created implicit net for \"temp4\"" {  } { { "adder_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_4bit.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp5 adder_4bit.v(46) " "Verilog HDL Implicit Net warning at adder_4bit.v(46): created implicit net for \"temp5\"" {  } { { "adder_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_4bit.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp6 adder_4bit.v(47) " "Verilog HDL Implicit Net warning at adder_4bit.v(47): created implicit net for \"temp6\"" {  } { { "adder_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_4bit.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "move_ control_unit.v(44) " "Verilog HDL Implicit Net warning at control_unit.v(44): created implicit net for \"move_\"" {  } { { "control_unit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/control_unit.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and_function alu_control.v(23) " "Verilog HDL Implicit Net warning at alu_control.v(23): created implicit net for \"and_function\"" {  } { { "alu_control.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/alu_control.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675505 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips " "Elaborating entity \"mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705659675536 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "pc: ................................ mips.v(12) " "Verilog HDL Display System Task info at mips.v(12): pc: ................................" {  } { { "mips.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/mips.v" 12 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659675552 "|mips"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_block instruction_block:insclock " "Elaborating entity \"instruction_block\" for hierarchy \"instruction_block:insclock\"" {  } { { "mips.v" "insclock" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/mips.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675557 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "28 0 255 instruction_block.v(11) " "Verilog HDL warning at instruction_block.v(11): number of words (28) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "instruction_block.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/instruction_block.v" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1705659675557 "|mips|instruction_block:insclock"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions.data_a 0 instruction_block.v(8) " "Net \"instructions.data_a\" at instruction_block.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_block.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/instruction_block.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1705659675557 "|mips|instruction_block:insclock"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions.waddr_a 0 instruction_block.v(8) " "Net \"instructions.waddr_a\" at instruction_block.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_block.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/instruction_block.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1705659675557 "|mips|instruction_block:insclock"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions.we_a 0 instruction_block.v(8) " "Net \"instructions.we_a\" at instruction_block.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_block.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/instruction_block.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1705659675557 "|mips|instruction_block:insclock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:contr " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:contr\"" {  } { { "mips.v" "contr" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/mips.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675557 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "jal_ 0 control_unit.v(16) " "Net \"jal_\" at control_unit.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "control_unit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/control_unit.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1705659675557 "|mips|control_unit:contr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5bit_2_to_1 mux_5bit_2_to_1:mux1 " "Elaborating entity \"mux_5bit_2_to_1\" for hierarchy \"mux_5bit_2_to_1:mux1\"" {  } { { "mips.v" "mux1" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/mips.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_block register_block:regblock " "Elaborating entity \"register_block\" for hierarchy \"register_block:regblock\"" {  } { { "mips.v" "regblock" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/mips.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675557 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "register_block.v(27) " "Verilog HDL warning at register_block.v(27): ignoring unsupported system task" {  } { { "register_block.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/register_block.v" 27 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1705659675568 "|mips|register_block:regblock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:sig " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:sig\"" {  } { { "mips.v" "sig" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/mips.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32bit_2_to_1 mux32bit_2_to_1:mux3 " "Elaborating entity \"mux32bit_2_to_1\" for hierarchy \"mux32bit_2_to_1:mux3\"" {  } { { "mips.v" "mux3" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/mips.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend32 mux32bit_2_to_1:mux3\|extend32:ex " "Elaborating entity \"extend32\" for hierarchy \"mux32bit_2_to_1:mux3\|extend32:ex\"" {  } { { "mux32bit_2_to_1.v" "ex" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/mux32bit_2_to_1.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675599 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend32.v(3) " "Verilog HDL warning at extend32.v(3): actual bit length 32 differs from formal bit length 1" {  } { { "extend32.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v" 3 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705659675599 "|mips|mux32bit_2_to_1:mux5|extend32:ex"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend32.v(4) " "Verilog HDL warning at extend32.v(4): actual bit length 32 differs from formal bit length 1" {  } { { "extend32.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v" 4 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705659675599 "|mips|mux32bit_2_to_1:mux5|extend32:ex"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend32.v(5) " "Verilog HDL warning at extend32.v(5): actual bit length 32 differs from formal bit length 1" {  } { { "extend32.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v" 5 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705659675599 "|mips|mux32bit_2_to_1:mux5|extend32:ex"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend32.v(6) " "Verilog HDL warning at extend32.v(6): actual bit length 32 differs from formal bit length 1" {  } { { "extend32.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v" 6 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705659675599 "|mips|mux32bit_2_to_1:mux5|extend32:ex"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend32.v(7) " "Verilog HDL warning at extend32.v(7): actual bit length 32 differs from formal bit length 1" {  } { { "extend32.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v" 7 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705659675599 "|mips|mux32bit_2_to_1:mux5|extend32:ex"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend32.v(8) " "Verilog HDL warning at extend32.v(8): actual bit length 32 differs from formal bit length 1" {  } { { "extend32.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v" 8 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705659675599 "|mips|mux32bit_2_to_1:mux5|extend32:ex"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend32.v(9) " "Verilog HDL warning at extend32.v(9): actual bit length 32 differs from formal bit length 1" {  } { { "extend32.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v" 9 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705659675599 "|mips|mux32bit_2_to_1:mux5|extend32:ex"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend32.v(10) " "Verilog HDL warning at extend32.v(10): actual bit length 32 differs from formal bit length 1" {  } { { "extend32.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v" 10 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705659675599 "|mips|mux32bit_2_to_1:mux5|extend32:ex"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend32.v(11) " "Verilog HDL warning at extend32.v(11): actual bit length 32 differs from formal bit length 1" {  } { { "extend32.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v" 11 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705659675599 "|mips|mux32bit_2_to_1:mux5|extend32:ex"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend32.v(12) " "Verilog HDL warning at extend32.v(12): actual bit length 32 differs from formal bit length 1" {  } { { "extend32.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v" 12 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705659675599 "|mips|mux32bit_2_to_1:mux5|extend32:ex"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend32.v(13) " "Verilog HDL warning at extend32.v(13): actual bit length 32 differs from formal bit length 1" {  } { { "extend32.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v" 13 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705659675599 "|mips|mux32bit_2_to_1:mux5|extend32:ex"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend32.v(14) " "Verilog HDL warning at extend32.v(14): actual bit length 32 differs from formal bit length 1" {  } { { "extend32.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v" 14 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705659675599 "|mips|mux32bit_2_to_1:mux5|extend32:ex"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend32.v(15) " "Verilog HDL warning at extend32.v(15): actual bit length 32 differs from formal bit length 1" {  } { { "extend32.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v" 15 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705659675599 "|mips|mux32bit_2_to_1:mux5|extend32:ex"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend32.v(16) " "Verilog HDL warning at extend32.v(16): actual bit length 32 differs from formal bit length 1" {  } { { "extend32.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v" 16 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705659675599 "|mips|mux32bit_2_to_1:mux5|extend32:ex"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend32.v(17) " "Verilog HDL warning at extend32.v(17): actual bit length 32 differs from formal bit length 1" {  } { { "extend32.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v" 17 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705659675599 "|mips|mux32bit_2_to_1:mux5|extend32:ex"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend32.v(18) " "Verilog HDL warning at extend32.v(18): actual bit length 32 differs from formal bit length 1" {  } { { "extend32.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v" 18 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705659675599 "|mips|mux32bit_2_to_1:mux5|extend32:ex"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend32.v(19) " "Verilog HDL warning at extend32.v(19): actual bit length 32 differs from formal bit length 1" {  } { { "extend32.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v" 19 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705659675599 "|mips|mux32bit_2_to_1:mux5|extend32:ex"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend32.v(20) " "Verilog HDL warning at extend32.v(20): actual bit length 32 differs from formal bit length 1" {  } { { "extend32.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v" 20 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705659675599 "|mips|mux32bit_2_to_1:mux5|extend32:ex"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend32.v(21) " "Verilog HDL warning at extend32.v(21): actual bit length 32 differs from formal bit length 1" {  } { { "extend32.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v" 21 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705659675599 "|mips|mux32bit_2_to_1:mux5|extend32:ex"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend32.v(22) " "Verilog HDL warning at extend32.v(22): actual bit length 32 differs from formal bit length 1" {  } { { "extend32.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v" 22 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705659675599 "|mips|mux32bit_2_to_1:mux5|extend32:ex"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend32.v(23) " "Verilog HDL warning at extend32.v(23): actual bit length 32 differs from formal bit length 1" {  } { { "extend32.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v" 23 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705659675599 "|mips|mux32bit_2_to_1:mux5|extend32:ex"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend32.v(24) " "Verilog HDL warning at extend32.v(24): actual bit length 32 differs from formal bit length 1" {  } { { "extend32.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v" 24 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705659675599 "|mips|mux32bit_2_to_1:mux5|extend32:ex"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend32.v(25) " "Verilog HDL warning at extend32.v(25): actual bit length 32 differs from formal bit length 1" {  } { { "extend32.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v" 25 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705659675599 "|mips|mux32bit_2_to_1:mux5|extend32:ex"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend32.v(26) " "Verilog HDL warning at extend32.v(26): actual bit length 32 differs from formal bit length 1" {  } { { "extend32.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v" 26 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705659675599 "|mips|mux32bit_2_to_1:mux5|extend32:ex"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend32.v(27) " "Verilog HDL warning at extend32.v(27): actual bit length 32 differs from formal bit length 1" {  } { { "extend32.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v" 27 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705659675599 "|mips|mux32bit_2_to_1:mux5|extend32:ex"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend32.v(28) " "Verilog HDL warning at extend32.v(28): actual bit length 32 differs from formal bit length 1" {  } { { "extend32.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v" 28 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705659675599 "|mips|mux32bit_2_to_1:mux5|extend32:ex"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend32.v(29) " "Verilog HDL warning at extend32.v(29): actual bit length 32 differs from formal bit length 1" {  } { { "extend32.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v" 29 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705659675599 "|mips|mux32bit_2_to_1:mux5|extend32:ex"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend32.v(30) " "Verilog HDL warning at extend32.v(30): actual bit length 32 differs from formal bit length 1" {  } { { "extend32.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v" 30 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705659675599 "|mips|mux32bit_2_to_1:mux5|extend32:ex"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend32.v(31) " "Verilog HDL warning at extend32.v(31): actual bit length 32 differs from formal bit length 1" {  } { { "extend32.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v" 31 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705659675599 "|mips|mux32bit_2_to_1:mux5|extend32:ex"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend32.v(32) " "Verilog HDL warning at extend32.v(32): actual bit length 32 differs from formal bit length 1" {  } { { "extend32.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v" 32 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705659675599 "|mips|mux32bit_2_to_1:mux5|extend32:ex"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend32.v(33) " "Verilog HDL warning at extend32.v(33): actual bit length 32 differs from formal bit length 1" {  } { { "extend32.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v" 33 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705659675599 "|mips|mux32bit_2_to_1:mux5|extend32:ex"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend32.v(34) " "Verilog HDL warning at extend32.v(34): actual bit length 32 differs from formal bit length 1" {  } { { "extend32.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/extend32.v" 34 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705659675599 "|mips|mux32bit_2_to_1:mux5|extend32:ex"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32bit mux32bit_2_to_1:mux3\|and_32bit:and1 " "Elaborating entity \"and_32bit\" for hierarchy \"mux32bit_2_to_1:mux3\|and_32bit:and1\"" {  } { { "mux32bit_2_to_1.v" "and1" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/mux32bit_2_to_1.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32bit mux32bit_2_to_1:mux3\|or_32bit:or1 " "Elaborating entity \"or_32bit\" for hierarchy \"mux32bit_2_to_1:mux3\|or_32bit:or1\"" {  } { { "mux32bit_2_to_1.v" "or1" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/mux32bit_2_to_1.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control alu_control:aluc " "Elaborating entity \"alu_control\" for hierarchy \"alu_control:aluc\"" {  } { { "mips.v" "aluc" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/mips.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"alu:alu1\"" {  } { { "mips.v" "alu1" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/mips.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32bit alu:alu1\|adder_32bit:r1 " "Elaborating entity \"adder_32bit\" for hierarchy \"alu:alu1\|adder_32bit:r1\"" {  } { { "alu.v" "r1" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/alu.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_16bit alu:alu1\|adder_32bit:r1\|adder_16bit:a0 " "Elaborating entity \"adder_16bit\" for hierarchy \"alu:alu1\|adder_32bit:r1\|adder_16bit:a0\"" {  } { { "adder_32bit.v" "a0" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_32bit.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675615 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "result\[16\] adder_16bit.v(8) " "Output port \"result\[16\]\" at adder_16bit.v(8) has no driver" {  } { { "adder_16bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_16bit.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705659675621 "|alu|adder_32bit:r1|adder_16bit:a0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_4bit alu:alu1\|adder_32bit:r1\|adder_16bit:a0\|adder_4bit:a0 " "Elaborating entity \"adder_4bit\" for hierarchy \"alu:alu1\|adder_32bit:r1\|adder_16bit:a0\|adder_4bit:a0\"" {  } { { "adder_16bit.v" "a0" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_16bit.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_3bit alu:alu1\|adder_32bit:r1\|adder_16bit:a0\|adder_4bit:a0\|and_3bit:and6 " "Elaborating entity \"and_3bit\" for hierarchy \"alu:alu1\|adder_32bit:r1\|adder_16bit:a0\|adder_4bit:a0\|and_3bit:and6\"" {  } { { "adder_4bit.v" "and6" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_4bit.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_3bit alu:alu1\|adder_32bit:r1\|adder_16bit:a0\|adder_4bit:a0\|or_3bit:or5 " "Elaborating entity \"or_3bit\" for hierarchy \"alu:alu1\|adder_32bit:r1\|adder_16bit:a0\|adder_4bit:a0\|or_3bit:or5\"" {  } { { "adder_4bit.v" "or5" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_4bit.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_4bit alu:alu1\|adder_32bit:r1\|adder_16bit:a0\|adder_4bit:a0\|and_4bit:and8 " "Elaborating entity \"and_4bit\" for hierarchy \"alu:alu1\|adder_32bit:r1\|adder_16bit:a0\|adder_4bit:a0\|and_4bit:and8\"" {  } { { "adder_4bit.v" "and8" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_4bit.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_4bit alu:alu1\|adder_32bit:r1\|adder_16bit:a0\|adder_4bit:a0\|or_4bit:or6 " "Elaborating entity \"or_4bit\" for hierarchy \"alu:alu1\|adder_32bit:r1\|adder_16bit:a0\|adder_4bit:a0\|or_4bit:or6\"" {  } { { "adder_4bit.v" "or6" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_4bit.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_5bit alu:alu1\|adder_32bit:r1\|adder_16bit:a0\|adder_4bit:a0\|and_5bit:and11 " "Elaborating entity \"and_5bit\" for hierarchy \"alu:alu1\|adder_32bit:r1\|adder_16bit:a0\|adder_4bit:a0\|and_5bit:and11\"" {  } { { "adder_4bit.v" "and11" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_4bit.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_5bit alu:alu1\|adder_32bit:r1\|adder_16bit:a0\|adder_4bit:a0\|or_5bit:or7 " "Elaborating entity \"or_5bit\" for hierarchy \"alu:alu1\|adder_32bit:r1\|adder_16bit:a0\|adder_4bit:a0\|or_5bit:or7\"" {  } { { "adder_4bit.v" "or7" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_4bit.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LessThan32Bit alu:alu1\|LessThan32Bit:r2 " "Elaborating entity \"LessThan32Bit\" for hierarchy \"alu:alu1\|LessThan32Bit:r2\"" {  } { { "alu.v" "r2" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/alu.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_add_32bit alu:alu1\|LessThan32Bit:r2\|sub_add_32bit:sub1 " "Elaborating entity \"sub_add_32bit\" for hierarchy \"alu:alu1\|LessThan32Bit:r2\|sub_add_32bit:sub1\"" {  } { { "LessThan32Bit.v" "sub1" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/LessThan32Bit.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_32bit_to_1bit alu:alu1\|LessThan32Bit:r2\|sub_add_32bit:sub1\|xor_32bit_to_1bit:xor1 " "Elaborating entity \"xor_32bit_to_1bit\" for hierarchy \"alu:alu1\|LessThan32Bit:r2\|sub_add_32bit:sub1\|xor_32bit_to_1bit:xor1\"" {  } { { "sub_add_32bit.v" "xor1" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/sub_add_32bit.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32bit_to_1bit alu:alu1\|LessThan32Bit:r2\|and_32bit_to_1bit:and1 " "Elaborating entity \"and_32bit_to_1bit\" for hierarchy \"alu:alu1\|LessThan32Bit:r2\|and_32bit_to_1bit:and1\"" {  } { { "LessThan32Bit.v" "and1" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/LessThan32Bit.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32 alu:alu1\|mux_32:r9 " "Elaborating entity \"mux_32\" for hierarchy \"alu:alu1\|mux_32:r9\"" {  } { { "alu.v" "r9" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/alu.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_to_1 alu:alu1\|mux_32:r9\|mux8_to_1:m1 " "Elaborating entity \"mux8_to_1\" for hierarchy \"alu:alu1\|mux_32:r9\|mux8_to_1:m1\"" {  } { { "mux_32.v" "m1" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/mux_32.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_to_1 alu:alu1\|mux_32:r9\|mux8_to_1:m1\|mux4_to_1:m1 " "Elaborating entity \"mux4_to_1\" for hierarchy \"alu:alu1\|mux_32:r9\|mux8_to_1:m1\|mux4_to_1:m1\"" {  } { { "mux8_to_1.v" "m1" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/mux8_to_1.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_to_1 alu:alu1\|mux_32:r9\|mux8_to_1:m1\|mux4_to_1:m1\|mux2_to_1:m1 " "Elaborating entity \"mux2_to_1\" for hierarchy \"alu:alu1\|mux_32:r9\|mux8_to_1:m1\|mux4_to_1:m1\|mux2_to_1:m1\"" {  } { { "mux4_to_1.v" "m1" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/mux4_to_1.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_block memory_block:memo " "Elaborating entity \"memory_block\" for hierarchy \"memory_block:memo\"" {  } { { "mips.v" "memo" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/mips.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659675792 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "32 0 255 memory_block.v(12) " "Verilog HDL warning at memory_block.v(12): number of words (32) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "memory_block.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/memory_block.v" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1705659675792 "|mips|memory_block:memo"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "memory_block.v(23) " "Verilog HDL warning at memory_block.v(23): ignoring unsupported system task" {  } { { "memory_block.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/memory_block.v" 23 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1705659675792 "|mips|memory_block:memo"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "memory_block.v(38) " "Verilog HDL warning at memory_block.v(38): ignoring unsupported system task" {  } { { "memory_block.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/memory_block.v" 38 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1705659675792 "|mips|memory_block:memo"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 a1 16 17 " "Port \"ordered port 5\" on the entity instantiation of \"a1\" is connected to a signal of width 16. The formal width of the signal in the module is 17.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder_32bit.v" "a1" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_32bit.v" 12 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705659675934 "|mips|alu:alu1|adder_32bit:r1|adder_16bit:a1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 a0 16 17 " "Port \"ordered port 5\" on the entity instantiation of \"a0\" is connected to a signal of width 16. The formal width of the signal in the module is 17.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder_32bit.v" "a0" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_32bit.v" 6 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705659675934 "|mips|alu:alu1|adder_32bit:r1|adder_16bit:a0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 a1 16 17 " "Port \"ordered port 5\" on the entity instantiation of \"a1\" is connected to a signal of width 16. The formal width of the signal in the module is 17.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder_32bit.v" "a1" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_32bit.v" 12 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705659675934 "|mips|alu:alu1|adder_32bit:r1|adder_16bit:a1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 a0 16 17 " "Port \"ordered port 5\" on the entity instantiation of \"a0\" is connected to a signal of width 16. The formal width of the signal in the module is 17.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder_32bit.v" "a0" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_32bit.v" 6 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705659675934 "|mips|alu:alu1|adder_32bit:r1|adder_16bit:a0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 a1 16 17 " "Port \"ordered port 5\" on the entity instantiation of \"a1\" is connected to a signal of width 16. The formal width of the signal in the module is 17.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder_32bit.v" "a1" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_32bit.v" 12 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705659675950 "|mips|alu:alu1|adder_32bit:r1|adder_16bit:a1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 a0 16 17 " "Port \"ordered port 5\" on the entity instantiation of \"a0\" is connected to a signal of width 16. The formal width of the signal in the module is 17.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder_32bit.v" "a0" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_32bit.v" 6 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705659675950 "|mips|alu:alu1|adder_32bit:r1|adder_16bit:a0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 a1 16 17 " "Port \"ordered port 5\" on the entity instantiation of \"a1\" is connected to a signal of width 16. The formal width of the signal in the module is 17.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder_32bit.v" "a1" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_32bit.v" 12 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705659675950 "|mips|alu:alu1|adder_32bit:r1|adder_16bit:a1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 a0 16 17 " "Port \"ordered port 5\" on the entity instantiation of \"a0\" is connected to a signal of width 16. The formal width of the signal in the module is 17.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder_32bit.v" "a0" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/adder_32bit.v" 6 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705659675950 "|mips|alu:alu1|adder_32bit:r1|adder_16bit:a0"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1705659676421 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/LENOVO/Desktop/quartus/hw3proje/output_files/proje1.map.smsg " "Generated suppressed messages file C:/Users/LENOVO/Desktop/quartus/hw3proje/output_files/proje1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659676625 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1705659676909 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659676909 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "mips.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/hw3proje/mips.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705659677022 "|mips|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1705659677022 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1705659677025 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1705659677025 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1705659677025 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705659677043 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 19 13:21:17 2024 " "Processing ended: Fri Jan 19 13:21:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705659677043 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705659677043 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705659677043 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659677043 ""}
