
*** Running vivado
    with args -log design_1_data_generator_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_data_generator_0_1.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_data_generator_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/umram/Vivado_Projects/my_cores'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/umram/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_data_generator_0_1 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4740 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1720.316 ; gain = 153.715 ; free physical = 190 ; free virtual = 4474
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_data_generator_0_1' [/home/umram/my_axi_stream_test3/my_axi_stream_test3.srcs/sources_1/bd/design_1/ip/design_1_data_generator_0_1/synth/design_1_data_generator_0_1.vhd:66]
INFO: [Synth 8-3491] module 'data_generator' declared at '/home/umram/my_axi_stream_test3/my_axi_stream_test3.srcs/sources_1/bd/design_1/ipshared/70a9/src/data_generator.vhd:5' bound to instance 'U0' of component 'data_generator' [/home/umram/my_axi_stream_test3/my_axi_stream_test3.srcs/sources_1/bd/design_1/ip/design_1_data_generator_0_1/synth/design_1_data_generator_0_1.vhd:91]
INFO: [Synth 8-638] synthesizing module 'data_generator' [/home/umram/my_axi_stream_test3/my_axi_stream_test3.srcs/sources_1/bd/design_1/ipshared/70a9/src/data_generator.vhd:13]
	Parameter counter_size bound to: 19 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at '/home/umram/my_axi_stream_test3/my_axi_stream_test3.srcs/sources_1/bd/design_1/ipshared/70a9/src/btn_debounce.vhd:27' bound to instance 'btn_debounce' of component 'debounce' [/home/umram/my_axi_stream_test3/my_axi_stream_test3.srcs/sources_1/bd/design_1/ipshared/70a9/src/data_generator.vhd:35]
INFO: [Synth 8-638] synthesizing module 'debounce' [/home/umram/my_axi_stream_test3/my_axi_stream_test3.srcs/sources_1/bd/design_1/ipshared/70a9/src/btn_debounce.vhd:36]
	Parameter counter_size bound to: 19 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (1#1) [/home/umram/my_axi_stream_test3/my_axi_stream_test3.srcs/sources_1/bd/design_1/ipshared/70a9/src/btn_debounce.vhd:36]
WARNING: [Synth 8-3848] Net btn_c_state in module/entity data_generator does not have driver. [/home/umram/my_axi_stream_test3/my_axi_stream_test3.srcs/sources_1/bd/design_1/ipshared/70a9/src/data_generator.vhd:26]
WARNING: [Synth 8-3848] Net btn_p_state in module/entity data_generator does not have driver. [/home/umram/my_axi_stream_test3/my_axi_stream_test3.srcs/sources_1/bd/design_1/ipshared/70a9/src/data_generator.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'data_generator' (2#1) [/home/umram/my_axi_stream_test3/my_axi_stream_test3.srcs/sources_1/bd/design_1/ipshared/70a9/src/data_generator.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_data_generator_0_1' (3#1) [/home/umram/my_axi_stream_test3/my_axi_stream_test3.srcs/sources_1/bd/design_1/ip/design_1_data_generator_0_1/synth/design_1_data_generator_0_1.vhd:66]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1778.035 ; gain = 211.434 ; free physical = 218 ; free virtual = 4503
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1781.004 ; gain = 214.402 ; free physical = 214 ; free virtual = 4499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1781.004 ; gain = 214.402 ; free physical = 214 ; free virtual = 4499
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1908.715 ; gain = 0.000 ; free physical = 131 ; free virtual = 4416
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1908.715 ; gain = 0.000 ; free physical = 129 ; free virtual = 4414
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1908.715 ; gain = 342.113 ; free physical = 194 ; free virtual = 4479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1908.715 ; gain = 342.113 ; free physical = 194 ; free virtual = 4479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1908.715 ; gain = 342.113 ; free physical = 194 ; free virtual = 4479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1908.715 ; gain = 342.113 ; free physical = 185 ; free virtual = 4470
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debounce 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module data_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design design_1_data_generator_0_1 has port data_out[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_generator_0_1 has port data_out[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_generator_0_1 has port data_out[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_generator_0_1 has port data_out[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_generator_0_1 has port data_out[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_generator_0_1 has port data_out[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_generator_0_1 has port data_out[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_generator_0_1 has port data_out[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_generator_0_1 has port data_out[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_generator_0_1 has port data_out[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_generator_0_1 has port data_out[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_generator_0_1 has port data_out[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_generator_0_1 has port data_out[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_generator_0_1 has port data_out[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_generator_0_1 has port data_out[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_generator_0_1 has port data_out[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_generator_0_1 has port data_out[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_generator_0_1 has port data_out[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_generator_0_1 has port data_out[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_generator_0_1 has port data_out[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_generator_0_1 has port data_out[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_generator_0_1 has port data_out[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_generator_0_1 has port data_out[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_generator_0_1 has port data_out[8] driven by constant 0
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/reset_out_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1908.715 ; gain = 342.113 ; free physical = 182 ; free virtual = 4470
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1908.715 ; gain = 342.113 ; free physical = 267 ; free virtual = 4349
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1908.715 ; gain = 342.113 ; free physical = 267 ; free virtual = 4349
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1908.715 ; gain = 342.113 ; free physical = 266 ; free virtual = 4348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1908.715 ; gain = 342.113 ; free physical = 266 ; free virtual = 4348
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1908.715 ; gain = 342.113 ; free physical = 266 ; free virtual = 4348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1908.715 ; gain = 342.113 ; free physical = 266 ; free virtual = 4348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1908.715 ; gain = 342.113 ; free physical = 266 ; free virtual = 4348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1908.715 ; gain = 342.113 ; free physical = 266 ; free virtual = 4348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1908.715 ; gain = 342.113 ; free physical = 266 ; free virtual = 4348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1908.715 ; gain = 342.113 ; free physical = 266 ; free virtual = 4348
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1908.715 ; gain = 214.402 ; free physical = 324 ; free virtual = 4405
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1908.715 ; gain = 342.113 ; free physical = 324 ; free virtual = 4405
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1908.715 ; gain = 0.000 ; free physical = 266 ; free virtual = 4348
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1908.715 ; gain = 461.461 ; free physical = 365 ; free virtual = 4447
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1908.715 ; gain = 0.000 ; free physical = 365 ; free virtual = 4447
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/umram/my_axi_stream_test3/my_axi_stream_test3.runs/design_1_data_generator_0_1_synth_1/design_1_data_generator_0_1.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_data_generator_0_1, cache-ID = 6433d1e8826d4959
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1908.715 ; gain = 0.000 ; free physical = 364 ; free virtual = 4446
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/umram/my_axi_stream_test3/my_axi_stream_test3.runs/design_1_data_generator_0_1_synth_1/design_1_data_generator_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_data_generator_0_1_utilization_synth.rpt -pb design_1_data_generator_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Aug  2 17:57:28 2019...
