
================================
**seq_gen** - pattern generator
================================

Module implements a simple sequencer/pattern generator base on block ram. Supports 2 levels of internal loops and external start.
For OUT_BITS != 8 user need to provide block memory module (seq_gen_blk_mem) with proper size.

**Unit test/Example:** 
`test_SimSeq.v <https://github.com/SiLab-Bonn/basil/blob/master/tests/test_SimSeq.v>`_ 
`test_SimSeq.py <https://github.com/SiLab-Bonn/basil/blob/master/tests/test_SimSeq.py>`_

Parameters
    +--------------+---------------------+-------------------------------------------------------------------------+ 
    | Name         | Default             | Description                                                             | 
    +==============+=====================+=========================================================================+ 
    | MEM_BYTES    | 2                   | Amount of memory allocated for data (in bytes)                          | 
    +--------------+---------------------+-------------------------------------------------------------------------+ 
    | OUT_BITS     | 2                   | Size (bit) for output pattern - word size                               | 
    +--------------+---------------------+-------------------------------------------------------------------------+ 
    
Pins
    +---------------+---------------------+-----------------------+------------------------------------------------------+ 
    | Name          | Size                | Direction             | Description                                          | 
    +===============+=====================+=======================+======================================================+ 
    | SEQ_EXT_START | 1                   |  input                | external start signal (synchronous to SEQ_CLK)       | 
    +---------------+---------------------+-----------------------+------------------------------------------------------+ 
    | SEQ_CLK       | 1                   |  input                | external clock used for friving sequence             | 
    +---------------+---------------------+-----------------------+------------------------------------------------------+ 
    | SEQ_OUT       | OUT_BITS            |  output               | sequencer output                                     | 
    +---------------+---------------------+-----------------------+------------------------------------------------------+ 
  
Registers
    +---------------+----------------------------------+--------+-------+-------------+--------------------------------------------------------------------------------------------+ 
    | Name          | Address                          | Bits   | r/w   | Default     | Description                                                                                | 
    +===============+==================================+========+=======+=============+============================================================================================+ 
    | START         | 1                                |        | wo    |             | start transfer on write to address                                                         | 
    +---------------+----------------------------------+--------+-------+-------------+--------------------------------------------------------------------------------------------+ 
    | DONE          | 1                                | [0]    | ro    | 0           | indicate transfer finish                                                                   | 
    +---------------+----------------------------------+--------+-------+-------------+--------------------------------------------------------------------------------------------+ 
    | EN_EXT_START  | 2                                | [0]    | r/w   | 0           | enable external start                                                                      | 
    +---------------+----------------------------------+--------+-------+-------------+--------------------------------------------------------------------------------------------+ 
    | CLK_DIV       | 3                                | [7:0]  | r/w   | 1           | internal division factor for SEQ_CLK                                                       | 
    +---------------+----------------------------------+--------+-------+-------------+--------------------------------------------------------------------------------------------+ 
    | COUNT         | 6 - 5                            | [15:0] | r/w   | MEM_BYTES   | set the size of sequence (in words)                                                        | 
    +---------------+----------------------------------+--------+-------+-------------+--------------------------------------------------------------------------------------------+ 
    | WAIT          | 7 - 6                            | [15:0] | r/w   | 0           | waits after every sequnce if REPEAT != 0 repeat transfer count (0 -> forever)              | 
    +---------------+----------------------------------+--------+-------+-------------+--------------------------------------------------------------------------------------------+ 
    | REPEAT        | 9 - 8                            | [15:0] | r/w   | 0           | repeat sequence count (0 -> forever)                                                       | 
    +---------------+----------------------------------+--------+-------+-------------+--------------------------------------------------------------------------------------------+ 
    | REP_START     | 11 - 10                          | [15:0] | r/w   | 0           | position from witch pattern will start in repeat mode (a first sequence always start at 0) | 
    +---------------+----------------------------------+--------+-------+-------------+--------------------------------------------------------------------------------------------+ 
    | NESTED_START  | 13 - 12                          | [15:0] | r/w   | 0           | position from witch pattern will start for nested loop                                     | 
    +---------------+----------------------------------+--------+-------+-------------+--------------------------------------------------------------------------------------------+ 
    | NESTED_STOP   | 15 - 14                          | [15:0] | r/w   | 0           | position to witch pattern will stop for nested loop                                        | 
    +---------------+----------------------------------+--------+-------+-------------+--------------------------------------------------------------------------------------------+     
    | NESTED_REPEAT | 17 - 16                          | [15:0] | r/w   | 0           | repeat count for nested loop                                                               | 
    +---------------+----------------------------------+--------+-------+-------------+--------------------------------------------------------------------------------------------+     
    | DATA          | 32 to 32+MEM_BYTES-1             |        | r/w   | unknown     | memory for pattern                                                                         | 
    +---------------+----------------------------------+--------+-------+-------------+--------------------------------------------------------------------------------------------+ 
        
