Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /usr/groups/ecad/xilinx/Vivado2017/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto b5eae038f296405f9f3cca1cd3bfbad4 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mat_mul_TB_behav xil_defaultlib.Mat_mul_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.p_multiplier
Compiling module xil_defaultlib.multple_mat_default
Compiling module xil_defaultlib.Mat_mul_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Mat_mul_TB_behav
