# do cpu_top_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /opt/altera/11.0sp1/modelsim_ase/linux/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /opt/altera/11.0sp1/modelsim_ase/linux/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+/home/denjo/mygit/experiment/cpu/cpu/src {/home/denjo/mygit/experiment/cpu/cpu/src/register_file.v}
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module register_file
# 
# Top level modules:
# 	register_file
# 
# vlog -vlog01compat -work work +incdir+/home/denjo/mygit/experiment/cpu/cpu/src {/home/denjo/mygit/experiment/cpu/cpu/src/rf_testbench.v}
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module rf_testbench
# 
# Top level modules:
# 	rf_testbench
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclone_ver -L rtl_work -L work -voptargs="+acc" rf_testbench
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclone_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps rf_testbench 
# Loading work.rf_testbench
# Loading work.register_file
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit 
# Simulation stop requested.
