// Seed: 1379864980
`timescale 1 ps / 1 ps `timescale 1 ps / 1 ps `timescale 1ps / 1 ps
`define pp_1 0
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0
    , id_1
);
  logic id_3;
  assign id_3 = id_3;
  pmos (id_2, 1 - 1, 1, id_0 && "");
  assign id_3 = 1;
endmodule
