
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G-Beta4
Install: E:\Gowin\Gowin_V1.9.2Beta\SynplifyPro
OS: Windows 6.2

Hostname: SKY-20180728DOH

Implementation : rev_1

#### START OF AREA REPORT #####[

Part:			GW2AR_18ELQFP144-8 (GoWin)

--------------------------------------------------------------------------
########   Utilization report for  Top level view:   myproj_top   ########
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     7263               100 %                
======================================================
Total SEQUENTIAL ELEMENTS in the block myproj_top:	7263 (37.43 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          7079               100 %                
MUX2_LUT5     129                100 %                
MUX2_LUT6     27                 100 %                
MUX2_LUT7     3                  100 %                
ALU           4400               100 %                
======================================================
Total COMBINATIONAL LOGIC in the block myproj_top:	11638 (59.97 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     25                 100 %                
============================================================
Total MEMORY ELEMENTS in the block myproj_top:	25 (0.13 % Utilization)

--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CMOS_Capture_RGB565_10_0_800_0_600_48000000s   ########
Instance path:   myproj_top.CMOS_Capture_RGB565_10_0_800_0_600_48000000s                          
==================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     60                 0.8260 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block myproj_top.CMOS_Capture_RGB565_10_0_800_0_600_48000000s:	60 (0.31 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     67                 0.9460 %             
ALU      24                 0.5450 %             
=================================================
Total COMBINATIONAL LOGIC in the block myproj_top.CMOS_Capture_RGB565_10_0_800_0_600_48000000s:	91 (0.47 % Utilization)

----------------------------------------------------------------------------
########   Utilization report for  cell:   I2C_OV5640_Init_RGB565   ########
Instance path:   myproj_top.I2C_OV5640_Init_RGB565                          
============================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     73                 1.01 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block myproj_top.I2C_OV5640_Init_RGB565:	73 (0.38 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          482                6.81 %               
MUX2_LUT5     92                 71.3 %               
MUX2_LUT6     22                 81.5 %               
MUX2_LUT7     3                  100 %                
ALU           25                 0.5680 %             
======================================================
Total COMBINATIONAL LOGIC in the block myproj_top.I2C_OV5640_Init_RGB565:	624 (3.22 % Utilization)

--------------------------------------------------------------------
########   Utilization report for  cell:   I2C_Controller   ########
Instance path:   I2C_OV5640_Init_RGB565.I2C_Controller              
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     18                 0.2480 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block I2C_OV5640_Init_RGB565.I2C_Controller:	18 (0.09 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          170                2.4 %                
MUX2_LUT5     14                 10.9 %               
MUX2_LUT6     1                  3.7 %                
ALU           7                  0.1590 %             
======================================================
Total COMBINATIONAL LOGIC in the block I2C_OV5640_Init_RGB565.I2C_Controller:	192 (0.99 % Utilization)

------------------------------------------------------------------------------
########   Utilization report for  cell:   I2C_OV5640_RGB565_Config   ########
Instance path:   I2C_OV5640_Init_RGB565.I2C_OV5640_RGB565_Config              
==============================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     23                 0.3170 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block I2C_OV5640_Init_RGB565.I2C_OV5640_RGB565_Config:	23 (0.12 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          301                4.25 %               
MUX2_LUT5     78                 60.5 %               
MUX2_LUT6     21                 77.8 %               
MUX2_LUT7     3                  100 %                
======================================================
Total COMBINATIONAL LOGIC in the block I2C_OV5640_Init_RGB565.I2C_OV5640_RGB565_Config:	403 (2.08 % Utilization)

--------------------------------------------------------------------------------
########   Utilization report for  cell:   PSRAM_Memory_Interface_Top   ########
Instance path:   myproj_top.PSRAM_Memory_Interface_Top                          
================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     467                6.43 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block myproj_top.PSRAM_Memory_Interface_Top:	467 (2.41 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          740                10.5 %               
MUX2_LUT5     12                 9.3 %                
MUX2_LUT6     3                  11.1 %               
ALU           143                3.25 %               
======================================================
Total COMBINATIONAL LOGIC in the block myproj_top.PSRAM_Memory_Interface_Top:	898 (4.63 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     2                  8 %                  
============================================================
Total MEMORY ELEMENTS in the block myproj_top.PSRAM_Memory_Interface_Top:	2 (0.01 % Utilization)

--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~psram_top\.PSRAM_Memory_Interface_Top_\    ########
Instance path:   PSRAM_Memory_Interface_Top.\\\~psram_top\.PSRAM_Memory_Interface_Top_\           
==================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     467                6.43 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block PSRAM_Memory_Interface_Top.\\\~psram_top\.PSRAM_Memory_Interface_Top_\ :	467 (2.41 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          740                10.5 %               
MUX2_LUT5     12                 9.3 %                
MUX2_LUT6     3                  11.1 %               
ALU           143                3.25 %               
======================================================
Total COMBINATIONAL LOGIC in the block PSRAM_Memory_Interface_Top.\\\~psram_top\.PSRAM_Memory_Interface_Top_\ :	898 (4.63 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     2                  8 %                  
============================================================
Total MEMORY ELEMENTS in the block PSRAM_Memory_Interface_Top.\\\~psram_top\.PSRAM_Memory_Interface_Top_\ :	2 (0.01 % Utilization)

-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~psram_init\.PSRAM_Memory_Interface_Top_\    ########        
Instance path:   \\\~psram_top\.PSRAM_Memory_Interface_Top_\ .\\\~psram_init\.PSRAM_Memory_Interface_Top_\ 
===========================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     117                1.61 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~psram_top\.PSRAM_Memory_Interface_Top_\ .\\\~psram_init\.PSRAM_Memory_Interface_Top_\ :	117 (0.60 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          247                3.49 %               
MUX2_LUT5     12                 9.3 %                
MUX2_LUT6     3                  11.1 %               
ALU           84                 1.91 %               
======================================================
Total COMBINATIONAL LOGIC in the block \\\~psram_top\.PSRAM_Memory_Interface_Top_\ .\\\~psram_init\.PSRAM_Memory_Interface_Top_\ :	346 (1.78 % Utilization)

-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~psram_sync\.PSRAM_Memory_Interface_Top_\    ########        
Instance path:   \\\~psram_top\.PSRAM_Memory_Interface_Top_\ .\\\~psram_sync\.PSRAM_Memory_Interface_Top_\ 
===========================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     27                 0.3720 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~psram_top\.PSRAM_Memory_Interface_Top_\ .\\\~psram_sync\.PSRAM_Memory_Interface_Top_\ :	27 (0.14 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     61                 0.8620 %             
ALU      12                 0.2730 %             
=================================================
Total COMBINATIONAL LOGIC in the block \\\~psram_top\.PSRAM_Memory_Interface_Top_\ .\\\~psram_sync\.PSRAM_Memory_Interface_Top_\ :	73 (0.38 % Utilization)

---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~psram_wd\.PSRAM_Memory_Interface_Top_\    ########        
Instance path:   \\\~psram_top\.PSRAM_Memory_Interface_Top_\ .\\\~psram_wd\.PSRAM_Memory_Interface_Top_\ 
=========================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     245                3.37 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~psram_top\.PSRAM_Memory_Interface_Top_\ .\\\~psram_wd\.PSRAM_Memory_Interface_Top_\ :	245 (1.26 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     252                3.56 %               
ALU      47                 1.07 %               
=================================================
Total COMBINATIONAL LOGIC in the block \\\~psram_top\.PSRAM_Memory_Interface_Top_\ .\\\~psram_wd\.PSRAM_Memory_Interface_Top_\ :	299 (1.54 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     2                  8 %                  
============================================================
Total MEMORY ELEMENTS in the block \\\~psram_top\.PSRAM_Memory_Interface_Top_\ .\\\~psram_wd\.PSRAM_Memory_Interface_Top_\ :	2 (0.01 % Utilization)

-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~psram_lane\.PSRAM_Memory_Interface_Top__Z1\    ########       
Instance path:   \\\~psram_wd\.PSRAM_Memory_Interface_Top_\ .\\\~psram_lane\.PSRAM_Memory_Interface_Top__Z1\ 
=============================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     208                2.86 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~psram_wd\.PSRAM_Memory_Interface_Top_\ .\\\~psram_lane\.PSRAM_Memory_Interface_Top__Z1\ :	208 (1.07 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     148                2.09 %               
ALU      15                 0.3410 %             
=================================================
Total COMBINATIONAL LOGIC in the block \\\~psram_wd\.PSRAM_Memory_Interface_Top_\ .\\\~psram_lane\.PSRAM_Memory_Interface_Top__Z1\ :	163 (0.84 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     1                  4 %                  
============================================================
Total MEMORY ELEMENTS in the block \\\~psram_wd\.PSRAM_Memory_Interface_Top_\ .\\\~psram_lane\.PSRAM_Memory_Interface_Top__Z1\ :	1 (0.01 % Utilization)

-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~psram_lane\.PSRAM_Memory_Interface_Top__Z2\    ########       
Instance path:   \\\~psram_wd\.PSRAM_Memory_Interface_Top_\ .\\\~psram_lane\.PSRAM_Memory_Interface_Top__Z2\ 
=============================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     26                 0.3580 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~psram_wd\.PSRAM_Memory_Interface_Top_\ .\\\~psram_lane\.PSRAM_Memory_Interface_Top__Z2\ :	26 (0.13 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     103                1.46 %               
ALU      15                 0.3410 %             
=================================================
Total COMBINATIONAL LOGIC in the block \\\~psram_wd\.PSRAM_Memory_Interface_Top_\ .\\\~psram_lane\.PSRAM_Memory_Interface_Top__Z2\ :	118 (0.61 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     1                  4 %                  
============================================================
Total MEMORY ELEMENTS in the block \\\~psram_wd\.PSRAM_Memory_Interface_Top_\ .\\\~psram_lane\.PSRAM_Memory_Interface_Top__Z2\ :	1 (0.01 % Utilization)

----------------------------------------------------------------------
########   Utilization report for  cell:   esp8266_send_top   ########
Instance path:   myproj_top.esp8266_send_top                          
======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     77                 1.06 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block myproj_top.esp8266_send_top:	77 (0.40 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          90                 1.27 %               
MUX2_LUT5     3                  2.33 %               
ALU           25                 0.5680 %             
======================================================
Total COMBINATIONAL LOGIC in the block myproj_top.esp8266_send_top:	118 (0.61 % Utilization)

------------------------------------------------------------------
########   Utilization report for  cell:   uart_byte_tx   ########
Instance path:   esp8266_send_top.uart_byte_tx                    
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     34                 0.4680 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block esp8266_send_top.uart_byte_tx:	34 (0.18 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          43                 0.6070 %             
MUX2_LUT5     2                  1.55 %               
ALU           25                 0.5680 %             
======================================================
Total COMBINATIONAL LOGIC in the block esp8266_send_top.uart_byte_tx:	70 (0.36 % Utilization)

------------------------------------------------------------
########   Utilization report for  cell:   gw_pll   ########
Instance path:   myproj_top.gw_pll                          
============================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   img_processor2   ########
Instance path:   myproj_top.img_processor2                          
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     5795               79.8 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block myproj_top.img_processor2:	5795 (29.86 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          4653               65.7 %               
MUX2_LUT5     16                 12.4 %               
MUX2_LUT6     1                  3.7 %                
ALU           3661               83.2 %               
======================================================
Total COMBINATIONAL LOGIC in the block myproj_top.img_processor2:	8331 (42.93 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     11                 44 %                 
============================================================
Total MEMORY ELEMENTS in the block myproj_top.img_processor2:	11 (0.06 % Utilization)

----------------------------------------------------------------------
########   Utilization report for  cell:   gauss_filter_5_5   ########
Instance path:   img_processor2.gauss_filter_5_5                      
======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     709                9.76 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block img_processor2.gauss_filter_5_5:	709 (3.65 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          1713               24.2 %               
MUX2_LUT5     4                  3.1 %                
MUX2_LUT6     1                  3.7 %                
ALU           892                20.3 %               
======================================================
Total COMBINATIONAL LOGIC in the block img_processor2.gauss_filter_5_5:	2610 (13.45 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     4                  16 %                 
============================================================
Total MEMORY ELEMENTS in the block img_processor2.gauss_filter_5_5:	4 (0.02 % Utilization)

-----------------------------------------------------------------------
########   Utilization report for  cell:   img_matrix_5_5_16   ########
Instance path:   gauss_filter_5_5.img_matrix_5_5_16                    
=======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     477                6.57 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block gauss_filter_5_5.img_matrix_5_5_16:	477 (2.46 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     549                7.76 %               
ALU      40                 0.9090 %             
=================================================
Total COMBINATIONAL LOGIC in the block gauss_filter_5_5.img_matrix_5_5_16:	589 (3.04 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     4                  16 %                 
============================================================
Total MEMORY ELEMENTS in the block gauss_filter_5_5.img_matrix_5_5_16:	4 (0.02 % Utilization)

----------------------------------------------------------------------------
########   Utilization report for  cell:   Shift_RAM_16Bit_800_L5   ########
Instance path:   img_matrix_5_5_16.Shift_RAM_16Bit_800_L5                   
============================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     40                 0.5510 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block img_matrix_5_5_16.Shift_RAM_16Bit_800_L5:	40 (0.21 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     105                1.48 %               
ALU      40                 0.9090 %             
=================================================
Total COMBINATIONAL LOGIC in the block img_matrix_5_5_16.Shift_RAM_16Bit_800_L5:	145 (0.75 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     4                  16 %                 
============================================================
Total MEMORY ELEMENTS in the block img_matrix_5_5_16.Shift_RAM_16Bit_800_L5:	4 (0.02 % Utilization)

---------------------------------------------------------------
########   Utilization report for  cell:   SR_800_16   ########
Instance path:   Shift_RAM_16Bit_800_L5.SR_800_16              
===============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     10                 0.1380 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block Shift_RAM_16Bit_800_L5.SR_800_16:	10 (0.05 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     26                 0.3670 %             
ALU      10                 0.2270 %             
=================================================
Total COMBINATIONAL LOGIC in the block Shift_RAM_16Bit_800_L5.SR_800_16:	36 (0.19 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     1                  4 %                  
============================================================
Total MEMORY ELEMENTS in the block Shift_RAM_16Bit_800_L5.SR_800_16:	1 (0.01 % Utilization)

---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~RAM_based_shift_reg\.SR_800_16_\ _7   ########
Instance path:   SR_800_16.\\\~RAM_based_shift_reg\.SR_800_16_\ _7                           
=============================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     10                 0.1380 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block SR_800_16.\\\~RAM_based_shift_reg\.SR_800_16_\ _7:	10 (0.05 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     26                 0.3670 %             
ALU      10                 0.2270 %             
=================================================
Total COMBINATIONAL LOGIC in the block SR_800_16.\\\~RAM_based_shift_reg\.SR_800_16_\ _7:	36 (0.19 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     1                  4 %                  
============================================================
Total MEMORY ELEMENTS in the block SR_800_16.\\\~RAM_based_shift_reg\.SR_800_16_\ _7:	1 (0.01 % Utilization)

-----------------------------------------------------------------
########   Utilization report for  cell:   SR_800_16_4   ########
Instance path:   Shift_RAM_16Bit_800_L5.SR_800_16_4              
=================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     10                 0.1380 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block Shift_RAM_16Bit_800_L5.SR_800_16_4:	10 (0.05 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     26                 0.3670 %             
ALU      10                 0.2270 %             
=================================================
Total COMBINATIONAL LOGIC in the block Shift_RAM_16Bit_800_L5.SR_800_16_4:	36 (0.19 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     1                  4 %                  
============================================================
Total MEMORY ELEMENTS in the block Shift_RAM_16Bit_800_L5.SR_800_16_4:	1 (0.01 % Utilization)

---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~RAM_based_shift_reg\.SR_800_16_\ _6   ########
Instance path:   SR_800_16_4.\\\~RAM_based_shift_reg\.SR_800_16_\ _6                         
=============================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     10                 0.1380 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block SR_800_16_4.\\\~RAM_based_shift_reg\.SR_800_16_\ _6:	10 (0.05 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     26                 0.3670 %             
ALU      10                 0.2270 %             
=================================================
Total COMBINATIONAL LOGIC in the block SR_800_16_4.\\\~RAM_based_shift_reg\.SR_800_16_\ _6:	36 (0.19 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     1                  4 %                  
============================================================
Total MEMORY ELEMENTS in the block SR_800_16_4.\\\~RAM_based_shift_reg\.SR_800_16_\ _6:	1 (0.01 % Utilization)

-----------------------------------------------------------------
########   Utilization report for  cell:   SR_800_16_5   ########
Instance path:   Shift_RAM_16Bit_800_L5.SR_800_16_5              
=================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     10                 0.1380 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block Shift_RAM_16Bit_800_L5.SR_800_16_5:	10 (0.05 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     26                 0.3670 %             
ALU      10                 0.2270 %             
=================================================
Total COMBINATIONAL LOGIC in the block Shift_RAM_16Bit_800_L5.SR_800_16_5:	36 (0.19 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     1                  4 %                  
============================================================
Total MEMORY ELEMENTS in the block Shift_RAM_16Bit_800_L5.SR_800_16_5:	1 (0.01 % Utilization)

---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~RAM_based_shift_reg\.SR_800_16_\ _5   ########
Instance path:   SR_800_16_5.\\\~RAM_based_shift_reg\.SR_800_16_\ _5                         
=============================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     10                 0.1380 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block SR_800_16_5.\\\~RAM_based_shift_reg\.SR_800_16_\ _5:	10 (0.05 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     26                 0.3670 %             
ALU      10                 0.2270 %             
=================================================
Total COMBINATIONAL LOGIC in the block SR_800_16_5.\\\~RAM_based_shift_reg\.SR_800_16_\ _5:	36 (0.19 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     1                  4 %                  
============================================================
Total MEMORY ELEMENTS in the block SR_800_16_5.\\\~RAM_based_shift_reg\.SR_800_16_\ _5:	1 (0.01 % Utilization)

-----------------------------------------------------------------
########   Utilization report for  cell:   SR_800_16_6   ########
Instance path:   Shift_RAM_16Bit_800_L5.SR_800_16_6              
=================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     10                 0.1380 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block Shift_RAM_16Bit_800_L5.SR_800_16_6:	10 (0.05 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     26                 0.3670 %             
ALU      10                 0.2270 %             
=================================================
Total COMBINATIONAL LOGIC in the block Shift_RAM_16Bit_800_L5.SR_800_16_6:	36 (0.19 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     1                  4 %                  
============================================================
Total MEMORY ELEMENTS in the block Shift_RAM_16Bit_800_L5.SR_800_16_6:	1 (0.01 % Utilization)

---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~RAM_based_shift_reg\.SR_800_16_\ _0   ########
Instance path:   SR_800_16_6.\\\~RAM_based_shift_reg\.SR_800_16_\ _0                         
=============================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     10                 0.1380 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block SR_800_16_6.\\\~RAM_based_shift_reg\.SR_800_16_\ _0:	10 (0.05 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     26                 0.3670 %             
ALU      10                 0.2270 %             
=================================================
Total COMBINATIONAL LOGIC in the block SR_800_16_6.\\\~RAM_based_shift_reg\.SR_800_16_\ _0:	36 (0.19 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     1                  4 %                  
============================================================
Total MEMORY ELEMENTS in the block SR_800_16_6.\\\~RAM_based_shift_reg\.SR_800_16_\ _0:	1 (0.01 % Utilization)

-----------------------------------------------------------------
########   Utilization report for  cell:   SR_800_16_7   ########
Instance path:   Shift_RAM_16Bit_800_L5.SR_800_16_7              
=================================================================
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~RAM_based_shift_reg\.SR_800_16_\ _4   ########
Instance path:   SR_800_16_7.\\\~RAM_based_shift_reg\.SR_800_16_\ _4                         
=============================================================================================
------------------------------------------------------------
########   Utilization report for  cell:   hist_v   ########
Instance path:   img_processor2.hist_v                      
============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     3956               54.5 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block img_processor2.hist_v:	3956 (20.39 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          2283               32.3 %               
MUX2_LUT5     12                 9.3 %                
ALU           1880               42.7 %               
======================================================
Total COMBINATIONAL LOGIC in the block img_processor2.hist_v:	4175 (21.51 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     3                  12 %                 
============================================================
Total MEMORY ELEMENTS in the block img_processor2.hist_v:	3 (0.02 % Utilization)

-----------------------------------------------------------------------------
########   Utilization report for  cell:   histogram_equalized_top   ########
Instance path:   hist_v.histogram_equalized_top                              
=============================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     962                13.2 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block hist_v.histogram_equalized_top:	962 (4.96 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     485                6.85 %               
ALU      384                8.73 %               
=================================================
Total COMBINATIONAL LOGIC in the block hist_v.histogram_equalized_top:	869 (4.48 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     2                  8 %                  
============================================================
Total MEMORY ELEMENTS in the block hist_v.histogram_equalized_top:	2 (0.01 % Utilization)

-------------------------------------------------------------------------
########   Utilization report for  cell:   histogram_equalized   ########
Instance path:   histogram_equalized_top.histogram_equalized             
=========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     951                13.1 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block histogram_equalized_top.histogram_equalized:	951 (4.90 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     480                6.78 %               
ALU      375                8.52 %               
=================================================
Total COMBINATIONAL LOGIC in the block histogram_equalized_top.histogram_equalized:	855 (4.41 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     2                  8 %                  
============================================================
Total MEMORY ELEMENTS in the block histogram_equalized_top.histogram_equalized:	2 (0.01 % Utilization)

------------------------------------------------------------
########   Utilization report for  cell:   div227   ########
Instance path:   histogram_equalized.div227                 
============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     764                10.5 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block histogram_equalized.div227:	764 (3.94 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     227                3.21 %               
ALU      262                5.95 %               
=================================================
Total COMBINATIONAL LOGIC in the block histogram_equalized.div227:	489 (2.52 % Utilization)

-----------------------------------------------------------
########   Utilization report for  cell:   sdp00   ########
Instance path:   histogram_equalized.sdp00                 
===========================================================

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     1                  4 %                  
============================================================
Total MEMORY ELEMENTS in the block histogram_equalized.sdp00:	1 (0.01 % Utilization)

---------------------------------------------------------------
########   Utilization report for  cell:   sdp_256_8   ########
Instance path:   histogram_equalized.sdp_256_8                 
===============================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     9                  0.1270 %             
=================================================
Total COMBINATIONAL LOGIC in the block histogram_equalized.sdp_256_8:	9 (0.05 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     1                  4 %                  
============================================================
Total MEMORY ELEMENTS in the block histogram_equalized.sdp_256_8:	1 (0.01 % Utilization)

-------------------------------------------------------------
########   Utilization report for  cell:   hsv2rgb   ########
Instance path:   hist_v.hsv2rgb                              
=============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1853               25.5 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block hist_v.hsv2rgb:	1853 (9.55 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          999                14.1 %               
MUX2_LUT5     11                 8.53 %               
ALU           703                16 %                 
======================================================
Total COMBINATIONAL LOGIC in the block hist_v.hsv2rgb:	1713 (8.83 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     1                  4 %                  
============================================================
Total MEMORY ELEMENTS in the block hist_v.hsv2rgb:	1 (0.01 % Utilization)

--------------------------------------------------------------
########   Utilization report for  cell:   div225_2   ########
Instance path:   hsv2rgb.div225_2                             
==============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     567                7.81 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block hsv2rgb.div225_2:	567 (2.92 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     397                5.61 %               
ALU      308                7 %                  
=================================================
Total COMBINATIONAL LOGIC in the block hsv2rgb.div225_2:	705 (3.63 % Utilization)

--------------------------------------------------------------
########   Utilization report for  cell:   div225_3   ########
Instance path:   hsv2rgb.div225_3                             
==============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     510                7.02 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block hsv2rgb.div225_3:	510 (2.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     209                2.95 %               
ALU      160                3.64 %               
=================================================
Total COMBINATIONAL LOGIC in the block hsv2rgb.div225_3:	369 (1.90 % Utilization)

----------------------------------------------------------------
########   Utilization report for  cell:   div225_3_0   ########
Instance path:   hsv2rgb.div225_3_0                             
================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     510                7.02 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block hsv2rgb.div225_3_0:	510 (2.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     209                2.95 %               
ALU      160                3.64 %               
=================================================
Total COMBINATIONAL LOGIC in the block hsv2rgb.div225_3_0:	369 (1.90 % Utilization)

-----------------------------------------------------------------
########   Utilization report for  cell:   rgb2hsv_top   ########
Instance path:   hist_v.rgb2hsv_top                              
=================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1117               15.4 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block hist_v.rgb2hsv_top:	1117 (5.76 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          799                11.3 %               
MUX2_LUT5     1                  0.7750 %             
ALU           793                18 %                 
======================================================
Total COMBINATIONAL LOGIC in the block hist_v.rgb2hsv_top:	1593 (8.21 % Utilization)

--------------------------------------------------------------
########   Utilization report for  cell:   div222_0   ########
Instance path:   rgb2hsv_top.div222_0                         
==============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     470                6.47 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block rgb2hsv_top.div222_0:	470 (2.42 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     280                3.96 %               
ALU      364                8.27 %               
=================================================
Total COMBINATIONAL LOGIC in the block rgb2hsv_top.div222_0:	644 (3.32 % Utilization)

--------------------------------------------------------------
########   Utilization report for  cell:   div222_1   ########
Instance path:   rgb2hsv_top.div222_1                         
==============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     445                6.13 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block rgb2hsv_top.div222_1:	445 (2.29 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     278                3.93 %               
ALU      356                8.09 %               
=================================================
Total COMBINATIONAL LOGIC in the block rgb2hsv_top.div222_1:	634 (3.27 % Utilization)

----------------------------------------------------------------------
########   Utilization report for  cell:   vga_mark_out_top   ########
Instance path:   img_processor2.vga_mark_out_top                      
======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1130               15.6 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block img_processor2.vga_mark_out_top:	1130 (5.82 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     613                8.66 %               
ALU      889                20.2 %               
=================================================
Total COMBINATIONAL LOGIC in the block img_processor2.vga_mark_out_top:	1502 (7.74 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     4                  16 %                 
============================================================
Total MEMORY ELEMENTS in the block img_processor2.vga_mark_out_top:	4 (0.02 % Utilization)

--------------------------------------------------------------------
########   Utilization report for  cell:   box_calculator   ########
Instance path:   vga_mark_out_top.box_calculator                    
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     890                12.3 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block vga_mark_out_top.box_calculator:	890 (4.59 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     447                6.31 %               
ALU      554                12.6 %               
=================================================
Total COMBINATIONAL LOGIC in the block vga_mark_out_top.box_calculator:	1001 (5.16 % Utilization)

--------------------------------------------------------------
########   Utilization report for  cell:   div223_2   ########
Instance path:   box_calculator.div223_2                      
==============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     188                2.59 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block box_calculator.div223_2:	188 (0.97 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     153                2.16 %               
ALU      151                3.43 %               
=================================================
Total COMBINATIONAL LOGIC in the block box_calculator.div223_2:	304 (1.57 % Utilization)

----------------------------------------------------------------
########   Utilization report for  cell:   div223_2_0   ########
Instance path:   box_calculator.div223_2_0                      
================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     188                2.59 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block box_calculator.div223_2_0:	188 (0.97 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     153                2.16 %               
ALU      151                3.43 %               
=================================================
Total COMBINATIONAL LOGIC in the block box_calculator.div223_2_0:	304 (1.57 % Utilization)

------------------------------------------------------------
########   Utilization report for  cell:   sqrt_1   ########
Instance path:   box_calculator.sqrt_1                      
============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     319                4.39 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block box_calculator.sqrt_1:	319 (1.64 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     29                 0.410 %              
ALU      144                3.27 %               
=================================================
Total COMBINATIONAL LOGIC in the block box_calculator.sqrt_1:	173 (0.89 % Utilization)

------------------------------------------------------------------
########   Utilization report for  cell:   erode_dilate   ########
Instance path:   vga_mark_out_top.erode_dilate                    
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     218                3 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block vga_mark_out_top.erode_dilate:	218 (1.12 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     73                 1.03 %               
ALU      40                 0.9090 %             
=================================================
Total COMBINATIONAL LOGIC in the block vga_mark_out_top.erode_dilate:	113 (0.58 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     4                  16 %                 
============================================================
Total MEMORY ELEMENTS in the block vga_mark_out_top.erode_dilate:	4 (0.02 % Utilization)

------------------------------------------------------------------
########   Utilization report for  cell:   img_dilation   ########
Instance path:   erode_dilate.img_dilation                        
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     109                1.5 %                
======================================================
Total SEQUENTIAL ELEMENTS in the block erode_dilate.img_dilation:	109 (0.56 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     36                 0.5090 %             
ALU      20                 0.4550 %             
=================================================
Total COMBINATIONAL LOGIC in the block erode_dilate.img_dilation:	56 (0.29 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     2                  8 %                  
============================================================
Total MEMORY ELEMENTS in the block erode_dilate.img_dilation:	2 (0.01 % Utilization)

--------------------------------------------------------------------------
########   Utilization report for  cell:   img_matrix_3_3_1_1_0   ########
Instance path:   img_dilation.img_matrix_3_3_1_1_0                        
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     67                 0.9220 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block img_dilation.img_matrix_3_3_1_1_0:	67 (0.35 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     32                 0.4520 %             
ALU      20                 0.4550 %             
=================================================
Total COMBINATIONAL LOGIC in the block img_dilation.img_matrix_3_3_1_1_0:	52 (0.27 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     2                  8 %                  
============================================================
Total MEMORY ELEMENTS in the block img_dilation.img_matrix_3_3_1_1_0:	2 (0.01 % Utilization)

--------------------------------------------------------------------------
########   Utilization report for  cell:   Shift_RAM_1Bit_800_1   ########
Instance path:   img_matrix_3_3_1_1_0.Shift_RAM_1Bit_800_1                
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     20                 0.2750 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block img_matrix_3_3_1_1_0.Shift_RAM_1Bit_800_1:	20 (0.10 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     23                 0.3250 %             
ALU      20                 0.4550 %             
=================================================
Total COMBINATIONAL LOGIC in the block img_matrix_3_3_1_1_0.Shift_RAM_1Bit_800_1:	43 (0.22 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     2                  8 %                  
============================================================
Total MEMORY ELEMENTS in the block img_matrix_3_3_1_1_0.Shift_RAM_1Bit_800_1:	2 (0.01 % Utilization)

----------------------------------------------------------------
########   Utilization report for  cell:   SR_800_1_3   ########
Instance path:   Shift_RAM_1Bit_800_1.SR_800_1_3                
================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     10                 0.1380 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block Shift_RAM_1Bit_800_1.SR_800_1_3:	10 (0.05 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     11                 0.1550 %             
ALU      10                 0.2270 %             
=================================================
Total COMBINATIONAL LOGIC in the block Shift_RAM_1Bit_800_1.SR_800_1_3:	21 (0.11 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     1                  4 %                  
============================================================
Total MEMORY ELEMENTS in the block Shift_RAM_1Bit_800_1.SR_800_1_3:	1 (0.01 % Utilization)

--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~RAM_based_shift_reg\.SR_800_1_\ _1   ########
Instance path:   SR_800_1_3.\\\~RAM_based_shift_reg\.SR_800_1_\ _1                          
============================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     10                 0.1380 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block SR_800_1_3.\\\~RAM_based_shift_reg\.SR_800_1_\ _1:	10 (0.05 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     11                 0.1550 %             
ALU      10                 0.2270 %             
=================================================
Total COMBINATIONAL LOGIC in the block SR_800_1_3.\\\~RAM_based_shift_reg\.SR_800_1_\ _1:	21 (0.11 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     1                  4 %                  
============================================================
Total MEMORY ELEMENTS in the block SR_800_1_3.\\\~RAM_based_shift_reg\.SR_800_1_\ _1:	1 (0.01 % Utilization)

----------------------------------------------------------------
########   Utilization report for  cell:   SR_800_1_4   ########
Instance path:   Shift_RAM_1Bit_800_1.SR_800_1_4                
================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     10                 0.1380 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block Shift_RAM_1Bit_800_1.SR_800_1_4:	10 (0.05 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     11                 0.1550 %             
ALU      10                 0.2270 %             
=================================================
Total COMBINATIONAL LOGIC in the block Shift_RAM_1Bit_800_1.SR_800_1_4:	21 (0.11 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     1                  4 %                  
============================================================
Total MEMORY ELEMENTS in the block Shift_RAM_1Bit_800_1.SR_800_1_4:	1 (0.01 % Utilization)

--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~RAM_based_shift_reg\.SR_800_1_\ _0   ########
Instance path:   SR_800_1_4.\\\~RAM_based_shift_reg\.SR_800_1_\ _0                          
============================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     10                 0.1380 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block SR_800_1_4.\\\~RAM_based_shift_reg\.SR_800_1_\ _0:	10 (0.05 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     11                 0.1550 %             
ALU      10                 0.2270 %             
=================================================
Total COMBINATIONAL LOGIC in the block SR_800_1_4.\\\~RAM_based_shift_reg\.SR_800_1_\ _0:	21 (0.11 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     1                  4 %                  
============================================================
Total MEMORY ELEMENTS in the block SR_800_1_4.\\\~RAM_based_shift_reg\.SR_800_1_\ _0:	1 (0.01 % Utilization)

----------------------------------------------------------------
########   Utilization report for  cell:   SR_800_1_5   ########
Instance path:   Shift_RAM_1Bit_800_1.SR_800_1_5                
================================================================
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~RAM_based_shift_reg\.SR_800_1_\ _0_1   ########
Instance path:   SR_800_1_5.\\\~RAM_based_shift_reg\.SR_800_1_\ _0_1                          
==============================================================================================
-----------------------------------------------------------------
########   Utilization report for  cell:   img_erosion   ########
Instance path:   erode_dilate.img_erosion                        
=================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     109                1.5 %                
======================================================
Total SEQUENTIAL ELEMENTS in the block erode_dilate.img_erosion:	109 (0.56 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     37                 0.5230 %             
ALU      20                 0.4550 %             
=================================================
Total COMBINATIONAL LOGIC in the block erode_dilate.img_erosion:	57 (0.29 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     2                  8 %                  
============================================================
Total MEMORY ELEMENTS in the block erode_dilate.img_erosion:	2 (0.01 % Utilization)

----------------------------------------------------------------------------
########   Utilization report for  cell:   img_matrix_3_3_1_420_1   ########
Instance path:   img_erosion.img_matrix_3_3_1_420_1                         
============================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     67                 0.9220 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block img_erosion.img_matrix_3_3_1_420_1:	67 (0.35 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     32                 0.4520 %             
ALU      20                 0.4550 %             
=================================================
Total COMBINATIONAL LOGIC in the block img_erosion.img_matrix_3_3_1_420_1:	52 (0.27 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     2                  8 %                  
============================================================
Total MEMORY ELEMENTS in the block img_erosion.img_matrix_3_3_1_420_1:	2 (0.01 % Utilization)

------------------------------------------------------------------------
########   Utilization report for  cell:   Shift_RAM_1Bit_800   ########
Instance path:   img_matrix_3_3_1_420_1.Shift_RAM_1Bit_800              
========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     20                 0.2750 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block img_matrix_3_3_1_420_1.Shift_RAM_1Bit_800:	20 (0.10 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     23                 0.3250 %             
ALU      20                 0.4550 %             
=================================================
Total COMBINATIONAL LOGIC in the block img_matrix_3_3_1_420_1.Shift_RAM_1Bit_800:	43 (0.22 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     2                  8 %                  
============================================================
Total MEMORY ELEMENTS in the block img_matrix_3_3_1_420_1.Shift_RAM_1Bit_800:	2 (0.01 % Utilization)

--------------------------------------------------------------
########   Utilization report for  cell:   SR_800_1   ########
Instance path:   Shift_RAM_1Bit_800.SR_800_1                  
==============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     10                 0.1380 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block Shift_RAM_1Bit_800.SR_800_1:	10 (0.05 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     11                 0.1550 %             
ALU      10                 0.2270 %             
=================================================
Total COMBINATIONAL LOGIC in the block Shift_RAM_1Bit_800.SR_800_1:	21 (0.11 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     1                  4 %                  
============================================================
Total MEMORY ELEMENTS in the block Shift_RAM_1Bit_800.SR_800_1:	1 (0.01 % Utilization)

--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~RAM_based_shift_reg\.SR_800_1_\ _3   ########
Instance path:   SR_800_1.\\\~RAM_based_shift_reg\.SR_800_1_\ _3                            
============================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     10                 0.1380 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block SR_800_1.\\\~RAM_based_shift_reg\.SR_800_1_\ _3:	10 (0.05 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     11                 0.1550 %             
ALU      10                 0.2270 %             
=================================================
Total COMBINATIONAL LOGIC in the block SR_800_1.\\\~RAM_based_shift_reg\.SR_800_1_\ _3:	21 (0.11 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     1                  4 %                  
============================================================
Total MEMORY ELEMENTS in the block SR_800_1.\\\~RAM_based_shift_reg\.SR_800_1_\ _3:	1 (0.01 % Utilization)

----------------------------------------------------------------
########   Utilization report for  cell:   SR_800_1_1   ########
Instance path:   Shift_RAM_1Bit_800.SR_800_1_1                  
================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     10                 0.1380 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block Shift_RAM_1Bit_800.SR_800_1_1:	10 (0.05 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     11                 0.1550 %             
ALU      10                 0.2270 %             
=================================================
Total COMBINATIONAL LOGIC in the block Shift_RAM_1Bit_800.SR_800_1_1:	21 (0.11 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     1                  4 %                  
============================================================
Total MEMORY ELEMENTS in the block Shift_RAM_1Bit_800.SR_800_1_1:	1 (0.01 % Utilization)

--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~RAM_based_shift_reg\.SR_800_1_\ _2   ########
Instance path:   SR_800_1_1.\\\~RAM_based_shift_reg\.SR_800_1_\ _2                          
============================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     10                 0.1380 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block SR_800_1_1.\\\~RAM_based_shift_reg\.SR_800_1_\ _2:	10 (0.05 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     11                 0.1550 %             
ALU      10                 0.2270 %             
=================================================
Total COMBINATIONAL LOGIC in the block SR_800_1_1.\\\~RAM_based_shift_reg\.SR_800_1_\ _2:	21 (0.11 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     1                  4 %                  
============================================================
Total MEMORY ELEMENTS in the block SR_800_1_1.\\\~RAM_based_shift_reg\.SR_800_1_\ _2:	1 (0.01 % Utilization)

----------------------------------------------------------------
########   Utilization report for  cell:   SR_800_1_2   ########
Instance path:   Shift_RAM_1Bit_800.SR_800_1_2                  
================================================================
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~RAM_based_shift_reg\.SR_800_1_\ _0_2   ########
Instance path:   SR_800_1_2.\\\~RAM_based_shift_reg\.SR_800_1_\ _0_2                          
==============================================================================================
------------------------------------------------------------------
########   Utilization report for  cell:   vga_mark_out   ########
Instance path:   vga_mark_out_top.vga_mark_out                    
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     22                 0.3030 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block vga_mark_out_top.vga_mark_out:	22 (0.11 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     73                 1.03 %               
ALU      295                6.7 %                
=================================================
Total COMBINATIONAL LOGIC in the block vga_mark_out_top.vga_mark_out:	368 (1.90 % Utilization)

----------------------------------------------------------------
########   Utilization report for  cell:   ir_decoder   ########
Instance path:   myproj_top.ir_decoder                          
================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     69                 0.950 %              
======================================================
Total SEQUENTIAL ELEMENTS in the block myproj_top.ir_decoder:	69 (0.36 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     153                2.16 %               
ALU      19                 0.4320 %             
=================================================
Total COMBINATIONAL LOGIC in the block myproj_top.ir_decoder:	172 (0.89 % Utilization)

--------------------------------------------------------------
########   Utilization report for  cell:   ir_to_sw   ########
Instance path:   myproj_top.ir_to_sw                          
==============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     5                  0.06880 %            
======================================================
Total SEQUENTIAL ELEMENTS in the block myproj_top.ir_to_sw:	5 (0.03 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     21                 0.2970 %             
=================================================
Total COMBINATIONAL LOGIC in the block myproj_top.ir_to_sw:	21 (0.11 % Utilization)

------------------------------------------------------------------
########   Utilization report for  cell:   key_debounce   ########
Instance path:   myproj_top.key_debounce                          
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     35                 0.4820 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block myproj_top.key_debounce:	35 (0.18 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     44                 0.6220 %             
ALU      32                 0.7270 %             
=================================================
Total COMBINATIONAL LOGIC in the block myproj_top.key_debounce:	76 (0.39 % Utilization)

--------------------------------------------------------------
########   Utilization report for  cell:   pll_100M   ########
Instance path:   myproj_top.pll_100M                          
==============================================================
-------------------------------------------------------------
########   Utilization report for  cell:   pll_24M   ########
Instance path:   myproj_top.pll_24M                          
=============================================================
-------------------------------------------------------------
########   Utilization report for  cell:   pll_36m   ########
Instance path:   myproj_top.pll_36m                          
=============================================================
----------------------------------------------------------------
########   Utilization report for  cell:   power_ctrl   ########
Instance path:   myproj_top.power_ctrl                          
================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     60                 0.8260 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block myproj_top.power_ctrl:	60 (0.31 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     16                 0.2260 %             
ALU      57                 1.3 %                
=================================================
Total COMBINATIONAL LOGIC in the block myproj_top.power_ctrl:	73 (0.38 % Utilization)

--------------------------------------------------------------
########   Utilization report for  cell:   pwm_ctrl   ########
Instance path:   myproj_top.pwm_ctrl                          
==============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     27                 0.3720 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block myproj_top.pwm_ctrl:	27 (0.14 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     16                 0.2260 %             
ALU      52                 1.18 %               
=================================================
Total COMBINATIONAL LOGIC in the block myproj_top.pwm_ctrl:	68 (0.35 % Utilization)

--------------------------------------------------------------
########   Utilization report for  cell:   pwm_out2   ########
Instance path:   myproj_top.pwm_out2                          
==============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     105                1.45 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block myproj_top.pwm_out2:	105 (0.54 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     163                2.3 %                
ALU      164                3.73 %               
=================================================
Total COMBINATIONAL LOGIC in the block myproj_top.pwm_out2:	327 (1.69 % Utilization)

-------------------------------------------------------------
########   Utilization report for  cell:   syn_gen   ########
Instance path:   myproj_top.syn_gen                          
=============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     38                 0.5230 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block myproj_top.syn_gen:	38 (0.20 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          61                 0.8620 %             
MUX2_LUT5     1                  0.7750 %             
ALU           32                 0.7270 %             
======================================================
Total COMBINATIONAL LOGIC in the block myproj_top.syn_gen:	94 (0.48 % Utilization)

-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   vfb_top_1048576_256s_256s_21s_64s_16s   ########
Instance path:   myproj_top.vfb_top_1048576_256s_256s_21s_64s_16s                          
===========================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     451                6.21 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block myproj_top.vfb_top_1048576_256s_256s_21s_64s_16s:	451 (2.32 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          527                7.44 %               
MUX2_LUT5     4                  3.1 %                
MUX2_LUT6     1                  3.7 %                
ALU           166                3.77 %               
======================================================
Total COMBINATIONAL LOGIC in the block myproj_top.vfb_top_1048576_256s_256s_21s_64s_16s:	698 (3.60 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     12                 48 %                 
============================================================
Total MEMORY ELEMENTS in the block myproj_top.vfb_top_1048576_256s_256s_21s_64s_16s:	12 (0.06 % Utilization)

--------------------------------------------------------------------------------------
########   Utilization report for  cell:   dma_bus_arbiter_21s_64s_1_2_4_8   ######## 
Instance path:   vfb_top_1048576_256s_256s_21s_64s_16s.dma_bus_arbiter_21s_64s_1_2_4_8
======================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     4                  0.05510 %            
======================================================
Total SEQUENTIAL ELEMENTS in the block vfb_top_1048576_256s_256s_21s_64s_16s.dma_bus_arbiter_21s_64s_1_2_4_8:	4 (0.02 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     159                2.25 %               
=================================================
Total COMBINATIONAL LOGIC in the block vfb_top_1048576_256s_256s_21s_64s_16s.dma_bus_arbiter_21s_64s_1_2_4_8:	159 (0.82 % Utilization)

-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dma_frame_buffer_1048576_256s_256s_21s_64s_16s   ######## 
Instance path:   vfb_top_1048576_256s_256s_21s_64s_16s.dma_frame_buffer_1048576_256s_256s_21s_64s_16s
=====================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     447                6.15 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block vfb_top_1048576_256s_256s_21s_64s_16s.dma_frame_buffer_1048576_256s_256s_21s_64s_16s:	447 (2.30 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          368                5.2 %                
MUX2_LUT5     4                  3.1 %                
MUX2_LUT6     1                  3.7 %                
ALU           166                3.77 %               
======================================================
Total COMBINATIONAL LOGIC in the block vfb_top_1048576_256s_256s_21s_64s_16s.dma_frame_buffer_1048576_256s_256s_21s_64s_16s:	539 (2.78 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     12                 48 %                 
============================================================
Total MEMORY ELEMENTS in the block vfb_top_1048576_256s_256s_21s_64s_16s.dma_frame_buffer_1048576_256s_256s_21s_64s_16s:	12 (0.06 % Utilization)

------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dma_frame_ctrl_1048576_21s   ########          
Instance path:   dma_frame_buffer_1048576_256s_256s_21s_64s_16s.dma_frame_ctrl_1048576_21s
==========================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     16                 0.220 %              
======================================================
Total SEQUENTIAL ELEMENTS in the block dma_frame_buffer_1048576_256s_256s_21s_64s_16s.dma_frame_ctrl_1048576_21s:	16 (0.08 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     4                  0.05650 %            
=================================================
Total COMBINATIONAL LOGIC in the block dma_frame_buffer_1048576_256s_256s_21s_64s_16s.dma_frame_ctrl_1048576_21s:	4 (0.02 % Utilization)

------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dma_read_ctrl_256s_21s_64s_16s_32s_64s_5s_2s   ########          
Instance path:   dma_frame_buffer_1048576_256s_256s_21s_64s_16s.dma_read_ctrl_256s_21s_64s_16s_32s_64s_5s_2s
============================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     202                2.78 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block dma_frame_buffer_1048576_256s_256s_21s_64s_16s.dma_read_ctrl_256s_21s_64s_16s_32s_64s_5s_2s:	202 (1.04 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          185                2.61 %               
MUX2_LUT5     2                  1.55 %               
MUX2_LUT6     1                  3.7 %                
ALU           87                 1.98 %               
======================================================
Total COMBINATIONAL LOGIC in the block dma_frame_buffer_1048576_256s_256s_21s_64s_16s.dma_read_ctrl_256s_21s_64s_16s_32s_64s_5s_2s:	275 (1.42 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     4                  16 %                 
============================================================
Total MEMORY ELEMENTS in the block dma_frame_buffer_1048576_256s_256s_21s_64s_16s.dma_read_ctrl_256s_21s_64s_16s_32s_64s_5s_2s:	4 (0.02 % Utilization)

-------------------------------------------------------------------------
########   Utilization report for  cell:   dma_32b_16b   ########        
Instance path:   dma_read_ctrl_256s_21s_64s_16s_32s_64s_5s_2s.dma_32b_16b
=========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     38                 0.5230 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block dma_read_ctrl_256s_21s_64s_16s_32s_64s_5s_2s.dma_32b_16b:	38 (0.20 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     18                 0.2540 %             
=================================================
Total COMBINATIONAL LOGIC in the block dma_read_ctrl_256s_21s_64s_16s_32s_64s_5s_2s.dma_32b_16b:	18 (0.09 % Utilization)

---------------------------------------------------------------------------------
########   Utilization report for  cell:   fifo_dma_read_64_32   ########        
Instance path:   dma_read_ctrl_256s_21s_64s_16s_32s_64s_5s_2s.fifo_dma_read_64_32
=================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     110                1.51 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block dma_read_ctrl_256s_21s_64s_16s_32s_64s_5s_2s.fifo_dma_read_64_32:	110 (0.57 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          109                1.54 %               
MUX2_LUT5     2                  1.55 %               
MUX2_LUT6     1                  3.7 %                
ALU           45                 1.02 %               
======================================================
Total COMBINATIONAL LOGIC in the block dma_read_ctrl_256s_21s_64s_16s_32s_64s_5s_2s.fifo_dma_read_64_32:	157 (0.81 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     4                  16 %                 
============================================================
Total MEMORY ELEMENTS in the block dma_read_ctrl_256s_21s_64s_16s_32s_64s_5s_2s.fifo_dma_read_64_32:	4 (0.02 % Utilization)

--------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~fifo\.fifo_dma_read_64_32_\    ########
Instance path:   fifo_dma_read_64_32.\\\~fifo\.fifo_dma_read_64_32_\                  
======================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     110                1.51 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block fifo_dma_read_64_32.\\\~fifo\.fifo_dma_read_64_32_\ :	110 (0.57 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          109                1.54 %               
MUX2_LUT5     2                  1.55 %               
MUX2_LUT6     1                  3.7 %                
ALU           45                 1.02 %               
======================================================
Total COMBINATIONAL LOGIC in the block fifo_dma_read_64_32.\\\~fifo\.fifo_dma_read_64_32_\ :	157 (0.81 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     4                  16 %                 
============================================================
Total MEMORY ELEMENTS in the block fifo_dma_read_64_32.\\\~fifo\.fifo_dma_read_64_32_\ :	4 (0.02 % Utilization)

----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dma_write_ctrl_256s_21s_64s_16s_32s_32s_5s_7s_2s   ########          
Instance path:   dma_frame_buffer_1048576_256s_256s_21s_64s_16s.dma_write_ctrl_256s_21s_64s_16s_32s_32s_5s_7s_2s
================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     229                3.15 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block dma_frame_buffer_1048576_256s_256s_21s_64s_16s.dma_write_ctrl_256s_21s_64s_16s_32s_32s_5s_7s_2s:	229 (1.18 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          179                2.53 %               
MUX2_LUT5     2                  1.55 %               
ALU           79                 1.8 %                
======================================================
Total COMBINATIONAL LOGIC in the block dma_frame_buffer_1048576_256s_256s_21s_64s_16s.dma_write_ctrl_256s_21s_64s_16s_32s_32s_5s_7s_2s:	260 (1.34 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     8                  32 %                 
============================================================
Total MEMORY ELEMENTS in the block dma_frame_buffer_1048576_256s_256s_21s_64s_16s.dma_write_ctrl_256s_21s_64s_16s_32s_32s_5s_7s_2s:	8 (0.04 % Utilization)

-----------------------------------------------------------------------------
########   Utilization report for  cell:   dma_16b_32b   ########            
Instance path:   dma_write_ctrl_256s_21s_64s_16s_32s_32s_5s_7s_2s.dma_16b_32b
=============================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     53                 0.730 %              
======================================================
Total SEQUENTIAL ELEMENTS in the block dma_write_ctrl_256s_21s_64s_16s_32s_32s_5s_7s_2s.dma_16b_32b:	53 (0.27 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     35                 0.4940 %             
=================================================
Total COMBINATIONAL LOGIC in the block dma_write_ctrl_256s_21s_64s_16s_32s_32s_5s_7s_2s.dma_16b_32b:	35 (0.18 % Utilization)

--------------------------------------------------------------------------------------
########   Utilization report for  cell:   fifo_dma_write_32_64   ########            
Instance path:   dma_write_ctrl_256s_21s_64s_16s_32s_32s_5s_7s_2s.fifo_dma_write_32_64
======================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     114                1.57 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block dma_write_ctrl_256s_21s_64s_16s_32s_32s_5s_7s_2s.fifo_dma_write_32_64:	114 (0.59 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          89                 1.26 %               
MUX2_LUT5     2                  1.55 %               
ALU           45                 1.02 %               
======================================================
Total COMBINATIONAL LOGIC in the block dma_write_ctrl_256s_21s_64s_16s_32s_32s_5s_7s_2s.fifo_dma_write_32_64:	136 (0.70 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     8                  32 %                 
============================================================
Total MEMORY ELEMENTS in the block dma_write_ctrl_256s_21s_64s_16s_32s_32s_5s_7s_2s.fifo_dma_write_32_64:	8 (0.04 % Utilization)

---------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~fifo\.fifo_dma_write_32_64_\    ########
Instance path:   fifo_dma_write_32_64.\\\~fifo\.fifo_dma_write_32_64_\                 
=======================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     114                1.57 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block fifo_dma_write_32_64.\\\~fifo\.fifo_dma_write_32_64_\ :	114 (0.59 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          89                 1.26 %               
MUX2_LUT5     2                  1.55 %               
ALU           45                 1.02 %               
======================================================
Total COMBINATIONAL LOGIC in the block fifo_dma_write_32_64.\\\~fifo\.fifo_dma_write_32_64_\ :	136 (0.70 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     8                  32 %                 
============================================================
Total MEMORY ELEMENTS in the block fifo_dma_write_32_64.\\\~fifo\.fifo_dma_write_32_64_\ :	8 (0.04 % Utilization)


##### END OF AREA REPORT #####]

