# FYP-18-RISCV-Core
## Implementing the core
### Simulation
Generate the verilog and run verilator
```
make sim
```
Running simulation (without a emulator to verify correct operation)
```
make runSim
```
