# Reading D:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do sinalizador_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/Acer/Downloads/LAB SD/Práticas 8 e 9/BCD_7seg/BCD_7seg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Bcd_7seg
# -- Compiling architecture with_select_bcd7seg of Bcd_7seg
# vcom -93 -work work {C:/Users/Acer/Downloads/LAB SD/Práticas 8 e 9/Comparador/comparador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity comparador
# -- Compiling architecture estrutural of comparador
# vcom -93 -work work {C:/Users/Acer/Downloads/LAB SD/Práticas 8 e 9/Controladora/controladora.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controladora
# -- Compiling architecture rtl of controladora
# vcom -93 -work work {C:/Users/Acer/Downloads/LAB SD/Práticas 8 e 9/Datapath/datapath.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity datapath
# -- Compiling architecture arch of datapath
# vcom -93 -work work {C:/Users/Acer/Downloads/LAB SD/Práticas 8 e 9/Reg_MA/mean_4_clocks.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mean_4_clocks
# -- Compiling architecture arch of mean_4_clocks
# vcom -93 -work work {C:/Users/Acer/Downloads/LAB SD/Práticas 8 e 9/RegW/registrador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity registrador
# -- Compiling architecture RTL of registrador
# vcom -93 -work work {C:/Users/Acer/Downloads/LAB SD/Práticas 8 e 9/Sinalizador/sinalizador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Sinalizador
# -- Compiling architecture arch of Sinalizador
# 
# vcom -93 -work work {C:/Users/Acer/Downloads/LAB SD/Práticas 8 e 9/Sinalizador/tb_sinalizador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb_sinalizador
# -- Compiling architecture sim of tb_sinalizador
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  tb_sinalizador
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tb_sinalizador 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_sinalizador(sim)
# Loading work.sinalizador(arch)
# ** Failure: (vsim-3807) Types do not match between component and entity for port "Subindo".
#    Time: 0 ps  Iteration: 0  Instance: /tb_sinalizador/UUT File: C:/Users/Acer/Downloads/LAB SD/Práticas 8 e 9/Sinalizador/sinalizador.vhd Line: 8
# ** Failure: (vsim-3807) Types do not match between component and entity for port "Descendo".
#    Time: 0 ps  Iteration: 0  Instance: /tb_sinalizador/UUT File: C:/Users/Acer/Downloads/LAB SD/Práticas 8 e 9/Sinalizador/sinalizador.vhd Line: 9
# ** Failure: (vsim-3817) Port "CLOCK" of entity "sinalizador" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /tb_sinalizador/UUT File: C:/Users/Acer/Downloads/LAB SD/Práticas 8 e 9/Sinalizador/sinalizador.vhd Line: 11
# Loading work.datapath(arch)
# ** Fatal: Bad library format, library not compiled with ALTERA compiler.
#    Time: 0 ps  Iteration: 0  Instance: /tb_sinalizador/UUT/DPath File: C:/Users/Acer/Downloads/LAB SD/Práticas 8 e 9/Sinalizador/sinalizador.vhd Line: 63
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./sinalizador_run_msim_rtl_vhdl.do PAUSED at line 18
