

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Mon Jan 22 06:00:04 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        hls2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   38|   38|   38|   38|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   32|   32|         1|          -|          -|    32|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|     47|
|FIFO             |        -|      -|      -|      -|
|Instance         |        2|      -|    586|    684|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     95|
|Register         |        -|      -|     45|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        2|      0|    631|    826|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        1|      0|      1|      4|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+-------+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------+---------------+---------+-------+-----+-----+
    |top_CFG_m_axi_U  |top_CFG_m_axi  |        2|      0|  512|  580|
    |top_CFG_s_axi_U  |top_CFG_s_axi  |        0|      0|   74|  104|
    +-----------------+---------------+---------+-------+-----+-----+
    |Total            |               |        2|      0|  586|  684|
    +-----------------+---------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |j_1_fu_115_p2       |     +    |      0|  0|  15|           6|           1|
    |ap_block_state3_io  |    and   |      0|  0|   8|           1|           1|
    |tmp_fu_109_p2       |   icmp   |      0|  0|  11|           6|           7|
    |tmp_2_fu_127_p2     |    or    |      0|  0|  13|           6|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  47|          19|          10|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |CFG_blk_n_AW                |   9|          2|    1|          2|
    |CFG_blk_n_B                 |   9|          2|    1|          2|
    |CFG_blk_n_W                 |   9|          2|    1|          2|
    |ap_NS_fsm                   |  41|          8|    1|          8|
    |ap_sig_ioackin_CFG_AWREADY  |   9|          2|    1|          2|
    |ap_sig_ioackin_CFG_WREADY   |   9|          2|    1|          2|
    |j_reg_78                    |   9|          2|    6|         12|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  95|         20|   12|         30|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   7|   0|    7|          0|
    |ap_reg_ioackin_CFG_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_CFG_WREADY   |   1|   0|    1|          0|
    |j_reg_78                    |   6|   0|    6|          0|
    |values1_reg_138             |  30|   0|   30|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  45|   0|   45|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_CFG_AWVALID   |  in |    1|    s_axi   |      CFG     |    scalar    |
|s_axi_CFG_AWREADY   | out |    1|    s_axi   |      CFG     |    scalar    |
|s_axi_CFG_AWADDR    |  in |    5|    s_axi   |      CFG     |    scalar    |
|s_axi_CFG_WVALID    |  in |    1|    s_axi   |      CFG     |    scalar    |
|s_axi_CFG_WREADY    | out |    1|    s_axi   |      CFG     |    scalar    |
|s_axi_CFG_WDATA     |  in |   32|    s_axi   |      CFG     |    scalar    |
|s_axi_CFG_WSTRB     |  in |    4|    s_axi   |      CFG     |    scalar    |
|s_axi_CFG_ARVALID   |  in |    1|    s_axi   |      CFG     |    scalar    |
|s_axi_CFG_ARREADY   | out |    1|    s_axi   |      CFG     |    scalar    |
|s_axi_CFG_ARADDR    |  in |    5|    s_axi   |      CFG     |    scalar    |
|s_axi_CFG_RVALID    | out |    1|    s_axi   |      CFG     |    scalar    |
|s_axi_CFG_RREADY    |  in |    1|    s_axi   |      CFG     |    scalar    |
|s_axi_CFG_RDATA     | out |   32|    s_axi   |      CFG     |    scalar    |
|s_axi_CFG_RRESP     | out |    2|    s_axi   |      CFG     |    scalar    |
|s_axi_CFG_BVALID    | out |    1|    s_axi   |      CFG     |    scalar    |
|s_axi_CFG_BREADY    |  in |    1|    s_axi   |      CFG     |    scalar    |
|s_axi_CFG_BRESP     | out |    2|    s_axi   |      CFG     |    scalar    |
|ap_clk              |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs |      top     | return value |
|interrupt           | out |    1| ap_ctrl_hs |      top     | return value |
|m_axi_CFG_AWVALID   | out |    1|    m_axi   |      CFG     |    pointer   |
|m_axi_CFG_AWREADY   |  in |    1|    m_axi   |      CFG     |    pointer   |
|m_axi_CFG_AWADDR    | out |   32|    m_axi   |      CFG     |    pointer   |
|m_axi_CFG_AWID      | out |    1|    m_axi   |      CFG     |    pointer   |
|m_axi_CFG_AWLEN     | out |    8|    m_axi   |      CFG     |    pointer   |
|m_axi_CFG_AWSIZE    | out |    3|    m_axi   |      CFG     |    pointer   |
|m_axi_CFG_AWBURST   | out |    2|    m_axi   |      CFG     |    pointer   |
|m_axi_CFG_AWLOCK    | out |    2|    m_axi   |      CFG     |    pointer   |
|m_axi_CFG_AWCACHE   | out |    4|    m_axi   |      CFG     |    pointer   |
|m_axi_CFG_AWPROT    | out |    3|    m_axi   |      CFG     |    pointer   |
|m_axi_CFG_AWQOS     | out |    4|    m_axi   |      CFG     |    pointer   |
|m_axi_CFG_AWREGION  | out |    4|    m_axi   |      CFG     |    pointer   |
|m_axi_CFG_AWUSER    | out |    1|    m_axi   |      CFG     |    pointer   |
|m_axi_CFG_WVALID    | out |    1|    m_axi   |      CFG     |    pointer   |
|m_axi_CFG_WREADY    |  in |    1|    m_axi   |      CFG     |    pointer   |
|m_axi_CFG_WDATA     | out |   32|    m_axi   |      CFG     |    pointer   |
|m_axi_CFG_WSTRB     | out |    4|    m_axi   |      CFG     |    pointer   |
|m_axi_CFG_WLAST     | out |    1|    m_axi   |      CFG     |    pointer   |
|m_axi_CFG_WID       | out |    1|    m_axi   |      CFG     |    pointer   |
|m_axi_CFG_WUSER     | out |    1|    m_axi   |      CFG     |    pointer   |
|m_axi_CFG_ARVALID   | out |    1|    m_axi   |      CFG     |    pointer   |
|m_axi_CFG_ARREADY   |  in |    1|    m_axi   |      CFG     |    pointer   |
|m_axi_CFG_ARADDR    | out |   32|    m_axi   |      CFG     |    pointer   |
|m_axi_CFG_ARID      | out |    1|    m_axi   |      CFG     |    pointer   |
|m_axi_CFG_ARLEN     | out |    8|    m_axi   |      CFG     |    pointer   |
|m_axi_CFG_ARSIZE    | out |    3|    m_axi   |      CFG     |    pointer   |
|m_axi_CFG_ARBURST   | out |    2|    m_axi   |      CFG     |    pointer   |
|m_axi_CFG_ARLOCK    | out |    2|    m_axi   |      CFG     |    pointer   |
|m_axi_CFG_ARCACHE   | out |    4|    m_axi   |      CFG     |    pointer   |
|m_axi_CFG_ARPROT    | out |    3|    m_axi   |      CFG     |    pointer   |
|m_axi_CFG_ARQOS     | out |    4|    m_axi   |      CFG     |    pointer   |
|m_axi_CFG_ARREGION  | out |    4|    m_axi   |      CFG     |    pointer   |
|m_axi_CFG_ARUSER    | out |    1|    m_axi   |      CFG     |    pointer   |
|m_axi_CFG_RVALID    |  in |    1|    m_axi   |      CFG     |    pointer   |
|m_axi_CFG_RREADY    | out |    1|    m_axi   |      CFG     |    pointer   |
|m_axi_CFG_RDATA     |  in |   32|    m_axi   |      CFG     |    pointer   |
|m_axi_CFG_RLAST     |  in |    1|    m_axi   |      CFG     |    pointer   |
|m_axi_CFG_RID       |  in |    1|    m_axi   |      CFG     |    pointer   |
|m_axi_CFG_RUSER     |  in |    1|    m_axi   |      CFG     |    pointer   |
|m_axi_CFG_RRESP     |  in |    2|    m_axi   |      CFG     |    pointer   |
|m_axi_CFG_BVALID    |  in |    1|    m_axi   |      CFG     |    pointer   |
|m_axi_CFG_BREADY    | out |    1|    m_axi   |      CFG     |    pointer   |
|m_axi_CFG_BRESP     |  in |    2|    m_axi   |      CFG     |    pointer   |
|m_axi_CFG_BID       |  in |    1|    m_axi   |      CFG     |    pointer   |
|m_axi_CFG_BUSER     |  in |    1|    m_axi   |      CFG     |    pointer   |
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (tmp)
	3  / (!tmp)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 

* FSM state operations: 

 <State 1> : 1.00ns
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%values_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %values)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%values1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %values_read, i32 2, i32 31)"

 <State 2> : 8.75ns
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_4 = zext i30 %values1 to i64"
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%CFG_addr = getelementptr i32* %CFG, i64 %tmp_4"
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %CFG), !map !8"
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind"
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %CFG, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [4 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 4, i32 4, i32 4, i32 4, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hls2/.apc/top.cpp:5]
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %values, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hls2/.apc/top.cpp:6]
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hls2/.apc/top.cpp:7]
ST_2 : Operation 17 [1/1] (8.75ns)   --->   "%CFG_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CFG_addr, i32 32)" [hls2/.apc/top.cpp:9]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 18 [1/1] (1.76ns)   --->   "br label %1" [hls2/.apc/top.cpp:8]

 <State 3> : 8.75ns
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%j = phi i6 [ 0, %0 ], [ %j_1, %2 ]"
ST_3 : Operation 20 [1/1] (1.42ns)   --->   "%tmp = icmp eq i6 %j, -32" [hls2/.apc/top.cpp:8]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"
ST_3 : Operation 22 [1/1] (1.82ns)   --->   "%j_1 = add i6 %j, 1" [hls2/.apc/top.cpp:8]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %tmp, label %3, label %2" [hls2/.apc/top.cpp:8]
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_1 = shl i6 %j, 1" [hls2/.apc/top.cpp:9]
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_2 = or i6 %tmp_1, 1" [hls2/.apc/top.cpp:9]
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i6 %tmp_2 to i32" [hls2/.apc/top.cpp:9]
ST_3 : Operation 27 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %CFG_addr, i32 %tmp_2_cast, i4 -1)" [hls2/.apc/top.cpp:9]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br label %1" [hls2/.apc/top.cpp:8]
ST_3 : Operation 29 [5/5] (8.75ns)   --->   "%CFG_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CFG_addr)" [hls2/.apc/top.cpp:9]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 4> : 8.75ns
ST_4 : Operation 30 [4/5] (8.75ns)   --->   "%CFG_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CFG_addr)" [hls2/.apc/top.cpp:9]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 5> : 8.75ns
ST_5 : Operation 31 [3/5] (8.75ns)   --->   "%CFG_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CFG_addr)" [hls2/.apc/top.cpp:9]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 6> : 8.75ns
ST_6 : Operation 32 [2/5] (8.75ns)   --->   "%CFG_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CFG_addr)" [hls2/.apc/top.cpp:9]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 33 [2/2] (0.00ns)   --->   "ret void" [hls2/.apc/top.cpp:11]

 <State 7> : 8.75ns
ST_7 : Operation 34 [1/5] (8.75ns)   --->   "%CFG_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CFG_addr)" [hls2/.apc/top.cpp:9]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 35 [1/2] (0.00ns)   --->   "ret void" [hls2/.apc/top.cpp:11]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 0; IO mode=ap_ctrl_hs:ce=0
Port [ CFG]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ values]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
values_read      (read             ) [ 00000000]
values1          (partselect       ) [ 00100000]
tmp_4            (zext             ) [ 00000000]
CFG_addr         (getelementptr    ) [ 00011111]
StgValue_12      (specbitsmap      ) [ 00000000]
StgValue_13      (spectopmodule    ) [ 00000000]
StgValue_14      (specinterface    ) [ 00000000]
StgValue_15      (specinterface    ) [ 00000000]
StgValue_16      (specinterface    ) [ 00000000]
CFG_addr_wr_req  (writereq         ) [ 00000000]
StgValue_18      (br               ) [ 00110000]
j                (phi              ) [ 00010000]
tmp              (icmp             ) [ 00010000]
empty            (speclooptripcount) [ 00000000]
j_1              (add              ) [ 00110000]
StgValue_23      (br               ) [ 00000000]
tmp_1            (shl              ) [ 00000000]
tmp_2            (or               ) [ 00000000]
tmp_2_cast       (zext             ) [ 00000000]
StgValue_27      (write            ) [ 00000000]
StgValue_28      (br               ) [ 00110000]
CFG_addr_wr_resp (writeresp        ) [ 00000000]
StgValue_35      (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="CFG">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CFG"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="values">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="values"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="values_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="values_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_writeresp_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="0" index="2" bw="7" slack="0"/>
<pin id="66" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="CFG_addr_wr_req/2 CFG_addr_wr_resp/3 "/>
</bind>
</comp>

<comp id="69" class="1004" name="StgValue_27_write_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="0" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="1"/>
<pin id="72" dir="0" index="2" bw="6" slack="0"/>
<pin id="73" dir="0" index="3" bw="1" slack="0"/>
<pin id="74" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_27/3 "/>
</bind>
</comp>

<comp id="78" class="1005" name="j_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="6" slack="1"/>
<pin id="80" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="82" class="1004" name="j_phi_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="1"/>
<pin id="84" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="6" slack="0"/>
<pin id="86" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="values1_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="30" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="0"/>
<pin id="92" dir="0" index="2" bw="3" slack="0"/>
<pin id="93" dir="0" index="3" bw="6" slack="0"/>
<pin id="94" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="values1/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="tmp_4_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="30" slack="1"/>
<pin id="101" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="CFG_addr_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="CFG_addr/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="tmp_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="6" slack="0"/>
<pin id="111" dir="0" index="1" bw="6" slack="0"/>
<pin id="112" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="j_1_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="6" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_1_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="6" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="tmp_2_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="6" slack="0"/>
<pin id="129" dir="0" index="1" bw="6" slack="0"/>
<pin id="130" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="tmp_2_cast_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="6" slack="0"/>
<pin id="135" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/3 "/>
</bind>
</comp>

<comp id="138" class="1005" name="values1_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="30" slack="1"/>
<pin id="140" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="values1 "/>
</bind>
</comp>

<comp id="143" class="1005" name="CFG_addr_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="1"/>
<pin id="145" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="CFG_addr "/>
</bind>
</comp>

<comp id="152" class="1005" name="j_1_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="6" slack="0"/>
<pin id="154" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="38" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="26" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="75"><net_src comp="50" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="76"><net_src comp="52" pin="0"/><net_sink comp="69" pin=3"/></net>

<net id="77"><net_src comp="54" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="81"><net_src comp="40" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="78" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="96"><net_src comp="56" pin="2"/><net_sink comp="89" pin=1"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="89" pin=2"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="89" pin=3"/></net>

<net id="106"><net_src comp="0" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="99" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="108"><net_src comp="102" pin="2"/><net_sink comp="62" pin=1"/></net>

<net id="113"><net_src comp="82" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="42" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="82" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="48" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="82" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="48" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="121" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="48" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="136"><net_src comp="127" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="141"><net_src comp="89" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="146"><net_src comp="102" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="148"><net_src comp="143" pin="1"/><net_sink comp="62" pin=1"/></net>

<net id="155"><net_src comp="115" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="82" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: CFG | {2 3 4 5 6 7 }
 - Input state : 
	Port: top : values | {1 }
  - Chain level:
	State 1
	State 2
		CFG_addr : 1
		CFG_addr_wr_req : 2
	State 3
		tmp : 1
		j_1 : 1
		StgValue_23 : 2
		tmp_1 : 1
		tmp_2 : 1
		tmp_2_cast : 1
		StgValue_27 : 2
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |        j_1_fu_115       |    0    |    15   |
|----------|-------------------------|---------|---------|
|   icmp   |        tmp_fu_109       |    0    |    11   |
|----------|-------------------------|---------|---------|
|   read   |  values_read_read_fu_56 |    0    |    0    |
|----------|-------------------------|---------|---------|
| writeresp|   grp_writeresp_fu_62   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | StgValue_27_write_fu_69 |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|      values1_fu_89      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |       tmp_4_fu_99       |    0    |    0    |
|          |    tmp_2_cast_fu_133    |    0    |    0    |
|----------|-------------------------|---------|---------|
|    shl   |       tmp_1_fu_121      |    0    |    0    |
|----------|-------------------------|---------|---------|
|    or    |       tmp_2_fu_127      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    26   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|CFG_addr_reg_143|   32   |
|   j_1_reg_152  |    6   |
|    j_reg_78    |    6   |
| values1_reg_138|   30   |
+----------------+--------+
|      Total     |   74   |
+----------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_62 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_62 |  p1  |   2  |  32  |   64   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   66   ||  3.538  ||    9    |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   26   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |    9   |
|  Register |    -   |   74   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   74   |   35   |
+-----------+--------+--------+--------+
