
////////////////////////////////////////////////////////////////////////////////////////
                                       CELLO V2.1                                       
                                 and.v + Eco1C1G1T1.UCF                                 
////////////////////////////////////////////////////////////////////////////////////////

new_out: /home/lexo/Desktop/practica-repos/Cello-v2-1-Core/temp_out/and.v
verilog: and.v
v_loc: /home/lexo/Desktop/practica-repos/Cello-v2-1-Core/library/verilogs/and.v
new_in: /home/lexo/Desktop/practica-repos/Cello-v2-1-Core/library/verilogs
new_out: /home/lexo/Desktop/practica-repos/Cello-v2-1-Core/temp_out/and.v



////////////////////////////////////////////////////////////////////////////////////////
                                 End of Logic Synthesis                                 
////////////////////////////////////////////////////////////////////////////////////////




////////////////////////////////////////////////////////////////////////////////////////
                            condition checks for valid input                            
////////////////////////////////////////////////////////////////////////////////////////


NETLIST:
isvalid: True

INPUTS (including the communication devices): 
num IN-SENSORS in Eco1C1G1T1.UCF in-UCF: 4
num IN-STRUCTURES in Eco1C1G1T1.UCF in-UCF: 4
num IN-MODELS in Eco1C1G1T1.UCF in-UCF: 4
num IN-PARTS in Eco1C1G1T1.UCF in-UCF: 4
num IN-NODES in and.v netlist: 2
['LacI_sensor', 'TetR_sensor', 'AraC_sensor', 'LuxR_sensor']
Valid input match!

OUTPUTS: 
num OUT-SENSORS in Eco1C1G1T1.UCF out-UCF: 3
num OUT-STRUCTURES in Eco1C1G1T1.UCF out-UCF: 3
num OUT-MODELS in Eco1C1G1T1.UCF out-UCF: 3
num OUT-PARTS in Eco1C1G1T1.UCF out-UCF: 3
num OUT-NODES in and.v netlist: 1
['YFP_reporter', 'YFP_reporter_2', 'YFP_reporter_3']
Valid output match!

GATES: 
num PARTS in Eco1C1G1T1.UCF UCF: 84
num STRUCTURES in Eco1C1G1T1.UCF UCF: 20
num MODELS in Eco1C1G1T1.UCF UCF: 20
num GATES in Eco1C1G1T1.UCF UCF: 20
num GATE USES: [12, True]
num GATES in and.v netlist: 3
['AmeR', 'AmtR', 'BM3R1', 'BetI', 'HlyIIR', 'IcaRA', 'LitR', 'LmrA', 'PhlF', 'PsrA', 'QacR', 'SrpR']
['A1_AmtR', 'B1_BM3R1', 'B2_BM3R1', 'B3_BM3R1', 'E1_BetI', 'F1_AmeR', 'H1_HlyIIR', 'I1_IcaRA', 'L1_LitR', 'N1_LmrA', 'P1_PhlF', 'P2_PhlF', 'P3_PhlF', 'Q1_QacR', 'Q2_QacR', 'R1_PsrA', 'S1_SrpR', 'S2_SrpR', 'S3_SrpR', 'S4_SrpR']
Valid intermediate match!

#47,520 possible permutations for and.v.v+Eco1C1G1T1.UCF...
(#47,520.0 permutations of UCF gate groups confirmed.)

////////////////////////////////////////////////////////////////////////////////////////
                                End of condition checks                                 
////////////////////////////////////////////////////////////////////////////////////////


Condition check passed? True


////////////////////////////////////////////////////////////////////////////////////////
                               Beginning GATE ASSIGNMENT                                
////////////////////////////////////////////////////////////////////////////////////////


Listing available assignments from UCF: 
['LacI_sensor', 'TetR_sensor', 'AraC_sensor', 'LuxR_sensor']
['YFP_reporter', 'YFP_reporter_2', 'YFP_reporter_3']
['QacR', 'LmrA', 'LitR', 'AmeR', 'PhlF', 'AmtR', 'SrpR', 'HlyIIR', 'BM3R1', 'PsrA', 'BetI', 'IcaRA']

Netlist de-construction: 
[a, b]
[81, 82, 83]
[out]

Netlist requirements: 
need 2 inputs
need 1 outputs
need 3 gates

////////////////////////////////////////////////////////////////////////////////////////
                Running SIMULATED ANNEALING gate-assignment algorithm...                
////////////////////////////////////////////////////////////////////////////////////////

__________________________________________________ #1/1,000 | Best Score: 2.251890037352856 | Current Score: 2.251890037352856
__________________________________________________ #2/1,000 | Best Score: 47.97072414346154 | Current Score: 47.97072414346154
__________________________________________________ #17/1,000 | Best Score: 327.25069697792907 | Current Score: 327.25069697792907█
__________________________________________________ #939/1,000 | Best Score: 327.27926592544816 | Current Score: 327.27926592544816███████████████████████████████████████████████


DONE!
Completed: 1,000/1,000 iterations (out of 47,520 possible iterations)
Best Score: 327.27926592544816

////////////////////////////////////////////////////////////////////////////////////////
                                 End of GATE ASSIGNMENT                                 
////////////////////////////////////////////////////////////////////////////////////////




////////////////////////////////////////////////////////////////////////////////////////
                                        RESULTS                                         
                                 and.v + Eco1C1G1T1.UCF                                 
////////////////////////////////////////////////////////////////////////////////////////

CIRCUIT DESIGN:
 - Best Design: Inputs: [TetR_sensor, AraC_sensor], Gates: [SrpR, AmtR, PhlF], Outputs: [YFP_reporter_2]
 - Best Circuit Score: 327.27926592544816

Inputs ( input response = STATE * (ymax - ymin) + ymin ):
 - ('a', 2) input TetR_sensor 2 with ymax: 4.4 and ymin: 0.0013 with max sensor output of [('high', 4.4), ('low', 0.0013)]
 - ('b', 3) input AraC_sensor 3 with ymax: 2.5 and ymin: 0.0082 with max sensor output of [('high', 2.5), ('low', 0.0082)]

Gates ( response function = ymin + (ymax - ymin) / (1.0 + (x / K)**n);   input composition = x2 + x1 ):
 - 81 gate NOT SrpR w/ inputs [2] and output 5, and best_gate = S4_SrpR
 - 82 gate NOT AmtR w/ inputs [3] and output 6, and best_gate = A1_AmtR
 - 83 gate NOR PhlF w/ inputs [5, 6] and output 4, and best_gate = P3_PhlF

Outputs ( unit conversion and/or hill response... ):
 - ('out', 4) output YFP_reporter_2 4 with c * x: c = 0.0076


TRUTH TABLE/GATE SCORING:
+-----------------+-----------------+-------------+-------------+----------+----------+----------+----------------------+---------------------+----------------------+
| TetR_sensor_I/O | AraC_sensor_I/O | TetR_sensor | AraC_sensor | SrpR_I/O | AmtR_I/O | PhlF_I/O | SrpR                 | AmtR                | PhlF                 |
+-----------------+-----------------+-------------+-------------+----------+----------+----------+----------------------+---------------------+----------------------+
| 0               | 0               | 0.0013      | 0.0082      | 1        | 1        | 0        | 2.099989040055861    | 3.6827837793899754  | 0.020008902547190482 |
| 0               | 1               | 0.0013      | 2.5         | 1        | 0        | 0        | 2.099989040055861    | 0.07221528694219591 | 0.0205438372302031   |
| 1               | 0               | 4.4         | 0.0082      | 0        | 1        | 0        | 0.007052371000060497 | 3.6827837793899754  | 0.020058756118680163 |
| 1               | 1               | 4.4         | 2.5         | 0        | 0        | 1        | 0.007052371000060497 | 0.07221528694219591 | 6.723571967992761    |
+-----------------+-----------------+-------------+-------------+----------+----------+----------+----------------------+---------------------+----------------------+
+--------------------+------------------------+
| YFP_reporter_2_I/O | YFP_reporter_2         |
+--------------------+------------------------+
| 0                  | 0.00015206765935864766 |
| 0                  | 0.00015613316294954354 |
| 0                  | 0.00015244654650196923 |
| 1                  | 0.05109914695674499    |
+--------------------+------------------------+


EUGENE FILES:
 - Eugene object and structs created...
 - Eugene cassettes created...
 - Eugene helpers created...
 - Eugene script written to /home/lexo/Desktop/practica-repos/Cello-v2-1-Core/temp_out/and.v/and.v_Eco1C1G1T1_eugene.eug

SBOL FILES:
 - Circuit orders selected...
   + ['Loc1_NONCE_PAD', 'Loc2_NONCE_PAD', 'pSrpR', 'pAmtR', 'RiboJ53', 'P3', 'PhlF', 'ECK120033737', 'pTet', 'RiboJ10', 'S4', 'SrpR', 'ECK120029600', 'pBAD', 'BydvJ', 'A1', 'AmtR', 'L3S2P55', 'pPhlF', 'YFP_cassette', 'Loc3_NONCE_PAD']
   + ['Loc1_NONCE_PAD', 'Loc2_NONCE_PAD', 'pSrpR', 'pAmtR', 'RiboJ53', 'P3', 'PhlF', 'ECK120033737', 'pTet', 'RiboJ10', 'S4', 'SrpR', 'ECK120029600', 'pBAD', 'BydvJ', 'A1', 'AmtR', 'L3S2P55', 'Loc3_NONCE_PAD', 'pPhlF', 'YFP_cassette']
   + ['Loc1_NONCE_PAD', 'Loc2_NONCE_PAD', 'pSrpR', 'pAmtR', 'RiboJ53', 'P3', 'PhlF', 'ECK120033737', 'pTet', 'RiboJ10', 'S4', 'SrpR', 'ECK120029600', 'pPhlF', 'YFP_cassette', 'pBAD', 'BydvJ', 'A1', 'AmtR', 'L3S2P55', 'Loc3_NONCE_PAD']
   + ['Loc1_NONCE_PAD', 'Loc2_NONCE_PAD', 'pSrpR', 'pAmtR', 'RiboJ53', 'P3', 'PhlF', 'ECK120033737', 'pPhlF', 'YFP_cassette', 'pTet', 'RiboJ10', 'S4', 'SrpR', 'ECK120029600', 'pBAD', 'BydvJ', 'A1', 'AmtR', 'L3S2P55', 'Loc3_NONCE_PAD']
   + ['Loc1_NONCE_PAD', 'Loc2_NONCE_PAD', 'pPhlF', 'YFP_cassette', 'pSrpR', 'pAmtR', 'RiboJ53', 'P3', 'PhlF', 'ECK120033737', 'pTet', 'RiboJ10', 'S4', 'SrpR', 'ECK120029600', 'pBAD', 'BydvJ', 'A1', 'AmtR', 'L3S2P55', 'Loc3_NONCE_PAD']

 - SBOL files being generated...
Component.....................37
Sequence......................33
---
Total: .........................70

SBOL XML and related files generated
 - Response plots generated



Thread count: 1
Completion Time: 5.1 seconds
Exiting Cello...
