**OpenCL kernel to Verilog**

The project initiative is to convert OpenCL like backend APIs to Verilog
therefore on the FPGAs on time reconfiguration can be made.

First ideation for the project is to make Source to Source comiler.
For that we are using the C Language to accomplish the task.
