/home/han/Disk/Document/PROJECT/learn/openMIPS/basic/regfile.v {1 {vlog -work work -stats=none /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/regfile.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module regfile

Top level modules:
	regfile

} {} {}} /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/defines.v {1 {vlog -work work -stats=none /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/defines.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

} {} {}} /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/mem.v {1 {vlog -work work -stats=none /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/mem.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mem

Top level modules:
	mem

} {} {}} /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/mem_wb.v {1 {vlog -work work -stats=none /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/mem_wb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mem_wb

Top level modules:
	mem_wb

} {} {}} /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/pc_reg.v {1 {vlog -work work -stats=none /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/pc_reg.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module pc_reg

Top level modules:
	pc_reg

} {} {}} /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/ex_mem.v {1 {vlog -work work -stats=none /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/ex_mem.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ex_mem

Top level modules:
	ex_mem

} {} {}} /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/openmips.v {1 {vlog -work work -stats=none /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/openmips.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module openmips

Top level modules:
	openmips

} {} {}} /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/id.v {2 {vlog -work work -stats=none /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/id.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module id
** Warning: ** while parsing macro expansion: 'EXE_RES_ARITHMETIC' starting at /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/id.v(224)
** at /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/id.v(224): (vlog-2638) Bad name or identifier in Verilog compiler directive.  The following text was found where a compiler directive name or macro name was expected.: 'b.
** Warning: ** while parsing macro expansion: 'EXE_RES_ARITHMETIC' starting at /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/id.v(232)
** at /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/id.v(232): (vlog-2638) Bad name or identifier in Verilog compiler directive.  The following text was found where a compiler directive name or macro name was expected.: 'b.
** Warning: ** while parsing macro expansion: 'EXE_RES_ARITHMETIC' starting at /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/id.v(240)
** at /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/id.v(240): (vlog-2638) Bad name or identifier in Verilog compiler directive.  The following text was found where a compiler directive name or macro name was expected.: 'b.
** Warning: ** while parsing macro expansion: 'EXE_RES_ARITHMETIC' starting at /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/id.v(248)
** at /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/id.v(248): (vlog-2638) Bad name or identifier in Verilog compiler directive.  The following text was found where a compiler directive name or macro name was expected.: 'b.
** Warning: ** while parsing macro expansion: 'EXE_RES_ARITHMETIC' starting at /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/id.v(256)
** at /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/id.v(256): (vlog-2638) Bad name or identifier in Verilog compiler directive.  The following text was found where a compiler directive name or macro name was expected.: 'b.
** Warning: ** while parsing macro expansion: 'EXE_RES_ARITHMETIC' starting at /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/id.v(264)
** at /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/id.v(264): (vlog-2638) Bad name or identifier in Verilog compiler directive.  The following text was found where a compiler directive name or macro name was expected.: 'b.
** Warning: ** while parsing macro expansion: 'EXE_RES_ARITHMETIC' starting at /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/id.v(342)
** at /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/id.v(342): (vlog-2638) Bad name or identifier in Verilog compiler directive.  The following text was found where a compiler directive name or macro name was expected.: 'b.
** Warning: ** while parsing macro expansion: 'EXE_RES_ARITHMETIC' starting at /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/id.v(352)
** at /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/id.v(352): (vlog-2638) Bad name or identifier in Verilog compiler directive.  The following text was found where a compiler directive name or macro name was expected.: 'b.
** Warning: ** while parsing macro expansion: 'EXE_RES_ARITHMETIC' starting at /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/id.v(362)
** at /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/id.v(362): (vlog-2638) Bad name or identifier in Verilog compiler directive.  The following text was found where a compiler directive name or macro name was expected.: 'b.
** Warning: ** while parsing macro expansion: 'EXE_RES_ARITHMETIC' starting at /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/id.v(372)
** at /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/id.v(372): (vlog-2638) Bad name or identifier in Verilog compiler directive.  The following text was found where a compiler directive name or macro name was expected.: 'b.
** Warning: ** while parsing macro expansion: 'EXE_RES_ARITHMETIC' starting at /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/id.v(384)
** at /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/id.v(384): (vlog-2638) Bad name or identifier in Verilog compiler directive.  The following text was found where a compiler directive name or macro name was expected.: 'b.
** Warning: ** while parsing macro expansion: 'EXE_RES_ARITHMETIC' starting at /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/id.v(392)
** at /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/id.v(392): (vlog-2638) Bad name or identifier in Verilog compiler directive.  The following text was found where a compiler directive name or macro name was expected.: 'b.

Top level modules:
	id

} {} {}} /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/openmips_min_sopc_tb.v {1 {vlog -work work -stats=none /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/openmips_min_sopc_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module openmips_min_sopc_tb

Top level modules:
	openmips_min_sopc_tb

} {} {}} /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/hilo_reg.v {1 {vlog -work work -stats=none /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/hilo_reg.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module hilo_reg

Top level modules:
	hilo_reg

} {} {}} /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/id_ex.v {1 {vlog -work work -stats=none /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/id_ex.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module id_ex

Top level modules:
	id_ex

} {} {}} /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/openmips_min_sopc.v {1 {vlog -work work -stats=none /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/openmips_min_sopc.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module openmips_min_sopc

Top level modules:
	openmips_min_sopc

} {} {}} /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/if_id.v {1 {vlog -work work -stats=none /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/if_id.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module if_id

Top level modules:
	if_id

} {} {}} /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/inst_rom.v {1 {vlog -work work -stats=none /home/han/Disk/Document/PROJECT/learn/openMIPS/basic/inst_rom.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module inst_rom

Top level modules:
	inst_rom

} {} {}}
