/*
 * Generated by gen_defines.py
 *
 * DTS input file:
 *   /home/bk911/projects/nvt/lenovo/lnv-npcx-zephyr/build/zephyr/zephyr.dts.pre
 *
 * Directories with bindings:
 *   /home/bk911/projects/nvt/lenovo/lnv-npcx-zephyr/dts/bindings, $ZEPHYR_BASE/dts/bindings
 *
 * Node dependency ordering (ordinal and path):
 *   0   /
 *   1   /aliases
 *   2   /booter-variant
 *   3   /chosen
 *   4   /soc
 *   5   /soc/scfg@400c3000
 *   6   /npcx-alts-map
 *   7   /npcx-alts-map/alt15
 *   8   /npcx-alts-map/alt16
 *   9   /npcx-alts-map/alt17
 *   10  /npcx-alts-map/alt25
 *   11  /npcx-alts-map/alt72
 *   12  /npcx-alts-map/alt73
 *   13  /npcx-alts-map/alt74
 *   14  /npcx-alts-map/alt75
 *   15  /npcx-alts-map/alt82
 *   16  /npcx-alts-map/alt90-inv
 *   17  /npcx-alts-map/alt92-inv
 *   18  /npcx-alts-map/alt93-inv
 *   19  /npcx-alts-map/alt94-inv
 *   20  /npcx-alts-map/alt95-inv
 *   21  /npcx-alts-map/alt96-inv
 *   22  /npcx-alts-map/alt97-inv
 *   23  /npcx-alts-map/altf1
 *   24  /npcx-alts-map/altf2
 *   25  /def-io-conf-list
 *   26  /flash@10070000
 *   27  /flash@60000000
 *   28  /npcx-alts-map/alt05-inv
 *   29  /npcx-alts-map/alt06
 *   30  /npcx-alts-map/alt07
 *   31  /npcx-alts-map/alt11
 *   32  /npcx-alts-map/alt12
 *   33  /npcx-alts-map/alt132
 *   34  /npcx-alts-map/alt140
 *   35  /npcx-alts-map/alt141
 *   36  /npcx-alts-map/alt141-inv
 *   37  /npcx-alts-map/alt40-inv
 *   38  /npcx-alts-map/alt51
 *   39  /pinctrl
 *   40  /pinctrl/periph-psl-in1
 *   41  /pinctrl/periph-psl-out-fw-ctl
 *   42  /pinctrl/periph-psl-out-inactive-high
 *   43  /pinctrl/periph-psl-out-inactive-low
 *   44  /hibernate-ctrl-psl
 *   45  /memory@20010000
 *   46  /memory@200c0000
 *   47  /memory@200c7800
 *   48  /power-leakage-io
 *   49  /soc-id
 *   50  /cpus
 *   51  /cpus/power-states
 *   52  /cpus/power-states/suspend-to-idle0
 *   53  /cpus/power-states/suspend-to-idle1
 *   54  /cpus/cpu@0
 *   55  /npcx-alts-map/alt00
 *   56  /npcx-alts-map/alt01
 *   57  /npcx-alts-map/alt02
 *   58  /npcx-alts-map/alt03
 *   59  /npcx-alts-map/alt04
 *   60  /npcx-alts-map/alt05
 *   61  /npcx-alts-map/alt10
 *   62  /npcx-alts-map/alt100
 *   63  /npcx-alts-map/alt101
 *   64  /npcx-alts-map/alt102
 *   65  /npcx-alts-map/alt103
 *   66  /npcx-alts-map/alt104
 *   67  /npcx-alts-map/alt105
 *   68  /npcx-alts-map/alt106
 *   69  /npcx-alts-map/alt107
 *   70  /npcx-alts-map/alt110
 *   71  /npcx-alts-map/alt111
 *   72  /npcx-alts-map/alt112
 *   73  /npcx-alts-map/alt113
 *   74  /npcx-alts-map/alt120
 *   75  /npcx-alts-map/alt121
 *   76  /npcx-alts-map/alt122
 *   77  /npcx-alts-map/alt123
 *   78  /npcx-alts-map/alt124
 *   79  /npcx-alts-map/alt125
 *   80  /npcx-alts-map/alt126
 *   81  /npcx-alts-map/alt127
 *   82  /npcx-alts-map/alt131
 *   83  /npcx-alts-map/alt133
 *   84  /npcx-alts-map/alt134
 *   85  /npcx-alts-map/alt135
 *   86  /npcx-alts-map/alt136
 *   87  /npcx-alts-map/alt137
 *   88  /npcx-alts-map/alt14
 *   89  /npcx-alts-map/alt147
 *   90  /npcx-alts-map/alt21
 *   91  /npcx-alts-map/alt22
 *   92  /npcx-alts-map/alt23
 *   93  /npcx-alts-map/alt24
 *   94  /npcx-alts-map/alt26
 *   95  /npcx-alts-map/alt27
 *   96  /npcx-alts-map/alt30
 *   97  /npcx-alts-map/alt31
 *   98  /npcx-alts-map/alt32
 *   99  /npcx-alts-map/alt33
 *   100 /npcx-alts-map/alt34
 *   101 /npcx-alts-map/alt35
 *   102 /npcx-alts-map/alt36
 *   103 /npcx-alts-map/alt37
 *   104 /npcx-alts-map/alt40
 *   105 /npcx-alts-map/alt41
 *   106 /npcx-alts-map/alt42
 *   107 /npcx-alts-map/alt43
 *   108 /npcx-alts-map/alt44
 *   109 /npcx-alts-map/alt46
 *   110 /npcx-alts-map/alt50
 *   111 /npcx-alts-map/alt52
 *   112 /npcx-alts-map/alt53
 *   113 /npcx-alts-map/alt55
 *   114 /npcx-alts-map/alt60
 *   115 /npcx-alts-map/alt61
 *   116 /npcx-alts-map/alt62
 *   117 /npcx-alts-map/alt63
 *   118 /npcx-alts-map/alt64
 *   119 /npcx-alts-map/alt65
 *   120 /npcx-alts-map/alt66
 *   121 /npcx-alts-map/alt67
 *   122 /npcx-alts-map/alt76
 *   123 /npcx-alts-map/alt77
 *   124 /npcx-alts-map/alt81
 *   125 /npcx-alts-map/alt85
 *   126 /npcx-alts-map/alt86
 *   127 /npcx-alts-map/alt87
 *   128 /npcx-alts-map/alta0
 *   129 /npcx-alts-map/alta1
 *   130 /npcx-alts-map/alta2
 *   131 /npcx-alts-map/alta4
 *   132 /npcx-alts-map/alta5
 *   133 /npcx-alts-map/alta6
 *   134 /npcx-alts-map/alta7
 *   135 /npcx-alts-map/altb0
 *   136 /npcx-alts-map/altb1
 *   137 /npcx-alts-map/altb2
 *   138 /npcx-alts-map/altb3
 *   139 /npcx-alts-map/altb4
 *   140 /npcx-alts-map/altb5
 *   141 /npcx-alts-map/altb6
 *   142 /npcx-alts-map/altb7
 *   143 /npcx-alts-map/altc4
 *   144 /npcx-alts-map/altc5
 *   145 /npcx-alts-map/altc6
 *   146 /npcx-alts-map/altc7
 *   147 /npcx-alts-map/altd0
 *   148 /npcx-alts-map/altd1
 *   149 /npcx-alts-map/altd2
 *   150 /npcx-alts-map/altd3
 *   151 /npcx-alts-map/altd4
 *   152 /npcx-alts-map/altd5
 *   153 /npcx-alts-map/altd6
 *   154 /npcx-alts-map/altd7
 *   155 /npcx-alts-map/alte5
 *   156 /npcx-alts-map/altf3
 *   157 /npcx-alts-map/altf4
 *   158 /npcx-alts-map/altf5
 *   159 /npcx-alts-map/altf6
 *   160 /npcx-alts-map/altf7
 *   161 /miwu-pseudo
 *   162 /soc/miwu@400bb000
 *   163 /soc/miwu@400bd000
 *   164 /soc/miwu@400bf000
 *   165 /npcx-miwus-wui-map
 *   166 /npcx-miwus-wui-map/wui2-1-0
 *   167 /npcx-miwus-wui-map/wui2-1-1
 *   168 /npcx-miwus-wui-map/wui2-1-2
 *   169 /npcx-miwus-wui-map/wui2-1-4
 *   170 /npcx-miwus-wui-map/wui2-1-5
 *   171 /npcx-miwus-wui-map/wui2-1-6
 *   172 /npcx-miwus-wui-map/wui2-2-0
 *   173 /npcx-miwus-wui-map/wui2-2-4
 *   174 /npcx-miwus-wui-map/wui2-2-5
 *   175 /npcx-miwus-wui-map/wui2-2-7
 *   176 /npcx-miwus-wui-map/wui2-3-0
 *   177 /npcx-miwus-wui-map/wui2-3-1
 *   178 /npcx-espi-vws-map
 *   179 /npcx-espi-vws-map/vw-err-fatal
 *   180 /npcx-espi-vws-map/vw-err-non-fatal
 *   181 /npcx-espi-vws-map/vw-host-rst-ack
 *   182 /npcx-espi-vws-map/vw-host-rst-warn
 *   183 /npcx-espi-vws-map/vw-oob-rst-ack
 *   184 /npcx-espi-vws-map/vw-oob-rst-warn
 *   185 /npcx-espi-vws-map/vw-plt-rst
 *   186 /npcx-espi-vws-map/vw-pme
 *   187 /npcx-espi-vws-map/vw-sci
 *   188 /npcx-espi-vws-map/vw-slp-a
 *   189 /npcx-espi-vws-map/vw-slp-lan
 *   190 /npcx-espi-vws-map/vw-slp-s3
 *   191 /npcx-espi-vws-map/vw-slp-s4
 *   192 /npcx-espi-vws-map/vw-slp-s5
 *   193 /npcx-espi-vws-map/vw-slp-wlan
 *   194 /npcx-espi-vws-map/vw-slv-boot-done
 *   195 /npcx-espi-vws-map/vw-slv-boot-sts-with-done
 *   196 /npcx-espi-vws-map/vw-smi
 *   197 /npcx-espi-vws-map/vw-sus-ack
 *   198 /npcx-espi-vws-map/vw-sus-pwrdn-ack
 *   199 /npcx-espi-vws-map/vw-sus-stat
 *   200 /npcx-espi-vws-map/vw-sus-warn
 *   201 /npcx-espi-vws-map/vw-wake
 *   202 /npcx-miwus-int-map
 *   203 /npcx-miwus-int-map/map-miwu0-groups
 *   204 /npcx-miwus-int-map/map-miwu0-groups/group-a0-map
 *   205 /npcx-miwus-int-map/map-miwu0-groups/group-b0-map
 *   206 /npcx-miwus-int-map/map-miwu0-groups/group-c0-map
 *   207 /npcx-miwus-int-map/map-miwu0-groups/group-d0-map
 *   208 /npcx-miwus-int-map/map-miwu0-groups/group-e0-map
 *   209 /npcx-miwus-int-map/map-miwu0-groups/group-f0-map
 *   210 /npcx-miwus-int-map/map-miwu0-groups/group-g0-map
 *   211 /npcx-miwus-int-map/map-miwu0-groups/group-h0-map
 *   212 /npcx-miwus-int-map/map-miwu1-groups
 *   213 /npcx-miwus-int-map/map-miwu1-groups/group-a1-map
 *   214 /npcx-miwus-int-map/map-miwu1-groups/group-b1-map
 *   215 /npcx-miwus-int-map/map-miwu1-groups/group-c1-map
 *   216 /npcx-miwus-int-map/map-miwu1-groups/group-d1-map
 *   217 /npcx-miwus-int-map/map-miwu1-groups/group-e1-map
 *   218 /npcx-miwus-int-map/map-miwu1-groups/group-f1-map
 *   219 /npcx-miwus-int-map/map-miwu1-groups/group-g1-map
 *   220 /npcx-miwus-int-map/map-miwu2-groups
 *   221 /npcx-miwus-int-map/map-miwu2-groups/group-a2-map
 *   222 /npcx-miwus-int-map/map-miwu2-groups/group-b2-map
 *   223 /npcx-miwus-int-map/map-miwu2-groups/group-c2-map
 *   224 /npcx-miwus-int-map/map-miwu2-groups/group-d2-map
 *   225 /npcx-miwus-int-map/map-miwu2-groups/group-e2-map
 *   226 /npcx-miwus-int-map/map-miwu2-groups/group-f2-map
 *   227 /npcx-miwus-int-map/map-miwu2-groups/group-g2-map
 *   228 /npcx-miwus-int-map/map-miwu2-groups/group-h2-map
 *   229 /npcx-miwus-wui-map/wui1-4-3
 *   230 /npcx-miwus-wui-map/wui1-4-4
 *   231 /npcx-miwus-wui-map/wui1-4-5
 *   232 /npcx-miwus-wui-map/wui1-5-2
 *   233 /npcx-miwus-wui-map/wui1-8-0
 *   234 /npcx-miwus-wui-map/wui1-8-1
 *   235 /npcx-miwus-wui-map/wui1-8-2
 *   236 /npcx-miwus-wui-map/wui1-8-3
 *   237 /npcx-miwus-wui-map/wui1-8-4
 *   238 /npcx-miwus-wui-map/wui1-8-5
 *   239 /npcx-miwus-wui-map/wui1-8-6
 *   240 /npcx-miwus-wui-map/wui2-3-4
 *   241 /npcx-miwus-wui-map/wui2-3-5
 *   242 /npcx-miwus-wui-map/wui2-3-6
 *   243 /npcx-miwus-wui-map/wui2-3-7
 *   244 /npcx-miwus-wui-map/wui2-4-0
 *   245 /npcx-miwus-wui-map/wui2-4-1
 *   246 /npcx-miwus-wui-map/wui2-4-2
 *   247 /npcx-miwus-wui-map/wui2-4-3
 *   248 /npcx-miwus-wui-map/wui2-4-4
 *   249 /def-lvol-conf-list
 *   250 /def-lvol-conf-list/lvol-pseudo
 *   251 /npcx-miwus-wui-map/wui1-3-0
 *   252 /npcx-miwus-wui-map/wui1-3-1
 *   253 /npcx-miwus-wui-map/wui1-3-2
 *   254 /npcx-miwus-wui-map/wui1-3-3
 *   255 /npcx-miwus-wui-map/wui1-3-4
 *   256 /npcx-miwus-wui-map/wui1-3-5
 *   257 /npcx-miwus-wui-map/wui1-3-6
 *   258 /npcx-miwus-wui-map/wui1-3-7
 *   259 /soc/gpio@40095000
 *   260 /def-lvol-conf-list/lvol42
 *   261 /npcx-miwus-wui-map/wui-pseudo
 *   262 /soc/gpio@40099000
 *   263 /poc-gpio
 *   264 /poc-gpio/observe_out
 *   265 /poc-gpio/pulse_in
 *   266 /poc-gpio/pulse_out
 *   267 /pinctrl/periph-pwm1
 *   268 /soc/clock-controller@4000d000
 *   269 /soc/pwm@40082000
 *   270 /poc-leds-pwm
 *   271 /poc-leds-pwm/pwm_led_0
 *   272 /soc/interrupt-controller@e000e100
 *   273 /soc/adc@400d1000
 *   274 /soc/bb-ram@400af000
 *   275 /npcx-miwus-wui-map/wui1-4-7
 *   276 /pinctrl/periph-lpc-espi
 *   277 /soc/espi@4000a000
 *   278 /def-lvol-conf-list/lvol20
 *   279 /def-lvol-conf-list/lvol21
 *   280 /npcx-miwus-wui-map/wui0-1-1
 *   281 /npcx-miwus-wui-map/wui0-1-2
 *   282 /npcx-miwus-wui-map/wui0-1-3
 *   283 /npcx-miwus-wui-map/wui0-1-4
 *   284 /npcx-miwus-wui-map/wui0-1-5
 *   285 /npcx-miwus-wui-map/wui0-1-7
 *   286 /soc/gpio@40081000
 *   287 /def-lvol-conf-list/lvol22
 *   288 /def-lvol-conf-list/lvol23
 *   289 /def-lvol-conf-list/lvol31
 *   290 /npcx-miwus-wui-map/wui0-2-0
 *   291 /npcx-miwus-wui-map/wui0-2-1
 *   292 /npcx-miwus-wui-map/wui0-2-3
 *   293 /npcx-miwus-wui-map/wui0-2-4
 *   294 /npcx-miwus-wui-map/wui0-2-5
 *   295 /npcx-miwus-wui-map/wui0-2-7
 *   296 /soc/gpio@40083000
 *   297 /def-lvol-conf-list/lvol00
 *   298 /def-lvol-conf-list/lvol01
 *   299 /def-lvol-conf-list/lvol30
 *   300 /def-lvol-conf-list/lvol35
 *   301 /def-lvol-conf-list/lvol40
 *   302 /npcx-miwus-wui-map/wui0-3-0
 *   303 /npcx-miwus-wui-map/wui0-3-1
 *   304 /npcx-miwus-wui-map/wui0-3-2
 *   305 /npcx-miwus-wui-map/wui0-3-3
 *   306 /npcx-miwus-wui-map/wui0-3-5
 *   307 /npcx-miwus-wui-map/wui0-3-6
 *   308 /npcx-miwus-wui-map/wui0-3-7
 *   309 /soc/gpio@40085000
 *   310 /def-lvol-conf-list/lvol34
 *   311 /npcx-miwus-wui-map/wui0-4-0
 *   312 /npcx-miwus-wui-map/wui0-4-1
 *   313 /npcx-miwus-wui-map/wui0-4-2
 *   314 /npcx-miwus-wui-map/wui0-4-3
 *   315 /npcx-miwus-wui-map/wui0-4-4
 *   316 /npcx-miwus-wui-map/wui0-4-6
 *   317 /soc/gpio@40087000
 *   318 /def-lvol-conf-list/lvol02
 *   319 /def-lvol-conf-list/lvol12
 *   320 /def-lvol-conf-list/lvol13
 *   321 /def-lvol-conf-list/lvol24
 *   322 /def-lvol-conf-list/lvol37
 *   323 /npcx-miwus-wui-map/wui0-5-0
 *   324 /npcx-miwus-wui-map/wui0-5-4
 *   325 /npcx-miwus-wui-map/wui0-5-5
 *   326 /npcx-miwus-wui-map/wui0-5-6
 *   327 /npcx-miwus-wui-map/wui0-5-7
 *   328 /soc/gpio@40089000
 *   329 /def-lvol-conf-list/lvol03
 *   330 /def-lvol-conf-list/lvol14
 *   331 /def-lvol-conf-list/lvol15
 *   332 /def-lvol-conf-list/lvol25
 *   333 /def-lvol-conf-list/lvol36
 *   334 /npcx-miwus-wui-map/wui0-6-0
 *   335 /npcx-miwus-wui-map/wui0-6-1
 *   336 /npcx-miwus-wui-map/wui0-6-2
 *   337 /npcx-miwus-wui-map/wui0-6-3
 *   338 /npcx-miwus-wui-map/wui0-6-4
 *   339 /npcx-miwus-wui-map/wui0-6-5
 *   340 /npcx-miwus-wui-map/wui0-6-6
 *   341 /npcx-miwus-wui-map/wui0-6-7
 *   342 /soc/gpio@4008b000
 *   343 /npcx-miwus-wui-map/wui0-7-0
 *   344 /npcx-miwus-wui-map/wui0-7-1
 *   345 /npcx-miwus-wui-map/wui0-7-2
 *   346 /npcx-miwus-wui-map/wui0-7-3
 *   347 /npcx-miwus-wui-map/wui0-7-4
 *   348 /npcx-miwus-wui-map/wui0-7-5
 *   349 /npcx-miwus-wui-map/wui0-7-6
 *   350 /npcx-miwus-wui-map/wui0-7-7
 *   351 /soc/gpio@4008d000
 *   352 /def-lvol-conf-list/lvol32
 *   353 /def-lvol-conf-list/lvol33
 *   354 /npcx-miwus-wui-map/wui0-8-0
 *   355 /npcx-miwus-wui-map/wui0-8-2
 *   356 /npcx-miwus-wui-map/wui0-8-3
 *   357 /npcx-miwus-wui-map/wui0-8-4
 *   358 /npcx-miwus-wui-map/wui0-8-5
 *   359 /npcx-miwus-wui-map/wui0-8-6
 *   360 /npcx-miwus-wui-map/wui0-8-7
 *   361 /soc/gpio@4008f000
 *   362 /def-lvol-conf-list/lvol05
 *   363 /def-lvol-conf-list/lvol06
 *   364 /npcx-miwus-wui-map/wui1-1-1
 *   365 /npcx-miwus-wui-map/wui1-1-3
 *   366 /npcx-miwus-wui-map/wui1-1-5
 *   367 /npcx-miwus-wui-map/wui1-1-6
 *   368 /npcx-miwus-wui-map/wui1-1-7
 *   369 /soc/gpio@40091000
 *   370 /def-lvol-conf-list/lvol07
 *   371 /npcx-miwus-wui-map/wui1-2-0
 *   372 /npcx-miwus-wui-map/wui1-2-1
 *   373 /npcx-miwus-wui-map/wui1-2-2
 *   374 /npcx-miwus-wui-map/wui1-2-3
 *   375 /npcx-miwus-wui-map/wui1-2-4
 *   376 /soc/gpio@40093000
 *   377 /def-lvol-conf-list/lvol43
 *   378 /npcx-miwus-wui-map/wui1-4-0
 *   379 /soc/gpio@40097000
 *   380 /def-lvol-conf-list/lvol10
 *   381 /def-lvol-conf-list/lvol11
 *   382 /npcx-miwus-wui-map/wui1-6-0
 *   383 /npcx-miwus-wui-map/wui1-6-3
 *   384 /npcx-miwus-wui-map/wui1-6-4
 *   385 /npcx-miwus-wui-map/wui1-6-5
 *   386 /npcx-miwus-wui-map/wui1-6-6
 *   387 /npcx-miwus-wui-map/wui1-6-7
 *   388 /soc/gpio@4009b000
 *   389 /def-lvol-conf-list/lvol16
 *   390 /def-lvol-conf-list/lvol17
 *   391 /def-lvol-conf-list/lvol26
 *   392 /def-lvol-conf-list/lvol27
 *   393 /def-lvol-conf-list/lvol41
 *   394 /npcx-miwus-wui-map/wui1-7-0
 *   395 /npcx-miwus-wui-map/wui1-7-1
 *   396 /npcx-miwus-wui-map/wui1-7-2
 *   397 /npcx-miwus-wui-map/wui1-7-3
 *   398 /npcx-miwus-wui-map/wui1-7-4
 *   399 /npcx-miwus-wui-map/wui1-7-5
 *   400 /npcx-miwus-wui-map/wui1-7-6
 *   401 /soc/gpio@4009d000
 *   402 /soc/gpio@4009f000
 *   403 /npcx-miwus-wui-map/wui2-5-5
 *   404 /npcx-miwus-wui-map/wui2-5-6
 *   405 /npcx-miwus-wui-map/wui2-5-7
 *   406 /soc/gpio@400a7000
 *   407 /npcx-miwus-wui-map/wui2-6-0
 *   408 /npcx-miwus-wui-map/wui2-6-1
 *   409 /npcx-miwus-wui-map/wui2-6-2
 *   410 /npcx-miwus-wui-map/wui2-6-4
 *   411 /soc/gpio@400a9000
 *   412 /npcx-miwus-wui-map/wui2-7-0
 *   413 /npcx-miwus-wui-map/wui2-7-1
 *   414 /npcx-miwus-wui-map/wui2-7-2
 *   415 /npcx-miwus-wui-map/wui2-7-3
 *   416 /npcx-miwus-wui-map/wui2-7-4
 *   417 /soc/gpio@400ab000
 *   418 /npcx-miwus-wui-map/wui2-8-1
 *   419 /npcx-miwus-wui-map/wui2-8-2
 *   420 /npcx-miwus-wui-map/wui2-8-3
 *   421 /npcx-miwus-wui-map/wui2-8-4
 *   422 /npcx-miwus-wui-map/wui2-8-5
 *   423 /npcx-miwus-wui-map/wui2-8-6
 *   424 /soc/gpio@400ad000
 *   425 /soc/kscan@400a3000
 *   426 /npcx-miwus-wui-map/wui1-4-6
 *   427 /soc/lpc@400c1000
 *   428 /soc/mdc@4000c000
 *   429 /soc/mdc@4000c00a
 *   430 /soc/peci@400d4000
 *   431 /soc/pwm@40080000
 *   432 /soc/pwm@40084000
 *   433 /soc/pwm@40086000
 *   434 /soc/pwm@4008a000
 *   435 /soc/pwm@40090000
 *   436 /soc/pwm@40092000
 *   437 /soc/pwm@40094000
 *   438 /npcx-miwus-wui-map/wui1-1-7-1
 *   439 /pinctrl/periph-uart1-sin
 *   440 /pinctrl/periph-uart1-sout
 *   441 /soc/serial@400c4000
 *   442 /soc/tach@400e1000
 *   443 /soc/tach@400e3000
 *   444 /soc/tach@400e5000
 *   445 /soc/tach@400e7000
 *   446 /soc/tach@400e9000
 *   447 /soc/timer@400b0000
 *   448 /soc/timer@e000e010
 *   449 /npcx-miwus-wui-map/wui1-5-3
 *   450 /soc/watchdog@400d8000
 *   451 /soc-if
 *   452 /soc-if/io_host_uart
 *   453 /soc/i2c@40003000
 *   454 /soc-if/io_i2c_ctrl1_porta
 *   455 /soc-if/io_i2c_ctrl1_portb
 *   456 /soc/i2c@40004000
 *   457 /soc-if/io_i2c_ctrl2_porta
 *   458 /soc-if/io_i2c_ctrl2_portb
 *   459 /soc/i2c@40005000
 *   460 /soc-if/io_i2c_ctrl3_porta
 *   461 /soc-if/io_i2c_ctrl3_portb
 *   462 /soc/i2c@40006000
 *   463 /soc-if/io_i2c_ctrl4_porta
 *   464 /soc-if/io_i2c_ctrl4_portb
 *   465 /soc/i2c@40007000
 *   466 /soc-if/io_i2c_ctrl5_porta
 *   467 /soc/i2c@40008000
 *   468 /soc-if/io_i2c_ctrl6_porta
 *   469 /soc-if/power-ctrl-psl
 *   470 /soc/ps2@400b1000
 *   471 /soc/ps2@400b1000/io_ps2_channel2
 *   472 /soc/ps2@400b1000/io_ps2_channel3
 *   473 /pinctrl/devctl-fiu-ext-tris-off
 *   474 /pinctrl/periph-fiu-ext
 *   475 /pinctrl/periph-fiu-shd
 *   476 /pinctrl/periph-fiu-shd-cs1
 *   477 /pinctrl/periph-fiu-shd-quad
 *   478 /soc/quadspi@40020000
 *   479 /soc/quadspi@40020000/w25qshd@0
 *
 * Definitions derived from these nodes in dependency order are next,
 * followed by /chosen nodes.
 */

/* Used to remove brackets from around a single argument */
#define DT_DEBRACKET_INTERNAL(...) __VA_ARGS__

/*
 * Devicetree node: /
 *
 * Node identifier: DT_N
 */

/* Node's full path: */
#define DT_N_PATH "/"

/* Node's name with unit-address: */
#define DT_N_FULL_NAME "/"

/* Helper macros for child nodes of this node. */
#define DT_N_FOREACH_CHILD(fn) fn(DT_N_S_npcx_alts_map) fn(DT_N_S_npcx_miwus_wui_map) fn(DT_N_S_miwu_pseudo) fn(DT_N_S_npcx_miwus_int_map) fn(DT_N_S_npcx_espi_vws_map) fn(DT_N_S_def_lvol_conf_list) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_cpus) fn(DT_N_S_def_io_conf_list) fn(DT_N_S_pinctrl) fn(DT_N_S_power_leakage_io) fn(DT_N_S_soc_if) fn(DT_N_S_soc_id) fn(DT_N_S_booter_variant) fn(DT_N_S_flash_10070000) fn(DT_N_S_flash_60000000) fn(DT_N_S_memory_200c0000) fn(DT_N_S_memory_200c7800) fn(DT_N_S_poc_gpio) fn(DT_N_S_poc_leds_pwm) fn(DT_N_S_hibernate_ctrl_psl) fn(DT_N_S_memory_20010000)
#define DT_N_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_npcx_alts_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_miwu_pseudo) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_io_conf_list) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_power_leakage_io) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_if) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_id) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_booter_variant) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_flash_10070000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_flash_60000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_200c0000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_200c7800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_poc_gpio) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_poc_leds_pwm) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_hibernate_ctrl_psl) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_20010000)
#define DT_N_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map, __VA_ARGS__) fn(DT_N_S_miwu_pseudo, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_def_io_conf_list, __VA_ARGS__) fn(DT_N_S_pinctrl, __VA_ARGS__) fn(DT_N_S_power_leakage_io, __VA_ARGS__) fn(DT_N_S_soc_if, __VA_ARGS__) fn(DT_N_S_soc_id, __VA_ARGS__) fn(DT_N_S_booter_variant, __VA_ARGS__) fn(DT_N_S_flash_10070000, __VA_ARGS__) fn(DT_N_S_flash_60000000, __VA_ARGS__) fn(DT_N_S_memory_200c0000, __VA_ARGS__) fn(DT_N_S_memory_200c7800, __VA_ARGS__) fn(DT_N_S_poc_gpio, __VA_ARGS__) fn(DT_N_S_poc_leds_pwm, __VA_ARGS__) fn(DT_N_S_hibernate_ctrl_psl, __VA_ARGS__) fn(DT_N_S_memory_20010000, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_miwu_pseudo, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_io_conf_list, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_power_leakage_io, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_if, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_id, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_booter_variant, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_flash_10070000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_flash_60000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_200c0000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_200c7800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_poc_gpio, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_poc_leds_pwm, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_hibernate_ctrl_psl, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_20010000, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_npcx_alts_map) fn(DT_N_S_npcx_miwus_wui_map) fn(DT_N_S_npcx_miwus_int_map) fn(DT_N_S_npcx_espi_vws_map) fn(DT_N_S_def_lvol_conf_list) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_cpus) fn(DT_N_S_def_io_conf_list) fn(DT_N_S_pinctrl) fn(DT_N_S_power_leakage_io) fn(DT_N_S_soc_if) fn(DT_N_S_soc_id) fn(DT_N_S_booter_variant) fn(DT_N_S_flash_10070000) fn(DT_N_S_flash_60000000) fn(DT_N_S_memory_200c0000) fn(DT_N_S_memory_200c7800) fn(DT_N_S_poc_gpio) fn(DT_N_S_poc_leds_pwm) fn(DT_N_S_hibernate_ctrl_psl) fn(DT_N_S_memory_20010000)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_npcx_alts_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_io_conf_list) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_power_leakage_io) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_if) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_id) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_booter_variant) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_flash_10070000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_flash_60000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_200c0000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_200c7800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_poc_gpio) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_poc_leds_pwm) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_hibernate_ctrl_psl) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_20010000)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_def_io_conf_list, __VA_ARGS__) fn(DT_N_S_pinctrl, __VA_ARGS__) fn(DT_N_S_power_leakage_io, __VA_ARGS__) fn(DT_N_S_soc_if, __VA_ARGS__) fn(DT_N_S_soc_id, __VA_ARGS__) fn(DT_N_S_booter_variant, __VA_ARGS__) fn(DT_N_S_flash_10070000, __VA_ARGS__) fn(DT_N_S_flash_60000000, __VA_ARGS__) fn(DT_N_S_memory_200c0000, __VA_ARGS__) fn(DT_N_S_memory_200c7800, __VA_ARGS__) fn(DT_N_S_poc_gpio, __VA_ARGS__) fn(DT_N_S_poc_leds_pwm, __VA_ARGS__) fn(DT_N_S_hibernate_ctrl_psl, __VA_ARGS__) fn(DT_N_S_memory_20010000, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_io_conf_list, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_power_leakage_io, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_if, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_id, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_booter_variant, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_flash_10070000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_flash_60000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_200c0000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_200c7800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_poc_gpio, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_poc_leds_pwm, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_hibernate_ctrl_psl, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_20010000, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_ORD 0
#define DT_N_ORD_STR_SORTABLE 00000

/* Ordinals for what this node depends on directly: */
#define DT_N_REQUIRES_ORDS /* nothing */

/* Ordinals for what depends directly on this node: */
#define DT_N_SUPPORTS_ORDS \
	1, /* /aliases */ \
	2, /* /booter-variant */ \
	3, /* /chosen */ \
	4, /* /soc */ \
	6, /* /npcx-alts-map */ \
	25, /* /def-io-conf-list */ \
	26, /* /flash@10070000 */ \
	27, /* /flash@60000000 */ \
	39, /* /pinctrl */ \
	44, /* /hibernate-ctrl-psl */ \
	45, /* /memory@20010000 */ \
	46, /* /memory@200c0000 */ \
	47, /* /memory@200c7800 */ \
	48, /* /power-leakage-io */ \
	49, /* /soc-id */ \
	50, /* /cpus */ \
	161, /* /miwu-pseudo */ \
	165, /* /npcx-miwus-wui-map */ \
	178, /* /npcx-espi-vws-map */ \
	202, /* /npcx-miwus-int-map */ \
	249, /* /def-lvol-conf-list */ \
	263, /* /poc-gpio */ \
	270, /* /poc-leds-pwm */ \
	451, /* /soc-if */

/* Existence and alternate IDs: */
#define DT_N_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_REG_NUM 0
#define DT_N_RANGES_NUM 0
#define DT_N_FOREACH_RANGE(fn) 
#define DT_N_IRQ_NUM 0
#define DT_N_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /aliases
 *
 * Node identifier: DT_N_S_aliases
 */

/* Node's full path: */
#define DT_N_S_aliases_PATH "/aliases"

/* Node's name with unit-address: */
#define DT_N_S_aliases_FULL_NAME "aliases"

/* Node parent (/) identifier: */
#define DT_N_S_aliases_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_aliases_CHILD_IDX 7

/* Helper macros for child nodes of this node. */
#define DT_N_S_aliases_FOREACH_CHILD(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_aliases_ORD 1
#define DT_N_S_aliases_ORD_STR_SORTABLE 00001

/* Ordinals for what this node depends on directly: */
#define DT_N_S_aliases_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_aliases_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_aliases_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_aliases_REG_NUM 0
#define DT_N_S_aliases_RANGES_NUM 0
#define DT_N_S_aliases_FOREACH_RANGE(fn) 
#define DT_N_S_aliases_IRQ_NUM 0
#define DT_N_S_aliases_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_aliases_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /booter-variant
 *
 * Node identifier: DT_N_S_booter_variant
 *
 * Binding (compatible = nuvoton,npcx-booter-variant):
 *   $ZEPHYR_BASE/dts/bindings/misc/nuvoton,npcx-booter-variant.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_booter_variant_PATH "/booter-variant"

/* Node's name with unit-address: */
#define DT_N_S_booter_variant_FULL_NAME "booter-variant"

/* Node parent (/) identifier: */
#define DT_N_S_booter_variant_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_booter_variant_CHILD_IDX 15

/* Helper macros for child nodes of this node. */
#define DT_N_S_booter_variant_FOREACH_CHILD(fn) 
#define DT_N_S_booter_variant_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_booter_variant_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_booter_variant_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_booter_variant_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_booter_variant_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_booter_variant_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_booter_variant_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_booter_variant_ORD 2
#define DT_N_S_booter_variant_ORD_STR_SORTABLE 00002

/* Ordinals for what this node depends on directly: */
#define DT_N_S_booter_variant_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_booter_variant_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_booter_variant_EXISTS 1
#define DT_N_INST_0_nuvoton_npcx_booter_variant DT_N_S_booter_variant

/* Macros for properties that are special in the specification: */
#define DT_N_S_booter_variant_REG_NUM 0
#define DT_N_S_booter_variant_RANGES_NUM 0
#define DT_N_S_booter_variant_FOREACH_RANGE(fn) 
#define DT_N_S_booter_variant_IRQ_NUM 0
#define DT_N_S_booter_variant_COMPAT_MATCHES_nuvoton_npcx_booter_variant 1
#define DT_N_S_booter_variant_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_booter_variant_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_booter_variant_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_booter_variant_COMPAT_MODEL_IDX_0 "npcx-booter-variant"
#define DT_N_S_booter_variant_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_booter_variant_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_booter_variant_P_hif_type_auto 0
#define DT_N_S_booter_variant_P_hif_type_auto_EXISTS 1

/*
 * Devicetree node: /chosen
 *
 * Node identifier: DT_N_S_chosen
 */

/* Node's full path: */
#define DT_N_S_chosen_PATH "/chosen"

/* Node's name with unit-address: */
#define DT_N_S_chosen_FULL_NAME "chosen"

/* Node parent (/) identifier: */
#define DT_N_S_chosen_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_chosen_CHILD_IDX 6

/* Helper macros for child nodes of this node. */
#define DT_N_S_chosen_FOREACH_CHILD(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_chosen_ORD 3
#define DT_N_S_chosen_ORD_STR_SORTABLE 00003

/* Ordinals for what this node depends on directly: */
#define DT_N_S_chosen_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_chosen_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_chosen_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_chosen_REG_NUM 0
#define DT_N_S_chosen_RANGES_NUM 0
#define DT_N_S_chosen_FOREACH_RANGE(fn) 
#define DT_N_S_chosen_IRQ_NUM 0
#define DT_N_S_chosen_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_chosen_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc
 *
 * Node identifier: DT_N_S_soc
 */

/* Node's full path: */
#define DT_N_S_soc_PATH "/soc"

/* Node's name with unit-address: */
#define DT_N_S_soc_FULL_NAME "soc"

/* Node parent (/) identifier: */
#define DT_N_S_soc_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_CHILD_IDX 8

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_bb_ram_400af000) fn(DT_N_S_soc_S_clock_controller_4000d000) fn(DT_N_S_soc_S_scfg_400c3000) fn(DT_N_S_soc_S_mdc_4000c000) fn(DT_N_S_soc_S_mdc_4000c00a) fn(DT_N_S_soc_S_miwu_400bb000) fn(DT_N_S_soc_S_miwu_400bd000) fn(DT_N_S_soc_S_miwu_400bf000) fn(DT_N_S_soc_S_gpio_40081000) fn(DT_N_S_soc_S_gpio_40083000) fn(DT_N_S_soc_S_gpio_40085000) fn(DT_N_S_soc_S_gpio_40087000) fn(DT_N_S_soc_S_gpio_40089000) fn(DT_N_S_soc_S_gpio_4008b000) fn(DT_N_S_soc_S_gpio_4008d000) fn(DT_N_S_soc_S_gpio_4008f000) fn(DT_N_S_soc_S_gpio_40091000) fn(DT_N_S_soc_S_gpio_40093000) fn(DT_N_S_soc_S_gpio_40095000) fn(DT_N_S_soc_S_gpio_40097000) fn(DT_N_S_soc_S_gpio_40099000) fn(DT_N_S_soc_S_gpio_4009b000) fn(DT_N_S_soc_S_gpio_4009d000) fn(DT_N_S_soc_S_gpio_4009f000) fn(DT_N_S_soc_S_gpio_400a7000) fn(DT_N_S_soc_S_gpio_400a9000) fn(DT_N_S_soc_S_gpio_400ab000) fn(DT_N_S_soc_S_gpio_400ad000) fn(DT_N_S_soc_S_pwm_40080000) fn(DT_N_S_soc_S_pwm_40082000) fn(DT_N_S_soc_S_pwm_40084000) fn(DT_N_S_soc_S_pwm_40086000) fn(DT_N_S_soc_S_pwm_4008a000) fn(DT_N_S_soc_S_pwm_40090000) fn(DT_N_S_soc_S_pwm_40092000) fn(DT_N_S_soc_S_pwm_40094000) fn(DT_N_S_soc_S_adc_400d1000) fn(DT_N_S_soc_S_watchdog_400d8000) fn(DT_N_S_soc_S_espi_4000a000) fn(DT_N_S_soc_S_lpc_400c1000) fn(DT_N_S_soc_S_i2c_40003000) fn(DT_N_S_soc_S_i2c_40004000) fn(DT_N_S_soc_S_i2c_40005000) fn(DT_N_S_soc_S_i2c_40006000) fn(DT_N_S_soc_S_i2c_40007000) fn(DT_N_S_soc_S_i2c_40008000) fn(DT_N_S_soc_S_tach_400e1000) fn(DT_N_S_soc_S_tach_400e3000) fn(DT_N_S_soc_S_tach_400e5000) fn(DT_N_S_soc_S_tach_400e7000) fn(DT_N_S_soc_S_tach_400e9000) fn(DT_N_S_soc_S_ps2_400b1000) fn(DT_N_S_soc_S_quadspi_40020000) fn(DT_N_S_soc_S_peci_400d4000) fn(DT_N_S_soc_S_kscan_400a3000) fn(DT_N_S_soc_S_timer_400b0000) fn(DT_N_S_soc_S_serial_400c4000)
#define DT_N_S_soc_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_bb_ram_400af000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_clock_controller_4000d000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_scfg_400c3000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mdc_4000c000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mdc_4000c00a) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_miwu_400bb000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_miwu_400bd000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_miwu_400bf000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40081000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40083000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40085000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40087000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40089000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_4008b000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_4008d000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_4008f000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40091000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40093000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40095000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40097000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40099000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_4009b000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_4009d000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_4009f000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400a7000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400a9000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400ab000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400ad000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm_40080000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm_40082000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm_40084000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm_40086000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm_4008a000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm_40090000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm_40092000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm_40094000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_400d1000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_watchdog_400d8000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_espi_4000a000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_lpc_400c1000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40003000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40004000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40005000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40006000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40007000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40008000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_tach_400e1000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_tach_400e3000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_tach_400e5000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_tach_400e7000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_tach_400e9000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ps2_400b1000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_quadspi_40020000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peci_400d4000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_kscan_400a3000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_400b0000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_400c4000)
#define DT_N_S_soc_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_bb_ram_400af000, __VA_ARGS__) fn(DT_N_S_soc_S_clock_controller_4000d000, __VA_ARGS__) fn(DT_N_S_soc_S_scfg_400c3000, __VA_ARGS__) fn(DT_N_S_soc_S_mdc_4000c000, __VA_ARGS__) fn(DT_N_S_soc_S_mdc_4000c00a, __VA_ARGS__) fn(DT_N_S_soc_S_miwu_400bb000, __VA_ARGS__) fn(DT_N_S_soc_S_miwu_400bd000, __VA_ARGS__) fn(DT_N_S_soc_S_miwu_400bf000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40081000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40083000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40085000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40087000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40089000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_4008b000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_4008d000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_4008f000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40091000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40093000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40095000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40097000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40099000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_4009b000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_4009d000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_4009f000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400a7000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400a9000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ab000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ad000, __VA_ARGS__) fn(DT_N_S_soc_S_pwm_40080000, __VA_ARGS__) fn(DT_N_S_soc_S_pwm_40082000, __VA_ARGS__) fn(DT_N_S_soc_S_pwm_40084000, __VA_ARGS__) fn(DT_N_S_soc_S_pwm_40086000, __VA_ARGS__) fn(DT_N_S_soc_S_pwm_4008a000, __VA_ARGS__) fn(DT_N_S_soc_S_pwm_40090000, __VA_ARGS__) fn(DT_N_S_soc_S_pwm_40092000, __VA_ARGS__) fn(DT_N_S_soc_S_pwm_40094000, __VA_ARGS__) fn(DT_N_S_soc_S_adc_400d1000, __VA_ARGS__) fn(DT_N_S_soc_S_watchdog_400d8000, __VA_ARGS__) fn(DT_N_S_soc_S_espi_4000a000, __VA_ARGS__) fn(DT_N_S_soc_S_lpc_400c1000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40003000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40004000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40005000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40006000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40007000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40008000, __VA_ARGS__) fn(DT_N_S_soc_S_tach_400e1000, __VA_ARGS__) fn(DT_N_S_soc_S_tach_400e3000, __VA_ARGS__) fn(DT_N_S_soc_S_tach_400e5000, __VA_ARGS__) fn(DT_N_S_soc_S_tach_400e7000, __VA_ARGS__) fn(DT_N_S_soc_S_tach_400e9000, __VA_ARGS__) fn(DT_N_S_soc_S_ps2_400b1000, __VA_ARGS__) fn(DT_N_S_soc_S_quadspi_40020000, __VA_ARGS__) fn(DT_N_S_soc_S_peci_400d4000, __VA_ARGS__) fn(DT_N_S_soc_S_kscan_400a3000, __VA_ARGS__) fn(DT_N_S_soc_S_timer_400b0000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_400c4000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_bb_ram_400af000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_clock_controller_4000d000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_scfg_400c3000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mdc_4000c000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mdc_4000c00a, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_miwu_400bb000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_miwu_400bd000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_miwu_400bf000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40081000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40083000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40085000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40087000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40089000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_4008b000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_4008d000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_4008f000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40091000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40093000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40095000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40097000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40099000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_4009b000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_4009d000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_4009f000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400a7000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400a9000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400ab000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400ad000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm_40080000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm_40082000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm_40084000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm_40086000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm_4008a000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm_40090000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm_40092000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm_40094000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_400d1000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_watchdog_400d8000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_espi_4000a000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_lpc_400c1000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40003000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40004000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40005000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40006000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40007000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40008000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_tach_400e1000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_tach_400e3000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_tach_400e5000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_tach_400e7000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_tach_400e9000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ps2_400b1000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_quadspi_40020000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peci_400d4000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_kscan_400a3000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_400b0000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_400c4000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_bb_ram_400af000) fn(DT_N_S_soc_S_clock_controller_4000d000) fn(DT_N_S_soc_S_scfg_400c3000) fn(DT_N_S_soc_S_mdc_4000c000) fn(DT_N_S_soc_S_mdc_4000c00a) fn(DT_N_S_soc_S_miwu_400bb000) fn(DT_N_S_soc_S_miwu_400bd000) fn(DT_N_S_soc_S_miwu_400bf000) fn(DT_N_S_soc_S_gpio_40081000) fn(DT_N_S_soc_S_gpio_40083000) fn(DT_N_S_soc_S_gpio_40085000) fn(DT_N_S_soc_S_gpio_40087000) fn(DT_N_S_soc_S_gpio_40089000) fn(DT_N_S_soc_S_gpio_4008b000) fn(DT_N_S_soc_S_gpio_4008d000) fn(DT_N_S_soc_S_gpio_4008f000) fn(DT_N_S_soc_S_gpio_40091000) fn(DT_N_S_soc_S_gpio_40093000) fn(DT_N_S_soc_S_gpio_40095000) fn(DT_N_S_soc_S_gpio_40097000) fn(DT_N_S_soc_S_gpio_40099000) fn(DT_N_S_soc_S_gpio_4009b000) fn(DT_N_S_soc_S_gpio_4009d000) fn(DT_N_S_soc_S_gpio_4009f000) fn(DT_N_S_soc_S_gpio_400a7000) fn(DT_N_S_soc_S_gpio_400a9000) fn(DT_N_S_soc_S_gpio_400ab000) fn(DT_N_S_soc_S_gpio_400ad000) fn(DT_N_S_soc_S_pwm_40082000) fn(DT_N_S_soc_S_watchdog_400d8000) fn(DT_N_S_soc_S_espi_4000a000) fn(DT_N_S_soc_S_lpc_400c1000) fn(DT_N_S_soc_S_ps2_400b1000) fn(DT_N_S_soc_S_quadspi_40020000) fn(DT_N_S_soc_S_timer_400b0000) fn(DT_N_S_soc_S_serial_400c4000)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_bb_ram_400af000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_clock_controller_4000d000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_scfg_400c3000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mdc_4000c000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mdc_4000c00a) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_miwu_400bb000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_miwu_400bd000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_miwu_400bf000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40081000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40083000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40085000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40087000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40089000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_4008b000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_4008d000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_4008f000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40091000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40093000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40095000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40097000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40099000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_4009b000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_4009d000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_4009f000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400a7000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400a9000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400ab000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400ad000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm_40082000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_watchdog_400d8000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_espi_4000a000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_lpc_400c1000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ps2_400b1000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_quadspi_40020000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_400b0000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_400c4000)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_bb_ram_400af000, __VA_ARGS__) fn(DT_N_S_soc_S_clock_controller_4000d000, __VA_ARGS__) fn(DT_N_S_soc_S_scfg_400c3000, __VA_ARGS__) fn(DT_N_S_soc_S_mdc_4000c000, __VA_ARGS__) fn(DT_N_S_soc_S_mdc_4000c00a, __VA_ARGS__) fn(DT_N_S_soc_S_miwu_400bb000, __VA_ARGS__) fn(DT_N_S_soc_S_miwu_400bd000, __VA_ARGS__) fn(DT_N_S_soc_S_miwu_400bf000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40081000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40083000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40085000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40087000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40089000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_4008b000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_4008d000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_4008f000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40091000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40093000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40095000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40097000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40099000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_4009b000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_4009d000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_4009f000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400a7000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400a9000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ab000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ad000, __VA_ARGS__) fn(DT_N_S_soc_S_pwm_40082000, __VA_ARGS__) fn(DT_N_S_soc_S_watchdog_400d8000, __VA_ARGS__) fn(DT_N_S_soc_S_espi_4000a000, __VA_ARGS__) fn(DT_N_S_soc_S_lpc_400c1000, __VA_ARGS__) fn(DT_N_S_soc_S_ps2_400b1000, __VA_ARGS__) fn(DT_N_S_soc_S_quadspi_40020000, __VA_ARGS__) fn(DT_N_S_soc_S_timer_400b0000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_400c4000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_bb_ram_400af000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_clock_controller_4000d000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_scfg_400c3000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mdc_4000c000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mdc_4000c00a, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_miwu_400bb000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_miwu_400bd000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_miwu_400bf000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40081000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40083000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40085000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40087000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40089000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_4008b000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_4008d000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_4008f000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40091000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40093000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40095000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40097000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40099000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_4009b000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_4009d000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_4009f000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400a7000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400a9000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400ab000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400ad000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm_40082000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_watchdog_400d8000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_espi_4000a000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_lpc_400c1000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ps2_400b1000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_quadspi_40020000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_400b0000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_400c4000, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_ORD 4
#define DT_N_S_soc_ORD_STR_SORTABLE 00004

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_SUPPORTS_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	162, /* /soc/miwu@400bb000 */ \
	163, /* /soc/miwu@400bd000 */ \
	164, /* /soc/miwu@400bf000 */ \
	259, /* /soc/gpio@40095000 */ \
	262, /* /soc/gpio@40099000 */ \
	268, /* /soc/clock-controller@4000d000 */ \
	269, /* /soc/pwm@40082000 */ \
	272, /* /soc/interrupt-controller@e000e100 */ \
	273, /* /soc/adc@400d1000 */ \
	274, /* /soc/bb-ram@400af000 */ \
	277, /* /soc/espi@4000a000 */ \
	286, /* /soc/gpio@40081000 */ \
	296, /* /soc/gpio@40083000 */ \
	309, /* /soc/gpio@40085000 */ \
	317, /* /soc/gpio@40087000 */ \
	328, /* /soc/gpio@40089000 */ \
	342, /* /soc/gpio@4008b000 */ \
	351, /* /soc/gpio@4008d000 */ \
	361, /* /soc/gpio@4008f000 */ \
	369, /* /soc/gpio@40091000 */ \
	376, /* /soc/gpio@40093000 */ \
	379, /* /soc/gpio@40097000 */ \
	388, /* /soc/gpio@4009b000 */ \
	401, /* /soc/gpio@4009d000 */ \
	402, /* /soc/gpio@4009f000 */ \
	406, /* /soc/gpio@400a7000 */ \
	411, /* /soc/gpio@400a9000 */ \
	417, /* /soc/gpio@400ab000 */ \
	424, /* /soc/gpio@400ad000 */ \
	425, /* /soc/kscan@400a3000 */ \
	427, /* /soc/lpc@400c1000 */ \
	428, /* /soc/mdc@4000c000 */ \
	429, /* /soc/mdc@4000c00a */ \
	430, /* /soc/peci@400d4000 */ \
	431, /* /soc/pwm@40080000 */ \
	432, /* /soc/pwm@40084000 */ \
	433, /* /soc/pwm@40086000 */ \
	434, /* /soc/pwm@4008a000 */ \
	435, /* /soc/pwm@40090000 */ \
	436, /* /soc/pwm@40092000 */ \
	437, /* /soc/pwm@40094000 */ \
	441, /* /soc/serial@400c4000 */ \
	442, /* /soc/tach@400e1000 */ \
	443, /* /soc/tach@400e3000 */ \
	444, /* /soc/tach@400e5000 */ \
	445, /* /soc/tach@400e7000 */ \
	446, /* /soc/tach@400e9000 */ \
	447, /* /soc/timer@400b0000 */ \
	448, /* /soc/timer@e000e010 */ \
	450, /* /soc/watchdog@400d8000 */ \
	453, /* /soc/i2c@40003000 */ \
	456, /* /soc/i2c@40004000 */ \
	459, /* /soc/i2c@40005000 */ \
	462, /* /soc/i2c@40006000 */ \
	465, /* /soc/i2c@40007000 */ \
	467, /* /soc/i2c@40008000 */ \
	470, /* /soc/ps2@400b1000 */ \
	478, /* /soc/quadspi@40020000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_EXISTS 1
#define DT_N_INST_0_simple_bus DT_N_S_soc

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_REG_NUM 0
#define DT_N_S_soc_RANGES_NUM 0
#define DT_N_S_soc_FOREACH_RANGE(fn) 
#define DT_N_S_soc_IRQ_NUM 0
#define DT_N_S_soc_COMPAT_MATCHES_simple_bus 1
#define DT_N_S_soc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_P_compatible {"simple-bus"}
#define DT_N_S_soc_P_compatible_IDX_0 "simple-bus"
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UNQUOTED simple-bus
#define DT_N_S_soc_P_compatible_IDX_0_STRING_TOKEN simple_bus
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UPPER_TOKEN SIMPLE_BUS
#define DT_N_S_soc_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_LEN 1
#define DT_N_S_soc_P_compatible_EXISTS 1
#define DT_N_S_soc_P_ranges_EXISTS 1

/*
 * Devicetree node: /soc/scfg@400c3000
 *
 * Node identifier: DT_N_S_soc_S_scfg_400c3000
 *
 * Binding (compatible = nuvoton,npcx-scfg):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/nuvoton,npcx-scfg.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_scfg_400c3000_PATH "/soc/scfg@400c3000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_scfg_400c3000_FULL_NAME "scfg@400c3000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_scfg_400c3000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_scfg_400c3000_CHILD_IDX 4

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_scfg_400c3000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_scfg_400c3000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_scfg_400c3000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_scfg_400c3000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_scfg_400c3000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_scfg_400c3000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_scfg_400c3000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_scfg_400c3000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_scfg_400c3000_ORD 5
#define DT_N_S_soc_S_scfg_400c3000_ORD_STR_SORTABLE 00005

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_scfg_400c3000_REQUIRES_ORDS \
	4, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_scfg_400c3000_SUPPORTS_ORDS \
	6, /* /npcx-alts-map */ \
	7, /* /npcx-alts-map/alt15 */ \
	8, /* /npcx-alts-map/alt16 */ \
	9, /* /npcx-alts-map/alt17 */ \
	10, /* /npcx-alts-map/alt25 */ \
	11, /* /npcx-alts-map/alt72 */ \
	12, /* /npcx-alts-map/alt73 */ \
	13, /* /npcx-alts-map/alt74 */ \
	14, /* /npcx-alts-map/alt75 */ \
	15, /* /npcx-alts-map/alt82 */ \
	16, /* /npcx-alts-map/alt90-inv */ \
	17, /* /npcx-alts-map/alt92-inv */ \
	18, /* /npcx-alts-map/alt93-inv */ \
	19, /* /npcx-alts-map/alt94-inv */ \
	20, /* /npcx-alts-map/alt95-inv */ \
	21, /* /npcx-alts-map/alt96-inv */ \
	22, /* /npcx-alts-map/alt97-inv */ \
	23, /* /npcx-alts-map/altf1 */ \
	24, /* /npcx-alts-map/altf2 */ \
	28, /* /npcx-alts-map/alt05-inv */ \
	29, /* /npcx-alts-map/alt06 */ \
	30, /* /npcx-alts-map/alt07 */ \
	31, /* /npcx-alts-map/alt11 */ \
	32, /* /npcx-alts-map/alt12 */ \
	33, /* /npcx-alts-map/alt132 */ \
	34, /* /npcx-alts-map/alt140 */ \
	35, /* /npcx-alts-map/alt141 */ \
	36, /* /npcx-alts-map/alt141-inv */ \
	37, /* /npcx-alts-map/alt40-inv */ \
	38, /* /npcx-alts-map/alt51 */ \
	55, /* /npcx-alts-map/alt00 */ \
	56, /* /npcx-alts-map/alt01 */ \
	57, /* /npcx-alts-map/alt02 */ \
	58, /* /npcx-alts-map/alt03 */ \
	59, /* /npcx-alts-map/alt04 */ \
	60, /* /npcx-alts-map/alt05 */ \
	61, /* /npcx-alts-map/alt10 */ \
	62, /* /npcx-alts-map/alt100 */ \
	63, /* /npcx-alts-map/alt101 */ \
	64, /* /npcx-alts-map/alt102 */ \
	65, /* /npcx-alts-map/alt103 */ \
	66, /* /npcx-alts-map/alt104 */ \
	67, /* /npcx-alts-map/alt105 */ \
	68, /* /npcx-alts-map/alt106 */ \
	69, /* /npcx-alts-map/alt107 */ \
	70, /* /npcx-alts-map/alt110 */ \
	71, /* /npcx-alts-map/alt111 */ \
	72, /* /npcx-alts-map/alt112 */ \
	73, /* /npcx-alts-map/alt113 */ \
	74, /* /npcx-alts-map/alt120 */ \
	75, /* /npcx-alts-map/alt121 */ \
	76, /* /npcx-alts-map/alt122 */ \
	77, /* /npcx-alts-map/alt123 */ \
	78, /* /npcx-alts-map/alt124 */ \
	79, /* /npcx-alts-map/alt125 */ \
	80, /* /npcx-alts-map/alt126 */ \
	81, /* /npcx-alts-map/alt127 */ \
	82, /* /npcx-alts-map/alt131 */ \
	83, /* /npcx-alts-map/alt133 */ \
	84, /* /npcx-alts-map/alt134 */ \
	85, /* /npcx-alts-map/alt135 */ \
	86, /* /npcx-alts-map/alt136 */ \
	87, /* /npcx-alts-map/alt137 */ \
	88, /* /npcx-alts-map/alt14 */ \
	89, /* /npcx-alts-map/alt147 */ \
	90, /* /npcx-alts-map/alt21 */ \
	91, /* /npcx-alts-map/alt22 */ \
	92, /* /npcx-alts-map/alt23 */ \
	93, /* /npcx-alts-map/alt24 */ \
	94, /* /npcx-alts-map/alt26 */ \
	95, /* /npcx-alts-map/alt27 */ \
	96, /* /npcx-alts-map/alt30 */ \
	97, /* /npcx-alts-map/alt31 */ \
	98, /* /npcx-alts-map/alt32 */ \
	99, /* /npcx-alts-map/alt33 */ \
	100, /* /npcx-alts-map/alt34 */ \
	101, /* /npcx-alts-map/alt35 */ \
	102, /* /npcx-alts-map/alt36 */ \
	103, /* /npcx-alts-map/alt37 */ \
	104, /* /npcx-alts-map/alt40 */ \
	105, /* /npcx-alts-map/alt41 */ \
	106, /* /npcx-alts-map/alt42 */ \
	107, /* /npcx-alts-map/alt43 */ \
	108, /* /npcx-alts-map/alt44 */ \
	109, /* /npcx-alts-map/alt46 */ \
	110, /* /npcx-alts-map/alt50 */ \
	111, /* /npcx-alts-map/alt52 */ \
	112, /* /npcx-alts-map/alt53 */ \
	113, /* /npcx-alts-map/alt55 */ \
	114, /* /npcx-alts-map/alt60 */ \
	115, /* /npcx-alts-map/alt61 */ \
	116, /* /npcx-alts-map/alt62 */ \
	117, /* /npcx-alts-map/alt63 */ \
	118, /* /npcx-alts-map/alt64 */ \
	119, /* /npcx-alts-map/alt65 */ \
	120, /* /npcx-alts-map/alt66 */ \
	121, /* /npcx-alts-map/alt67 */ \
	122, /* /npcx-alts-map/alt76 */ \
	123, /* /npcx-alts-map/alt77 */ \
	124, /* /npcx-alts-map/alt81 */ \
	125, /* /npcx-alts-map/alt85 */ \
	126, /* /npcx-alts-map/alt86 */ \
	127, /* /npcx-alts-map/alt87 */ \
	128, /* /npcx-alts-map/alta0 */ \
	129, /* /npcx-alts-map/alta1 */ \
	130, /* /npcx-alts-map/alta2 */ \
	131, /* /npcx-alts-map/alta4 */ \
	132, /* /npcx-alts-map/alta5 */ \
	133, /* /npcx-alts-map/alta6 */ \
	134, /* /npcx-alts-map/alta7 */ \
	135, /* /npcx-alts-map/altb0 */ \
	136, /* /npcx-alts-map/altb1 */ \
	137, /* /npcx-alts-map/altb2 */ \
	138, /* /npcx-alts-map/altb3 */ \
	139, /* /npcx-alts-map/altb4 */ \
	140, /* /npcx-alts-map/altb5 */ \
	141, /* /npcx-alts-map/altb6 */ \
	142, /* /npcx-alts-map/altb7 */ \
	143, /* /npcx-alts-map/altc4 */ \
	144, /* /npcx-alts-map/altc5 */ \
	145, /* /npcx-alts-map/altc6 */ \
	146, /* /npcx-alts-map/altc7 */ \
	147, /* /npcx-alts-map/altd0 */ \
	148, /* /npcx-alts-map/altd1 */ \
	149, /* /npcx-alts-map/altd2 */ \
	150, /* /npcx-alts-map/altd3 */ \
	151, /* /npcx-alts-map/altd4 */ \
	152, /* /npcx-alts-map/altd5 */ \
	153, /* /npcx-alts-map/altd6 */ \
	154, /* /npcx-alts-map/altd7 */ \
	155, /* /npcx-alts-map/alte5 */ \
	156, /* /npcx-alts-map/altf3 */ \
	157, /* /npcx-alts-map/altf4 */ \
	158, /* /npcx-alts-map/altf5 */ \
	159, /* /npcx-alts-map/altf6 */ \
	160, /* /npcx-alts-map/altf7 */ \
	249, /* /def-lvol-conf-list */ \
	250, /* /def-lvol-conf-list/lvol-pseudo */ \
	260, /* /def-lvol-conf-list/lvol42 */ \
	278, /* /def-lvol-conf-list/lvol20 */ \
	279, /* /def-lvol-conf-list/lvol21 */ \
	287, /* /def-lvol-conf-list/lvol22 */ \
	288, /* /def-lvol-conf-list/lvol23 */ \
	289, /* /def-lvol-conf-list/lvol31 */ \
	297, /* /def-lvol-conf-list/lvol00 */ \
	298, /* /def-lvol-conf-list/lvol01 */ \
	299, /* /def-lvol-conf-list/lvol30 */ \
	300, /* /def-lvol-conf-list/lvol35 */ \
	301, /* /def-lvol-conf-list/lvol40 */ \
	310, /* /def-lvol-conf-list/lvol34 */ \
	318, /* /def-lvol-conf-list/lvol02 */ \
	319, /* /def-lvol-conf-list/lvol12 */ \
	320, /* /def-lvol-conf-list/lvol13 */ \
	321, /* /def-lvol-conf-list/lvol24 */ \
	322, /* /def-lvol-conf-list/lvol37 */ \
	329, /* /def-lvol-conf-list/lvol03 */ \
	330, /* /def-lvol-conf-list/lvol14 */ \
	331, /* /def-lvol-conf-list/lvol15 */ \
	332, /* /def-lvol-conf-list/lvol25 */ \
	333, /* /def-lvol-conf-list/lvol36 */ \
	352, /* /def-lvol-conf-list/lvol32 */ \
	353, /* /def-lvol-conf-list/lvol33 */ \
	362, /* /def-lvol-conf-list/lvol05 */ \
	363, /* /def-lvol-conf-list/lvol06 */ \
	370, /* /def-lvol-conf-list/lvol07 */ \
	377, /* /def-lvol-conf-list/lvol43 */ \
	380, /* /def-lvol-conf-list/lvol10 */ \
	381, /* /def-lvol-conf-list/lvol11 */ \
	389, /* /def-lvol-conf-list/lvol16 */ \
	390, /* /def-lvol-conf-list/lvol17 */ \
	391, /* /def-lvol-conf-list/lvol26 */ \
	392, /* /def-lvol-conf-list/lvol27 */ \
	393, /* /def-lvol-conf-list/lvol41 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_scfg_400c3000_EXISTS 1
#define DT_N_INST_0_nuvoton_npcx_scfg DT_N_S_soc_S_scfg_400c3000
#define DT_N_NODELABEL_scfg           DT_N_S_soc_S_scfg_400c3000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_scfg_400c3000_REG_NUM 3
#define DT_N_S_soc_S_scfg_400c3000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_scfg_400c3000_REG_IDX_0_VAL_ADDRESS 1074540544 /* 0x400c3000 */
#define DT_N_S_soc_S_scfg_400c3000_REG_IDX_0_VAL_SIZE 112 /* 0x70 */
#define DT_N_S_soc_S_scfg_400c3000_REG_IDX_1_EXISTS 1
#define DT_N_S_soc_S_scfg_400c3000_REG_IDX_1_VAL_ADDRESS 1074540656 /* 0x400c3070 */
#define DT_N_S_soc_S_scfg_400c3000_REG_IDX_1_VAL_SIZE 48 /* 0x30 */
#define DT_N_S_soc_S_scfg_400c3000_REG_IDX_2_EXISTS 1
#define DT_N_S_soc_S_scfg_400c3000_REG_IDX_2_VAL_ADDRESS 1074417664 /* 0x400a5000 */
#define DT_N_S_soc_S_scfg_400c3000_REG_IDX_2_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_scfg_400c3000_REG_NAME_scfg_VAL_ADDRESS DT_N_S_soc_S_scfg_400c3000_REG_IDX_0_VAL_ADDRESS
#define DT_N_S_soc_S_scfg_400c3000_REG_NAME_scfg_VAL_SIZE DT_N_S_soc_S_scfg_400c3000_REG_IDX_0_VAL_SIZE
#define DT_N_S_soc_S_scfg_400c3000_REG_NAME_dbg_VAL_ADDRESS DT_N_S_soc_S_scfg_400c3000_REG_IDX_1_VAL_ADDRESS
#define DT_N_S_soc_S_scfg_400c3000_REG_NAME_dbg_VAL_SIZE DT_N_S_soc_S_scfg_400c3000_REG_IDX_1_VAL_SIZE
#define DT_N_S_soc_S_scfg_400c3000_REG_NAME_glue_VAL_ADDRESS DT_N_S_soc_S_scfg_400c3000_REG_IDX_2_VAL_ADDRESS
#define DT_N_S_soc_S_scfg_400c3000_REG_NAME_glue_VAL_SIZE DT_N_S_soc_S_scfg_400c3000_REG_IDX_2_VAL_SIZE
#define DT_N_S_soc_S_scfg_400c3000_RANGES_NUM 0
#define DT_N_S_soc_S_scfg_400c3000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_scfg_400c3000_IRQ_NUM 0
#define DT_N_S_soc_S_scfg_400c3000_COMPAT_MATCHES_nuvoton_npcx_scfg 1
#define DT_N_S_soc_S_scfg_400c3000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_scfg_400c3000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_scfg_400c3000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_scfg_400c3000_COMPAT_MODEL_IDX_0 "npcx-scfg"
#define DT_N_S_soc_S_scfg_400c3000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_scfg_400c3000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_scfg_400c3000_P_reg {1074540544 /* 0x400c3000 */, 112 /* 0x70 */, 1074540656 /* 0x400c3070 */, 48 /* 0x30 */, 1074417664 /* 0x400a5000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_scfg_400c3000_P_reg_IDX_0 1074540544
#define DT_N_S_soc_S_scfg_400c3000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_scfg_400c3000_P_reg_IDX_1 112
#define DT_N_S_soc_S_scfg_400c3000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_scfg_400c3000_P_reg_IDX_2 1074540656
#define DT_N_S_soc_S_scfg_400c3000_P_reg_IDX_2_EXISTS 1
#define DT_N_S_soc_S_scfg_400c3000_P_reg_IDX_3 48
#define DT_N_S_soc_S_scfg_400c3000_P_reg_IDX_3_EXISTS 1
#define DT_N_S_soc_S_scfg_400c3000_P_reg_IDX_4 1074417664
#define DT_N_S_soc_S_scfg_400c3000_P_reg_IDX_4_EXISTS 1
#define DT_N_S_soc_S_scfg_400c3000_P_reg_IDX_5 8192
#define DT_N_S_soc_S_scfg_400c3000_P_reg_IDX_5_EXISTS 1
#define DT_N_S_soc_S_scfg_400c3000_P_reg_EXISTS 1
#define DT_N_S_soc_S_scfg_400c3000_P_compatible {"nuvoton,npcx-scfg"}
#define DT_N_S_soc_S_scfg_400c3000_P_compatible_IDX_0 "nuvoton,npcx-scfg"
#define DT_N_S_soc_S_scfg_400c3000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-scfg
#define DT_N_S_soc_S_scfg_400c3000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_scfg
#define DT_N_S_soc_S_scfg_400c3000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_SCFG
#define DT_N_S_soc_S_scfg_400c3000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_scfg_400c3000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_scfg_400c3000, compatible, 0)
#define DT_N_S_soc_S_scfg_400c3000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_scfg_400c3000, compatible, 0)
#define DT_N_S_soc_S_scfg_400c3000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_scfg_400c3000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_scfg_400c3000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_scfg_400c3000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_scfg_400c3000_P_compatible_LEN 1
#define DT_N_S_soc_S_scfg_400c3000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_scfg_400c3000_P_reg_names {"scfg", "dbg", "glue"}
#define DT_N_S_soc_S_scfg_400c3000_P_reg_names_IDX_0 "scfg"
#define DT_N_S_soc_S_scfg_400c3000_P_reg_names_IDX_0_STRING_UNQUOTED scfg
#define DT_N_S_soc_S_scfg_400c3000_P_reg_names_IDX_0_STRING_TOKEN scfg
#define DT_N_S_soc_S_scfg_400c3000_P_reg_names_IDX_0_STRING_UPPER_TOKEN SCFG
#define DT_N_S_soc_S_scfg_400c3000_P_reg_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_scfg_400c3000_P_reg_names_IDX_1 "dbg"
#define DT_N_S_soc_S_scfg_400c3000_P_reg_names_IDX_1_STRING_UNQUOTED dbg
#define DT_N_S_soc_S_scfg_400c3000_P_reg_names_IDX_1_STRING_TOKEN dbg
#define DT_N_S_soc_S_scfg_400c3000_P_reg_names_IDX_1_STRING_UPPER_TOKEN DBG
#define DT_N_S_soc_S_scfg_400c3000_P_reg_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_scfg_400c3000_P_reg_names_IDX_2 "glue"
#define DT_N_S_soc_S_scfg_400c3000_P_reg_names_IDX_2_STRING_UNQUOTED glue
#define DT_N_S_soc_S_scfg_400c3000_P_reg_names_IDX_2_STRING_TOKEN glue
#define DT_N_S_soc_S_scfg_400c3000_P_reg_names_IDX_2_STRING_UPPER_TOKEN GLUE
#define DT_N_S_soc_S_scfg_400c3000_P_reg_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_scfg_400c3000_P_reg_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_scfg_400c3000, reg_names, 0) \
	fn(DT_N_S_soc_S_scfg_400c3000, reg_names, 1) \
	fn(DT_N_S_soc_S_scfg_400c3000, reg_names, 2)
#define DT_N_S_soc_S_scfg_400c3000_P_reg_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_scfg_400c3000, reg_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_scfg_400c3000, reg_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_scfg_400c3000, reg_names, 2)
#define DT_N_S_soc_S_scfg_400c3000_P_reg_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_scfg_400c3000, reg_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_scfg_400c3000, reg_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_scfg_400c3000, reg_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_scfg_400c3000_P_reg_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_scfg_400c3000, reg_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_scfg_400c3000, reg_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_scfg_400c3000, reg_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_scfg_400c3000_P_reg_names_LEN 3
#define DT_N_S_soc_S_scfg_400c3000_P_reg_names_EXISTS 1
#define DT_N_S_soc_S_scfg_400c3000_P_wakeup_source 0
#define DT_N_S_soc_S_scfg_400c3000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_scfg_400c3000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_scfg_400c3000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map
 *
 * Node identifier: DT_N_S_npcx_alts_map
 *
 * Binding (compatible = nuvoton,npcx-pinctrl-conf):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/nuvoton,npcx-pinctrl-conf.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_PATH "/npcx-alts-map"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_FULL_NAME "npcx-alts-map"

/* Node parent (/) identifier: */
#define DT_N_S_npcx_alts_map_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_FOREACH_CHILD(fn) fn(DT_N_S_npcx_alts_map_S_alt00) fn(DT_N_S_npcx_alts_map_S_alt01) fn(DT_N_S_npcx_alts_map_S_alt02) fn(DT_N_S_npcx_alts_map_S_alt03) fn(DT_N_S_npcx_alts_map_S_alt04) fn(DT_N_S_npcx_alts_map_S_alt05) fn(DT_N_S_npcx_alts_map_S_alt05_inv) fn(DT_N_S_npcx_alts_map_S_alt06) fn(DT_N_S_npcx_alts_map_S_alt07) fn(DT_N_S_npcx_alts_map_S_alt10) fn(DT_N_S_npcx_alts_map_S_alt11) fn(DT_N_S_npcx_alts_map_S_alt12) fn(DT_N_S_npcx_alts_map_S_alt14) fn(DT_N_S_npcx_alts_map_S_alt15) fn(DT_N_S_npcx_alts_map_S_alt16) fn(DT_N_S_npcx_alts_map_S_alt17) fn(DT_N_S_npcx_alts_map_S_alt21) fn(DT_N_S_npcx_alts_map_S_alt22) fn(DT_N_S_npcx_alts_map_S_alt23) fn(DT_N_S_npcx_alts_map_S_alt24) fn(DT_N_S_npcx_alts_map_S_alt25) fn(DT_N_S_npcx_alts_map_S_alt26) fn(DT_N_S_npcx_alts_map_S_alt27) fn(DT_N_S_npcx_alts_map_S_alt30) fn(DT_N_S_npcx_alts_map_S_alt31) fn(DT_N_S_npcx_alts_map_S_alt32) fn(DT_N_S_npcx_alts_map_S_alt33) fn(DT_N_S_npcx_alts_map_S_alt34) fn(DT_N_S_npcx_alts_map_S_alt35) fn(DT_N_S_npcx_alts_map_S_alt36) fn(DT_N_S_npcx_alts_map_S_alt37) fn(DT_N_S_npcx_alts_map_S_alt40) fn(DT_N_S_npcx_alts_map_S_alt40_inv) fn(DT_N_S_npcx_alts_map_S_alt41) fn(DT_N_S_npcx_alts_map_S_alt42) fn(DT_N_S_npcx_alts_map_S_alt43) fn(DT_N_S_npcx_alts_map_S_alt44) fn(DT_N_S_npcx_alts_map_S_alt46) fn(DT_N_S_npcx_alts_map_S_alt50) fn(DT_N_S_npcx_alts_map_S_alt51) fn(DT_N_S_npcx_alts_map_S_alt52) fn(DT_N_S_npcx_alts_map_S_alt53) fn(DT_N_S_npcx_alts_map_S_alt55) fn(DT_N_S_npcx_alts_map_S_alt60) fn(DT_N_S_npcx_alts_map_S_alt61) fn(DT_N_S_npcx_alts_map_S_alt62) fn(DT_N_S_npcx_alts_map_S_alt63) fn(DT_N_S_npcx_alts_map_S_alt64) fn(DT_N_S_npcx_alts_map_S_alt65) fn(DT_N_S_npcx_alts_map_S_alt66) fn(DT_N_S_npcx_alts_map_S_alt67) fn(DT_N_S_npcx_alts_map_S_alt72) fn(DT_N_S_npcx_alts_map_S_alt73) fn(DT_N_S_npcx_alts_map_S_alt74) fn(DT_N_S_npcx_alts_map_S_alt75) fn(DT_N_S_npcx_alts_map_S_alt76) fn(DT_N_S_npcx_alts_map_S_alt77) fn(DT_N_S_npcx_alts_map_S_alt81) fn(DT_N_S_npcx_alts_map_S_alt82) fn(DT_N_S_npcx_alts_map_S_alt85) fn(DT_N_S_npcx_alts_map_S_alt86) fn(DT_N_S_npcx_alts_map_S_alt87) fn(DT_N_S_npcx_alts_map_S_alt90_inv) fn(DT_N_S_npcx_alts_map_S_alt92_inv) fn(DT_N_S_npcx_alts_map_S_alt93_inv) fn(DT_N_S_npcx_alts_map_S_alt94_inv) fn(DT_N_S_npcx_alts_map_S_alt95_inv) fn(DT_N_S_npcx_alts_map_S_alt96_inv) fn(DT_N_S_npcx_alts_map_S_alt97_inv) fn(DT_N_S_npcx_alts_map_S_alta0) fn(DT_N_S_npcx_alts_map_S_alta1) fn(DT_N_S_npcx_alts_map_S_alta2) fn(DT_N_S_npcx_alts_map_S_alta4) fn(DT_N_S_npcx_alts_map_S_alta5) fn(DT_N_S_npcx_alts_map_S_alta6) fn(DT_N_S_npcx_alts_map_S_alta7) fn(DT_N_S_npcx_alts_map_S_altb0) fn(DT_N_S_npcx_alts_map_S_altb1) fn(DT_N_S_npcx_alts_map_S_altb2) fn(DT_N_S_npcx_alts_map_S_altb3) fn(DT_N_S_npcx_alts_map_S_altb4) fn(DT_N_S_npcx_alts_map_S_altb5) fn(DT_N_S_npcx_alts_map_S_altb6) fn(DT_N_S_npcx_alts_map_S_altb7) fn(DT_N_S_npcx_alts_map_S_altc4) fn(DT_N_S_npcx_alts_map_S_altc5) fn(DT_N_S_npcx_alts_map_S_altc6) fn(DT_N_S_npcx_alts_map_S_altc7) fn(DT_N_S_npcx_alts_map_S_altd0) fn(DT_N_S_npcx_alts_map_S_altd1) fn(DT_N_S_npcx_alts_map_S_altd2) fn(DT_N_S_npcx_alts_map_S_altd3) fn(DT_N_S_npcx_alts_map_S_altd4) fn(DT_N_S_npcx_alts_map_S_altd5) fn(DT_N_S_npcx_alts_map_S_altd6) fn(DT_N_S_npcx_alts_map_S_altd7) fn(DT_N_S_npcx_alts_map_S_alte5) fn(DT_N_S_npcx_alts_map_S_altf1) fn(DT_N_S_npcx_alts_map_S_altf2) fn(DT_N_S_npcx_alts_map_S_altf3) fn(DT_N_S_npcx_alts_map_S_altf4) fn(DT_N_S_npcx_alts_map_S_altf5) fn(DT_N_S_npcx_alts_map_S_altf6) fn(DT_N_S_npcx_alts_map_S_altf7) fn(DT_N_S_npcx_alts_map_S_alt100) fn(DT_N_S_npcx_alts_map_S_alt101) fn(DT_N_S_npcx_alts_map_S_alt102) fn(DT_N_S_npcx_alts_map_S_alt103) fn(DT_N_S_npcx_alts_map_S_alt104) fn(DT_N_S_npcx_alts_map_S_alt105) fn(DT_N_S_npcx_alts_map_S_alt106) fn(DT_N_S_npcx_alts_map_S_alt107) fn(DT_N_S_npcx_alts_map_S_alt110) fn(DT_N_S_npcx_alts_map_S_alt111) fn(DT_N_S_npcx_alts_map_S_alt112) fn(DT_N_S_npcx_alts_map_S_alt113) fn(DT_N_S_npcx_alts_map_S_alt120) fn(DT_N_S_npcx_alts_map_S_alt121) fn(DT_N_S_npcx_alts_map_S_alt122) fn(DT_N_S_npcx_alts_map_S_alt123) fn(DT_N_S_npcx_alts_map_S_alt124) fn(DT_N_S_npcx_alts_map_S_alt125) fn(DT_N_S_npcx_alts_map_S_alt126) fn(DT_N_S_npcx_alts_map_S_alt127) fn(DT_N_S_npcx_alts_map_S_alt131) fn(DT_N_S_npcx_alts_map_S_alt132) fn(DT_N_S_npcx_alts_map_S_alt133) fn(DT_N_S_npcx_alts_map_S_alt134) fn(DT_N_S_npcx_alts_map_S_alt135) fn(DT_N_S_npcx_alts_map_S_alt136) fn(DT_N_S_npcx_alts_map_S_alt137) fn(DT_N_S_npcx_alts_map_S_alt140) fn(DT_N_S_npcx_alts_map_S_alt141) fn(DT_N_S_npcx_alts_map_S_alt141_inv) fn(DT_N_S_npcx_alts_map_S_alt147)
#define DT_N_S_npcx_alts_map_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt01) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt02) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt03) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt04) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt05) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt05_inv) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt06) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt07) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt15) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt16) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt17) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt21) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt22) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt23) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt24) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt25) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt26) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt27) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt30) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt31) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt32) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt33) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt34) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt35) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt36) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt37) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt40) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt40_inv) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt41) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt42) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt43) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt44) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt46) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt50) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt51) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt52) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt53) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt55) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt60) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt61) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt62) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt63) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt64) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt65) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt66) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt67) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt72) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt73) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt74) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt75) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt76) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt77) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt81) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt82) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt85) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt86) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt87) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt90_inv) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt92_inv) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt93_inv) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt94_inv) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt95_inv) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt96_inv) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt97_inv) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alta0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alta1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alta2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alta4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alta5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alta6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alta7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altb0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altb1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altb2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altb3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altb4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altb5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altb6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altb7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altc4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altc5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altc6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altc7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altd0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altd1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altd2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altd3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altd4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altd5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altd6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altd7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alte5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altf1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altf2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altf3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altf4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altf5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altf6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altf7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt101) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt102) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt103) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt104) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt105) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt106) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt107) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt110) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt111) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt112) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt113) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt120) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt121) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt122) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt123) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt124) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt125) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt126) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt127) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt131) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt132) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt133) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt134) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt135) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt136) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt137) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt140) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt141) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt141_inv) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt147)
#define DT_N_S_npcx_alts_map_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt00, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt01, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt02, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt03, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt04, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt05, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt05_inv, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt06, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt07, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt10, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt11, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt12, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt14, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt15, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt16, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt17, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt21, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt22, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt23, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt24, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt25, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt26, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt27, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt30, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt31, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt32, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt33, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt34, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt35, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt36, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt37, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt40, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt40_inv, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt41, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt42, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt43, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt44, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt46, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt50, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt51, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt52, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt53, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt55, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt60, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt61, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt62, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt63, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt64, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt65, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt66, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt67, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt72, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt73, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt74, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt75, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt76, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt77, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt81, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt82, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt85, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt86, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt87, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt90_inv, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt92_inv, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt93_inv, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt94_inv, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt95_inv, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt96_inv, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt97_inv, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alta0, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alta1, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alta2, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alta4, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alta5, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alta6, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alta7, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altb0, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altb1, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altb2, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altb3, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altb4, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altb5, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altb6, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altb7, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altc4, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altc5, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altc6, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altc7, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altd0, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altd1, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altd2, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altd3, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altd4, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altd5, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altd6, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altd7, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alte5, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altf1, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altf2, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altf3, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altf4, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altf5, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altf6, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altf7, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt100, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt101, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt102, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt103, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt104, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt105, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt106, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt107, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt110, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt111, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt112, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt113, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt120, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt121, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt122, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt123, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt124, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt125, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt126, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt127, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt131, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt132, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt133, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt134, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt135, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt136, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt137, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt140, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt141, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt141_inv, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt147, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt01, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt02, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt03, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt04, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt05, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt05_inv, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt06, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt07, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt16, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt17, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt21, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt22, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt23, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt24, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt25, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt26, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt27, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt30, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt31, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt32, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt33, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt34, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt35, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt36, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt37, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt40, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt40_inv, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt41, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt42, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt43, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt44, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt46, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt50, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt51, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt52, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt53, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt55, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt60, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt61, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt62, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt63, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt64, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt65, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt66, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt67, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt72, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt73, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt74, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt75, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt76, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt77, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt81, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt82, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt85, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt86, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt87, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt90_inv, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt92_inv, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt93_inv, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt94_inv, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt95_inv, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt96_inv, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt97_inv, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alta0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alta1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alta2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alta4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alta5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alta6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alta7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altb0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altb1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altb2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altb3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altb4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altb5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altb6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altb7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altc4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altc5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altc6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altc7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altd0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altd1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altd2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altd3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altd4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altd5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altd6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altd7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alte5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altf1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altf2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altf3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altf4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altf5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altf6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altf7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt101, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt102, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt103, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt104, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt105, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt106, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt107, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt110, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt111, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt112, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt113, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt120, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt121, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt122, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt123, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt124, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt125, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt126, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt127, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt131, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt132, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt133, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt134, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt135, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt136, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt137, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt140, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt141, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt141_inv, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt147, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_npcx_alts_map_S_alt00) fn(DT_N_S_npcx_alts_map_S_alt01) fn(DT_N_S_npcx_alts_map_S_alt02) fn(DT_N_S_npcx_alts_map_S_alt03) fn(DT_N_S_npcx_alts_map_S_alt04) fn(DT_N_S_npcx_alts_map_S_alt05) fn(DT_N_S_npcx_alts_map_S_alt05_inv) fn(DT_N_S_npcx_alts_map_S_alt06) fn(DT_N_S_npcx_alts_map_S_alt07) fn(DT_N_S_npcx_alts_map_S_alt10) fn(DT_N_S_npcx_alts_map_S_alt11) fn(DT_N_S_npcx_alts_map_S_alt12) fn(DT_N_S_npcx_alts_map_S_alt14) fn(DT_N_S_npcx_alts_map_S_alt15) fn(DT_N_S_npcx_alts_map_S_alt16) fn(DT_N_S_npcx_alts_map_S_alt17) fn(DT_N_S_npcx_alts_map_S_alt21) fn(DT_N_S_npcx_alts_map_S_alt22) fn(DT_N_S_npcx_alts_map_S_alt23) fn(DT_N_S_npcx_alts_map_S_alt24) fn(DT_N_S_npcx_alts_map_S_alt25) fn(DT_N_S_npcx_alts_map_S_alt26) fn(DT_N_S_npcx_alts_map_S_alt27) fn(DT_N_S_npcx_alts_map_S_alt30) fn(DT_N_S_npcx_alts_map_S_alt31) fn(DT_N_S_npcx_alts_map_S_alt32) fn(DT_N_S_npcx_alts_map_S_alt33) fn(DT_N_S_npcx_alts_map_S_alt34) fn(DT_N_S_npcx_alts_map_S_alt35) fn(DT_N_S_npcx_alts_map_S_alt36) fn(DT_N_S_npcx_alts_map_S_alt37) fn(DT_N_S_npcx_alts_map_S_alt40) fn(DT_N_S_npcx_alts_map_S_alt40_inv) fn(DT_N_S_npcx_alts_map_S_alt41) fn(DT_N_S_npcx_alts_map_S_alt42) fn(DT_N_S_npcx_alts_map_S_alt43) fn(DT_N_S_npcx_alts_map_S_alt44) fn(DT_N_S_npcx_alts_map_S_alt46) fn(DT_N_S_npcx_alts_map_S_alt50) fn(DT_N_S_npcx_alts_map_S_alt51) fn(DT_N_S_npcx_alts_map_S_alt52) fn(DT_N_S_npcx_alts_map_S_alt53) fn(DT_N_S_npcx_alts_map_S_alt55) fn(DT_N_S_npcx_alts_map_S_alt60) fn(DT_N_S_npcx_alts_map_S_alt61) fn(DT_N_S_npcx_alts_map_S_alt62) fn(DT_N_S_npcx_alts_map_S_alt63) fn(DT_N_S_npcx_alts_map_S_alt64) fn(DT_N_S_npcx_alts_map_S_alt65) fn(DT_N_S_npcx_alts_map_S_alt66) fn(DT_N_S_npcx_alts_map_S_alt67) fn(DT_N_S_npcx_alts_map_S_alt72) fn(DT_N_S_npcx_alts_map_S_alt73) fn(DT_N_S_npcx_alts_map_S_alt74) fn(DT_N_S_npcx_alts_map_S_alt75) fn(DT_N_S_npcx_alts_map_S_alt76) fn(DT_N_S_npcx_alts_map_S_alt77) fn(DT_N_S_npcx_alts_map_S_alt81) fn(DT_N_S_npcx_alts_map_S_alt82) fn(DT_N_S_npcx_alts_map_S_alt85) fn(DT_N_S_npcx_alts_map_S_alt86) fn(DT_N_S_npcx_alts_map_S_alt87) fn(DT_N_S_npcx_alts_map_S_alt90_inv) fn(DT_N_S_npcx_alts_map_S_alt92_inv) fn(DT_N_S_npcx_alts_map_S_alt93_inv) fn(DT_N_S_npcx_alts_map_S_alt94_inv) fn(DT_N_S_npcx_alts_map_S_alt95_inv) fn(DT_N_S_npcx_alts_map_S_alt96_inv) fn(DT_N_S_npcx_alts_map_S_alt97_inv) fn(DT_N_S_npcx_alts_map_S_alta0) fn(DT_N_S_npcx_alts_map_S_alta1) fn(DT_N_S_npcx_alts_map_S_alta2) fn(DT_N_S_npcx_alts_map_S_alta4) fn(DT_N_S_npcx_alts_map_S_alta5) fn(DT_N_S_npcx_alts_map_S_alta6) fn(DT_N_S_npcx_alts_map_S_alta7) fn(DT_N_S_npcx_alts_map_S_altb0) fn(DT_N_S_npcx_alts_map_S_altb1) fn(DT_N_S_npcx_alts_map_S_altb2) fn(DT_N_S_npcx_alts_map_S_altb3) fn(DT_N_S_npcx_alts_map_S_altb4) fn(DT_N_S_npcx_alts_map_S_altb5) fn(DT_N_S_npcx_alts_map_S_altb6) fn(DT_N_S_npcx_alts_map_S_altb7) fn(DT_N_S_npcx_alts_map_S_altc4) fn(DT_N_S_npcx_alts_map_S_altc5) fn(DT_N_S_npcx_alts_map_S_altc6) fn(DT_N_S_npcx_alts_map_S_altc7) fn(DT_N_S_npcx_alts_map_S_altd0) fn(DT_N_S_npcx_alts_map_S_altd1) fn(DT_N_S_npcx_alts_map_S_altd2) fn(DT_N_S_npcx_alts_map_S_altd3) fn(DT_N_S_npcx_alts_map_S_altd4) fn(DT_N_S_npcx_alts_map_S_altd5) fn(DT_N_S_npcx_alts_map_S_altd6) fn(DT_N_S_npcx_alts_map_S_altd7) fn(DT_N_S_npcx_alts_map_S_alte5) fn(DT_N_S_npcx_alts_map_S_altf1) fn(DT_N_S_npcx_alts_map_S_altf2) fn(DT_N_S_npcx_alts_map_S_altf3) fn(DT_N_S_npcx_alts_map_S_altf4) fn(DT_N_S_npcx_alts_map_S_altf5) fn(DT_N_S_npcx_alts_map_S_altf6) fn(DT_N_S_npcx_alts_map_S_altf7) fn(DT_N_S_npcx_alts_map_S_alt100) fn(DT_N_S_npcx_alts_map_S_alt101) fn(DT_N_S_npcx_alts_map_S_alt102) fn(DT_N_S_npcx_alts_map_S_alt103) fn(DT_N_S_npcx_alts_map_S_alt104) fn(DT_N_S_npcx_alts_map_S_alt105) fn(DT_N_S_npcx_alts_map_S_alt106) fn(DT_N_S_npcx_alts_map_S_alt107) fn(DT_N_S_npcx_alts_map_S_alt110) fn(DT_N_S_npcx_alts_map_S_alt111) fn(DT_N_S_npcx_alts_map_S_alt112) fn(DT_N_S_npcx_alts_map_S_alt113) fn(DT_N_S_npcx_alts_map_S_alt120) fn(DT_N_S_npcx_alts_map_S_alt121) fn(DT_N_S_npcx_alts_map_S_alt122) fn(DT_N_S_npcx_alts_map_S_alt123) fn(DT_N_S_npcx_alts_map_S_alt124) fn(DT_N_S_npcx_alts_map_S_alt125) fn(DT_N_S_npcx_alts_map_S_alt126) fn(DT_N_S_npcx_alts_map_S_alt127) fn(DT_N_S_npcx_alts_map_S_alt131) fn(DT_N_S_npcx_alts_map_S_alt132) fn(DT_N_S_npcx_alts_map_S_alt133) fn(DT_N_S_npcx_alts_map_S_alt134) fn(DT_N_S_npcx_alts_map_S_alt135) fn(DT_N_S_npcx_alts_map_S_alt136) fn(DT_N_S_npcx_alts_map_S_alt137) fn(DT_N_S_npcx_alts_map_S_alt140) fn(DT_N_S_npcx_alts_map_S_alt141) fn(DT_N_S_npcx_alts_map_S_alt141_inv) fn(DT_N_S_npcx_alts_map_S_alt147)
#define DT_N_S_npcx_alts_map_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt01) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt02) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt03) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt04) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt05) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt05_inv) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt06) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt07) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt15) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt16) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt17) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt21) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt22) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt23) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt24) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt25) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt26) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt27) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt30) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt31) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt32) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt33) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt34) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt35) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt36) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt37) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt40) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt40_inv) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt41) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt42) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt43) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt44) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt46) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt50) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt51) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt52) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt53) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt55) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt60) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt61) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt62) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt63) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt64) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt65) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt66) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt67) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt72) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt73) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt74) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt75) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt76) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt77) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt81) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt82) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt85) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt86) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt87) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt90_inv) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt92_inv) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt93_inv) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt94_inv) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt95_inv) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt96_inv) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt97_inv) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alta0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alta1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alta2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alta4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alta5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alta6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alta7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altb0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altb1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altb2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altb3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altb4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altb5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altb6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altb7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altc4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altc5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altc6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altc7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altd0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altd1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altd2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altd3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altd4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altd5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altd6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altd7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alte5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altf1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altf2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altf3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altf4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altf5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altf6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altf7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt101) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt102) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt103) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt104) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt105) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt106) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt107) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt110) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt111) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt112) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt113) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt120) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt121) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt122) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt123) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt124) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt125) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt126) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt127) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt131) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt132) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt133) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt134) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt135) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt136) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt137) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt140) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt141) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt141_inv) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt147)
#define DT_N_S_npcx_alts_map_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt00, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt01, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt02, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt03, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt04, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt05, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt05_inv, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt06, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt07, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt10, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt11, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt12, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt14, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt15, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt16, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt17, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt21, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt22, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt23, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt24, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt25, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt26, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt27, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt30, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt31, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt32, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt33, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt34, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt35, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt36, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt37, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt40, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt40_inv, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt41, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt42, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt43, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt44, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt46, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt50, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt51, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt52, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt53, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt55, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt60, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt61, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt62, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt63, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt64, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt65, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt66, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt67, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt72, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt73, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt74, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt75, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt76, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt77, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt81, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt82, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt85, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt86, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt87, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt90_inv, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt92_inv, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt93_inv, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt94_inv, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt95_inv, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt96_inv, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt97_inv, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alta0, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alta1, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alta2, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alta4, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alta5, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alta6, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alta7, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altb0, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altb1, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altb2, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altb3, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altb4, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altb5, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altb6, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altb7, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altc4, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altc5, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altc6, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altc7, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altd0, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altd1, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altd2, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altd3, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altd4, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altd5, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altd6, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altd7, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alte5, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altf1, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altf2, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altf3, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altf4, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altf5, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altf6, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altf7, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt100, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt101, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt102, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt103, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt104, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt105, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt106, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt107, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt110, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt111, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt112, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt113, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt120, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt121, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt122, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt123, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt124, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt125, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt126, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt127, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt131, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt132, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt133, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt134, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt135, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt136, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt137, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt140, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt141, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt141_inv, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt147, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt01, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt02, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt03, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt04, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt05, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt05_inv, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt06, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt07, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt16, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt17, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt21, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt22, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt23, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt24, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt25, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt26, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt27, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt30, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt31, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt32, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt33, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt34, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt35, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt36, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt37, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt40, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt40_inv, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt41, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt42, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt43, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt44, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt46, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt50, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt51, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt52, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt53, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt55, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt60, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt61, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt62, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt63, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt64, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt65, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt66, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt67, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt72, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt73, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt74, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt75, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt76, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt77, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt81, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt82, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt85, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt86, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt87, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt90_inv, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt92_inv, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt93_inv, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt94_inv, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt95_inv, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt96_inv, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt97_inv, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alta0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alta1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alta2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alta4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alta5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alta6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alta7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altb0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altb1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altb2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altb3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altb4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altb5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altb6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altb7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altc4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altc5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altc6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altc7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altd0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altd1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altd2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altd3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altd4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altd5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altd6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altd7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alte5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altf1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altf2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altf3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altf4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altf5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altf6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_altf7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt101, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt102, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt103, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt104, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt105, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt106, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt107, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt110, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt111, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt112, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt113, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt120, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt121, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt122, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt123, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt124, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt125, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt126, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt127, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt131, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt132, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt133, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt134, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt135, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt136, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt137, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt140, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt141, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt141_inv, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_alts_map_S_alt147, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_ORD 6
#define DT_N_S_npcx_alts_map_ORD_STR_SORTABLE 00006

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_REQUIRES_ORDS \
	0, /* / */ \
	5, /* /soc/scfg@400c3000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_SUPPORTS_ORDS \
	7, /* /npcx-alts-map/alt15 */ \
	8, /* /npcx-alts-map/alt16 */ \
	9, /* /npcx-alts-map/alt17 */ \
	10, /* /npcx-alts-map/alt25 */ \
	11, /* /npcx-alts-map/alt72 */ \
	12, /* /npcx-alts-map/alt73 */ \
	13, /* /npcx-alts-map/alt74 */ \
	14, /* /npcx-alts-map/alt75 */ \
	15, /* /npcx-alts-map/alt82 */ \
	16, /* /npcx-alts-map/alt90-inv */ \
	17, /* /npcx-alts-map/alt92-inv */ \
	18, /* /npcx-alts-map/alt93-inv */ \
	19, /* /npcx-alts-map/alt94-inv */ \
	20, /* /npcx-alts-map/alt95-inv */ \
	21, /* /npcx-alts-map/alt96-inv */ \
	22, /* /npcx-alts-map/alt97-inv */ \
	23, /* /npcx-alts-map/altf1 */ \
	24, /* /npcx-alts-map/altf2 */ \
	28, /* /npcx-alts-map/alt05-inv */ \
	29, /* /npcx-alts-map/alt06 */ \
	30, /* /npcx-alts-map/alt07 */ \
	31, /* /npcx-alts-map/alt11 */ \
	32, /* /npcx-alts-map/alt12 */ \
	33, /* /npcx-alts-map/alt132 */ \
	34, /* /npcx-alts-map/alt140 */ \
	35, /* /npcx-alts-map/alt141 */ \
	36, /* /npcx-alts-map/alt141-inv */ \
	37, /* /npcx-alts-map/alt40-inv */ \
	38, /* /npcx-alts-map/alt51 */ \
	55, /* /npcx-alts-map/alt00 */ \
	56, /* /npcx-alts-map/alt01 */ \
	57, /* /npcx-alts-map/alt02 */ \
	58, /* /npcx-alts-map/alt03 */ \
	59, /* /npcx-alts-map/alt04 */ \
	60, /* /npcx-alts-map/alt05 */ \
	61, /* /npcx-alts-map/alt10 */ \
	62, /* /npcx-alts-map/alt100 */ \
	63, /* /npcx-alts-map/alt101 */ \
	64, /* /npcx-alts-map/alt102 */ \
	65, /* /npcx-alts-map/alt103 */ \
	66, /* /npcx-alts-map/alt104 */ \
	67, /* /npcx-alts-map/alt105 */ \
	68, /* /npcx-alts-map/alt106 */ \
	69, /* /npcx-alts-map/alt107 */ \
	70, /* /npcx-alts-map/alt110 */ \
	71, /* /npcx-alts-map/alt111 */ \
	72, /* /npcx-alts-map/alt112 */ \
	73, /* /npcx-alts-map/alt113 */ \
	74, /* /npcx-alts-map/alt120 */ \
	75, /* /npcx-alts-map/alt121 */ \
	76, /* /npcx-alts-map/alt122 */ \
	77, /* /npcx-alts-map/alt123 */ \
	78, /* /npcx-alts-map/alt124 */ \
	79, /* /npcx-alts-map/alt125 */ \
	80, /* /npcx-alts-map/alt126 */ \
	81, /* /npcx-alts-map/alt127 */ \
	82, /* /npcx-alts-map/alt131 */ \
	83, /* /npcx-alts-map/alt133 */ \
	84, /* /npcx-alts-map/alt134 */ \
	85, /* /npcx-alts-map/alt135 */ \
	86, /* /npcx-alts-map/alt136 */ \
	87, /* /npcx-alts-map/alt137 */ \
	88, /* /npcx-alts-map/alt14 */ \
	89, /* /npcx-alts-map/alt147 */ \
	90, /* /npcx-alts-map/alt21 */ \
	91, /* /npcx-alts-map/alt22 */ \
	92, /* /npcx-alts-map/alt23 */ \
	93, /* /npcx-alts-map/alt24 */ \
	94, /* /npcx-alts-map/alt26 */ \
	95, /* /npcx-alts-map/alt27 */ \
	96, /* /npcx-alts-map/alt30 */ \
	97, /* /npcx-alts-map/alt31 */ \
	98, /* /npcx-alts-map/alt32 */ \
	99, /* /npcx-alts-map/alt33 */ \
	100, /* /npcx-alts-map/alt34 */ \
	101, /* /npcx-alts-map/alt35 */ \
	102, /* /npcx-alts-map/alt36 */ \
	103, /* /npcx-alts-map/alt37 */ \
	104, /* /npcx-alts-map/alt40 */ \
	105, /* /npcx-alts-map/alt41 */ \
	106, /* /npcx-alts-map/alt42 */ \
	107, /* /npcx-alts-map/alt43 */ \
	108, /* /npcx-alts-map/alt44 */ \
	109, /* /npcx-alts-map/alt46 */ \
	110, /* /npcx-alts-map/alt50 */ \
	111, /* /npcx-alts-map/alt52 */ \
	112, /* /npcx-alts-map/alt53 */ \
	113, /* /npcx-alts-map/alt55 */ \
	114, /* /npcx-alts-map/alt60 */ \
	115, /* /npcx-alts-map/alt61 */ \
	116, /* /npcx-alts-map/alt62 */ \
	117, /* /npcx-alts-map/alt63 */ \
	118, /* /npcx-alts-map/alt64 */ \
	119, /* /npcx-alts-map/alt65 */ \
	120, /* /npcx-alts-map/alt66 */ \
	121, /* /npcx-alts-map/alt67 */ \
	122, /* /npcx-alts-map/alt76 */ \
	123, /* /npcx-alts-map/alt77 */ \
	124, /* /npcx-alts-map/alt81 */ \
	125, /* /npcx-alts-map/alt85 */ \
	126, /* /npcx-alts-map/alt86 */ \
	127, /* /npcx-alts-map/alt87 */ \
	128, /* /npcx-alts-map/alta0 */ \
	129, /* /npcx-alts-map/alta1 */ \
	130, /* /npcx-alts-map/alta2 */ \
	131, /* /npcx-alts-map/alta4 */ \
	132, /* /npcx-alts-map/alta5 */ \
	133, /* /npcx-alts-map/alta6 */ \
	134, /* /npcx-alts-map/alta7 */ \
	135, /* /npcx-alts-map/altb0 */ \
	136, /* /npcx-alts-map/altb1 */ \
	137, /* /npcx-alts-map/altb2 */ \
	138, /* /npcx-alts-map/altb3 */ \
	139, /* /npcx-alts-map/altb4 */ \
	140, /* /npcx-alts-map/altb5 */ \
	141, /* /npcx-alts-map/altb6 */ \
	142, /* /npcx-alts-map/altb7 */ \
	143, /* /npcx-alts-map/altc4 */ \
	144, /* /npcx-alts-map/altc5 */ \
	145, /* /npcx-alts-map/altc6 */ \
	146, /* /npcx-alts-map/altc7 */ \
	147, /* /npcx-alts-map/altd0 */ \
	148, /* /npcx-alts-map/altd1 */ \
	149, /* /npcx-alts-map/altd2 */ \
	150, /* /npcx-alts-map/altd3 */ \
	151, /* /npcx-alts-map/altd4 */ \
	152, /* /npcx-alts-map/altd5 */ \
	153, /* /npcx-alts-map/altd6 */ \
	154, /* /npcx-alts-map/altd7 */ \
	155, /* /npcx-alts-map/alte5 */ \
	156, /* /npcx-alts-map/altf3 */ \
	157, /* /npcx-alts-map/altf4 */ \
	158, /* /npcx-alts-map/altf5 */ \
	159, /* /npcx-alts-map/altf6 */ \
	160, /* /npcx-alts-map/altf7 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_EXISTS 1
#define DT_N_INST_0_nuvoton_npcx_pinctrl_conf DT_N_S_npcx_alts_map

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_REG_NUM 0
#define DT_N_S_npcx_alts_map_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_COMPAT_MATCHES_nuvoton_npcx_pinctrl_conf 1
#define DT_N_S_npcx_alts_map_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_npcx_alts_map_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_COMPAT_MODEL_IDX_0 "npcx-pinctrl-conf"
#define DT_N_S_npcx_alts_map_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_P_compatible {"nuvoton,npcx-pinctrl-conf"}
#define DT_N_S_npcx_alts_map_P_compatible_IDX_0 "nuvoton,npcx-pinctrl-conf"
#define DT_N_S_npcx_alts_map_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-pinctrl-conf
#define DT_N_S_npcx_alts_map_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_pinctrl_conf
#define DT_N_S_npcx_alts_map_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_PINCTRL_CONF
#define DT_N_S_npcx_alts_map_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map, compatible, 0)
#define DT_N_S_npcx_alts_map_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map, compatible, 0)
#define DT_N_S_npcx_alts_map_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map, compatible, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map, compatible, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_P_compatible_LEN 1
#define DT_N_S_npcx_alts_map_P_compatible_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt15
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt15_PATH "/npcx-alts-map/alt15"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt15_FULL_NAME "alt15"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt15_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt15_CHILD_IDX 13

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt15_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt15_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt15_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt15_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt15_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt15_ORD 7
#define DT_N_S_npcx_alts_map_S_alt15_ORD_STR_SORTABLE 00007

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt15_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt15_SUPPORTS_ORDS \
	25, /* /def-io-conf-list */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt15_EXISTS 1
#define DT_N_NODELABEL_alt1_dpwrok_sl_def DT_N_S_npcx_alts_map_S_alt15

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt15_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt15_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt15_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt15_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt15_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt15_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt15_P_alts_IDX_0_VAL_group 1
#define DT_N_S_npcx_alts_map_S_alt15_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt15_P_alts_IDX_0_VAL_bit 5
#define DT_N_S_npcx_alts_map_S_alt15_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt15_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt15_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt15_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt15, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt15_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt15, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt15_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt15, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt15_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt15, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt15_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt15_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt16
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt16
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt16_PATH "/npcx-alts-map/alt16"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt16_FULL_NAME "alt16"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt16_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt16_CHILD_IDX 14

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt16_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt16_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt16_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt16_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt16_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt16_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt16_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt16_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt16_ORD 8
#define DT_N_S_npcx_alts_map_S_alt16_ORD_STR_SORTABLE 00008

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt16_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt16_SUPPORTS_ORDS \
	25, /* /def-io-conf-list */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt16_EXISTS 1
#define DT_N_NODELABEL_alt1_vcc_pwrgd_sl_def DT_N_S_npcx_alts_map_S_alt16

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt16_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt16_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt16_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt16_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt16_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt16_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt16_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt16_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt16_P_alts_IDX_0_VAL_group 1
#define DT_N_S_npcx_alts_map_S_alt16_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt16_P_alts_IDX_0_VAL_bit 6
#define DT_N_S_npcx_alts_map_S_alt16_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt16_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt16_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt16_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt16, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt16_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt16, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt16_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt16, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt16_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt16, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt16_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt16_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt17
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt17
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt17_PATH "/npcx-alts-map/alt17"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt17_FULL_NAME "alt17"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt17_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt17_CHILD_IDX 15

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt17_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt17_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt17_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt17_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt17_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt17_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt17_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt17_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt17_ORD 9
#define DT_N_S_npcx_alts_map_S_alt17_ORD_STR_SORTABLE 00009

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt17_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt17_SUPPORTS_ORDS \
	25, /* /def-io-conf-list */ \
	39, /* /pinctrl */ \
	276, /* /pinctrl/periph-lpc-espi */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt17_EXISTS 1
#define DT_N_NODELABEL_alt1_lpc_espi_def DT_N_S_npcx_alts_map_S_alt17

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt17_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt17_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt17_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt17_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt17_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt17_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt17_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt17_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt17_P_alts_IDX_0_VAL_group 1
#define DT_N_S_npcx_alts_map_S_alt17_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt17_P_alts_IDX_0_VAL_bit 7
#define DT_N_S_npcx_alts_map_S_alt17_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt17_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt17_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt17_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt17, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt17_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt17, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt17_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt17, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt17_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt17, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt17_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt17_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt25
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt25
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt25_PATH "/npcx-alts-map/alt25"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt25_FULL_NAME "alt25"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt25_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt25_CHILD_IDX 20

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt25_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt25_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt25_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt25_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt25_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt25_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt25_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt25_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt25_ORD 10
#define DT_N_S_npcx_alts_map_S_alt25_ORD_STR_SORTABLE 00010

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt25_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt25_SUPPORTS_ORDS \
	25, /* /def-io-conf-list */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt25_EXISTS 1
#define DT_N_NODELABEL_alt2_ecsci_sl_def DT_N_S_npcx_alts_map_S_alt25

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt25_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt25_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt25_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt25_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt25_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt25_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt25_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt25_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt25_P_alts_IDX_0_VAL_group 2
#define DT_N_S_npcx_alts_map_S_alt25_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt25_P_alts_IDX_0_VAL_bit 5
#define DT_N_S_npcx_alts_map_S_alt25_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt25_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt25_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt25_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt25, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt25_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt25, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt25_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt25, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt25_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt25, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt25_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt25_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt72
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt72
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt72_PATH "/npcx-alts-map/alt72"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt72_FULL_NAME "alt72"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt72_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt72_CHILD_IDX 51

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt72_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt72_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt72_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt72_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt72_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt72_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt72_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt72_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt72_ORD 11
#define DT_N_S_npcx_alts_map_S_alt72_ORD_STR_SORTABLE 00011

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt72_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt72_SUPPORTS_ORDS \
	25, /* /def-io-conf-list */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt72_EXISTS 1
#define DT_N_NODELABEL_alt7_kso12_sl_def DT_N_S_npcx_alts_map_S_alt72

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt72_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt72_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt72_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt72_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt72_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt72_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt72_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt72_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt72_P_alts_IDX_0_VAL_group 7
#define DT_N_S_npcx_alts_map_S_alt72_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt72_P_alts_IDX_0_VAL_bit 2
#define DT_N_S_npcx_alts_map_S_alt72_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt72_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt72_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt72_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt72, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt72_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt72, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt72_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt72, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt72_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt72, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt72_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt72_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt73
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt73
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt73_PATH "/npcx-alts-map/alt73"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt73_FULL_NAME "alt73"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt73_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt73_CHILD_IDX 52

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt73_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt73_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt73_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt73_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt73_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt73_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt73_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt73_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt73_ORD 12
#define DT_N_S_npcx_alts_map_S_alt73_ORD_STR_SORTABLE 00012

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt73_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt73_SUPPORTS_ORDS \
	25, /* /def-io-conf-list */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt73_EXISTS 1
#define DT_N_NODELABEL_alt7_kso13_sl_def DT_N_S_npcx_alts_map_S_alt73

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt73_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt73_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt73_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt73_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt73_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt73_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt73_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt73_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt73_P_alts_IDX_0_VAL_group 7
#define DT_N_S_npcx_alts_map_S_alt73_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt73_P_alts_IDX_0_VAL_bit 3
#define DT_N_S_npcx_alts_map_S_alt73_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt73_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt73_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt73_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt73, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt73_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt73, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt73_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt73, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt73_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt73, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt73_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt73_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt74
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt74
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt74_PATH "/npcx-alts-map/alt74"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt74_FULL_NAME "alt74"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt74_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt74_CHILD_IDX 53

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt74_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt74_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt74_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt74_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt74_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt74_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt74_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt74_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt74_ORD 13
#define DT_N_S_npcx_alts_map_S_alt74_ORD_STR_SORTABLE 00013

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt74_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt74_SUPPORTS_ORDS \
	25, /* /def-io-conf-list */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt74_EXISTS 1
#define DT_N_NODELABEL_alt7_kso14_sl_def DT_N_S_npcx_alts_map_S_alt74

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt74_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt74_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt74_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt74_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt74_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt74_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt74_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt74_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt74_P_alts_IDX_0_VAL_group 7
#define DT_N_S_npcx_alts_map_S_alt74_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt74_P_alts_IDX_0_VAL_bit 4
#define DT_N_S_npcx_alts_map_S_alt74_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt74_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt74_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt74_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt74, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt74_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt74, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt74_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt74, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt74_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt74, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt74_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt74_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt75
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt75
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt75_PATH "/npcx-alts-map/alt75"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt75_FULL_NAME "alt75"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt75_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt75_CHILD_IDX 54

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt75_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt75_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt75_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt75_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt75_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt75_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt75_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt75_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt75_ORD 14
#define DT_N_S_npcx_alts_map_S_alt75_ORD_STR_SORTABLE 00014

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt75_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt75_SUPPORTS_ORDS \
	25, /* /def-io-conf-list */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt75_EXISTS 1
#define DT_N_NODELABEL_alt7_kso15_sl_def DT_N_S_npcx_alts_map_S_alt75

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt75_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt75_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt75_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt75_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt75_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt75_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt75_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt75_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt75_P_alts_IDX_0_VAL_group 7
#define DT_N_S_npcx_alts_map_S_alt75_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt75_P_alts_IDX_0_VAL_bit 5
#define DT_N_S_npcx_alts_map_S_alt75_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt75_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt75_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt75_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt75, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt75_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt75, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt75_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt75, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt75_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt75, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt75_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt75_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt82
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt82
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt82_PATH "/npcx-alts-map/alt82"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt82_FULL_NAME "alt82"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt82_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt82_CHILD_IDX 58

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt82_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt82_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt82_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt82_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt82_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt82_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt82_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt82_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt82_ORD 15
#define DT_N_S_npcx_alts_map_S_alt82_ORD_STR_SORTABLE 00015

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt82_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt82_SUPPORTS_ORDS \
	25, /* /def-io-conf-list */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt82_EXISTS 1
#define DT_N_NODELABEL_alt8_kbrst_sl_def DT_N_S_npcx_alts_map_S_alt82

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt82_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt82_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt82_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt82_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt82_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt82_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt82_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt82_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt82_P_alts_IDX_0_VAL_group 8
#define DT_N_S_npcx_alts_map_S_alt82_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt82_P_alts_IDX_0_VAL_bit 2
#define DT_N_S_npcx_alts_map_S_alt82_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt82_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt82_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt82_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt82, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt82_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt82, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt82_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt82, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt82_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt82, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt82_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt82_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt90-inv
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt90_inv
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt90_inv_PATH "/npcx-alts-map/alt90-inv"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt90_inv_FULL_NAME "alt90-inv"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt90_inv_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt90_inv_CHILD_IDX 62

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt90_inv_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt90_inv_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt90_inv_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt90_inv_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt90_inv_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt90_inv_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt90_inv_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt90_inv_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt90_inv_ORD 16
#define DT_N_S_npcx_alts_map_S_alt90_inv_ORD_STR_SORTABLE 00016

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt90_inv_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt90_inv_SUPPORTS_ORDS \
	25, /* /def-io-conf-list */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt90_inv_EXISTS 1
#define DT_N_NODELABEL_alt9_no_ksi0_ksi1_ksi2_ksi3_sl DT_N_S_npcx_alts_map_S_alt90_inv

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt90_inv_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt90_inv_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt90_inv_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt90_inv_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt90_inv_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt90_inv_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt90_inv_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt90_inv_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt90_inv_P_alts_IDX_0_VAL_group 9
#define DT_N_S_npcx_alts_map_S_alt90_inv_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt90_inv_P_alts_IDX_0_VAL_bit 0
#define DT_N_S_npcx_alts_map_S_alt90_inv_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt90_inv_P_alts_IDX_0_VAL_inv 1
#define DT_N_S_npcx_alts_map_S_alt90_inv_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt90_inv_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt90_inv, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt90_inv_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt90_inv, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt90_inv_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt90_inv, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt90_inv_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt90_inv, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt90_inv_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt90_inv_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt92-inv
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt92_inv
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt92_inv_PATH "/npcx-alts-map/alt92-inv"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt92_inv_FULL_NAME "alt92-inv"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt92_inv_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt92_inv_CHILD_IDX 63

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt92_inv_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt92_inv_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt92_inv_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt92_inv_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt92_inv_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt92_inv_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt92_inv_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt92_inv_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt92_inv_ORD 17
#define DT_N_S_npcx_alts_map_S_alt92_inv_ORD_STR_SORTABLE 00017

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt92_inv_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt92_inv_SUPPORTS_ORDS \
	25, /* /def-io-conf-list */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt92_inv_EXISTS 1
#define DT_N_NODELABEL_alt9_no_ksi4_ksi5_sl DT_N_S_npcx_alts_map_S_alt92_inv

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt92_inv_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt92_inv_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt92_inv_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt92_inv_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt92_inv_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt92_inv_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt92_inv_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt92_inv_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt92_inv_P_alts_IDX_0_VAL_group 9
#define DT_N_S_npcx_alts_map_S_alt92_inv_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt92_inv_P_alts_IDX_0_VAL_bit 2
#define DT_N_S_npcx_alts_map_S_alt92_inv_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt92_inv_P_alts_IDX_0_VAL_inv 1
#define DT_N_S_npcx_alts_map_S_alt92_inv_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt92_inv_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt92_inv, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt92_inv_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt92_inv, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt92_inv_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt92_inv, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt92_inv_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt92_inv, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt92_inv_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt92_inv_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt93-inv
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt93_inv
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt93_inv_PATH "/npcx-alts-map/alt93-inv"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt93_inv_FULL_NAME "alt93-inv"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt93_inv_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt93_inv_CHILD_IDX 64

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt93_inv_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt93_inv_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt93_inv_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt93_inv_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt93_inv_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt93_inv_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt93_inv_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt93_inv_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt93_inv_ORD 18
#define DT_N_S_npcx_alts_map_S_alt93_inv_ORD_STR_SORTABLE 00018

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt93_inv_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt93_inv_SUPPORTS_ORDS \
	25, /* /def-io-conf-list */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt93_inv_EXISTS 1
#define DT_N_NODELABEL_alt9_no_ksi6_ksi7_sl DT_N_S_npcx_alts_map_S_alt93_inv

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt93_inv_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt93_inv_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt93_inv_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt93_inv_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt93_inv_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt93_inv_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt93_inv_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt93_inv_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt93_inv_P_alts_IDX_0_VAL_group 9
#define DT_N_S_npcx_alts_map_S_alt93_inv_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt93_inv_P_alts_IDX_0_VAL_bit 3
#define DT_N_S_npcx_alts_map_S_alt93_inv_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt93_inv_P_alts_IDX_0_VAL_inv 1
#define DT_N_S_npcx_alts_map_S_alt93_inv_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt93_inv_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt93_inv, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt93_inv_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt93_inv, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt93_inv_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt93_inv, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt93_inv_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt93_inv, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt93_inv_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt93_inv_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt94-inv
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt94_inv
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt94_inv_PATH "/npcx-alts-map/alt94-inv"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt94_inv_FULL_NAME "alt94-inv"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt94_inv_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt94_inv_CHILD_IDX 65

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt94_inv_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt94_inv_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt94_inv_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt94_inv_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt94_inv_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt94_inv_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt94_inv_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt94_inv_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt94_inv_ORD 19
#define DT_N_S_npcx_alts_map_S_alt94_inv_ORD_STR_SORTABLE 00019

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt94_inv_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt94_inv_SUPPORTS_ORDS \
	25, /* /def-io-conf-list */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt94_inv_EXISTS 1
#define DT_N_NODELABEL_alt9_no_kso0_kso1_kso2_kso3_sl DT_N_S_npcx_alts_map_S_alt94_inv

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt94_inv_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt94_inv_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt94_inv_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt94_inv_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt94_inv_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt94_inv_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt94_inv_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt94_inv_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt94_inv_P_alts_IDX_0_VAL_group 9
#define DT_N_S_npcx_alts_map_S_alt94_inv_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt94_inv_P_alts_IDX_0_VAL_bit 4
#define DT_N_S_npcx_alts_map_S_alt94_inv_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt94_inv_P_alts_IDX_0_VAL_inv 1
#define DT_N_S_npcx_alts_map_S_alt94_inv_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt94_inv_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt94_inv, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt94_inv_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt94_inv, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt94_inv_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt94_inv, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt94_inv_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt94_inv, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt94_inv_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt94_inv_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt95-inv
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt95_inv
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt95_inv_PATH "/npcx-alts-map/alt95-inv"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt95_inv_FULL_NAME "alt95-inv"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt95_inv_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt95_inv_CHILD_IDX 66

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt95_inv_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt95_inv_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt95_inv_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt95_inv_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt95_inv_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt95_inv_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt95_inv_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt95_inv_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt95_inv_ORD 20
#define DT_N_S_npcx_alts_map_S_alt95_inv_ORD_STR_SORTABLE 00020

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt95_inv_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt95_inv_SUPPORTS_ORDS \
	25, /* /def-io-conf-list */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt95_inv_EXISTS 1
#define DT_N_NODELABEL_alt9_no_kso4_kso5_kso6_kso7_sl DT_N_S_npcx_alts_map_S_alt95_inv

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt95_inv_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt95_inv_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt95_inv_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt95_inv_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt95_inv_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt95_inv_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt95_inv_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt95_inv_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt95_inv_P_alts_IDX_0_VAL_group 9
#define DT_N_S_npcx_alts_map_S_alt95_inv_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt95_inv_P_alts_IDX_0_VAL_bit 5
#define DT_N_S_npcx_alts_map_S_alt95_inv_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt95_inv_P_alts_IDX_0_VAL_inv 1
#define DT_N_S_npcx_alts_map_S_alt95_inv_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt95_inv_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt95_inv, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt95_inv_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt95_inv, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt95_inv_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt95_inv, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt95_inv_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt95_inv, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt95_inv_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt95_inv_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt96-inv
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt96_inv
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt96_inv_PATH "/npcx-alts-map/alt96-inv"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt96_inv_FULL_NAME "alt96-inv"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt96_inv_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt96_inv_CHILD_IDX 67

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt96_inv_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt96_inv_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt96_inv_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt96_inv_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt96_inv_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt96_inv_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt96_inv_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt96_inv_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt96_inv_ORD 21
#define DT_N_S_npcx_alts_map_S_alt96_inv_ORD_STR_SORTABLE 00021

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt96_inv_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt96_inv_SUPPORTS_ORDS \
	25, /* /def-io-conf-list */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt96_inv_EXISTS 1
#define DT_N_NODELABEL_alt9_no_kso8_kso9_sl DT_N_S_npcx_alts_map_S_alt96_inv

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt96_inv_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt96_inv_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt96_inv_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt96_inv_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt96_inv_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt96_inv_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt96_inv_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt96_inv_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt96_inv_P_alts_IDX_0_VAL_group 9
#define DT_N_S_npcx_alts_map_S_alt96_inv_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt96_inv_P_alts_IDX_0_VAL_bit 6
#define DT_N_S_npcx_alts_map_S_alt96_inv_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt96_inv_P_alts_IDX_0_VAL_inv 1
#define DT_N_S_npcx_alts_map_S_alt96_inv_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt96_inv_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt96_inv, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt96_inv_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt96_inv, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt96_inv_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt96_inv, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt96_inv_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt96_inv, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt96_inv_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt96_inv_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt97-inv
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt97_inv
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt97_inv_PATH "/npcx-alts-map/alt97-inv"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt97_inv_FULL_NAME "alt97-inv"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt97_inv_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt97_inv_CHILD_IDX 68

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt97_inv_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt97_inv_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt97_inv_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt97_inv_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt97_inv_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt97_inv_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt97_inv_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt97_inv_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt97_inv_ORD 22
#define DT_N_S_npcx_alts_map_S_alt97_inv_ORD_STR_SORTABLE 00022

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt97_inv_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt97_inv_SUPPORTS_ORDS \
	25, /* /def-io-conf-list */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt97_inv_EXISTS 1
#define DT_N_NODELABEL_alt9_no_kso10_kso11_sl DT_N_S_npcx_alts_map_S_alt97_inv

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt97_inv_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt97_inv_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt97_inv_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt97_inv_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt97_inv_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt97_inv_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt97_inv_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt97_inv_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt97_inv_P_alts_IDX_0_VAL_group 9
#define DT_N_S_npcx_alts_map_S_alt97_inv_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt97_inv_P_alts_IDX_0_VAL_bit 7
#define DT_N_S_npcx_alts_map_S_alt97_inv_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt97_inv_P_alts_IDX_0_VAL_inv 1
#define DT_N_S_npcx_alts_map_S_alt97_inv_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt97_inv_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt97_inv, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt97_inv_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt97_inv, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt97_inv_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt97_inv, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt97_inv_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt97_inv, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt97_inv_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt97_inv_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/altf1
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_altf1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_altf1_PATH "/npcx-alts-map/altf1"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_altf1_FULL_NAME "altf1"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_altf1_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_altf1_CHILD_IDX 97

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_altf1_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_altf1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altf1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altf1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_altf1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_altf1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altf1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altf1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_altf1_ORD 23
#define DT_N_S_npcx_alts_map_S_altf1_ORD_STR_SORTABLE 00023

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_altf1_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_altf1_SUPPORTS_ORDS \
	25, /* /def-io-conf-list */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_altf1_EXISTS 1
#define DT_N_NODELABEL_altf_psl_in0_en_def DT_N_S_npcx_alts_map_S_altf1

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_altf1_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_altf1_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_altf1_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_altf1_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_altf1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_altf1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_altf1_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altf1_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_altf1_P_alts_IDX_0_VAL_group 15
#define DT_N_S_npcx_alts_map_S_altf1_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altf1_P_alts_IDX_0_VAL_bit 1
#define DT_N_S_npcx_alts_map_S_altf1_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altf1_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_altf1_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altf1_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_altf1, alts, 0)
#define DT_N_S_npcx_alts_map_S_altf1_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_altf1, alts, 0)
#define DT_N_S_npcx_alts_map_S_altf1_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_altf1, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altf1_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_altf1, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altf1_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_altf1_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/altf2
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_altf2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_altf2_PATH "/npcx-alts-map/altf2"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_altf2_FULL_NAME "altf2"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_altf2_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_altf2_CHILD_IDX 98

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_altf2_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_altf2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altf2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altf2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_altf2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_altf2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altf2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altf2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_altf2_ORD 24
#define DT_N_S_npcx_alts_map_S_altf2_ORD_STR_SORTABLE 00024

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_altf2_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_altf2_SUPPORTS_ORDS \
	25, /* /def-io-conf-list */ \
	39, /* /pinctrl */ \
	40, /* /pinctrl/periph-psl-in1 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_altf2_EXISTS 1
#define DT_N_NODELABEL_altf_psl_in1_en_def DT_N_S_npcx_alts_map_S_altf2

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_altf2_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_altf2_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_altf2_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_altf2_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_altf2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_altf2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_altf2_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altf2_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_altf2_P_alts_IDX_0_VAL_group 15
#define DT_N_S_npcx_alts_map_S_altf2_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altf2_P_alts_IDX_0_VAL_bit 2
#define DT_N_S_npcx_alts_map_S_altf2_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altf2_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_altf2_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altf2_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_altf2, alts, 0)
#define DT_N_S_npcx_alts_map_S_altf2_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_altf2, alts, 0)
#define DT_N_S_npcx_alts_map_S_altf2_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_altf2, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altf2_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_altf2, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altf2_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_altf2_P_alts_EXISTS 1

/*
 * Devicetree node: /def-io-conf-list
 *
 * Node identifier: DT_N_S_def_io_conf_list
 *
 * Binding (compatible = nuvoton,npcx-pinctrl-def):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/nuvoton,npcx-pinctrl-def.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_def_io_conf_list_PATH "/def-io-conf-list"

/* Node's name with unit-address: */
#define DT_N_S_def_io_conf_list_FULL_NAME "def-io-conf-list"

/* Node parent (/) identifier: */
#define DT_N_S_def_io_conf_list_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_def_io_conf_list_CHILD_IDX 10

/* Helper macros for child nodes of this node. */
#define DT_N_S_def_io_conf_list_FOREACH_CHILD(fn) 
#define DT_N_S_def_io_conf_list_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_def_io_conf_list_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_def_io_conf_list_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_def_io_conf_list_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_def_io_conf_list_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_def_io_conf_list_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_def_io_conf_list_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_def_io_conf_list_ORD 25
#define DT_N_S_def_io_conf_list_ORD_STR_SORTABLE 00025

/* Ordinals for what this node depends on directly: */
#define DT_N_S_def_io_conf_list_REQUIRES_ORDS \
	0, /* / */ \
	7, /* /npcx-alts-map/alt15 */ \
	8, /* /npcx-alts-map/alt16 */ \
	9, /* /npcx-alts-map/alt17 */ \
	10, /* /npcx-alts-map/alt25 */ \
	11, /* /npcx-alts-map/alt72 */ \
	12, /* /npcx-alts-map/alt73 */ \
	13, /* /npcx-alts-map/alt74 */ \
	14, /* /npcx-alts-map/alt75 */ \
	15, /* /npcx-alts-map/alt82 */ \
	16, /* /npcx-alts-map/alt90-inv */ \
	17, /* /npcx-alts-map/alt92-inv */ \
	18, /* /npcx-alts-map/alt93-inv */ \
	19, /* /npcx-alts-map/alt94-inv */ \
	20, /* /npcx-alts-map/alt95-inv */ \
	21, /* /npcx-alts-map/alt96-inv */ \
	22, /* /npcx-alts-map/alt97-inv */ \
	23, /* /npcx-alts-map/altf1 */ \
	24, /* /npcx-alts-map/altf2 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_def_io_conf_list_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_def_io_conf_list_EXISTS 1
#define DT_N_INST_0_nuvoton_npcx_pinctrl_def DT_N_S_def_io_conf_list

/* Macros for properties that are special in the specification: */
#define DT_N_S_def_io_conf_list_REG_NUM 0
#define DT_N_S_def_io_conf_list_RANGES_NUM 0
#define DT_N_S_def_io_conf_list_FOREACH_RANGE(fn) 
#define DT_N_S_def_io_conf_list_IRQ_NUM 0
#define DT_N_S_def_io_conf_list_COMPAT_MATCHES_nuvoton_npcx_pinctrl_def 1
#define DT_N_S_def_io_conf_list_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_def_io_conf_list_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_def_io_conf_list_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_def_io_conf_list_COMPAT_MODEL_IDX_0 "npcx-pinctrl-def"
#define DT_N_S_def_io_conf_list_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_def_io_conf_list_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_0 DT_N_S_npcx_alts_map_S_alt15
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_0_PH DT_N_S_npcx_alts_map_S_alt15
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_1 DT_N_S_npcx_alts_map_S_alt16
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_1_PH DT_N_S_npcx_alts_map_S_alt16
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_2 DT_N_S_npcx_alts_map_S_alt17
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_2_PH DT_N_S_npcx_alts_map_S_alt17
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_3 DT_N_S_npcx_alts_map_S_alt25
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_3_PH DT_N_S_npcx_alts_map_S_alt25
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_4 DT_N_S_npcx_alts_map_S_alt72
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_4_PH DT_N_S_npcx_alts_map_S_alt72
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_5 DT_N_S_npcx_alts_map_S_alt73
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_5_PH DT_N_S_npcx_alts_map_S_alt73
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_5_EXISTS 1
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_6 DT_N_S_npcx_alts_map_S_alt74
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_6_PH DT_N_S_npcx_alts_map_S_alt74
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_6_EXISTS 1
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_7 DT_N_S_npcx_alts_map_S_alt75
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_7_PH DT_N_S_npcx_alts_map_S_alt75
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_7_EXISTS 1
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_8 DT_N_S_npcx_alts_map_S_alt82
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_8_PH DT_N_S_npcx_alts_map_S_alt82
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_8_EXISTS 1
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_9 DT_N_S_npcx_alts_map_S_alt90_inv
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_9_PH DT_N_S_npcx_alts_map_S_alt90_inv
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_9_EXISTS 1
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_10 DT_N_S_npcx_alts_map_S_alt92_inv
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_10_PH DT_N_S_npcx_alts_map_S_alt92_inv
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_10_EXISTS 1
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_11 DT_N_S_npcx_alts_map_S_alt93_inv
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_11_PH DT_N_S_npcx_alts_map_S_alt93_inv
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_11_EXISTS 1
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_12 DT_N_S_npcx_alts_map_S_alt94_inv
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_12_PH DT_N_S_npcx_alts_map_S_alt94_inv
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_12_EXISTS 1
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_13 DT_N_S_npcx_alts_map_S_alt95_inv
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_13_PH DT_N_S_npcx_alts_map_S_alt95_inv
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_13_EXISTS 1
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_14 DT_N_S_npcx_alts_map_S_alt96_inv
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_14_PH DT_N_S_npcx_alts_map_S_alt96_inv
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_14_EXISTS 1
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_15 DT_N_S_npcx_alts_map_S_alt97_inv
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_15_PH DT_N_S_npcx_alts_map_S_alt97_inv
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_15_EXISTS 1
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_16 DT_N_S_npcx_alts_map_S_altf1
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_16_PH DT_N_S_npcx_alts_map_S_altf1
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_16_EXISTS 1
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_17 DT_N_S_npcx_alts_map_S_altf2
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_17_PH DT_N_S_npcx_alts_map_S_altf2
#define DT_N_S_def_io_conf_list_P_pinmux_IDX_17_EXISTS 1
#define DT_N_S_def_io_conf_list_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_def_io_conf_list, pinmux, 0) \
	fn(DT_N_S_def_io_conf_list, pinmux, 1) \
	fn(DT_N_S_def_io_conf_list, pinmux, 2) \
	fn(DT_N_S_def_io_conf_list, pinmux, 3) \
	fn(DT_N_S_def_io_conf_list, pinmux, 4) \
	fn(DT_N_S_def_io_conf_list, pinmux, 5) \
	fn(DT_N_S_def_io_conf_list, pinmux, 6) \
	fn(DT_N_S_def_io_conf_list, pinmux, 7) \
	fn(DT_N_S_def_io_conf_list, pinmux, 8) \
	fn(DT_N_S_def_io_conf_list, pinmux, 9) \
	fn(DT_N_S_def_io_conf_list, pinmux, 10) \
	fn(DT_N_S_def_io_conf_list, pinmux, 11) \
	fn(DT_N_S_def_io_conf_list, pinmux, 12) \
	fn(DT_N_S_def_io_conf_list, pinmux, 13) \
	fn(DT_N_S_def_io_conf_list, pinmux, 14) \
	fn(DT_N_S_def_io_conf_list, pinmux, 15) \
	fn(DT_N_S_def_io_conf_list, pinmux, 16) \
	fn(DT_N_S_def_io_conf_list, pinmux, 17)
#define DT_N_S_def_io_conf_list_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_def_io_conf_list, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_def_io_conf_list, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_def_io_conf_list, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_def_io_conf_list, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_def_io_conf_list, pinmux, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_def_io_conf_list, pinmux, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_def_io_conf_list, pinmux, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_def_io_conf_list, pinmux, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_def_io_conf_list, pinmux, 8) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_def_io_conf_list, pinmux, 9) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_def_io_conf_list, pinmux, 10) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_def_io_conf_list, pinmux, 11) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_def_io_conf_list, pinmux, 12) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_def_io_conf_list, pinmux, 13) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_def_io_conf_list, pinmux, 14) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_def_io_conf_list, pinmux, 15) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_def_io_conf_list, pinmux, 16) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_def_io_conf_list, pinmux, 17)
#define DT_N_S_def_io_conf_list_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_def_io_conf_list, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_def_io_conf_list, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_def_io_conf_list, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_def_io_conf_list, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_def_io_conf_list, pinmux, 4, __VA_ARGS__) \
	fn(DT_N_S_def_io_conf_list, pinmux, 5, __VA_ARGS__) \
	fn(DT_N_S_def_io_conf_list, pinmux, 6, __VA_ARGS__) \
	fn(DT_N_S_def_io_conf_list, pinmux, 7, __VA_ARGS__) \
	fn(DT_N_S_def_io_conf_list, pinmux, 8, __VA_ARGS__) \
	fn(DT_N_S_def_io_conf_list, pinmux, 9, __VA_ARGS__) \
	fn(DT_N_S_def_io_conf_list, pinmux, 10, __VA_ARGS__) \
	fn(DT_N_S_def_io_conf_list, pinmux, 11, __VA_ARGS__) \
	fn(DT_N_S_def_io_conf_list, pinmux, 12, __VA_ARGS__) \
	fn(DT_N_S_def_io_conf_list, pinmux, 13, __VA_ARGS__) \
	fn(DT_N_S_def_io_conf_list, pinmux, 14, __VA_ARGS__) \
	fn(DT_N_S_def_io_conf_list, pinmux, 15, __VA_ARGS__) \
	fn(DT_N_S_def_io_conf_list, pinmux, 16, __VA_ARGS__) \
	fn(DT_N_S_def_io_conf_list, pinmux, 17, __VA_ARGS__)
#define DT_N_S_def_io_conf_list_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_def_io_conf_list, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_def_io_conf_list, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_def_io_conf_list, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_def_io_conf_list, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_def_io_conf_list, pinmux, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_def_io_conf_list, pinmux, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_def_io_conf_list, pinmux, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_def_io_conf_list, pinmux, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_def_io_conf_list, pinmux, 8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_def_io_conf_list, pinmux, 9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_def_io_conf_list, pinmux, 10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_def_io_conf_list, pinmux, 11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_def_io_conf_list, pinmux, 12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_def_io_conf_list, pinmux, 13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_def_io_conf_list, pinmux, 14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_def_io_conf_list, pinmux, 15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_def_io_conf_list, pinmux, 16, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_def_io_conf_list, pinmux, 17, __VA_ARGS__)
#define DT_N_S_def_io_conf_list_P_pinmux_LEN 18
#define DT_N_S_def_io_conf_list_P_pinmux_EXISTS 1
#define DT_N_S_def_io_conf_list_P_compatible {"nuvoton,npcx-pinctrl-def"}
#define DT_N_S_def_io_conf_list_P_compatible_IDX_0 "nuvoton,npcx-pinctrl-def"
#define DT_N_S_def_io_conf_list_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-pinctrl-def
#define DT_N_S_def_io_conf_list_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_pinctrl_def
#define DT_N_S_def_io_conf_list_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_PINCTRL_DEF
#define DT_N_S_def_io_conf_list_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_def_io_conf_list_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_def_io_conf_list, compatible, 0)
#define DT_N_S_def_io_conf_list_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_def_io_conf_list, compatible, 0)
#define DT_N_S_def_io_conf_list_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_def_io_conf_list, compatible, 0, __VA_ARGS__)
#define DT_N_S_def_io_conf_list_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_def_io_conf_list, compatible, 0, __VA_ARGS__)
#define DT_N_S_def_io_conf_list_P_compatible_LEN 1
#define DT_N_S_def_io_conf_list_P_compatible_EXISTS 1
#define DT_N_S_def_io_conf_list_P_wakeup_source 0
#define DT_N_S_def_io_conf_list_P_wakeup_source_EXISTS 1
#define DT_N_S_def_io_conf_list_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_def_io_conf_list_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /flash@10070000
 *
 * Node identifier: DT_N_S_flash_10070000
 */

/* Node's full path: */
#define DT_N_S_flash_10070000_PATH "/flash@10070000"

/* Node's name with unit-address: */
#define DT_N_S_flash_10070000_FULL_NAME "flash@10070000"

/* Node parent (/) identifier: */
#define DT_N_S_flash_10070000_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_flash_10070000_CHILD_IDX 16

/* Helper macros for child nodes of this node. */
#define DT_N_S_flash_10070000_FOREACH_CHILD(fn) 
#define DT_N_S_flash_10070000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_flash_10070000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_flash_10070000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_flash_10070000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_flash_10070000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_flash_10070000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_flash_10070000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_flash_10070000_ORD 26
#define DT_N_S_flash_10070000_ORD_STR_SORTABLE 00026

/* Ordinals for what this node depends on directly: */
#define DT_N_S_flash_10070000_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_flash_10070000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_flash_10070000_EXISTS 1
#define DT_N_NODELABEL_flash0 DT_N_S_flash_10070000

/* Macros for properties that are special in the specification: */
#define DT_N_S_flash_10070000_REG_NUM 1
#define DT_N_S_flash_10070000_REG_IDX_0_EXISTS 1
#define DT_N_S_flash_10070000_REG_IDX_0_VAL_ADDRESS 268894208 /* 0x10070000 */
#define DT_N_S_flash_10070000_REG_IDX_0_VAL_SIZE 327680 /* 0x50000 */
#define DT_N_S_flash_10070000_RANGES_NUM 0
#define DT_N_S_flash_10070000_FOREACH_RANGE(fn) 
#define DT_N_S_flash_10070000_IRQ_NUM 0
#define DT_N_S_flash_10070000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_flash_10070000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_flash_10070000_P_reg {268894208 /* 0x10070000 */, 327680 /* 0x50000 */}
#define DT_N_S_flash_10070000_P_reg_IDX_0 268894208
#define DT_N_S_flash_10070000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_flash_10070000_P_reg_IDX_1 327680
#define DT_N_S_flash_10070000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_flash_10070000_P_reg_EXISTS 1

/*
 * Devicetree node: /flash@60000000
 *
 * Node identifier: DT_N_S_flash_60000000
 */

/* Node's full path: */
#define DT_N_S_flash_60000000_PATH "/flash@60000000"

/* Node's name with unit-address: */
#define DT_N_S_flash_60000000_FULL_NAME "flash@60000000"

/* Node parent (/) identifier: */
#define DT_N_S_flash_60000000_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_flash_60000000_CHILD_IDX 17

/* Helper macros for child nodes of this node. */
#define DT_N_S_flash_60000000_FOREACH_CHILD(fn) 
#define DT_N_S_flash_60000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_flash_60000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_flash_60000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_flash_60000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_flash_60000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_flash_60000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_flash_60000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_flash_60000000_ORD 27
#define DT_N_S_flash_60000000_ORD_STR_SORTABLE 00027

/* Ordinals for what this node depends on directly: */
#define DT_N_S_flash_60000000_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_flash_60000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_flash_60000000_EXISTS 1
#define DT_N_NODELABEL_flash1 DT_N_S_flash_60000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_flash_60000000_REG_NUM 1
#define DT_N_S_flash_60000000_REG_IDX_0_EXISTS 1
#define DT_N_S_flash_60000000_REG_IDX_0_VAL_ADDRESS 1610612736 /* 0x60000000 */
#define DT_N_S_flash_60000000_REG_IDX_0_VAL_SIZE 524288 /* 0x80000 */
#define DT_N_S_flash_60000000_RANGES_NUM 0
#define DT_N_S_flash_60000000_FOREACH_RANGE(fn) 
#define DT_N_S_flash_60000000_IRQ_NUM 0
#define DT_N_S_flash_60000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_flash_60000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_flash_60000000_P_reg {1610612736 /* 0x60000000 */, 524288 /* 0x80000 */}
#define DT_N_S_flash_60000000_P_reg_IDX_0 1610612736
#define DT_N_S_flash_60000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_flash_60000000_P_reg_IDX_1 524288
#define DT_N_S_flash_60000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_flash_60000000_P_reg_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt05-inv
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt05_inv
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt05_inv_PATH "/npcx-alts-map/alt05-inv"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt05_inv_FULL_NAME "alt05-inv"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt05_inv_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt05_inv_CHILD_IDX 6

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt05_inv_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt05_inv_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt05_inv_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt05_inv_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt05_inv_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt05_inv_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt05_inv_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt05_inv_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt05_inv_ORD 28
#define DT_N_S_npcx_alts_map_S_alt05_inv_ORD_STR_SORTABLE 00028

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt05_inv_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt05_inv_SUPPORTS_ORDS \
	39, /* /pinctrl */ \
	474, /* /pinctrl/periph-fiu-ext */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt05_inv_EXISTS 1
#define DT_N_NODELABEL_alt0_shd_bkp_spi_sl DT_N_S_npcx_alts_map_S_alt05_inv

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt05_inv_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt05_inv_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt05_inv_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt05_inv_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt05_inv_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt05_inv_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt05_inv_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt05_inv_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt05_inv_P_alts_IDX_0_VAL_group 0
#define DT_N_S_npcx_alts_map_S_alt05_inv_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt05_inv_P_alts_IDX_0_VAL_bit 5
#define DT_N_S_npcx_alts_map_S_alt05_inv_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt05_inv_P_alts_IDX_0_VAL_inv 1
#define DT_N_S_npcx_alts_map_S_alt05_inv_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt05_inv_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt05_inv, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt05_inv_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt05_inv, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt05_inv_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt05_inv, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt05_inv_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt05_inv, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt05_inv_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt05_inv_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt06
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt06
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt06_PATH "/npcx-alts-map/alt06"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt06_FULL_NAME "alt06"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt06_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt06_CHILD_IDX 7

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt06_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt06_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt06_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt06_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt06_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt06_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt06_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt06_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt06_ORD 29
#define DT_N_S_npcx_alts_map_S_alt06_ORD_STR_SORTABLE 00029

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt06_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt06_SUPPORTS_ORDS \
	39, /* /pinctrl */ \
	477, /* /pinctrl/periph-fiu-shd-quad */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt06_EXISTS 1
#define DT_N_NODELABEL_alt0_shdf_spi_quad DT_N_S_npcx_alts_map_S_alt06

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt06_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt06_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt06_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt06_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt06_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt06_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt06_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt06_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt06_P_alts_IDX_0_VAL_group 0
#define DT_N_S_npcx_alts_map_S_alt06_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt06_P_alts_IDX_0_VAL_bit 6
#define DT_N_S_npcx_alts_map_S_alt06_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt06_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt06_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt06_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt06, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt06_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt06, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt06_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt06, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt06_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt06, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt06_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt06_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt07
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt07
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt07_PATH "/npcx-alts-map/alt07"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt07_FULL_NAME "alt07"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt07_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt07_CHILD_IDX 8

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt07_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt07_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt07_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt07_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt07_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt07_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt07_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt07_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt07_ORD 30
#define DT_N_S_npcx_alts_map_S_alt07_ORD_STR_SORTABLE 00030

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt07_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt07_SUPPORTS_ORDS \
	39, /* /pinctrl */ \
	475, /* /pinctrl/periph-fiu-shd */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt07_EXISTS 1
#define DT_N_NODELABEL_alt0_shd1_spi DT_N_S_npcx_alts_map_S_alt07

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt07_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt07_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt07_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt07_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt07_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt07_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt07_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt07_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt07_P_alts_IDX_0_VAL_group 0
#define DT_N_S_npcx_alts_map_S_alt07_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt07_P_alts_IDX_0_VAL_bit 7
#define DT_N_S_npcx_alts_map_S_alt07_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt07_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt07_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt07_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt07, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt07_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt07, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt07_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt07, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt07_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt07, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt07_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt07_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt11
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt11_PATH "/npcx-alts-map/alt11"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt11_FULL_NAME "alt11"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt11_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt11_CHILD_IDX 10

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt11_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt11_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt11_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt11_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt11_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt11_ORD 31
#define DT_N_S_npcx_alts_map_S_alt11_ORD_STR_SORTABLE 00031

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt11_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt11_SUPPORTS_ORDS \
	39, /* /pinctrl */ \
	439, /* /pinctrl/periph-uart1-sin */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt11_EXISTS 1
#define DT_N_NODELABEL_alt1_urti_sl DT_N_S_npcx_alts_map_S_alt11

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt11_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt11_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt11_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt11_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt11_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt11_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt11_P_alts_IDX_0_VAL_group 1
#define DT_N_S_npcx_alts_map_S_alt11_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt11_P_alts_IDX_0_VAL_bit 1
#define DT_N_S_npcx_alts_map_S_alt11_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt11_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt11_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt11_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt11, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt11_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt11, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt11_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt11, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt11_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt11, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt11_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt11_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt12
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt12_PATH "/npcx-alts-map/alt12"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt12_FULL_NAME "alt12"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt12_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt12_CHILD_IDX 11

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt12_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt12_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt12_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt12_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt12_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt12_ORD 32
#define DT_N_S_npcx_alts_map_S_alt12_ORD_STR_SORTABLE 00032

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt12_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt12_SUPPORTS_ORDS \
	39, /* /pinctrl */ \
	440, /* /pinctrl/periph-uart1-sout */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt12_EXISTS 1
#define DT_N_NODELABEL_alt1_urto1_sl DT_N_S_npcx_alts_map_S_alt12

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt12_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt12_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt12_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt12_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt12_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt12_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt12_P_alts_IDX_0_VAL_group 1
#define DT_N_S_npcx_alts_map_S_alt12_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt12_P_alts_IDX_0_VAL_bit 2
#define DT_N_S_npcx_alts_map_S_alt12_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt12_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt12_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt12_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt12, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt12_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt12, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt12_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt12, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt12_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt12, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt12_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt12_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt132
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt132
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt132_PATH "/npcx-alts-map/alt132"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt132_FULL_NAME "alt132"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt132_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt132_CHILD_IDX 125

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt132_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt132_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt132_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt132_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt132_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt132_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt132_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt132_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt132_ORD 33
#define DT_N_S_npcx_alts_map_S_alt132_ORD_STR_SORTABLE 00033

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt132_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt132_SUPPORTS_ORDS \
	39, /* /pinctrl */ \
	40, /* /pinctrl/periph-psl-in1 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt132_EXISTS 1
#define DT_N_NODELABEL_altcx_psl_in1_ahi DT_N_S_npcx_alts_map_S_alt132

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt132_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt132_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt132_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt132_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt132_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt132_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt132_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt132_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt132_P_alts_IDX_0_VAL_group 19
#define DT_N_S_npcx_alts_map_S_alt132_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt132_P_alts_IDX_0_VAL_bit 2
#define DT_N_S_npcx_alts_map_S_alt132_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt132_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt132_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt132_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt132, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt132_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt132, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt132_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt132, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt132_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt132, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt132_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt132_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt140
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt140
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt140_PATH "/npcx-alts-map/alt140"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt140_FULL_NAME "alt140"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt140_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt140_CHILD_IDX 131

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt140_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt140_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt140_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt140_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt140_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt140_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt140_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt140_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt140_ORD 34
#define DT_N_S_npcx_alts_map_S_alt140_ORD_STR_SORTABLE 00034

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt140_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt140_SUPPORTS_ORDS \
	39, /* /pinctrl */ \
	41, /* /pinctrl/periph-psl-out-fw-ctl */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt140_EXISTS 1
#define DT_N_NODELABEL_altdx_psl_out_gpo DT_N_S_npcx_alts_map_S_alt140

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt140_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt140_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt140_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt140_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt140_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt140_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt140_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt140_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt140_P_alts_IDX_0_VAL_group 20
#define DT_N_S_npcx_alts_map_S_alt140_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt140_P_alts_IDX_0_VAL_bit 0
#define DT_N_S_npcx_alts_map_S_alt140_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt140_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt140_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt140_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt140, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt140_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt140, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt140_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt140, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt140_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt140, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt140_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt140_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt141
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt141
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt141_PATH "/npcx-alts-map/alt141"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt141_FULL_NAME "alt141"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt141_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt141_CHILD_IDX 132

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt141_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt141_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt141_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt141_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt141_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt141_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt141_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt141_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt141_ORD 35
#define DT_N_S_npcx_alts_map_S_alt141_ORD_STR_SORTABLE 00035

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt141_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt141_SUPPORTS_ORDS \
	39, /* /pinctrl */ \
	42, /* /pinctrl/periph-psl-out-inactive-high */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt141_EXISTS 1
#define DT_N_NODELABEL_altdx_psl_fw_ctl_high DT_N_S_npcx_alts_map_S_alt141

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt141_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt141_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt141_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt141_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt141_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt141_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt141_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt141_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt141_P_alts_IDX_0_VAL_group 20
#define DT_N_S_npcx_alts_map_S_alt141_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt141_P_alts_IDX_0_VAL_bit 1
#define DT_N_S_npcx_alts_map_S_alt141_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt141_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt141_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt141_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt141, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt141_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt141, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt141_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt141, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt141_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt141, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt141_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt141_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt141-inv
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt141_inv
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt141_inv_PATH "/npcx-alts-map/alt141-inv"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt141_inv_FULL_NAME "alt141-inv"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt141_inv_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt141_inv_CHILD_IDX 133

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt141_inv_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt141_inv_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt141_inv_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt141_inv_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt141_inv_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt141_inv_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt141_inv_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt141_inv_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt141_inv_ORD 36
#define DT_N_S_npcx_alts_map_S_alt141_inv_ORD_STR_SORTABLE 00036

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt141_inv_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt141_inv_SUPPORTS_ORDS \
	39, /* /pinctrl */ \
	43, /* /pinctrl/periph-psl-out-inactive-low */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt141_inv_EXISTS 1
#define DT_N_NODELABEL_altdx_psl_fw_ctl_low DT_N_S_npcx_alts_map_S_alt141_inv

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt141_inv_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt141_inv_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt141_inv_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt141_inv_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt141_inv_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt141_inv_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt141_inv_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt141_inv_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt141_inv_P_alts_IDX_0_VAL_group 20
#define DT_N_S_npcx_alts_map_S_alt141_inv_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt141_inv_P_alts_IDX_0_VAL_bit 1
#define DT_N_S_npcx_alts_map_S_alt141_inv_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt141_inv_P_alts_IDX_0_VAL_inv 1
#define DT_N_S_npcx_alts_map_S_alt141_inv_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt141_inv_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt141_inv, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt141_inv_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt141_inv, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt141_inv_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt141_inv, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt141_inv_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt141_inv, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt141_inv_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt141_inv_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt40-inv
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt40_inv
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt40_inv_PATH "/npcx-alts-map/alt40-inv"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt40_inv_FULL_NAME "alt40-inv"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt40_inv_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt40_inv_CHILD_IDX 32

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt40_inv_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt40_inv_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt40_inv_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt40_inv_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt40_inv_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt40_inv_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt40_inv_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt40_inv_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt40_inv_ORD 37
#define DT_N_S_npcx_alts_map_S_alt40_inv_ORD_STR_SORTABLE 00037

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt40_inv_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt40_inv_SUPPORTS_ORDS \
	39, /* /pinctrl */ \
	476, /* /pinctrl/periph-fiu-shd-cs1 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt40_inv_EXISTS 1
#define DT_N_NODELABEL_alt4_noshd2_spi DT_N_S_npcx_alts_map_S_alt40_inv

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt40_inv_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt40_inv_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt40_inv_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt40_inv_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt40_inv_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt40_inv_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt40_inv_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt40_inv_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt40_inv_P_alts_IDX_0_VAL_group 4
#define DT_N_S_npcx_alts_map_S_alt40_inv_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt40_inv_P_alts_IDX_0_VAL_bit 0
#define DT_N_S_npcx_alts_map_S_alt40_inv_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt40_inv_P_alts_IDX_0_VAL_inv 1
#define DT_N_S_npcx_alts_map_S_alt40_inv_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt40_inv_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt40_inv, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt40_inv_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt40_inv, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt40_inv_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt40_inv, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt40_inv_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt40_inv, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt40_inv_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt40_inv_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt51
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt51
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt51_PATH "/npcx-alts-map/alt51"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt51_FULL_NAME "alt51"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt51_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt51_CHILD_IDX 39

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt51_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt51_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt51_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt51_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt51_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt51_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt51_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt51_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt51_ORD 38
#define DT_N_S_npcx_alts_map_S_alt51_ORD_STR_SORTABLE 00038

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt51_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt51_SUPPORTS_ORDS \
	39, /* /pinctrl */ \
	267, /* /pinctrl/periph-pwm1 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt51_EXISTS 1
#define DT_N_NODELABEL_alt5_b_pwm_sl DT_N_S_npcx_alts_map_S_alt51

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt51_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt51_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt51_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt51_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt51_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt51_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt51_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt51_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt51_P_alts_IDX_0_VAL_group 5
#define DT_N_S_npcx_alts_map_S_alt51_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt51_P_alts_IDX_0_VAL_bit 1
#define DT_N_S_npcx_alts_map_S_alt51_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt51_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt51_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt51_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt51, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt51_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt51, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt51_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt51, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt51_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt51, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt51_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt51_P_alts_EXISTS 1

/*
 * Devicetree node: /pinctrl
 *
 * Node identifier: DT_N_S_pinctrl
 *
 * Binding (compatible = nuvoton,npcx-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/nuvoton,npcx-pinctrl.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_PATH "/pinctrl"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_FULL_NAME "pinctrl"

/* Node parent (/) identifier: */
#define DT_N_S_pinctrl_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_CHILD_IDX 11

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off) fn(DT_N_S_pinctrl_S_periph_fiu_shd) fn(DT_N_S_pinctrl_S_periph_fiu_ext) fn(DT_N_S_pinctrl_S_periph_fiu_shd_quad) fn(DT_N_S_pinctrl_S_periph_fiu_shd_cs1) fn(DT_N_S_pinctrl_S_periph_lpc_espi) fn(DT_N_S_pinctrl_S_periph_pwm1) fn(DT_N_S_pinctrl_S_periph_uart1_sin) fn(DT_N_S_pinctrl_S_periph_uart1_sout) fn(DT_N_S_pinctrl_S_periph_psl_in1) fn(DT_N_S_pinctrl_S_periph_psl_out_inactive_high) fn(DT_N_S_pinctrl_S_periph_psl_out_inactive_low) fn(DT_N_S_pinctrl_S_periph_psl_out_fw_ctl)
#define DT_N_S_pinctrl_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_fiu_shd) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_fiu_ext) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_fiu_shd_quad) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_fiu_shd_cs1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_lpc_espi) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_pwm1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_uart1_sin) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_uart1_sout) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_psl_in1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_psl_out_inactive_high) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_psl_out_inactive_low) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_psl_out_fw_ctl)
#define DT_N_S_pinctrl_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_fiu_shd, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_fiu_ext, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_fiu_shd_quad, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_fiu_shd_cs1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_lpc_espi, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_pwm1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_uart1_sin, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_uart1_sout, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_psl_in1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_psl_out_inactive_high, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_psl_out_inactive_low, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_psl_out_fw_ctl, __VA_ARGS__)
#define DT_N_S_pinctrl_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_fiu_shd, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_fiu_ext, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_fiu_shd_quad, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_fiu_shd_cs1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_lpc_espi, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_pwm1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_uart1_sin, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_uart1_sout, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_psl_in1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_psl_out_inactive_high, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_psl_out_inactive_low, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_psl_out_fw_ctl, __VA_ARGS__)
#define DT_N_S_pinctrl_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off) fn(DT_N_S_pinctrl_S_periph_fiu_shd) fn(DT_N_S_pinctrl_S_periph_fiu_ext) fn(DT_N_S_pinctrl_S_periph_fiu_shd_quad) fn(DT_N_S_pinctrl_S_periph_fiu_shd_cs1) fn(DT_N_S_pinctrl_S_periph_lpc_espi) fn(DT_N_S_pinctrl_S_periph_pwm1) fn(DT_N_S_pinctrl_S_periph_uart1_sin) fn(DT_N_S_pinctrl_S_periph_uart1_sout) fn(DT_N_S_pinctrl_S_periph_psl_in1) fn(DT_N_S_pinctrl_S_periph_psl_out_inactive_high) fn(DT_N_S_pinctrl_S_periph_psl_out_inactive_low) fn(DT_N_S_pinctrl_S_periph_psl_out_fw_ctl)
#define DT_N_S_pinctrl_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_fiu_shd) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_fiu_ext) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_fiu_shd_quad) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_fiu_shd_cs1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_lpc_espi) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_pwm1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_uart1_sin) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_uart1_sout) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_psl_in1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_psl_out_inactive_high) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_psl_out_inactive_low) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_psl_out_fw_ctl)
#define DT_N_S_pinctrl_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_fiu_shd, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_fiu_ext, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_fiu_shd_quad, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_fiu_shd_cs1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_lpc_espi, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_pwm1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_uart1_sin, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_uart1_sout, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_psl_in1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_psl_out_inactive_high, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_psl_out_inactive_low, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_psl_out_fw_ctl, __VA_ARGS__)
#define DT_N_S_pinctrl_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_fiu_shd, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_fiu_ext, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_fiu_shd_quad, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_fiu_shd_cs1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_lpc_espi, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_pwm1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_uart1_sin, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_uart1_sout, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_psl_in1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_psl_out_inactive_high, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_psl_out_inactive_low, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_periph_psl_out_fw_ctl, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_ORD 39
#define DT_N_S_pinctrl_ORD_STR_SORTABLE 00039

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_REQUIRES_ORDS \
	0, /* / */ \
	9, /* /npcx-alts-map/alt17 */ \
	24, /* /npcx-alts-map/altf2 */ \
	28, /* /npcx-alts-map/alt05-inv */ \
	29, /* /npcx-alts-map/alt06 */ \
	30, /* /npcx-alts-map/alt07 */ \
	31, /* /npcx-alts-map/alt11 */ \
	32, /* /npcx-alts-map/alt12 */ \
	33, /* /npcx-alts-map/alt132 */ \
	34, /* /npcx-alts-map/alt140 */ \
	35, /* /npcx-alts-map/alt141 */ \
	36, /* /npcx-alts-map/alt141-inv */ \
	37, /* /npcx-alts-map/alt40-inv */ \
	38, /* /npcx-alts-map/alt51 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_SUPPORTS_ORDS \
	40, /* /pinctrl/periph-psl-in1 */ \
	41, /* /pinctrl/periph-psl-out-fw-ctl */ \
	42, /* /pinctrl/periph-psl-out-inactive-high */ \
	43, /* /pinctrl/periph-psl-out-inactive-low */ \
	267, /* /pinctrl/periph-pwm1 */ \
	276, /* /pinctrl/periph-lpc-espi */ \
	439, /* /pinctrl/periph-uart1-sin */ \
	440, /* /pinctrl/periph-uart1-sout */ \
	473, /* /pinctrl/devctl-fiu-ext-tris-off */ \
	474, /* /pinctrl/periph-fiu-ext */ \
	475, /* /pinctrl/periph-fiu-shd */ \
	476, /* /pinctrl/periph-fiu-shd-cs1 */ \
	477, /* /pinctrl/periph-fiu-shd-quad */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_EXISTS 1
#define DT_N_INST_0_nuvoton_npcx_pinctrl DT_N_S_pinctrl
#define DT_N_NODELABEL_pinctrl           DT_N_S_pinctrl

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_REG_NUM 0
#define DT_N_S_pinctrl_RANGES_NUM 0
#define DT_N_S_pinctrl_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_IRQ_NUM 0
#define DT_N_S_pinctrl_COMPAT_MATCHES_nuvoton_npcx_pinctrl 1
#define DT_N_S_pinctrl_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_pinctrl_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_COMPAT_MODEL_IDX_0 "npcx-pinctrl"
#define DT_N_S_pinctrl_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_P_status "okay"
#define DT_N_S_pinctrl_P_status_STRING_UNQUOTED okay
#define DT_N_S_pinctrl_P_status_STRING_TOKEN okay
#define DT_N_S_pinctrl_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_pinctrl_P_status_IDX_0 "okay"
#define DT_N_S_pinctrl_P_status_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_P_status_ENUM_IDX 1
#define DT_N_S_pinctrl_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_pinctrl_P_status_ENUM_TOKEN okay
#define DT_N_S_pinctrl_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_pinctrl_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl, status, 0)
#define DT_N_S_pinctrl_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl, status, 0)
#define DT_N_S_pinctrl_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl, status, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl, status, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_P_status_LEN 1
#define DT_N_S_pinctrl_P_status_EXISTS 1
#define DT_N_S_pinctrl_P_compatible {"nuvoton,npcx-pinctrl"}
#define DT_N_S_pinctrl_P_compatible_IDX_0 "nuvoton,npcx-pinctrl"
#define DT_N_S_pinctrl_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-pinctrl
#define DT_N_S_pinctrl_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_pinctrl
#define DT_N_S_pinctrl_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_PINCTRL
#define DT_N_S_pinctrl_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl, compatible, 0)
#define DT_N_S_pinctrl_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl, compatible, 0)
#define DT_N_S_pinctrl_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl, compatible, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl, compatible, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_P_compatible_LEN 1
#define DT_N_S_pinctrl_P_compatible_EXISTS 1
#define DT_N_S_pinctrl_P_wakeup_source 0
#define DT_N_S_pinctrl_P_wakeup_source_EXISTS 1
#define DT_N_S_pinctrl_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_pinctrl_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /pinctrl/periph-psl-in1
 *
 * Node identifier: DT_N_S_pinctrl_S_periph_psl_in1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_periph_psl_in1_PATH "/pinctrl/periph-psl-in1"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_periph_psl_in1_FULL_NAME "periph-psl-in1"

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_periph_psl_in1_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_periph_psl_in1_CHILD_IDX 9

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_periph_psl_in1_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_periph_psl_in1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_periph_psl_in1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_periph_psl_in1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_periph_psl_in1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_periph_psl_in1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_periph_psl_in1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_periph_psl_in1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_periph_psl_in1_ORD 40
#define DT_N_S_pinctrl_S_periph_psl_in1_ORD_STR_SORTABLE 00040

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_periph_psl_in1_REQUIRES_ORDS \
	24, /* /npcx-alts-map/altf2 */ \
	33, /* /npcx-alts-map/alt132 */ \
	39, /* /pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_periph_psl_in1_SUPPORTS_ORDS \
	44, /* /hibernate-ctrl-psl */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_periph_psl_in1_EXISTS 1
#define DT_N_NODELABEL_psl_in1_gpstb12 DT_N_S_pinctrl_S_periph_psl_in1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_periph_psl_in1_REG_NUM 0
#define DT_N_S_pinctrl_S_periph_psl_in1_RANGES_NUM 0
#define DT_N_S_pinctrl_S_periph_psl_in1_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_periph_psl_in1_IRQ_NUM 0
#define DT_N_S_pinctrl_S_periph_psl_in1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_periph_psl_in1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_periph_psl_in1_P_pinmux DT_N_S_npcx_alts_map_S_altf2
#define DT_N_S_pinctrl_S_periph_psl_in1_P_pinmux_IDX_0 DT_N_S_npcx_alts_map_S_altf2
#define DT_N_S_pinctrl_S_periph_psl_in1_P_pinmux_IDX_0_PH DT_N_S_npcx_alts_map_S_altf2
#define DT_N_S_pinctrl_S_periph_psl_in1_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_periph_psl_in1_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_periph_psl_in1, pinmux, 0)
#define DT_N_S_pinctrl_S_periph_psl_in1_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_periph_psl_in1, pinmux, 0)
#define DT_N_S_pinctrl_S_periph_psl_in1_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_periph_psl_in1, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_periph_psl_in1_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_periph_psl_in1, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_periph_psl_in1_P_pinmux_LEN 1
#define DT_N_S_pinctrl_S_periph_psl_in1_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_periph_psl_in1_P_psl_offset 2
#define DT_N_S_pinctrl_S_periph_psl_in1_P_psl_offset_EXISTS 1
#define DT_N_S_pinctrl_S_periph_psl_in1_P_psl_polarity DT_N_S_npcx_alts_map_S_alt132
#define DT_N_S_pinctrl_S_periph_psl_in1_P_psl_polarity_IDX_0 DT_N_S_npcx_alts_map_S_alt132
#define DT_N_S_pinctrl_S_periph_psl_in1_P_psl_polarity_IDX_0_PH DT_N_S_npcx_alts_map_S_alt132
#define DT_N_S_pinctrl_S_periph_psl_in1_P_psl_polarity_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_periph_psl_in1_P_psl_polarity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_periph_psl_in1, psl_polarity, 0)
#define DT_N_S_pinctrl_S_periph_psl_in1_P_psl_polarity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_periph_psl_in1, psl_polarity, 0)
#define DT_N_S_pinctrl_S_periph_psl_in1_P_psl_polarity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_periph_psl_in1, psl_polarity, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_periph_psl_in1_P_psl_polarity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_periph_psl_in1, psl_polarity, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_periph_psl_in1_P_psl_polarity_LEN 1
#define DT_N_S_pinctrl_S_periph_psl_in1_P_psl_polarity_EXISTS 1
#define DT_N_S_pinctrl_S_periph_psl_in1_P_pinmux_locked 0
#define DT_N_S_pinctrl_S_periph_psl_in1_P_pinmux_locked_EXISTS 1
#define DT_N_S_pinctrl_S_periph_psl_in1_P_pinmux_gpio 0
#define DT_N_S_pinctrl_S_periph_psl_in1_P_pinmux_gpio_EXISTS 1
#define DT_N_S_pinctrl_S_periph_psl_in1_P_psl_in_mode "edge"
#define DT_N_S_pinctrl_S_periph_psl_in1_P_psl_in_mode_STRING_UNQUOTED edge
#define DT_N_S_pinctrl_S_periph_psl_in1_P_psl_in_mode_STRING_TOKEN edge
#define DT_N_S_pinctrl_S_periph_psl_in1_P_psl_in_mode_STRING_UPPER_TOKEN EDGE
#define DT_N_S_pinctrl_S_periph_psl_in1_P_psl_in_mode_IDX_0 "edge"
#define DT_N_S_pinctrl_S_periph_psl_in1_P_psl_in_mode_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_periph_psl_in1_P_psl_in_mode_ENUM_IDX 1
#define DT_N_S_pinctrl_S_periph_psl_in1_P_psl_in_mode_ENUM_VAL_edge_EXISTS 1
#define DT_N_S_pinctrl_S_periph_psl_in1_P_psl_in_mode_ENUM_TOKEN edge
#define DT_N_S_pinctrl_S_periph_psl_in1_P_psl_in_mode_ENUM_UPPER_TOKEN EDGE
#define DT_N_S_pinctrl_S_periph_psl_in1_P_psl_in_mode_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_periph_psl_in1, psl_in_mode, 0)
#define DT_N_S_pinctrl_S_periph_psl_in1_P_psl_in_mode_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_periph_psl_in1, psl_in_mode, 0)
#define DT_N_S_pinctrl_S_periph_psl_in1_P_psl_in_mode_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_periph_psl_in1, psl_in_mode, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_periph_psl_in1_P_psl_in_mode_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_periph_psl_in1, psl_in_mode, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_periph_psl_in1_P_psl_in_mode_LEN 1
#define DT_N_S_pinctrl_S_periph_psl_in1_P_psl_in_mode_EXISTS 1
#define DT_N_S_pinctrl_S_periph_psl_in1_P_psl_in_pol "high-rising"
#define DT_N_S_pinctrl_S_periph_psl_in1_P_psl_in_pol_STRING_UNQUOTED high-rising
#define DT_N_S_pinctrl_S_periph_psl_in1_P_psl_in_pol_STRING_TOKEN high_rising
#define DT_N_S_pinctrl_S_periph_psl_in1_P_psl_in_pol_STRING_UPPER_TOKEN HIGH_RISING
#define DT_N_S_pinctrl_S_periph_psl_in1_P_psl_in_pol_IDX_0 "high-rising"
#define DT_N_S_pinctrl_S_periph_psl_in1_P_psl_in_pol_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_periph_psl_in1_P_psl_in_pol_ENUM_IDX 1
#define DT_N_S_pinctrl_S_periph_psl_in1_P_psl_in_pol_ENUM_VAL_high_rising_EXISTS 1
#define DT_N_S_pinctrl_S_periph_psl_in1_P_psl_in_pol_ENUM_TOKEN high_rising
#define DT_N_S_pinctrl_S_periph_psl_in1_P_psl_in_pol_ENUM_UPPER_TOKEN HIGH_RISING
#define DT_N_S_pinctrl_S_periph_psl_in1_P_psl_in_pol_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_periph_psl_in1, psl_in_pol, 0)
#define DT_N_S_pinctrl_S_periph_psl_in1_P_psl_in_pol_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_periph_psl_in1, psl_in_pol, 0)
#define DT_N_S_pinctrl_S_periph_psl_in1_P_psl_in_pol_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_periph_psl_in1, psl_in_pol, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_periph_psl_in1_P_psl_in_pol_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_periph_psl_in1, psl_in_pol, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_periph_psl_in1_P_psl_in_pol_LEN 1
#define DT_N_S_pinctrl_S_periph_psl_in1_P_psl_in_pol_EXISTS 1
#define DT_N_S_pinctrl_S_periph_psl_in1_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_periph_psl_in1_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_periph_psl_in1_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_periph_psl_in1_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_periph_psl_in1_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_periph_psl_in1_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /pinctrl/periph-psl-out-fw-ctl
 *
 * Node identifier: DT_N_S_pinctrl_S_periph_psl_out_fw_ctl
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_periph_psl_out_fw_ctl_PATH "/pinctrl/periph-psl-out-fw-ctl"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_periph_psl_out_fw_ctl_FULL_NAME "periph-psl-out-fw-ctl"

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_periph_psl_out_fw_ctl_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_periph_psl_out_fw_ctl_CHILD_IDX 12

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_periph_psl_out_fw_ctl_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_periph_psl_out_fw_ctl_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_periph_psl_out_fw_ctl_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_periph_psl_out_fw_ctl_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_periph_psl_out_fw_ctl_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_periph_psl_out_fw_ctl_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_periph_psl_out_fw_ctl_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_periph_psl_out_fw_ctl_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_periph_psl_out_fw_ctl_ORD 41
#define DT_N_S_pinctrl_S_periph_psl_out_fw_ctl_ORD_STR_SORTABLE 00041

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_periph_psl_out_fw_ctl_REQUIRES_ORDS \
	34, /* /npcx-alts-map/alt140 */ \
	39, /* /pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_periph_psl_out_fw_ctl_SUPPORTS_ORDS \
	44, /* /hibernate-ctrl-psl */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_periph_psl_out_fw_ctl_EXISTS 1
#define DT_N_NODELABEL_psl_out_fw_ctl_en DT_N_S_pinctrl_S_periph_psl_out_fw_ctl

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_periph_psl_out_fw_ctl_REG_NUM 0
#define DT_N_S_pinctrl_S_periph_psl_out_fw_ctl_RANGES_NUM 0
#define DT_N_S_pinctrl_S_periph_psl_out_fw_ctl_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_periph_psl_out_fw_ctl_IRQ_NUM 0
#define DT_N_S_pinctrl_S_periph_psl_out_fw_ctl_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_periph_psl_out_fw_ctl_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_periph_psl_out_fw_ctl_P_pinmux DT_N_S_npcx_alts_map_S_alt140
#define DT_N_S_pinctrl_S_periph_psl_out_fw_ctl_P_pinmux_IDX_0 DT_N_S_npcx_alts_map_S_alt140
#define DT_N_S_pinctrl_S_periph_psl_out_fw_ctl_P_pinmux_IDX_0_PH DT_N_S_npcx_alts_map_S_alt140
#define DT_N_S_pinctrl_S_periph_psl_out_fw_ctl_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_periph_psl_out_fw_ctl_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_periph_psl_out_fw_ctl, pinmux, 0)
#define DT_N_S_pinctrl_S_periph_psl_out_fw_ctl_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_periph_psl_out_fw_ctl, pinmux, 0)
#define DT_N_S_pinctrl_S_periph_psl_out_fw_ctl_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_periph_psl_out_fw_ctl, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_periph_psl_out_fw_ctl_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_periph_psl_out_fw_ctl, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_periph_psl_out_fw_ctl_P_pinmux_LEN 1
#define DT_N_S_pinctrl_S_periph_psl_out_fw_ctl_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_periph_psl_out_fw_ctl_P_pinmux_locked 0
#define DT_N_S_pinctrl_S_periph_psl_out_fw_ctl_P_pinmux_locked_EXISTS 1
#define DT_N_S_pinctrl_S_periph_psl_out_fw_ctl_P_pinmux_gpio 0
#define DT_N_S_pinctrl_S_periph_psl_out_fw_ctl_P_pinmux_gpio_EXISTS 1
#define DT_N_S_pinctrl_S_periph_psl_out_fw_ctl_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_periph_psl_out_fw_ctl_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_periph_psl_out_fw_ctl_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_periph_psl_out_fw_ctl_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_periph_psl_out_fw_ctl_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_periph_psl_out_fw_ctl_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /pinctrl/periph-psl-out-inactive-high
 *
 * Node identifier: DT_N_S_pinctrl_S_periph_psl_out_inactive_high
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_high_PATH "/pinctrl/periph-psl-out-inactive-high"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_high_FULL_NAME "periph-psl-out-inactive-high"

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_high_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_high_CHILD_IDX 10

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_high_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_high_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_high_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_high_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_high_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_high_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_high_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_high_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_high_ORD 42
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_high_ORD_STR_SORTABLE 00042

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_high_REQUIRES_ORDS \
	35, /* /npcx-alts-map/alt141 */ \
	39, /* /pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_high_SUPPORTS_ORDS \
	44, /* /hibernate-ctrl-psl */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_high_EXISTS 1
#define DT_N_NODELABEL_psl_out_fw_high DT_N_S_pinctrl_S_periph_psl_out_inactive_high

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_high_REG_NUM 0
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_high_RANGES_NUM 0
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_high_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_high_IRQ_NUM 0
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_high_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_high_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_high_P_pinmux DT_N_S_npcx_alts_map_S_alt141
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_high_P_pinmux_IDX_0 DT_N_S_npcx_alts_map_S_alt141
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_high_P_pinmux_IDX_0_PH DT_N_S_npcx_alts_map_S_alt141
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_high_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_high_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_periph_psl_out_inactive_high, pinmux, 0)
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_high_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_periph_psl_out_inactive_high, pinmux, 0)
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_high_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_periph_psl_out_inactive_high, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_high_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_periph_psl_out_inactive_high, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_high_P_pinmux_LEN 1
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_high_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_high_P_pinmux_locked 0
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_high_P_pinmux_locked_EXISTS 1
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_high_P_pinmux_gpio 0
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_high_P_pinmux_gpio_EXISTS 1
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_high_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_high_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_high_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_high_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_high_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_high_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /pinctrl/periph-psl-out-inactive-low
 *
 * Node identifier: DT_N_S_pinctrl_S_periph_psl_out_inactive_low
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_low_PATH "/pinctrl/periph-psl-out-inactive-low"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_low_FULL_NAME "periph-psl-out-inactive-low"

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_low_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_low_CHILD_IDX 11

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_low_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_low_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_low_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_low_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_low_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_low_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_low_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_low_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_low_ORD 43
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_low_ORD_STR_SORTABLE 00043

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_low_REQUIRES_ORDS \
	36, /* /npcx-alts-map/alt141-inv */ \
	39, /* /pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_low_SUPPORTS_ORDS \
	44, /* /hibernate-ctrl-psl */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_low_EXISTS 1
#define DT_N_NODELABEL_psl_out_fw_low DT_N_S_pinctrl_S_periph_psl_out_inactive_low

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_low_REG_NUM 0
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_low_RANGES_NUM 0
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_low_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_low_IRQ_NUM 0
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_low_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_low_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_low_P_pinmux DT_N_S_npcx_alts_map_S_alt141_inv
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_low_P_pinmux_IDX_0 DT_N_S_npcx_alts_map_S_alt141_inv
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_low_P_pinmux_IDX_0_PH DT_N_S_npcx_alts_map_S_alt141_inv
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_low_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_low_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_periph_psl_out_inactive_low, pinmux, 0)
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_low_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_periph_psl_out_inactive_low, pinmux, 0)
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_low_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_periph_psl_out_inactive_low, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_low_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_periph_psl_out_inactive_low, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_low_P_pinmux_LEN 1
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_low_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_low_P_pinmux_locked 0
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_low_P_pinmux_locked_EXISTS 1
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_low_P_pinmux_gpio 0
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_low_P_pinmux_gpio_EXISTS 1
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_low_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_low_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_low_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_low_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_low_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_periph_psl_out_inactive_low_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /hibernate-ctrl-psl
 *
 * Node identifier: DT_N_S_hibernate_ctrl_psl
 *
 * Binding (compatible = npcx-hibernate-psl):
 *   /home/bk911/projects/nvt/lenovo/lnv-npcx-zephyr/dts/bindings/hibernate/npcx-hibernate-psl.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_hibernate_ctrl_psl_PATH "/hibernate-ctrl-psl"

/* Node's name with unit-address: */
#define DT_N_S_hibernate_ctrl_psl_FULL_NAME "hibernate-ctrl-psl"

/* Node parent (/) identifier: */
#define DT_N_S_hibernate_ctrl_psl_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_hibernate_ctrl_psl_CHILD_IDX 22

/* Helper macros for child nodes of this node. */
#define DT_N_S_hibernate_ctrl_psl_FOREACH_CHILD(fn) 
#define DT_N_S_hibernate_ctrl_psl_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_hibernate_ctrl_psl_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_hibernate_ctrl_psl_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_hibernate_ctrl_psl_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_hibernate_ctrl_psl_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_hibernate_ctrl_psl_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_hibernate_ctrl_psl_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_hibernate_ctrl_psl_ORD 44
#define DT_N_S_hibernate_ctrl_psl_ORD_STR_SORTABLE 00044

/* Ordinals for what this node depends on directly: */
#define DT_N_S_hibernate_ctrl_psl_REQUIRES_ORDS \
	0, /* / */ \
	40, /* /pinctrl/periph-psl-in1 */ \
	41, /* /pinctrl/periph-psl-out-fw-ctl */ \
	42, /* /pinctrl/periph-psl-out-inactive-high */ \
	43, /* /pinctrl/periph-psl-out-inactive-low */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_hibernate_ctrl_psl_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_hibernate_ctrl_psl_EXISTS 1
#define DT_N_INST_0_npcx_hibernate_psl    DT_N_S_hibernate_ctrl_psl
#define DT_N_NODELABEL_hibernate_ctrl_psl DT_N_S_hibernate_ctrl_psl

/* Macros for properties that are special in the specification: */
#define DT_N_S_hibernate_ctrl_psl_REG_NUM 0
#define DT_N_S_hibernate_ctrl_psl_RANGES_NUM 0
#define DT_N_S_hibernate_ctrl_psl_FOREACH_RANGE(fn) 
#define DT_N_S_hibernate_ctrl_psl_IRQ_NUM 0
#define DT_N_S_hibernate_ctrl_psl_COMPAT_MATCHES_npcx_hibernate_psl 1
#define DT_N_S_hibernate_ctrl_psl_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_hibernate_ctrl_psl_PINCTRL_NUM 2
#define DT_N_S_hibernate_ctrl_psl_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_hibernate_ctrl_psl_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_hibernate_ctrl_psl_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_hibernate_ctrl_psl_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_hibernate_ctrl_psl_PINCTRL_NAME_default_IDX 0
#define DT_N_S_hibernate_ctrl_psl_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_periph_psl_in1
#define DT_N_S_hibernate_ctrl_psl_PINCTRL_IDX_1_EXISTS 1
#define DT_N_S_hibernate_ctrl_psl_PINCTRL_IDX_1_TOKEN hibernate
#define DT_N_S_hibernate_ctrl_psl_PINCTRL_IDX_1_UPPER_TOKEN HIBERNATE
#define DT_N_S_hibernate_ctrl_psl_PINCTRL_NAME_hibernate_EXISTS 1
#define DT_N_S_hibernate_ctrl_psl_PINCTRL_NAME_hibernate_IDX 1
#define DT_N_S_hibernate_ctrl_psl_PINCTRL_NAME_hibernate_IDX_0_PH DT_N_S_pinctrl_S_periph_psl_out_inactive_high
#define DT_N_S_hibernate_ctrl_psl_PINCTRL_NAME_hibernate_IDX_1_PH DT_N_S_pinctrl_S_periph_psl_out_fw_ctl
#define DT_N_S_hibernate_ctrl_psl_PINCTRL_NAME_hibernate_IDX_2_PH DT_N_S_pinctrl_S_periph_psl_out_inactive_low

/* Generic property macros: */
#define DT_N_S_hibernate_ctrl_psl_P_psl_driven_type "fw-ctrl-driven"
#define DT_N_S_hibernate_ctrl_psl_P_psl_driven_type_STRING_UNQUOTED fw-ctrl-driven
#define DT_N_S_hibernate_ctrl_psl_P_psl_driven_type_STRING_TOKEN fw_ctrl_driven
#define DT_N_S_hibernate_ctrl_psl_P_psl_driven_type_STRING_UPPER_TOKEN FW_CTRL_DRIVEN
#define DT_N_S_hibernate_ctrl_psl_P_psl_driven_type_IDX_0 "fw-ctrl-driven"
#define DT_N_S_hibernate_ctrl_psl_P_psl_driven_type_IDX_0_EXISTS 1
#define DT_N_S_hibernate_ctrl_psl_P_psl_driven_type_ENUM_IDX 1
#define DT_N_S_hibernate_ctrl_psl_P_psl_driven_type_ENUM_VAL_fw_ctrl_driven_EXISTS 1
#define DT_N_S_hibernate_ctrl_psl_P_psl_driven_type_ENUM_TOKEN fw_ctrl_driven
#define DT_N_S_hibernate_ctrl_psl_P_psl_driven_type_ENUM_UPPER_TOKEN FW_CTRL_DRIVEN
#define DT_N_S_hibernate_ctrl_psl_P_psl_driven_type_FOREACH_PROP_ELEM(fn) fn(DT_N_S_hibernate_ctrl_psl, psl_driven_type, 0)
#define DT_N_S_hibernate_ctrl_psl_P_psl_driven_type_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_hibernate_ctrl_psl, psl_driven_type, 0)
#define DT_N_S_hibernate_ctrl_psl_P_psl_driven_type_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_hibernate_ctrl_psl, psl_driven_type, 0, __VA_ARGS__)
#define DT_N_S_hibernate_ctrl_psl_P_psl_driven_type_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_hibernate_ctrl_psl, psl_driven_type, 0, __VA_ARGS__)
#define DT_N_S_hibernate_ctrl_psl_P_psl_driven_type_LEN 1
#define DT_N_S_hibernate_ctrl_psl_P_psl_driven_type_EXISTS 1
#define DT_N_S_hibernate_ctrl_psl_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_periph_psl_in1
#define DT_N_S_hibernate_ctrl_psl_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_periph_psl_in1
#define DT_N_S_hibernate_ctrl_psl_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_hibernate_ctrl_psl_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_hibernate_ctrl_psl, pinctrl_0, 0)
#define DT_N_S_hibernate_ctrl_psl_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_hibernate_ctrl_psl, pinctrl_0, 0)
#define DT_N_S_hibernate_ctrl_psl_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_hibernate_ctrl_psl, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_hibernate_ctrl_psl_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_hibernate_ctrl_psl, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_hibernate_ctrl_psl_P_pinctrl_0_LEN 1
#define DT_N_S_hibernate_ctrl_psl_P_pinctrl_0_EXISTS 1
#define DT_N_S_hibernate_ctrl_psl_P_pinctrl_names {"default", "hibernate"}
#define DT_N_S_hibernate_ctrl_psl_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_hibernate_ctrl_psl_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_hibernate_ctrl_psl_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_hibernate_ctrl_psl_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_hibernate_ctrl_psl_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_hibernate_ctrl_psl_P_pinctrl_names_IDX_1 "hibernate"
#define DT_N_S_hibernate_ctrl_psl_P_pinctrl_names_IDX_1_STRING_UNQUOTED hibernate
#define DT_N_S_hibernate_ctrl_psl_P_pinctrl_names_IDX_1_STRING_TOKEN hibernate
#define DT_N_S_hibernate_ctrl_psl_P_pinctrl_names_IDX_1_STRING_UPPER_TOKEN HIBERNATE
#define DT_N_S_hibernate_ctrl_psl_P_pinctrl_names_IDX_1_EXISTS 1
#define DT_N_S_hibernate_ctrl_psl_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_hibernate_ctrl_psl, pinctrl_names, 0) \
	fn(DT_N_S_hibernate_ctrl_psl, pinctrl_names, 1)
#define DT_N_S_hibernate_ctrl_psl_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_hibernate_ctrl_psl, pinctrl_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_hibernate_ctrl_psl, pinctrl_names, 1)
#define DT_N_S_hibernate_ctrl_psl_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_hibernate_ctrl_psl, pinctrl_names, 0, __VA_ARGS__) \
	fn(DT_N_S_hibernate_ctrl_psl, pinctrl_names, 1, __VA_ARGS__)
#define DT_N_S_hibernate_ctrl_psl_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_hibernate_ctrl_psl, pinctrl_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_hibernate_ctrl_psl, pinctrl_names, 1, __VA_ARGS__)
#define DT_N_S_hibernate_ctrl_psl_P_pinctrl_names_LEN 2
#define DT_N_S_hibernate_ctrl_psl_P_pinctrl_names_EXISTS 1
#define DT_N_S_hibernate_ctrl_psl_P_status "okay"
#define DT_N_S_hibernate_ctrl_psl_P_status_STRING_UNQUOTED okay
#define DT_N_S_hibernate_ctrl_psl_P_status_STRING_TOKEN okay
#define DT_N_S_hibernate_ctrl_psl_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_hibernate_ctrl_psl_P_status_IDX_0 "okay"
#define DT_N_S_hibernate_ctrl_psl_P_status_IDX_0_EXISTS 1
#define DT_N_S_hibernate_ctrl_psl_P_status_ENUM_IDX 1
#define DT_N_S_hibernate_ctrl_psl_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_hibernate_ctrl_psl_P_status_ENUM_TOKEN okay
#define DT_N_S_hibernate_ctrl_psl_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_hibernate_ctrl_psl_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_hibernate_ctrl_psl, status, 0)
#define DT_N_S_hibernate_ctrl_psl_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_hibernate_ctrl_psl, status, 0)
#define DT_N_S_hibernate_ctrl_psl_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_hibernate_ctrl_psl, status, 0, __VA_ARGS__)
#define DT_N_S_hibernate_ctrl_psl_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_hibernate_ctrl_psl, status, 0, __VA_ARGS__)
#define DT_N_S_hibernate_ctrl_psl_P_status_LEN 1
#define DT_N_S_hibernate_ctrl_psl_P_status_EXISTS 1
#define DT_N_S_hibernate_ctrl_psl_P_compatible {"npcx-hibernate-psl"}
#define DT_N_S_hibernate_ctrl_psl_P_compatible_IDX_0 "npcx-hibernate-psl"
#define DT_N_S_hibernate_ctrl_psl_P_compatible_IDX_0_STRING_UNQUOTED npcx-hibernate-psl
#define DT_N_S_hibernate_ctrl_psl_P_compatible_IDX_0_STRING_TOKEN npcx_hibernate_psl
#define DT_N_S_hibernate_ctrl_psl_P_compatible_IDX_0_STRING_UPPER_TOKEN NPCX_HIBERNATE_PSL
#define DT_N_S_hibernate_ctrl_psl_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_hibernate_ctrl_psl_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_hibernate_ctrl_psl, compatible, 0)
#define DT_N_S_hibernate_ctrl_psl_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_hibernate_ctrl_psl, compatible, 0)
#define DT_N_S_hibernate_ctrl_psl_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_hibernate_ctrl_psl, compatible, 0, __VA_ARGS__)
#define DT_N_S_hibernate_ctrl_psl_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_hibernate_ctrl_psl, compatible, 0, __VA_ARGS__)
#define DT_N_S_hibernate_ctrl_psl_P_compatible_LEN 1
#define DT_N_S_hibernate_ctrl_psl_P_compatible_EXISTS 1
#define DT_N_S_hibernate_ctrl_psl_P_wakeup_source 0
#define DT_N_S_hibernate_ctrl_psl_P_wakeup_source_EXISTS 1
#define DT_N_S_hibernate_ctrl_psl_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_hibernate_ctrl_psl_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_hibernate_ctrl_psl_P_pinctrl_1_IDX_0 DT_N_S_pinctrl_S_periph_psl_out_inactive_high
#define DT_N_S_hibernate_ctrl_psl_P_pinctrl_1_IDX_0_PH DT_N_S_pinctrl_S_periph_psl_out_inactive_high
#define DT_N_S_hibernate_ctrl_psl_P_pinctrl_1_IDX_0_EXISTS 1
#define DT_N_S_hibernate_ctrl_psl_P_pinctrl_1_IDX_1 DT_N_S_pinctrl_S_periph_psl_out_fw_ctl
#define DT_N_S_hibernate_ctrl_psl_P_pinctrl_1_IDX_1_PH DT_N_S_pinctrl_S_periph_psl_out_fw_ctl
#define DT_N_S_hibernate_ctrl_psl_P_pinctrl_1_IDX_1_EXISTS 1
#define DT_N_S_hibernate_ctrl_psl_P_pinctrl_1_IDX_2 DT_N_S_pinctrl_S_periph_psl_out_inactive_low
#define DT_N_S_hibernate_ctrl_psl_P_pinctrl_1_IDX_2_PH DT_N_S_pinctrl_S_periph_psl_out_inactive_low
#define DT_N_S_hibernate_ctrl_psl_P_pinctrl_1_IDX_2_EXISTS 1
#define DT_N_S_hibernate_ctrl_psl_P_pinctrl_1_FOREACH_PROP_ELEM(fn) fn(DT_N_S_hibernate_ctrl_psl, pinctrl_1, 0) \
	fn(DT_N_S_hibernate_ctrl_psl, pinctrl_1, 1) \
	fn(DT_N_S_hibernate_ctrl_psl, pinctrl_1, 2)
#define DT_N_S_hibernate_ctrl_psl_P_pinctrl_1_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_hibernate_ctrl_psl, pinctrl_1, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_hibernate_ctrl_psl, pinctrl_1, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_hibernate_ctrl_psl, pinctrl_1, 2)
#define DT_N_S_hibernate_ctrl_psl_P_pinctrl_1_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_hibernate_ctrl_psl, pinctrl_1, 0, __VA_ARGS__) \
	fn(DT_N_S_hibernate_ctrl_psl, pinctrl_1, 1, __VA_ARGS__) \
	fn(DT_N_S_hibernate_ctrl_psl, pinctrl_1, 2, __VA_ARGS__)
#define DT_N_S_hibernate_ctrl_psl_P_pinctrl_1_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_hibernate_ctrl_psl, pinctrl_1, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_hibernate_ctrl_psl, pinctrl_1, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_hibernate_ctrl_psl, pinctrl_1, 2, __VA_ARGS__)
#define DT_N_S_hibernate_ctrl_psl_P_pinctrl_1_LEN 3
#define DT_N_S_hibernate_ctrl_psl_P_pinctrl_1_EXISTS 1

/*
 * Devicetree node: /memory@20010000
 *
 * Node identifier: DT_N_S_memory_20010000
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE/dts/bindings/base/zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_memory_20010000_PATH "/memory@20010000"

/* Node's name with unit-address: */
#define DT_N_S_memory_20010000_FULL_NAME "memory@20010000"

/* Node parent (/) identifier: */
#define DT_N_S_memory_20010000_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_memory_20010000_CHILD_IDX 23

/* Helper macros for child nodes of this node. */
#define DT_N_S_memory_20010000_FOREACH_CHILD(fn) 
#define DT_N_S_memory_20010000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_memory_20010000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_memory_20010000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_memory_20010000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_memory_20010000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_memory_20010000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_memory_20010000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_memory_20010000_ORD 45
#define DT_N_S_memory_20010000_ORD_STR_SORTABLE 00045

/* Ordinals for what this node depends on directly: */
#define DT_N_S_memory_20010000_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_memory_20010000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_memory_20010000_EXISTS 1
#define DT_N_INST_0_zephyr_memory_region DT_N_S_memory_20010000
#define DT_N_INST_2_mmio_sram            DT_N_S_memory_20010000
#define DT_N_NODELABEL_test_sram         DT_N_S_memory_20010000

/* Macros for properties that are special in the specification: */
#define DT_N_S_memory_20010000_REG_NUM 1
#define DT_N_S_memory_20010000_REG_IDX_0_EXISTS 1
#define DT_N_S_memory_20010000_REG_IDX_0_VAL_ADDRESS 20010000 /* 0x1315410 */
#define DT_N_S_memory_20010000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_memory_20010000_RANGES_NUM 0
#define DT_N_S_memory_20010000_FOREACH_RANGE(fn) 
#define DT_N_S_memory_20010000_IRQ_NUM 0
#define DT_N_S_memory_20010000_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_memory_20010000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_memory_20010000_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_memory_20010000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_memory_20010000_COMPAT_MODEL_IDX_0 "memory-region"
#define DT_N_S_memory_20010000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_memory_20010000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_memory_20010000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_memory_20010000_P_zephyr_memory_region "LP_RAM"
#define DT_N_S_memory_20010000_P_zephyr_memory_region_STRING_UNQUOTED LP_RAM
#define DT_N_S_memory_20010000_P_zephyr_memory_region_STRING_TOKEN LP_RAM
#define DT_N_S_memory_20010000_P_zephyr_memory_region_STRING_UPPER_TOKEN LP_RAM
#define DT_N_S_memory_20010000_P_zephyr_memory_region_IDX_0 "LP_RAM"
#define DT_N_S_memory_20010000_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_memory_20010000_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_20010000, zephyr_memory_region, 0)
#define DT_N_S_memory_20010000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_memory_20010000, zephyr_memory_region, 0)
#define DT_N_S_memory_20010000_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_20010000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_memory_20010000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_memory_20010000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_memory_20010000_P_zephyr_memory_region_LEN 1
#define DT_N_S_memory_20010000_P_zephyr_memory_region_EXISTS 1
#define DT_N_S_memory_20010000_P_compatible {"zephyr,memory-region", "mmio-sram"}
#define DT_N_S_memory_20010000_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_memory_20010000_P_compatible_IDX_0_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_memory_20010000_P_compatible_IDX_0_STRING_TOKEN zephyr_memory_region
#define DT_N_S_memory_20010000_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_memory_20010000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_memory_20010000_P_compatible_IDX_1 "mmio-sram"
#define DT_N_S_memory_20010000_P_compatible_IDX_1_STRING_UNQUOTED mmio-sram
#define DT_N_S_memory_20010000_P_compatible_IDX_1_STRING_TOKEN mmio_sram
#define DT_N_S_memory_20010000_P_compatible_IDX_1_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_memory_20010000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_memory_20010000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_20010000, compatible, 0) \
	fn(DT_N_S_memory_20010000, compatible, 1)
#define DT_N_S_memory_20010000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_memory_20010000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_memory_20010000, compatible, 1)
#define DT_N_S_memory_20010000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_20010000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_memory_20010000, compatible, 1, __VA_ARGS__)
#define DT_N_S_memory_20010000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_memory_20010000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_memory_20010000, compatible, 1, __VA_ARGS__)
#define DT_N_S_memory_20010000_P_compatible_LEN 2
#define DT_N_S_memory_20010000_P_compatible_EXISTS 1
#define DT_N_S_memory_20010000_P_reg {20010000 /* 0x1315410 */, 1024 /* 0x400 */}
#define DT_N_S_memory_20010000_P_reg_IDX_0 20010000
#define DT_N_S_memory_20010000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_memory_20010000_P_reg_IDX_1 1024
#define DT_N_S_memory_20010000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_memory_20010000_P_reg_EXISTS 1
#define DT_N_S_memory_20010000_P_wakeup_source 0
#define DT_N_S_memory_20010000_P_wakeup_source_EXISTS 1
#define DT_N_S_memory_20010000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_memory_20010000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /memory@200c0000
 *
 * Node identifier: DT_N_S_memory_200c0000
 *
 * Binding (compatible = mmio-sram):
 *   $ZEPHYR_BASE/dts/bindings/sram/mmio-sram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_memory_200c0000_PATH "/memory@200c0000"

/* Node's name with unit-address: */
#define DT_N_S_memory_200c0000_FULL_NAME "memory@200c0000"

/* Node parent (/) identifier: */
#define DT_N_S_memory_200c0000_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_memory_200c0000_CHILD_IDX 18

/* Helper macros for child nodes of this node. */
#define DT_N_S_memory_200c0000_FOREACH_CHILD(fn) 
#define DT_N_S_memory_200c0000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_memory_200c0000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_memory_200c0000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_memory_200c0000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_memory_200c0000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_memory_200c0000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_memory_200c0000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_memory_200c0000_ORD 46
#define DT_N_S_memory_200c0000_ORD_STR_SORTABLE 00046

/* Ordinals for what this node depends on directly: */
#define DT_N_S_memory_200c0000_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_memory_200c0000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_memory_200c0000_EXISTS 1
#define DT_N_INST_0_mmio_sram DT_N_S_memory_200c0000
#define DT_N_NODELABEL_sram0  DT_N_S_memory_200c0000

/* Macros for properties that are special in the specification: */
#define DT_N_S_memory_200c0000_REG_NUM 1
#define DT_N_S_memory_200c0000_REG_IDX_0_EXISTS 1
#define DT_N_S_memory_200c0000_REG_IDX_0_VAL_ADDRESS 537657344 /* 0x200c0000 */
#define DT_N_S_memory_200c0000_REG_IDX_0_VAL_SIZE 30720 /* 0x7800 */
#define DT_N_S_memory_200c0000_RANGES_NUM 0
#define DT_N_S_memory_200c0000_FOREACH_RANGE(fn) 
#define DT_N_S_memory_200c0000_IRQ_NUM 0
#define DT_N_S_memory_200c0000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_memory_200c0000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_memory_200c0000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_memory_200c0000_P_reg {537657344 /* 0x200c0000 */, 30720 /* 0x7800 */}
#define DT_N_S_memory_200c0000_P_reg_IDX_0 537657344
#define DT_N_S_memory_200c0000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_memory_200c0000_P_reg_IDX_1 30720
#define DT_N_S_memory_200c0000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_memory_200c0000_P_reg_EXISTS 1
#define DT_N_S_memory_200c0000_P_compatible {"mmio-sram"}
#define DT_N_S_memory_200c0000_P_compatible_IDX_0 "mmio-sram"
#define DT_N_S_memory_200c0000_P_compatible_IDX_0_STRING_UNQUOTED mmio-sram
#define DT_N_S_memory_200c0000_P_compatible_IDX_0_STRING_TOKEN mmio_sram
#define DT_N_S_memory_200c0000_P_compatible_IDX_0_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_memory_200c0000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_memory_200c0000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_200c0000, compatible, 0)
#define DT_N_S_memory_200c0000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_memory_200c0000, compatible, 0)
#define DT_N_S_memory_200c0000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_200c0000, compatible, 0, __VA_ARGS__)
#define DT_N_S_memory_200c0000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_memory_200c0000, compatible, 0, __VA_ARGS__)
#define DT_N_S_memory_200c0000_P_compatible_LEN 1
#define DT_N_S_memory_200c0000_P_compatible_EXISTS 1
#define DT_N_S_memory_200c0000_P_wakeup_source 0
#define DT_N_S_memory_200c0000_P_wakeup_source_EXISTS 1
#define DT_N_S_memory_200c0000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_memory_200c0000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /memory@200c7800
 *
 * Node identifier: DT_N_S_memory_200c7800
 *
 * Binding (compatible = mmio-sram):
 *   $ZEPHYR_BASE/dts/bindings/sram/mmio-sram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_memory_200c7800_PATH "/memory@200c7800"

/* Node's name with unit-address: */
#define DT_N_S_memory_200c7800_FULL_NAME "memory@200c7800"

/* Node parent (/) identifier: */
#define DT_N_S_memory_200c7800_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_memory_200c7800_CHILD_IDX 19

/* Helper macros for child nodes of this node. */
#define DT_N_S_memory_200c7800_FOREACH_CHILD(fn) 
#define DT_N_S_memory_200c7800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_memory_200c7800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_memory_200c7800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_memory_200c7800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_memory_200c7800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_memory_200c7800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_memory_200c7800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_memory_200c7800_ORD 47
#define DT_N_S_memory_200c7800_ORD_STR_SORTABLE 00047

/* Ordinals for what this node depends on directly: */
#define DT_N_S_memory_200c7800_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_memory_200c7800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_memory_200c7800_EXISTS 1
#define DT_N_INST_1_mmio_sram         DT_N_S_memory_200c7800
#define DT_N_NODELABEL_bootloader_ram DT_N_S_memory_200c7800

/* Macros for properties that are special in the specification: */
#define DT_N_S_memory_200c7800_REG_NUM 1
#define DT_N_S_memory_200c7800_REG_IDX_0_EXISTS 1
#define DT_N_S_memory_200c7800_REG_IDX_0_VAL_ADDRESS 537688064 /* 0x200c7800 */
#define DT_N_S_memory_200c7800_REG_IDX_0_VAL_SIZE 2048 /* 0x800 */
#define DT_N_S_memory_200c7800_RANGES_NUM 0
#define DT_N_S_memory_200c7800_FOREACH_RANGE(fn) 
#define DT_N_S_memory_200c7800_IRQ_NUM 0
#define DT_N_S_memory_200c7800_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_memory_200c7800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_memory_200c7800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_memory_200c7800_P_reg {537688064 /* 0x200c7800 */, 2048 /* 0x800 */}
#define DT_N_S_memory_200c7800_P_reg_IDX_0 537688064
#define DT_N_S_memory_200c7800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_memory_200c7800_P_reg_IDX_1 2048
#define DT_N_S_memory_200c7800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_memory_200c7800_P_reg_EXISTS 1
#define DT_N_S_memory_200c7800_P_compatible {"mmio-sram"}
#define DT_N_S_memory_200c7800_P_compatible_IDX_0 "mmio-sram"
#define DT_N_S_memory_200c7800_P_compatible_IDX_0_STRING_UNQUOTED mmio-sram
#define DT_N_S_memory_200c7800_P_compatible_IDX_0_STRING_TOKEN mmio_sram
#define DT_N_S_memory_200c7800_P_compatible_IDX_0_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_memory_200c7800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_memory_200c7800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_200c7800, compatible, 0)
#define DT_N_S_memory_200c7800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_memory_200c7800, compatible, 0)
#define DT_N_S_memory_200c7800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_200c7800, compatible, 0, __VA_ARGS__)
#define DT_N_S_memory_200c7800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_memory_200c7800, compatible, 0, __VA_ARGS__)
#define DT_N_S_memory_200c7800_P_compatible_LEN 1
#define DT_N_S_memory_200c7800_P_compatible_EXISTS 1
#define DT_N_S_memory_200c7800_P_wakeup_source 0
#define DT_N_S_memory_200c7800_P_wakeup_source_EXISTS 1
#define DT_N_S_memory_200c7800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_memory_200c7800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /power-leakage-io
 *
 * Node identifier: DT_N_S_power_leakage_io
 *
 * Binding (compatible = nuvoton,npcx-leakage-io):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/nuvoton,npcx-leakage-io.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_power_leakage_io_PATH "/power-leakage-io"

/* Node's name with unit-address: */
#define DT_N_S_power_leakage_io_FULL_NAME "power-leakage-io"

/* Node parent (/) identifier: */
#define DT_N_S_power_leakage_io_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_power_leakage_io_CHILD_IDX 12

/* Helper macros for child nodes of this node. */
#define DT_N_S_power_leakage_io_FOREACH_CHILD(fn) 
#define DT_N_S_power_leakage_io_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_power_leakage_io_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_power_leakage_io_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_power_leakage_io_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_power_leakage_io_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_power_leakage_io_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_power_leakage_io_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_power_leakage_io_ORD 48
#define DT_N_S_power_leakage_io_ORD_STR_SORTABLE 00048

/* Ordinals for what this node depends on directly: */
#define DT_N_S_power_leakage_io_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_power_leakage_io_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_power_leakage_io_EXISTS 1
#define DT_N_INST_0_nuvoton_npcx_leakage_io DT_N_S_power_leakage_io
#define DT_N_NODELABEL_power_leakage_io     DT_N_S_power_leakage_io

/* Macros for properties that are special in the specification: */
#define DT_N_S_power_leakage_io_REG_NUM 0
#define DT_N_S_power_leakage_io_RANGES_NUM 0
#define DT_N_S_power_leakage_io_FOREACH_RANGE(fn) 
#define DT_N_S_power_leakage_io_IRQ_NUM 0
#define DT_N_S_power_leakage_io_COMPAT_MATCHES_nuvoton_npcx_leakage_io 1
#define DT_N_S_power_leakage_io_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_power_leakage_io_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_power_leakage_io_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_power_leakage_io_COMPAT_MODEL_IDX_0 "npcx-leakage-io"
#define DT_N_S_power_leakage_io_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_power_leakage_io_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_power_leakage_io_P_status "okay"
#define DT_N_S_power_leakage_io_P_status_STRING_UNQUOTED okay
#define DT_N_S_power_leakage_io_P_status_STRING_TOKEN okay
#define DT_N_S_power_leakage_io_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_power_leakage_io_P_status_IDX_0 "okay"
#define DT_N_S_power_leakage_io_P_status_IDX_0_EXISTS 1
#define DT_N_S_power_leakage_io_P_status_ENUM_IDX 1
#define DT_N_S_power_leakage_io_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_power_leakage_io_P_status_ENUM_TOKEN okay
#define DT_N_S_power_leakage_io_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_power_leakage_io_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_power_leakage_io, status, 0)
#define DT_N_S_power_leakage_io_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_power_leakage_io, status, 0)
#define DT_N_S_power_leakage_io_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_power_leakage_io, status, 0, __VA_ARGS__)
#define DT_N_S_power_leakage_io_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_power_leakage_io, status, 0, __VA_ARGS__)
#define DT_N_S_power_leakage_io_P_status_LEN 1
#define DT_N_S_power_leakage_io_P_status_EXISTS 1
#define DT_N_S_power_leakage_io_P_compatible {"nuvoton,npcx-leakage-io"}
#define DT_N_S_power_leakage_io_P_compatible_IDX_0 "nuvoton,npcx-leakage-io"
#define DT_N_S_power_leakage_io_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-leakage-io
#define DT_N_S_power_leakage_io_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_leakage_io
#define DT_N_S_power_leakage_io_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_LEAKAGE_IO
#define DT_N_S_power_leakage_io_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_power_leakage_io_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_power_leakage_io, compatible, 0)
#define DT_N_S_power_leakage_io_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_power_leakage_io, compatible, 0)
#define DT_N_S_power_leakage_io_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_power_leakage_io, compatible, 0, __VA_ARGS__)
#define DT_N_S_power_leakage_io_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_power_leakage_io, compatible, 0, __VA_ARGS__)
#define DT_N_S_power_leakage_io_P_compatible_LEN 1
#define DT_N_S_power_leakage_io_P_compatible_EXISTS 1
#define DT_N_S_power_leakage_io_P_wakeup_source 0
#define DT_N_S_power_leakage_io_P_wakeup_source_EXISTS 1
#define DT_N_S_power_leakage_io_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_power_leakage_io_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc-id
 *
 * Node identifier: DT_N_S_soc_id
 *
 * Binding (compatible = nuvoton,npcx-soc-id):
 *   $ZEPHYR_BASE/dts/bindings/misc/nuvoton,npcx-soc-id.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_id_PATH "/soc-id"

/* Node's name with unit-address: */
#define DT_N_S_soc_id_FULL_NAME "soc-id"

/* Node parent (/) identifier: */
#define DT_N_S_soc_id_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_id_CHILD_IDX 14

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_id_FOREACH_CHILD(fn) 
#define DT_N_S_soc_id_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_id_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_id_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_id_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_id_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_id_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_id_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_id_ORD 49
#define DT_N_S_soc_id_ORD_STR_SORTABLE 00049

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_id_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_id_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_id_EXISTS 1
#define DT_N_INST_0_nuvoton_npcx_soc_id DT_N_S_soc_id

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_id_REG_NUM 0
#define DT_N_S_soc_id_RANGES_NUM 0
#define DT_N_S_soc_id_FOREACH_RANGE(fn) 
#define DT_N_S_soc_id_IRQ_NUM 0
#define DT_N_S_soc_id_COMPAT_MATCHES_nuvoton_npcx_soc_id 1
#define DT_N_S_soc_id_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_id_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_id_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_id_COMPAT_MODEL_IDX_0 "npcx-soc-id"
#define DT_N_S_soc_id_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_id_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_id_P_family_id 32
#define DT_N_S_soc_id_P_family_id_EXISTS 1
#define DT_N_S_soc_id_P_chip_id 9
#define DT_N_S_soc_id_P_chip_id_EXISTS 1
#define DT_N_S_soc_id_P_device_id 34
#define DT_N_S_soc_id_P_device_id_EXISTS 1
#define DT_N_S_soc_id_P_revision_reg {65532 /* 0xfffc */, 4 /* 0x4 */}
#define DT_N_S_soc_id_P_revision_reg_IDX_0 65532
#define DT_N_S_soc_id_P_revision_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_id_P_revision_reg_IDX_1 4
#define DT_N_S_soc_id_P_revision_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_id_P_revision_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_id, revision_reg, 0) \
	fn(DT_N_S_soc_id, revision_reg, 1)
#define DT_N_S_soc_id_P_revision_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_id, revision_reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_id, revision_reg, 1)
#define DT_N_S_soc_id_P_revision_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_id, revision_reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_id, revision_reg, 1, __VA_ARGS__)
#define DT_N_S_soc_id_P_revision_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_id, revision_reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_id, revision_reg, 1, __VA_ARGS__)
#define DT_N_S_soc_id_P_revision_reg_LEN 2
#define DT_N_S_soc_id_P_revision_reg_EXISTS 1

/*
 * Devicetree node: /cpus
 *
 * Node identifier: DT_N_S_cpus
 */

/* Node's full path: */
#define DT_N_S_cpus_PATH "/cpus"

/* Node's name with unit-address: */
#define DT_N_S_cpus_FULL_NAME "cpus"

/* Node parent (/) identifier: */
#define DT_N_S_cpus_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_CHILD_IDX 9

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_power_states)
#define DT_N_S_cpus_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states)
#define DT_N_S_cpus_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_power_states)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_cpus_ORD 50
#define DT_N_S_cpus_ORD_STR_SORTABLE 00050

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_SUPPORTS_ORDS \
	51, /* /cpus/power-states */ \
	54, /* /cpus/cpu@0 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_REG_NUM 0
#define DT_N_S_cpus_RANGES_NUM 0
#define DT_N_S_cpus_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_IRQ_NUM 0
#define DT_N_S_cpus_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /cpus/power-states
 *
 * Node identifier: DT_N_S_cpus_S_power_states
 */

/* Node's full path: */
#define DT_N_S_cpus_S_power_states_PATH "/cpus/power-states"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_power_states_FULL_NAME "power-states"

/* Node parent (/cpus) identifier: */
#define DT_N_S_cpus_S_power_states_PARENT DT_N_S_cpus

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_power_states_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_power_states_S_suspend_to_idle0) fn(DT_N_S_cpus_S_power_states_S_suspend_to_idle1)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_power_states_S_suspend_to_idle0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states_S_suspend_to_idle1)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_power_states_S_suspend_to_idle0, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_suspend_to_idle1, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_power_states_S_suspend_to_idle0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states_S_suspend_to_idle1, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_power_states_S_suspend_to_idle0) fn(DT_N_S_cpus_S_power_states_S_suspend_to_idle1)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_power_states_S_suspend_to_idle0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states_S_suspend_to_idle1)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_power_states_S_suspend_to_idle0, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_suspend_to_idle1, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_power_states_S_suspend_to_idle0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states_S_suspend_to_idle1, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_power_states_ORD 51
#define DT_N_S_cpus_S_power_states_ORD_STR_SORTABLE 00051

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_power_states_REQUIRES_ORDS \
	50, /* /cpus */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_power_states_SUPPORTS_ORDS \
	52, /* /cpus/power-states/suspend-to-idle0 */ \
	53, /* /cpus/power-states/suspend-to-idle1 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_power_states_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_power_states_REG_NUM 0
#define DT_N_S_cpus_S_power_states_RANGES_NUM 0
#define DT_N_S_cpus_S_power_states_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_power_states_IRQ_NUM 0
#define DT_N_S_cpus_S_power_states_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_power_states_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /cpus/power-states/suspend-to-idle0
 *
 * Node identifier: DT_N_S_cpus_S_power_states_S_suspend_to_idle0
 *
 * Binding (compatible = zephyr,power-state):
 *   $ZEPHYR_BASE/dts/bindings/power/zephyr,power-state.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_PATH "/cpus/power-states/suspend-to-idle0"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_FULL_NAME "suspend-to-idle0"

/* Node parent (/cpus/power-states) identifier: */
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_PARENT DT_N_S_cpus_S_power_states

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_ORD 52
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_ORD_STR_SORTABLE 00052

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_REQUIRES_ORDS \
	51, /* /cpus/power-states */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_SUPPORTS_ORDS \
	54, /* /cpus/cpu@0 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_EXISTS 1
#define DT_N_INST_0_zephyr_power_state  DT_N_S_cpus_S_power_states_S_suspend_to_idle0
#define DT_N_NODELABEL_suspend_to_idle0 DT_N_S_cpus_S_power_states_S_suspend_to_idle0

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_REG_NUM 0
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_RANGES_NUM 0
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_IRQ_NUM 0
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_COMPAT_MATCHES_zephyr_power_state 1
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_COMPAT_MODEL_IDX_0 "power-state"
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_P_power_state_name "suspend-to-idle"
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_P_power_state_name_STRING_UNQUOTED suspend-to-idle
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_P_power_state_name_STRING_TOKEN suspend_to_idle
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_P_power_state_name_STRING_UPPER_TOKEN SUSPEND_TO_IDLE
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_P_power_state_name_IDX_0 "suspend-to-idle"
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_P_power_state_name_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_P_power_state_name_ENUM_IDX 2
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_P_power_state_name_ENUM_VAL_suspend_to_idle_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_P_power_state_name_ENUM_TOKEN suspend_to_idle
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_P_power_state_name_ENUM_UPPER_TOKEN SUSPEND_TO_IDLE
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_P_power_state_name_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_power_states_S_suspend_to_idle0, power_state_name, 0)
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_P_power_state_name_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_power_states_S_suspend_to_idle0, power_state_name, 0)
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_P_power_state_name_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_power_states_S_suspend_to_idle0, power_state_name, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_P_power_state_name_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_power_states_S_suspend_to_idle0, power_state_name, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_P_power_state_name_LEN 1
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_P_power_state_name_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_P_substate_id 0
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_P_substate_id_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_P_min_residency_us 1000
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle0_P_min_residency_us_EXISTS 1

/*
 * Devicetree node: /cpus/power-states/suspend-to-idle1
 *
 * Node identifier: DT_N_S_cpus_S_power_states_S_suspend_to_idle1
 *
 * Binding (compatible = zephyr,power-state):
 *   $ZEPHYR_BASE/dts/bindings/power/zephyr,power-state.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_PATH "/cpus/power-states/suspend-to-idle1"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_FULL_NAME "suspend-to-idle1"

/* Node parent (/cpus/power-states) identifier: */
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_PARENT DT_N_S_cpus_S_power_states

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_ORD 53
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_ORD_STR_SORTABLE 00053

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_REQUIRES_ORDS \
	51, /* /cpus/power-states */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_SUPPORTS_ORDS \
	54, /* /cpus/cpu@0 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_EXISTS 1
#define DT_N_INST_1_zephyr_power_state  DT_N_S_cpus_S_power_states_S_suspend_to_idle1
#define DT_N_NODELABEL_suspend_to_idle1 DT_N_S_cpus_S_power_states_S_suspend_to_idle1

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_REG_NUM 0
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_RANGES_NUM 0
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_IRQ_NUM 0
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_COMPAT_MATCHES_zephyr_power_state 1
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_COMPAT_MODEL_IDX_0 "power-state"
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_P_power_state_name "suspend-to-idle"
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_P_power_state_name_STRING_UNQUOTED suspend-to-idle
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_P_power_state_name_STRING_TOKEN suspend_to_idle
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_P_power_state_name_STRING_UPPER_TOKEN SUSPEND_TO_IDLE
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_P_power_state_name_IDX_0 "suspend-to-idle"
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_P_power_state_name_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_P_power_state_name_ENUM_IDX 2
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_P_power_state_name_ENUM_VAL_suspend_to_idle_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_P_power_state_name_ENUM_TOKEN suspend_to_idle
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_P_power_state_name_ENUM_UPPER_TOKEN SUSPEND_TO_IDLE
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_P_power_state_name_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_power_states_S_suspend_to_idle1, power_state_name, 0)
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_P_power_state_name_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_power_states_S_suspend_to_idle1, power_state_name, 0)
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_P_power_state_name_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_power_states_S_suspend_to_idle1, power_state_name, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_P_power_state_name_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_power_states_S_suspend_to_idle1, power_state_name, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_P_power_state_name_LEN 1
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_P_power_state_name_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_P_substate_id 1
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_P_substate_id_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_P_min_residency_us 201000
#define DT_N_S_cpus_S_power_states_S_suspend_to_idle1_P_min_residency_us_EXISTS 1

/*
 * Devicetree node: /cpus/cpu@0
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0
 *
 * Binding (compatible = arm,cortex-m4f):
 *   $ZEPHYR_BASE/dts/bindings/cpu/arm,cortex-m4f.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_0_PATH "/cpus/cpu@0"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_0_FULL_NAME "cpu@0"

/* Node parent (/cpus) identifier: */
#define DT_N_S_cpus_S_cpu_0_PARENT DT_N_S_cpus

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_cpu_0_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_ORD 54
#define DT_N_S_cpus_S_cpu_0_ORD_STR_SORTABLE 00054

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_REQUIRES_ORDS \
	50, /* /cpus */ \
	52, /* /cpus/power-states/suspend-to-idle0 */ \
	53, /* /cpus/power-states/suspend-to-idle1 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_EXISTS 1
#define DT_N_INST_0_arm_cortex_m4f DT_N_S_cpus_S_cpu_0
#define DT_N_NODELABEL_cpu0        DT_N_S_cpus_S_cpu_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_cpu_0_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_cpus_S_cpu_0_RANGES_NUM 0
#define DT_N_S_cpus_S_cpu_0_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_cpu_0_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_COMPAT_MATCHES_arm_cortex_m4f 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0 "cortex-m4f"
#define DT_N_S_cpus_S_cpu_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_cpu_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_0 DT_N_S_cpus_S_power_states_S_suspend_to_idle0
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_0_PH DT_N_S_cpus_S_power_states_S_suspend_to_idle0
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_1 DT_N_S_cpus_S_power_states_S_suspend_to_idle1
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_1_PH DT_N_S_cpus_S_power_states_S_suspend_to_idle1
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_1_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 0) \
	fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 1)
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 1)
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 0, __VA_ARGS__) \
	fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 1, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 1, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_LEN 2
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_compatible {"arm,cortex-m4f"}
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0 "arm,cortex-m4f"
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UNQUOTED arm,cortex-m4f
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_TOKEN arm_cortex_m4f
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_CORTEX_M4F
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg {0 /* 0x0 */}
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0 0
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source 0
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_cpus_S_cpu_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt00
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt00
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt00_PATH "/npcx-alts-map/alt00"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt00_FULL_NAME "alt00"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt00_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt00_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt00_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt00_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt00_ORD 55
#define DT_N_S_npcx_alts_map_S_alt00_ORD_STR_SORTABLE 00055

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt00_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt00_EXISTS 1
#define DT_N_NODELABEL_alt0_sp1i_sl DT_N_S_npcx_alts_map_S_alt00

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt00_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt00_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt00_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt00_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt00_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt00_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt00_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt00_P_alts_IDX_0_VAL_group 0
#define DT_N_S_npcx_alts_map_S_alt00_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt00_P_alts_IDX_0_VAL_bit 0
#define DT_N_S_npcx_alts_map_S_alt00_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt00_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt00_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt00_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt00, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt00_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt00, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt00_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt00, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt00_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt00, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt00_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt00_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt01
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt01
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt01_PATH "/npcx-alts-map/alt01"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt01_FULL_NAME "alt01"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt01_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt01_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt01_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt01_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt01_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt01_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt01_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt01_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt01_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt01_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt01_ORD 56
#define DT_N_S_npcx_alts_map_S_alt01_ORD_STR_SORTABLE 00056

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt01_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt01_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt01_EXISTS 1
#define DT_N_NODELABEL_alt0_sp1o_sl DT_N_S_npcx_alts_map_S_alt01

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt01_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt01_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt01_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt01_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt01_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt01_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt01_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt01_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt01_P_alts_IDX_0_VAL_group 0
#define DT_N_S_npcx_alts_map_S_alt01_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt01_P_alts_IDX_0_VAL_bit 1
#define DT_N_S_npcx_alts_map_S_alt01_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt01_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt01_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt01_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt01, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt01_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt01, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt01_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt01, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt01_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt01, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt01_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt01_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt02
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt02
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt02_PATH "/npcx-alts-map/alt02"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt02_FULL_NAME "alt02"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt02_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt02_CHILD_IDX 2

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt02_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt02_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt02_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt02_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt02_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt02_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt02_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt02_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt02_ORD 57
#define DT_N_S_npcx_alts_map_S_alt02_ORD_STR_SORTABLE 00057

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt02_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt02_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt02_EXISTS 1
#define DT_N_NODELABEL_alt0_ckout_sl DT_N_S_npcx_alts_map_S_alt02

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt02_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt02_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt02_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt02_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt02_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt02_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt02_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt02_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt02_P_alts_IDX_0_VAL_group 0
#define DT_N_S_npcx_alts_map_S_alt02_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt02_P_alts_IDX_0_VAL_bit 2
#define DT_N_S_npcx_alts_map_S_alt02_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt02_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt02_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt02_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt02, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt02_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt02, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt02_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt02, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt02_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt02, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt02_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt02_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt03
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt03
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt03_PATH "/npcx-alts-map/alt03"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt03_FULL_NAME "alt03"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt03_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt03_CHILD_IDX 3

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt03_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt03_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt03_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt03_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt03_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt03_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt03_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt03_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt03_ORD 58
#define DT_N_S_npcx_alts_map_S_alt03_ORD_STR_SORTABLE 00058

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt03_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt03_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt03_EXISTS 1
#define DT_N_NODELABEL_alt0_spip1_sl DT_N_S_npcx_alts_map_S_alt03

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt03_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt03_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt03_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt03_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt03_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt03_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt03_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt03_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt03_P_alts_IDX_0_VAL_group 0
#define DT_N_S_npcx_alts_map_S_alt03_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt03_P_alts_IDX_0_VAL_bit 3
#define DT_N_S_npcx_alts_map_S_alt03_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt03_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt03_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt03_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt03, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt03_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt03, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt03_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt03, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt03_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt03, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt03_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt03_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt04
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt04
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt04_PATH "/npcx-alts-map/alt04"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt04_FULL_NAME "alt04"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt04_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt04_CHILD_IDX 4

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt04_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt04_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt04_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt04_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt04_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt04_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt04_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt04_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt04_ORD 59
#define DT_N_S_npcx_alts_map_S_alt04_ORD_STR_SORTABLE 00059

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt04_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt04_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt04_EXISTS 1
#define DT_N_NODELABEL_alt0_sp2ctl_sl DT_N_S_npcx_alts_map_S_alt04

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt04_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt04_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt04_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt04_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt04_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt04_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt04_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt04_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt04_P_alts_IDX_0_VAL_group 0
#define DT_N_S_npcx_alts_map_S_alt04_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt04_P_alts_IDX_0_VAL_bit 4
#define DT_N_S_npcx_alts_map_S_alt04_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt04_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt04_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt04_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt04, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt04_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt04, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt04_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt04, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt04_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt04, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt04_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt04_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt05
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt05
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt05_PATH "/npcx-alts-map/alt05"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt05_FULL_NAME "alt05"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt05_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt05_CHILD_IDX 5

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt05_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt05_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt05_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt05_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt05_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt05_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt05_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt05_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt05_ORD 60
#define DT_N_S_npcx_alts_map_S_alt05_ORD_STR_SORTABLE 00060

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt05_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt05_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt05_EXISTS 1
#define DT_N_NODELABEL_alt0_pvt_spi_sl DT_N_S_npcx_alts_map_S_alt05

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt05_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt05_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt05_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt05_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt05_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt05_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt05_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt05_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt05_P_alts_IDX_0_VAL_group 0
#define DT_N_S_npcx_alts_map_S_alt05_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt05_P_alts_IDX_0_VAL_bit 5
#define DT_N_S_npcx_alts_map_S_alt05_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt05_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt05_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt05_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt05, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt05_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt05, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt05_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt05, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt05_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt05, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt05_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt05_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt10
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt10_PATH "/npcx-alts-map/alt10"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt10_FULL_NAME "alt10"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt10_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt10_CHILD_IDX 9

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt10_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt10_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt10_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt10_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt10_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt10_ORD 61
#define DT_N_S_npcx_alts_map_S_alt10_ORD_STR_SORTABLE 00061

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt10_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt10_EXISTS 1
#define DT_N_NODELABEL_alt1_ovt_sl DT_N_S_npcx_alts_map_S_alt10

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt10_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt10_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt10_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt10_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt10_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt10_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt10_P_alts_IDX_0_VAL_group 1
#define DT_N_S_npcx_alts_map_S_alt10_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt10_P_alts_IDX_0_VAL_bit 0
#define DT_N_S_npcx_alts_map_S_alt10_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt10_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt10_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt10_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt10, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt10_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt10, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt10_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt10, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt10_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt10, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt10_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt10_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt100
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt100
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt100_PATH "/npcx-alts-map/alt100"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt100_FULL_NAME "alt100"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt100_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt100_CHILD_IDX 104

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt100_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt100_ORD 62
#define DT_N_S_npcx_alts_map_S_alt100_ORD_STR_SORTABLE 00062

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt100_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt100_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt100_EXISTS 1
#define DT_N_NODELABEL_alt10_tb5_sl DT_N_S_npcx_alts_map_S_alt100

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt100_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt100_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt100_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt100_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt100_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt100_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt100_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt100_P_alts_IDX_0_VAL_group 16
#define DT_N_S_npcx_alts_map_S_alt100_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt100_P_alts_IDX_0_VAL_bit 0
#define DT_N_S_npcx_alts_map_S_alt100_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt100_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt100_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt100_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt100, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt100_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt100, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt100_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt100, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt100_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt100, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt100_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt100_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt101
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt101
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt101_PATH "/npcx-alts-map/alt101"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt101_FULL_NAME "alt101"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt101_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt101_CHILD_IDX 105

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt101_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt101_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt101_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt101_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt101_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt101_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt101_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt101_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt101_ORD 63
#define DT_N_S_npcx_alts_map_S_alt101_ORD_STR_SORTABLE 00063

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt101_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt101_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt101_EXISTS 1
#define DT_N_NODELABEL_alt10_ta5_sl DT_N_S_npcx_alts_map_S_alt101

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt101_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt101_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt101_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt101_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt101_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt101_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt101_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt101_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt101_P_alts_IDX_0_VAL_group 16
#define DT_N_S_npcx_alts_map_S_alt101_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt101_P_alts_IDX_0_VAL_bit 1
#define DT_N_S_npcx_alts_map_S_alt101_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt101_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt101_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt101_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt101, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt101_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt101, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt101_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt101, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt101_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt101, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt101_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt101_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt102
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt102
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt102_PATH "/npcx-alts-map/alt102"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt102_FULL_NAME "alt102"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt102_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt102_CHILD_IDX 106

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt102_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt102_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt102_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt102_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt102_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt102_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt102_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt102_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt102_ORD 64
#define DT_N_S_npcx_alts_map_S_alt102_ORD_STR_SORTABLE 00064

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt102_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt102_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt102_EXISTS 1
#define DT_N_NODELABEL_alt10_tb4_sl DT_N_S_npcx_alts_map_S_alt102

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt102_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt102_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt102_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt102_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt102_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt102_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt102_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt102_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt102_P_alts_IDX_0_VAL_group 16
#define DT_N_S_npcx_alts_map_S_alt102_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt102_P_alts_IDX_0_VAL_bit 2
#define DT_N_S_npcx_alts_map_S_alt102_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt102_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt102_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt102_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt102, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt102_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt102, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt102_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt102, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt102_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt102, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt102_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt102_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt103
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt103
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt103_PATH "/npcx-alts-map/alt103"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt103_FULL_NAME "alt103"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt103_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt103_CHILD_IDX 107

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt103_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt103_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt103_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt103_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt103_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt103_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt103_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt103_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt103_ORD 65
#define DT_N_S_npcx_alts_map_S_alt103_ORD_STR_SORTABLE 00065

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt103_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt103_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt103_EXISTS 1
#define DT_N_NODELABEL_alt10_ta4_sl DT_N_S_npcx_alts_map_S_alt103

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt103_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt103_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt103_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt103_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt103_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt103_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt103_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt103_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt103_P_alts_IDX_0_VAL_group 16
#define DT_N_S_npcx_alts_map_S_alt103_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt103_P_alts_IDX_0_VAL_bit 3
#define DT_N_S_npcx_alts_map_S_alt103_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt103_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt103_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt103_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt103, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt103_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt103, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt103_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt103, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt103_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt103, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt103_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt103_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt104
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt104
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt104_PATH "/npcx-alts-map/alt104"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt104_FULL_NAME "alt104"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt104_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt104_CHILD_IDX 108

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt104_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt104_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt104_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt104_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt104_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt104_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt104_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt104_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt104_ORD 66
#define DT_N_S_npcx_alts_map_S_alt104_ORD_STR_SORTABLE 00066

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt104_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt104_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt104_EXISTS 1
#define DT_N_NODELABEL_alt10_tb3_2_sl DT_N_S_npcx_alts_map_S_alt104

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt104_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt104_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt104_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt104_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt104_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt104_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt104_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt104_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt104_P_alts_IDX_0_VAL_group 16
#define DT_N_S_npcx_alts_map_S_alt104_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt104_P_alts_IDX_0_VAL_bit 4
#define DT_N_S_npcx_alts_map_S_alt104_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt104_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt104_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt104_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt104, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt104_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt104, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt104_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt104, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt104_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt104, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt104_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt104_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt105
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt105
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt105_PATH "/npcx-alts-map/alt105"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt105_FULL_NAME "alt105"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt105_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt105_CHILD_IDX 109

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt105_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt105_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt105_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt105_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt105_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt105_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt105_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt105_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt105_ORD 67
#define DT_N_S_npcx_alts_map_S_alt105_ORD_STR_SORTABLE 00067

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt105_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt105_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt105_EXISTS 1
#define DT_N_NODELABEL_alt10_ta3_2_sl DT_N_S_npcx_alts_map_S_alt105

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt105_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt105_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt105_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt105_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt105_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt105_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt105_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt105_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt105_P_alts_IDX_0_VAL_group 16
#define DT_N_S_npcx_alts_map_S_alt105_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt105_P_alts_IDX_0_VAL_bit 5
#define DT_N_S_npcx_alts_map_S_alt105_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt105_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt105_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt105_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt105, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt105_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt105, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt105_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt105, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt105_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt105, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt105_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt105_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt106
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt106
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt106_PATH "/npcx-alts-map/alt106"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt106_FULL_NAME "alt106"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt106_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt106_CHILD_IDX 110

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt106_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt106_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt106_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt106_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt106_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt106_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt106_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt106_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt106_ORD 68
#define DT_N_S_npcx_alts_map_S_alt106_ORD_STR_SORTABLE 00068

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt106_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt106_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt106_EXISTS 1
#define DT_N_NODELABEL_alt10_tb2_2_sl DT_N_S_npcx_alts_map_S_alt106

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt106_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt106_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt106_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt106_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt106_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt106_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt106_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt106_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt106_P_alts_IDX_0_VAL_group 16
#define DT_N_S_npcx_alts_map_S_alt106_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt106_P_alts_IDX_0_VAL_bit 6
#define DT_N_S_npcx_alts_map_S_alt106_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt106_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt106_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt106_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt106, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt106_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt106, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt106_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt106, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt106_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt106, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt106_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt106_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt107
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt107
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt107_PATH "/npcx-alts-map/alt107"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt107_FULL_NAME "alt107"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt107_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt107_CHILD_IDX 111

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt107_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt107_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt107_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt107_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt107_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt107_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt107_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt107_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt107_ORD 69
#define DT_N_S_npcx_alts_map_S_alt107_ORD_STR_SORTABLE 00069

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt107_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt107_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt107_EXISTS 1
#define DT_N_NODELABEL_alt10_ta2_2_sl DT_N_S_npcx_alts_map_S_alt107

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt107_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt107_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt107_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt107_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt107_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt107_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt107_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt107_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt107_P_alts_IDX_0_VAL_group 16
#define DT_N_S_npcx_alts_map_S_alt107_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt107_P_alts_IDX_0_VAL_bit 7
#define DT_N_S_npcx_alts_map_S_alt107_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt107_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt107_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt107_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt107, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt107_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt107, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt107_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt107, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt107_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt107, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt107_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt107_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt110
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt110
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt110_PATH "/npcx-alts-map/alt110"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt110_FULL_NAME "alt110"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt110_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt110_CHILD_IDX 112

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt110_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt110_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt110_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt110_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt110_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt110_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt110_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt110_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt110_ORD 70
#define DT_N_S_npcx_alts_map_S_alt110_ORD_STR_SORTABLE 00070

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt110_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt110_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt110_EXISTS 1
#define DT_N_NODELABEL_alt11_adc8_sl DT_N_S_npcx_alts_map_S_alt110

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt110_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt110_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt110_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt110_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt110_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt110_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt110_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt110_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt110_P_alts_IDX_0_VAL_group 17
#define DT_N_S_npcx_alts_map_S_alt110_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt110_P_alts_IDX_0_VAL_bit 0
#define DT_N_S_npcx_alts_map_S_alt110_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt110_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt110_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt110_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt110, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt110_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt110, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt110_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt110, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt110_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt110, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt110_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt110_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt111
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt111
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt111_PATH "/npcx-alts-map/alt111"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt111_FULL_NAME "alt111"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt111_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt111_CHILD_IDX 113

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt111_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt111_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt111_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt111_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt111_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt111_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt111_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt111_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt111_ORD 71
#define DT_N_S_npcx_alts_map_S_alt111_ORD_STR_SORTABLE 00071

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt111_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt111_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt111_EXISTS 1
#define DT_N_NODELABEL_alt11_adc9_sl DT_N_S_npcx_alts_map_S_alt111

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt111_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt111_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt111_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt111_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt111_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt111_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt111_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt111_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt111_P_alts_IDX_0_VAL_group 17
#define DT_N_S_npcx_alts_map_S_alt111_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt111_P_alts_IDX_0_VAL_bit 1
#define DT_N_S_npcx_alts_map_S_alt111_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt111_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt111_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt111_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt111, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt111_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt111, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt111_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt111, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt111_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt111, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt111_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt111_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt112
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt112
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt112_PATH "/npcx-alts-map/alt112"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt112_FULL_NAME "alt112"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt112_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt112_CHILD_IDX 114

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt112_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt112_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt112_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt112_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt112_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt112_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt112_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt112_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt112_ORD 72
#define DT_N_S_npcx_alts_map_S_alt112_ORD_STR_SORTABLE 00072

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt112_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt112_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt112_EXISTS 1
#define DT_N_NODELABEL_alt11_adc10_sl DT_N_S_npcx_alts_map_S_alt112

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt112_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt112_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt112_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt112_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt112_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt112_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt112_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt112_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt112_P_alts_IDX_0_VAL_group 17
#define DT_N_S_npcx_alts_map_S_alt112_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt112_P_alts_IDX_0_VAL_bit 2
#define DT_N_S_npcx_alts_map_S_alt112_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt112_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt112_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt112_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt112, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt112_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt112, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt112_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt112, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt112_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt112, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt112_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt112_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt113
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt113
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt113_PATH "/npcx-alts-map/alt113"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt113_FULL_NAME "alt113"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt113_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt113_CHILD_IDX 115

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt113_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt113_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt113_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt113_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt113_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt113_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt113_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt113_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt113_ORD 73
#define DT_N_S_npcx_alts_map_S_alt113_ORD_STR_SORTABLE 00073

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt113_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt113_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt113_EXISTS 1
#define DT_N_NODELABEL_alt11_adc11_sl DT_N_S_npcx_alts_map_S_alt113

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt113_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt113_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt113_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt113_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt113_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt113_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt113_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt113_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt113_P_alts_IDX_0_VAL_group 17
#define DT_N_S_npcx_alts_map_S_alt113_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt113_P_alts_IDX_0_VAL_bit 3
#define DT_N_S_npcx_alts_map_S_alt113_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt113_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt113_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt113_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt113, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt113_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt113, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt113_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt113, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt113_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt113, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt113_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt113_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt120
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt120
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt120_PATH "/npcx-alts-map/alt120"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt120_FULL_NAME "alt120"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt120_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt120_CHILD_IDX 116

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt120_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt120_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt120_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt120_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt120_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt120_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt120_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt120_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt120_ORD 74
#define DT_N_S_npcx_alts_map_S_alt120_ORD_STR_SORTABLE 00074

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt120_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt120_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt120_EXISTS 1
#define DT_N_NODELABEL_smb1a_pu_sl DT_N_S_npcx_alts_map_S_alt120

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt120_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt120_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt120_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt120_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt120_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt120_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt120_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt120_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt120_P_alts_IDX_0_VAL_group 18
#define DT_N_S_npcx_alts_map_S_alt120_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt120_P_alts_IDX_0_VAL_bit 0
#define DT_N_S_npcx_alts_map_S_alt120_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt120_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt120_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt120_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt120, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt120_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt120, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt120_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt120, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt120_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt120, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt120_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt120_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt121
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt121
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt121_PATH "/npcx-alts-map/alt121"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt121_FULL_NAME "alt121"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt121_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt121_CHILD_IDX 117

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt121_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt121_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt121_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt121_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt121_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt121_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt121_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt121_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt121_ORD 75
#define DT_N_S_npcx_alts_map_S_alt121_ORD_STR_SORTABLE 00075

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt121_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt121_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt121_EXISTS 1
#define DT_N_NODELABEL_smb1b_pu_sl DT_N_S_npcx_alts_map_S_alt121

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt121_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt121_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt121_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt121_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt121_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt121_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt121_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt121_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt121_P_alts_IDX_0_VAL_group 18
#define DT_N_S_npcx_alts_map_S_alt121_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt121_P_alts_IDX_0_VAL_bit 1
#define DT_N_S_npcx_alts_map_S_alt121_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt121_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt121_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt121_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt121, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt121_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt121, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt121_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt121, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt121_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt121, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt121_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt121_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt122
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt122
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt122_PATH "/npcx-alts-map/alt122"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt122_FULL_NAME "alt122"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt122_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt122_CHILD_IDX 118

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt122_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt122_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt122_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt122_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt122_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt122_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt122_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt122_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt122_ORD 76
#define DT_N_S_npcx_alts_map_S_alt122_ORD_STR_SORTABLE 00076

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt122_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt122_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt122_EXISTS 1
#define DT_N_NODELABEL_smb2a_pu_sl DT_N_S_npcx_alts_map_S_alt122

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt122_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt122_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt122_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt122_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt122_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt122_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt122_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt122_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt122_P_alts_IDX_0_VAL_group 18
#define DT_N_S_npcx_alts_map_S_alt122_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt122_P_alts_IDX_0_VAL_bit 2
#define DT_N_S_npcx_alts_map_S_alt122_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt122_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt122_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt122_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt122, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt122_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt122, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt122_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt122, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt122_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt122, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt122_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt122_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt123
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt123
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt123_PATH "/npcx-alts-map/alt123"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt123_FULL_NAME "alt123"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt123_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt123_CHILD_IDX 119

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt123_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt123_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt123_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt123_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt123_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt123_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt123_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt123_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt123_ORD 77
#define DT_N_S_npcx_alts_map_S_alt123_ORD_STR_SORTABLE 00077

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt123_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt123_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt123_EXISTS 1
#define DT_N_NODELABEL_smb2b_pu_sl DT_N_S_npcx_alts_map_S_alt123

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt123_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt123_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt123_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt123_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt123_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt123_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt123_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt123_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt123_P_alts_IDX_0_VAL_group 18
#define DT_N_S_npcx_alts_map_S_alt123_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt123_P_alts_IDX_0_VAL_bit 3
#define DT_N_S_npcx_alts_map_S_alt123_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt123_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt123_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt123_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt123, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt123_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt123, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt123_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt123, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt123_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt123, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt123_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt123_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt124
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt124
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt124_PATH "/npcx-alts-map/alt124"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt124_FULL_NAME "alt124"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt124_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt124_CHILD_IDX 120

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt124_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt124_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt124_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt124_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt124_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt124_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt124_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt124_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt124_ORD 78
#define DT_N_S_npcx_alts_map_S_alt124_ORD_STR_SORTABLE 00078

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt124_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt124_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt124_EXISTS 1
#define DT_N_NODELABEL_smb3a_pu_sl DT_N_S_npcx_alts_map_S_alt124

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt124_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt124_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt124_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt124_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt124_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt124_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt124_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt124_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt124_P_alts_IDX_0_VAL_group 18
#define DT_N_S_npcx_alts_map_S_alt124_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt124_P_alts_IDX_0_VAL_bit 4
#define DT_N_S_npcx_alts_map_S_alt124_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt124_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt124_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt124_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt124, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt124_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt124, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt124_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt124, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt124_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt124, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt124_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt124_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt125
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt125
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt125_PATH "/npcx-alts-map/alt125"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt125_FULL_NAME "alt125"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt125_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt125_CHILD_IDX 121

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt125_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt125_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt125_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt125_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt125_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt125_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt125_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt125_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt125_ORD 79
#define DT_N_S_npcx_alts_map_S_alt125_ORD_STR_SORTABLE 00079

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt125_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt125_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt125_EXISTS 1
#define DT_N_NODELABEL_smb3b_pu_sl DT_N_S_npcx_alts_map_S_alt125

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt125_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt125_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt125_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt125_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt125_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt125_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt125_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt125_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt125_P_alts_IDX_0_VAL_group 18
#define DT_N_S_npcx_alts_map_S_alt125_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt125_P_alts_IDX_0_VAL_bit 5
#define DT_N_S_npcx_alts_map_S_alt125_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt125_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt125_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt125_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt125, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt125_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt125, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt125_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt125, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt125_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt125, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt125_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt125_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt126
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt126
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt126_PATH "/npcx-alts-map/alt126"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt126_FULL_NAME "alt126"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt126_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt126_CHILD_IDX 122

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt126_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt126_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt126_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt126_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt126_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt126_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt126_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt126_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt126_ORD 80
#define DT_N_S_npcx_alts_map_S_alt126_ORD_STR_SORTABLE 00080

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt126_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt126_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt126_EXISTS 1
#define DT_N_NODELABEL_smb4a_pu_sl DT_N_S_npcx_alts_map_S_alt126

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt126_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt126_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt126_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt126_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt126_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt126_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt126_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt126_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt126_P_alts_IDX_0_VAL_group 18
#define DT_N_S_npcx_alts_map_S_alt126_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt126_P_alts_IDX_0_VAL_bit 6
#define DT_N_S_npcx_alts_map_S_alt126_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt126_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt126_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt126_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt126, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt126_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt126, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt126_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt126, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt126_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt126, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt126_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt126_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt127
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt127
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt127_PATH "/npcx-alts-map/alt127"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt127_FULL_NAME "alt127"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt127_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt127_CHILD_IDX 123

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt127_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt127_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt127_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt127_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt127_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt127_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt127_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt127_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt127_ORD 81
#define DT_N_S_npcx_alts_map_S_alt127_ORD_STR_SORTABLE 00081

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt127_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt127_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt127_EXISTS 1
#define DT_N_NODELABEL_smb4b_pu_sl DT_N_S_npcx_alts_map_S_alt127

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt127_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt127_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt127_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt127_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt127_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt127_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt127_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt127_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt127_P_alts_IDX_0_VAL_group 18
#define DT_N_S_npcx_alts_map_S_alt127_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt127_P_alts_IDX_0_VAL_bit 7
#define DT_N_S_npcx_alts_map_S_alt127_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt127_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt127_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt127_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt127, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt127_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt127, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt127_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt127, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt127_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt127, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt127_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt127_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt131
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt131
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt131_PATH "/npcx-alts-map/alt131"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt131_FULL_NAME "alt131"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt131_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt131_CHILD_IDX 124

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt131_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt131_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt131_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt131_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt131_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt131_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt131_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt131_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt131_ORD 82
#define DT_N_S_npcx_alts_map_S_alt131_ORD_STR_SORTABLE 00082

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt131_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt131_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt131_EXISTS 1
#define DT_N_NODELABEL_altcx_psl_in0_ahi DT_N_S_npcx_alts_map_S_alt131

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt131_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt131_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt131_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt131_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt131_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt131_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt131_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt131_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt131_P_alts_IDX_0_VAL_group 19
#define DT_N_S_npcx_alts_map_S_alt131_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt131_P_alts_IDX_0_VAL_bit 1
#define DT_N_S_npcx_alts_map_S_alt131_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt131_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt131_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt131_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt131, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt131_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt131, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt131_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt131, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt131_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt131, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt131_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt131_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt133
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt133
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt133_PATH "/npcx-alts-map/alt133"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt133_FULL_NAME "alt133"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt133_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt133_CHILD_IDX 126

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt133_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt133_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt133_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt133_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt133_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt133_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt133_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt133_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt133_ORD 83
#define DT_N_S_npcx_alts_map_S_alt133_ORD_STR_SORTABLE 00083

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt133_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt133_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt133_EXISTS 1
#define DT_N_NODELABEL_altcx_psl_in2_ahi DT_N_S_npcx_alts_map_S_alt133

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt133_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt133_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt133_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt133_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt133_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt133_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt133_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt133_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt133_P_alts_IDX_0_VAL_group 19
#define DT_N_S_npcx_alts_map_S_alt133_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt133_P_alts_IDX_0_VAL_bit 3
#define DT_N_S_npcx_alts_map_S_alt133_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt133_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt133_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt133_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt133, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt133_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt133, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt133_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt133, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt133_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt133, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt133_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt133_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt134
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt134
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt134_PATH "/npcx-alts-map/alt134"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt134_FULL_NAME "alt134"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt134_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt134_CHILD_IDX 127

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt134_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt134_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt134_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt134_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt134_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt134_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt134_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt134_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt134_ORD 84
#define DT_N_S_npcx_alts_map_S_alt134_ORD_STR_SORTABLE 00084

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt134_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt134_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt134_EXISTS 1
#define DT_N_NODELABEL_altcx_psl_in3_ahi DT_N_S_npcx_alts_map_S_alt134

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt134_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt134_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt134_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt134_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt134_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt134_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt134_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt134_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt134_P_alts_IDX_0_VAL_group 19
#define DT_N_S_npcx_alts_map_S_alt134_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt134_P_alts_IDX_0_VAL_bit 4
#define DT_N_S_npcx_alts_map_S_alt134_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt134_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt134_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt134_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt134, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt134_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt134, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt134_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt134, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt134_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt134, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt134_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt134_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt135
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt135
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt135_PATH "/npcx-alts-map/alt135"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt135_FULL_NAME "alt135"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt135_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt135_CHILD_IDX 128

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt135_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt135_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt135_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt135_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt135_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt135_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt135_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt135_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt135_ORD 85
#define DT_N_S_npcx_alts_map_S_alt135_ORD_STR_SORTABLE 00085

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt135_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt135_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt135_EXISTS 1
#define DT_N_NODELABEL_altcx_psl_in4_ahi DT_N_S_npcx_alts_map_S_alt135

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt135_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt135_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt135_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt135_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt135_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt135_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt135_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt135_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt135_P_alts_IDX_0_VAL_group 19
#define DT_N_S_npcx_alts_map_S_alt135_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt135_P_alts_IDX_0_VAL_bit 5
#define DT_N_S_npcx_alts_map_S_alt135_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt135_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt135_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt135_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt135, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt135_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt135, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt135_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt135, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt135_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt135, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt135_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt135_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt136
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt136
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt136_PATH "/npcx-alts-map/alt136"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt136_FULL_NAME "alt136"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt136_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt136_CHILD_IDX 129

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt136_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt136_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt136_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt136_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt136_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt136_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt136_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt136_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt136_ORD 86
#define DT_N_S_npcx_alts_map_S_alt136_ORD_STR_SORTABLE 00086

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt136_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt136_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt136_EXISTS 1
#define DT_N_NODELABEL_altcx_psl_in5_ahi DT_N_S_npcx_alts_map_S_alt136

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt136_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt136_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt136_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt136_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt136_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt136_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt136_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt136_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt136_P_alts_IDX_0_VAL_group 19
#define DT_N_S_npcx_alts_map_S_alt136_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt136_P_alts_IDX_0_VAL_bit 6
#define DT_N_S_npcx_alts_map_S_alt136_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt136_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt136_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt136_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt136, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt136_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt136, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt136_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt136, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt136_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt136, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt136_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt136_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt137
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt137
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt137_PATH "/npcx-alts-map/alt137"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt137_FULL_NAME "alt137"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt137_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt137_CHILD_IDX 130

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt137_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt137_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt137_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt137_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt137_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt137_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt137_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt137_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt137_ORD 87
#define DT_N_S_npcx_alts_map_S_alt137_ORD_STR_SORTABLE 00087

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt137_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt137_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt137_EXISTS 1
#define DT_N_NODELABEL_altcx_gpio_out_pullen DT_N_S_npcx_alts_map_S_alt137

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt137_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt137_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt137_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt137_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt137_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt137_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt137_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt137_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt137_P_alts_IDX_0_VAL_group 19
#define DT_N_S_npcx_alts_map_S_alt137_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt137_P_alts_IDX_0_VAL_bit 7
#define DT_N_S_npcx_alts_map_S_alt137_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt137_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt137_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt137_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt137, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt137_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt137, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt137_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt137, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt137_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt137, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt137_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt137_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt14
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt14_PATH "/npcx-alts-map/alt14"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt14_FULL_NAME "alt14"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt14_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt14_CHILD_IDX 12

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt14_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt14_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt14_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt14_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt14_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt14_ORD 88
#define DT_N_S_npcx_alts_map_S_alt14_ORD_STR_SORTABLE 00088

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt14_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt14_EXISTS 1
#define DT_N_NODELABEL_alt1_sp1ctl_sl DT_N_S_npcx_alts_map_S_alt14

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt14_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt14_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt14_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt14_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt14_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt14_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt14_P_alts_IDX_0_VAL_group 1
#define DT_N_S_npcx_alts_map_S_alt14_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt14_P_alts_IDX_0_VAL_bit 4
#define DT_N_S_npcx_alts_map_S_alt14_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt14_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt14_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt14_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt14, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt14_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt14, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt14_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt14, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt14_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt14, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt14_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt14_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt147
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt147
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt147_PATH "/npcx-alts-map/alt147"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt147_FULL_NAME "alt147"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt147_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt147_CHILD_IDX 134

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt147_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt147_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt147_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt147_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt147_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt147_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt147_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt147_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt147_ORD 89
#define DT_N_S_npcx_alts_map_S_alt147_ORD_STR_SORTABLE 00089

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt147_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt147_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt147_EXISTS 1
#define DT_N_NODELABEL_altdx_gpstby_rst_bit DT_N_S_npcx_alts_map_S_alt147

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt147_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt147_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt147_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt147_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt147_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt147_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt147_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt147_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt147_P_alts_IDX_0_VAL_group 20
#define DT_N_S_npcx_alts_map_S_alt147_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt147_P_alts_IDX_0_VAL_bit 7
#define DT_N_S_npcx_alts_map_S_alt147_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt147_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt147_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt147_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt147, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt147_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt147, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt147_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt147, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt147_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt147, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt147_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt147_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt21
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt21
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt21_PATH "/npcx-alts-map/alt21"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt21_FULL_NAME "alt21"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt21_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt21_CHILD_IDX 16

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt21_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt21_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt21_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt21_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt21_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt21_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt21_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt21_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt21_ORD 90
#define DT_N_S_npcx_alts_map_S_alt21_ORD_STR_SORTABLE 00090

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt21_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt21_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt21_EXISTS 1
#define DT_N_NODELABEL_alt2_lpcpd_sl DT_N_S_npcx_alts_map_S_alt21

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt21_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt21_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt21_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt21_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt21_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt21_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt21_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt21_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt21_P_alts_IDX_0_VAL_group 2
#define DT_N_S_npcx_alts_map_S_alt21_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt21_P_alts_IDX_0_VAL_bit 1
#define DT_N_S_npcx_alts_map_S_alt21_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt21_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt21_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt21_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt21, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt21_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt21, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt21_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt21, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt21_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt21, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt21_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt21_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt22
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt22
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt22_PATH "/npcx-alts-map/alt22"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt22_FULL_NAME "alt22"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt22_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt22_CHILD_IDX 17

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt22_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt22_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt22_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt22_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt22_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt22_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt22_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt22_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt22_ORD 91
#define DT_N_S_npcx_alts_map_S_alt22_ORD_STR_SORTABLE 00091

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt22_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt22_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt22_EXISTS 1
#define DT_N_NODELABEL_alt2_clkrun_sl DT_N_S_npcx_alts_map_S_alt22

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt22_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt22_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt22_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt22_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt22_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt22_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt22_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt22_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt22_P_alts_IDX_0_VAL_group 2
#define DT_N_S_npcx_alts_map_S_alt22_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt22_P_alts_IDX_0_VAL_bit 2
#define DT_N_S_npcx_alts_map_S_alt22_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt22_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt22_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt22_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt22, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt22_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt22, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt22_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt22, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt22_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt22, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt22_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt22_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt23
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt23
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt23_PATH "/npcx-alts-map/alt23"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt23_FULL_NAME "alt23"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt23_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt23_CHILD_IDX 18

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt23_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt23_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt23_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt23_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt23_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt23_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt23_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt23_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt23_ORD 92
#define DT_N_S_npcx_alts_map_S_alt23_ORD_STR_SORTABLE 00092

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt23_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt23_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt23_EXISTS 1
#define DT_N_NODELABEL_alt2_smi_sl DT_N_S_npcx_alts_map_S_alt23

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt23_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt23_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt23_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt23_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt23_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt23_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt23_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt23_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt23_P_alts_IDX_0_VAL_group 2
#define DT_N_S_npcx_alts_map_S_alt23_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt23_P_alts_IDX_0_VAL_bit 3
#define DT_N_S_npcx_alts_map_S_alt23_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt23_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt23_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt23_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt23, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt23_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt23, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt23_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt23, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt23_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt23, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt23_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt23_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt24
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt24
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt24_PATH "/npcx-alts-map/alt24"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt24_FULL_NAME "alt24"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt24_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt24_CHILD_IDX 19

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt24_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt24_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt24_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt24_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt24_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt24_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt24_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt24_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt24_ORD 93
#define DT_N_S_npcx_alts_map_S_alt24_ORD_STR_SORTABLE 00093

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt24_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt24_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt24_EXISTS 1
#define DT_N_NODELABEL_alt2_serirq_sl DT_N_S_npcx_alts_map_S_alt24

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt24_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt24_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt24_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt24_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt24_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt24_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt24_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt24_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt24_P_alts_IDX_0_VAL_group 2
#define DT_N_S_npcx_alts_map_S_alt24_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt24_P_alts_IDX_0_VAL_bit 4
#define DT_N_S_npcx_alts_map_S_alt24_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt24_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt24_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt24_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt24, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt24_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt24, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt24_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt24, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt24_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt24, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt24_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt24_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt26
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt26
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt26_PATH "/npcx-alts-map/alt26"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt26_FULL_NAME "alt26"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt26_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt26_CHILD_IDX 21

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt26_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt26_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt26_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt26_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt26_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt26_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt26_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt26_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt26_ORD 94
#define DT_N_S_npcx_alts_map_S_alt26_ORD_STR_SORTABLE 00094

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt26_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt26_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt26_EXISTS 1
#define DT_N_NODELABEL_alt2_smb1a_sl DT_N_S_npcx_alts_map_S_alt26

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt26_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt26_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt26_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt26_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt26_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt26_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt26_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt26_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt26_P_alts_IDX_0_VAL_group 2
#define DT_N_S_npcx_alts_map_S_alt26_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt26_P_alts_IDX_0_VAL_bit 6
#define DT_N_S_npcx_alts_map_S_alt26_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt26_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt26_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt26_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt26, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt26_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt26, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt26_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt26, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt26_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt26, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt26_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt26_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt27
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt27
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt27_PATH "/npcx-alts-map/alt27"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt27_FULL_NAME "alt27"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt27_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt27_CHILD_IDX 22

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt27_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt27_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt27_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt27_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt27_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt27_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt27_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt27_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt27_ORD 95
#define DT_N_S_npcx_alts_map_S_alt27_ORD_STR_SORTABLE 00095

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt27_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt27_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt27_EXISTS 1
#define DT_N_NODELABEL_alt2_smb1b_sl DT_N_S_npcx_alts_map_S_alt27

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt27_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt27_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt27_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt27_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt27_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt27_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt27_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt27_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt27_P_alts_IDX_0_VAL_group 2
#define DT_N_S_npcx_alts_map_S_alt27_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt27_P_alts_IDX_0_VAL_bit 7
#define DT_N_S_npcx_alts_map_S_alt27_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt27_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt27_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt27_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt27, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt27_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt27, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt27_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt27, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt27_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt27, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt27_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt27_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt30
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt30
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt30_PATH "/npcx-alts-map/alt30"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt30_FULL_NAME "alt30"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt30_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt30_CHILD_IDX 23

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt30_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt30_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt30_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt30_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt30_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt30_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt30_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt30_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt30_ORD 96
#define DT_N_S_npcx_alts_map_S_alt30_ORD_STR_SORTABLE 00096

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt30_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt30_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt30_EXISTS 1
#define DT_N_NODELABEL_alt3_ta1_1_sl DT_N_S_npcx_alts_map_S_alt30

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt30_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt30_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt30_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt30_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt30_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt30_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt30_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt30_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt30_P_alts_IDX_0_VAL_group 3
#define DT_N_S_npcx_alts_map_S_alt30_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt30_P_alts_IDX_0_VAL_bit 0
#define DT_N_S_npcx_alts_map_S_alt30_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt30_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt30_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt30_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt30, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt30_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt30, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt30_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt30, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt30_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt30, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt30_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt30_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt31
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt31
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt31_PATH "/npcx-alts-map/alt31"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt31_FULL_NAME "alt31"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt31_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt31_CHILD_IDX 24

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt31_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt31_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt31_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt31_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt31_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt31_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt31_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt31_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt31_ORD 97
#define DT_N_S_npcx_alts_map_S_alt31_ORD_STR_SORTABLE 00097

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt31_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt31_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt31_EXISTS 1
#define DT_N_NODELABEL_alt3_ta2_1_sl DT_N_S_npcx_alts_map_S_alt31

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt31_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt31_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt31_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt31_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt31_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt31_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt31_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt31_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt31_P_alts_IDX_0_VAL_group 3
#define DT_N_S_npcx_alts_map_S_alt31_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt31_P_alts_IDX_0_VAL_bit 1
#define DT_N_S_npcx_alts_map_S_alt31_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt31_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt31_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt31_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt31, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt31_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt31, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt31_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt31, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt31_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt31, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt31_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt31_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt32
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt32
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt32_PATH "/npcx-alts-map/alt32"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt32_FULL_NAME "alt32"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt32_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt32_CHILD_IDX 25

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt32_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt32_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt32_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt32_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt32_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt32_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt32_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt32_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt32_ORD 98
#define DT_N_S_npcx_alts_map_S_alt32_ORD_STR_SORTABLE 00098

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt32_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt32_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt32_EXISTS 1
#define DT_N_NODELABEL_alt3_tb1_1_sl DT_N_S_npcx_alts_map_S_alt32

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt32_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt32_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt32_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt32_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt32_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt32_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt32_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt32_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt32_P_alts_IDX_0_VAL_group 3
#define DT_N_S_npcx_alts_map_S_alt32_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt32_P_alts_IDX_0_VAL_bit 2
#define DT_N_S_npcx_alts_map_S_alt32_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt32_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt32_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt32_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt32, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt32_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt32, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt32_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt32, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt32_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt32, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt32_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt32_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt33
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt33
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt33_PATH "/npcx-alts-map/alt33"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt33_FULL_NAME "alt33"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt33_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt33_CHILD_IDX 26

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt33_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt33_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt33_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt33_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt33_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt33_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt33_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt33_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt33_ORD 99
#define DT_N_S_npcx_alts_map_S_alt33_ORD_STR_SORTABLE 00099

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt33_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt33_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt33_EXISTS 1
#define DT_N_NODELABEL_alt3_tb2_1_sl DT_N_S_npcx_alts_map_S_alt33

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt33_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt33_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt33_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt33_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt33_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt33_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt33_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt33_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt33_P_alts_IDX_0_VAL_group 3
#define DT_N_S_npcx_alts_map_S_alt33_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt33_P_alts_IDX_0_VAL_bit 3
#define DT_N_S_npcx_alts_map_S_alt33_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt33_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt33_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt33_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt33, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt33_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt33, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt33_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt33, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt33_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt33, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt33_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt33_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt34
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt34
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt34_PATH "/npcx-alts-map/alt34"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt34_FULL_NAME "alt34"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt34_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt34_CHILD_IDX 27

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt34_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt34_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt34_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt34_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt34_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt34_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt34_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt34_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt34_ORD 100
#define DT_N_S_npcx_alts_map_S_alt34_ORD_STR_SORTABLE 00100

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt34_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt34_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt34_EXISTS 1
#define DT_N_NODELABEL_alt3_ta3_1_sl DT_N_S_npcx_alts_map_S_alt34

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt34_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt34_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt34_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt34_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt34_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt34_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt34_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt34_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt34_P_alts_IDX_0_VAL_group 3
#define DT_N_S_npcx_alts_map_S_alt34_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt34_P_alts_IDX_0_VAL_bit 4
#define DT_N_S_npcx_alts_map_S_alt34_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt34_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt34_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt34_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt34, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt34_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt34, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt34_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt34, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt34_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt34, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt34_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt34_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt35
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt35
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt35_PATH "/npcx-alts-map/alt35"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt35_FULL_NAME "alt35"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt35_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt35_CHILD_IDX 28

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt35_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt35_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt35_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt35_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt35_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt35_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt35_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt35_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt35_ORD 101
#define DT_N_S_npcx_alts_map_S_alt35_ORD_STR_SORTABLE 00101

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt35_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt35_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt35_EXISTS 1
#define DT_N_NODELABEL_alt3_tb3_1_sl DT_N_S_npcx_alts_map_S_alt35

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt35_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt35_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt35_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt35_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt35_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt35_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt35_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt35_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt35_P_alts_IDX_0_VAL_group 3
#define DT_N_S_npcx_alts_map_S_alt35_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt35_P_alts_IDX_0_VAL_bit 5
#define DT_N_S_npcx_alts_map_S_alt35_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt35_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt35_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt35_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt35, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt35_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt35, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt35_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt35, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt35_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt35, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt35_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt35_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt36
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt36
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt36_PATH "/npcx-alts-map/alt36"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt36_FULL_NAME "alt36"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt36_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt36_CHILD_IDX 29

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt36_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt36_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt36_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt36_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt36_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt36_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt36_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt36_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt36_ORD 102
#define DT_N_S_npcx_alts_map_S_alt36_ORD_STR_SORTABLE 00102

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt36_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt36_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt36_EXISTS 1
#define DT_N_NODELABEL_alt3_tb1_2_sl DT_N_S_npcx_alts_map_S_alt36

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt36_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt36_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt36_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt36_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt36_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt36_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt36_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt36_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt36_P_alts_IDX_0_VAL_group 3
#define DT_N_S_npcx_alts_map_S_alt36_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt36_P_alts_IDX_0_VAL_bit 6
#define DT_N_S_npcx_alts_map_S_alt36_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt36_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt36_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt36_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt36, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt36_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt36, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt36_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt36, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt36_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt36, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt36_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt36_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt37
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt37
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt37_PATH "/npcx-alts-map/alt37"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt37_FULL_NAME "alt37"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt37_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt37_CHILD_IDX 30

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt37_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt37_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt37_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt37_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt37_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt37_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt37_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt37_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt37_ORD 103
#define DT_N_S_npcx_alts_map_S_alt37_ORD_STR_SORTABLE 00103

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt37_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt37_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt37_EXISTS 1
#define DT_N_NODELABEL_alt3_ta1_2_sl DT_N_S_npcx_alts_map_S_alt37

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt37_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt37_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt37_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt37_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt37_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt37_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt37_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt37_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt37_P_alts_IDX_0_VAL_group 3
#define DT_N_S_npcx_alts_map_S_alt37_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt37_P_alts_IDX_0_VAL_bit 7
#define DT_N_S_npcx_alts_map_S_alt37_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt37_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt37_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt37_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt37, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt37_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt37, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt37_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt37, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt37_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt37, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt37_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt37_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt40
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt40
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt40_PATH "/npcx-alts-map/alt40"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt40_FULL_NAME "alt40"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt40_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt40_CHILD_IDX 31

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt40_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt40_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt40_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt40_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt40_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt40_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt40_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt40_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt40_ORD 104
#define DT_N_S_npcx_alts_map_S_alt40_ORD_STR_SORTABLE 00104

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt40_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt40_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt40_EXISTS 1
#define DT_N_NODELABEL_alt4_shd2_spi DT_N_S_npcx_alts_map_S_alt40

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt40_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt40_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt40_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt40_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt40_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt40_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt40_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt40_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt40_P_alts_IDX_0_VAL_group 4
#define DT_N_S_npcx_alts_map_S_alt40_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt40_P_alts_IDX_0_VAL_bit 0
#define DT_N_S_npcx_alts_map_S_alt40_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt40_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt40_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt40_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt40, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt40_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt40, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt40_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt40, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt40_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt40, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt40_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt40_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt41
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt41
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt41_PATH "/npcx-alts-map/alt41"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt41_FULL_NAME "alt41"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt41_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt41_CHILD_IDX 33

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt41_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt41_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt41_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt41_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt41_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt41_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt41_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt41_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt41_ORD 105
#define DT_N_S_npcx_alts_map_S_alt41_ORD_STR_SORTABLE 00105

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt41_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt41_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt41_EXISTS 1
#define DT_N_NODELABEL_alt4_ckout2_sl DT_N_S_npcx_alts_map_S_alt41

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt41_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt41_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt41_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt41_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt41_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt41_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt41_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt41_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt41_P_alts_IDX_0_VAL_group 4
#define DT_N_S_npcx_alts_map_S_alt41_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt41_P_alts_IDX_0_VAL_bit 1
#define DT_N_S_npcx_alts_map_S_alt41_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt41_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt41_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt41_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt41, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt41_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt41, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt41_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt41, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt41_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt41, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt41_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt41_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt42
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt42
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt42_PATH "/npcx-alts-map/alt42"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt42_FULL_NAME "alt42"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt42_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt42_CHILD_IDX 34

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt42_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt42_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt42_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt42_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt42_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt42_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt42_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt42_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt42_ORD 106
#define DT_N_S_npcx_alts_map_S_alt42_ORD_STR_SORTABLE 00106

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt42_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt42_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt42_EXISTS 1
#define DT_N_NODELABEL_alt4_clk24m_in2_sl DT_N_S_npcx_alts_map_S_alt42

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt42_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt42_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt42_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt42_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt42_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt42_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt42_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt42_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt42_P_alts_IDX_0_VAL_group 4
#define DT_N_S_npcx_alts_map_S_alt42_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt42_P_alts_IDX_0_VAL_bit 2
#define DT_N_S_npcx_alts_map_S_alt42_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt42_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt42_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt42_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt42, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt42_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt42, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt42_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt42, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt42_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt42, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt42_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt42_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt43
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt43
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt43_PATH "/npcx-alts-map/alt43"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt43_FULL_NAME "alt43"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt43_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt43_CHILD_IDX 35

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt43_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt43_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt43_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt43_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt43_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt43_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt43_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt43_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt43_ORD 107
#define DT_N_S_npcx_alts_map_S_alt43_ORD_STR_SORTABLE 00107

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt43_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt43_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt43_EXISTS 1
#define DT_N_NODELABEL_alt4_clk24m_in1_sl DT_N_S_npcx_alts_map_S_alt43

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt43_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt43_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt43_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt43_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt43_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt43_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt43_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt43_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt43_P_alts_IDX_0_VAL_group 4
#define DT_N_S_npcx_alts_map_S_alt43_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt43_P_alts_IDX_0_VAL_bit 3
#define DT_N_S_npcx_alts_map_S_alt43_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt43_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt43_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt43_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt43, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt43_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt43, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt43_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt43, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt43_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt43, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt43_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt43_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt44
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt44
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt44_PATH "/npcx-alts-map/alt44"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt44_FULL_NAME "alt44"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt44_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt44_CHILD_IDX 36

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt44_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt44_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt44_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt44_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt44_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt44_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt44_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt44_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt44_ORD 108
#define DT_N_S_npcx_alts_map_S_alt44_ORD_STR_SORTABLE 00108

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt44_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt44_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt44_EXISTS 1
#define DT_N_NODELABEL_alt4_ps2_3_sl DT_N_S_npcx_alts_map_S_alt44

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt44_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt44_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt44_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt44_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt44_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt44_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt44_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt44_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt44_P_alts_IDX_0_VAL_group 4
#define DT_N_S_npcx_alts_map_S_alt44_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt44_P_alts_IDX_0_VAL_bit 4
#define DT_N_S_npcx_alts_map_S_alt44_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt44_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt44_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt44_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt44, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt44_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt44, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt44_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt44, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt44_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt44, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt44_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt44_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt46
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt46
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt46_PATH "/npcx-alts-map/alt46"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt46_FULL_NAME "alt46"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt46_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt46_CHILD_IDX 37

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt46_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt46_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt46_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt46_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt46_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt46_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt46_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt46_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt46_ORD 109
#define DT_N_S_npcx_alts_map_S_alt46_ORD_STR_SORTABLE 00109

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt46_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt46_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt46_EXISTS 1
#define DT_N_NODELABEL_alt4_ps2_2_sl DT_N_S_npcx_alts_map_S_alt46

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt46_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt46_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt46_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt46_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt46_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt46_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt46_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt46_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt46_P_alts_IDX_0_VAL_group 4
#define DT_N_S_npcx_alts_map_S_alt46_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt46_P_alts_IDX_0_VAL_bit 6
#define DT_N_S_npcx_alts_map_S_alt46_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt46_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt46_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt46_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt46, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt46_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt46, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt46_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt46, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt46_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt46, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt46_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt46_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt50
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt50
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt50_PATH "/npcx-alts-map/alt50"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt50_FULL_NAME "alt50"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt50_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt50_CHILD_IDX 38

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt50_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt50_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt50_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt50_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt50_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt50_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt50_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt50_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt50_ORD 110
#define DT_N_S_npcx_alts_map_S_alt50_ORD_STR_SORTABLE 00110

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt50_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt50_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt50_EXISTS 1
#define DT_N_NODELABEL_alt5_a_pwm_sl DT_N_S_npcx_alts_map_S_alt50

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt50_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt50_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt50_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt50_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt50_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt50_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt50_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt50_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt50_P_alts_IDX_0_VAL_group 5
#define DT_N_S_npcx_alts_map_S_alt50_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt50_P_alts_IDX_0_VAL_bit 0
#define DT_N_S_npcx_alts_map_S_alt50_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt50_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt50_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt50_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt50, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt50_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt50, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt50_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt50, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt50_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt50, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt50_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt50_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt52
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt52
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt52_PATH "/npcx-alts-map/alt52"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt52_FULL_NAME "alt52"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt52_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt52_CHILD_IDX 40

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt52_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt52_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt52_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt52_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt52_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt52_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt52_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt52_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt52_ORD 111
#define DT_N_S_npcx_alts_map_S_alt52_ORD_STR_SORTABLE 00111

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt52_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt52_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt52_EXISTS 1
#define DT_N_NODELABEL_alt5_c_pwm_sl DT_N_S_npcx_alts_map_S_alt52

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt52_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt52_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt52_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt52_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt52_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt52_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt52_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt52_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt52_P_alts_IDX_0_VAL_group 5
#define DT_N_S_npcx_alts_map_S_alt52_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt52_P_alts_IDX_0_VAL_bit 2
#define DT_N_S_npcx_alts_map_S_alt52_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt52_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt52_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt52_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt52, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt52_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt52, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt52_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt52, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt52_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt52, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt52_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt52_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt53
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt53
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt53_PATH "/npcx-alts-map/alt53"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt53_FULL_NAME "alt53"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt53_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt53_CHILD_IDX 41

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt53_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt53_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt53_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt53_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt53_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt53_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt53_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt53_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt53_ORD 112
#define DT_N_S_npcx_alts_map_S_alt53_ORD_STR_SORTABLE 00112

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt53_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt53_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt53_EXISTS 1
#define DT_N_NODELABEL_alt5_d_pwm_sl DT_N_S_npcx_alts_map_S_alt53

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt53_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt53_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt53_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt53_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt53_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt53_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt53_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt53_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt53_P_alts_IDX_0_VAL_group 5
#define DT_N_S_npcx_alts_map_S_alt53_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt53_P_alts_IDX_0_VAL_bit 3
#define DT_N_S_npcx_alts_map_S_alt53_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt53_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt53_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt53_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt53, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt53_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt53, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt53_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt53, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt53_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt53, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt53_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt53_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt55
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt55
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt55_PATH "/npcx-alts-map/alt55"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt55_FULL_NAME "alt55"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt55_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt55_CHILD_IDX 42

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt55_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt55_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt55_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt55_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt55_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt55_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt55_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt55_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt55_ORD 113
#define DT_N_S_npcx_alts_map_S_alt55_ORD_STR_SORTABLE 00113

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt55_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt55_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt55_EXISTS 1
#define DT_N_NODELABEL_alt5_f_pwm_sl DT_N_S_npcx_alts_map_S_alt55

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt55_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt55_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt55_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt55_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt55_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt55_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt55_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt55_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt55_P_alts_IDX_0_VAL_group 5
#define DT_N_S_npcx_alts_map_S_alt55_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt55_P_alts_IDX_0_VAL_bit 5
#define DT_N_S_npcx_alts_map_S_alt55_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt55_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt55_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt55_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt55, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt55_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt55, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt55_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt55, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt55_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt55, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt55_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt55_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt60
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt60
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt60_PATH "/npcx-alts-map/alt60"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt60_FULL_NAME "alt60"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt60_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt60_CHILD_IDX 43

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt60_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt60_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt60_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt60_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt60_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt60_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt60_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt60_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt60_ORD 114
#define DT_N_S_npcx_alts_map_S_alt60_ORD_STR_SORTABLE 00114

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt60_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt60_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt60_EXISTS 1
#define DT_N_NODELABEL_alt6_adc0_sl DT_N_S_npcx_alts_map_S_alt60

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt60_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt60_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt60_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt60_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt60_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt60_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt60_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt60_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt60_P_alts_IDX_0_VAL_group 6
#define DT_N_S_npcx_alts_map_S_alt60_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt60_P_alts_IDX_0_VAL_bit 0
#define DT_N_S_npcx_alts_map_S_alt60_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt60_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt60_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt60_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt60, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt60_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt60, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt60_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt60, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt60_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt60, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt60_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt60_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt61
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt61
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt61_PATH "/npcx-alts-map/alt61"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt61_FULL_NAME "alt61"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt61_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt61_CHILD_IDX 44

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt61_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt61_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt61_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt61_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt61_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt61_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt61_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt61_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt61_ORD 115
#define DT_N_S_npcx_alts_map_S_alt61_ORD_STR_SORTABLE 00115

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt61_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt61_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt61_EXISTS 1
#define DT_N_NODELABEL_alt6_adc1_sl DT_N_S_npcx_alts_map_S_alt61

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt61_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt61_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt61_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt61_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt61_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt61_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt61_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt61_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt61_P_alts_IDX_0_VAL_group 6
#define DT_N_S_npcx_alts_map_S_alt61_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt61_P_alts_IDX_0_VAL_bit 1
#define DT_N_S_npcx_alts_map_S_alt61_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt61_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt61_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt61_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt61, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt61_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt61, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt61_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt61, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt61_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt61, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt61_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt61_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt62
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt62
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt62_PATH "/npcx-alts-map/alt62"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt62_FULL_NAME "alt62"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt62_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt62_CHILD_IDX 45

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt62_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt62_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt62_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt62_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt62_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt62_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt62_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt62_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt62_ORD 116
#define DT_N_S_npcx_alts_map_S_alt62_ORD_STR_SORTABLE 00116

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt62_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt62_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt62_EXISTS 1
#define DT_N_NODELABEL_alt6_adc2_sl DT_N_S_npcx_alts_map_S_alt62

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt62_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt62_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt62_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt62_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt62_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt62_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt62_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt62_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt62_P_alts_IDX_0_VAL_group 6
#define DT_N_S_npcx_alts_map_S_alt62_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt62_P_alts_IDX_0_VAL_bit 2
#define DT_N_S_npcx_alts_map_S_alt62_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt62_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt62_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt62_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt62, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt62_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt62, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt62_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt62, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt62_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt62, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt62_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt62_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt63
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt63
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt63_PATH "/npcx-alts-map/alt63"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt63_FULL_NAME "alt63"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt63_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt63_CHILD_IDX 46

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt63_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt63_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt63_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt63_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt63_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt63_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt63_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt63_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt63_ORD 117
#define DT_N_S_npcx_alts_map_S_alt63_ORD_STR_SORTABLE 00117

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt63_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt63_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt63_EXISTS 1
#define DT_N_NODELABEL_alt6_adc3_sl DT_N_S_npcx_alts_map_S_alt63

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt63_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt63_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt63_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt63_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt63_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt63_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt63_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt63_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt63_P_alts_IDX_0_VAL_group 6
#define DT_N_S_npcx_alts_map_S_alt63_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt63_P_alts_IDX_0_VAL_bit 3
#define DT_N_S_npcx_alts_map_S_alt63_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt63_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt63_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt63_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt63, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt63_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt63, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt63_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt63, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt63_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt63, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt63_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt63_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt64
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt64
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt64_PATH "/npcx-alts-map/alt64"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt64_FULL_NAME "alt64"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt64_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt64_CHILD_IDX 47

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt64_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt64_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt64_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt64_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt64_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt64_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt64_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt64_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt64_ORD 118
#define DT_N_S_npcx_alts_map_S_alt64_ORD_STR_SORTABLE 00118

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt64_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt64_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt64_EXISTS 1
#define DT_N_NODELABEL_alt6_adc4_sl DT_N_S_npcx_alts_map_S_alt64

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt64_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt64_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt64_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt64_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt64_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt64_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt64_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt64_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt64_P_alts_IDX_0_VAL_group 6
#define DT_N_S_npcx_alts_map_S_alt64_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt64_P_alts_IDX_0_VAL_bit 4
#define DT_N_S_npcx_alts_map_S_alt64_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt64_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt64_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt64_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt64, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt64_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt64, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt64_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt64, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt64_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt64, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt64_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt64_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt65
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt65
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt65_PATH "/npcx-alts-map/alt65"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt65_FULL_NAME "alt65"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt65_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt65_CHILD_IDX 48

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt65_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt65_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt65_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt65_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt65_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt65_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt65_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt65_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt65_ORD 119
#define DT_N_S_npcx_alts_map_S_alt65_ORD_STR_SORTABLE 00119

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt65_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt65_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt65_EXISTS 1
#define DT_N_NODELABEL_alt6_adc5_sl DT_N_S_npcx_alts_map_S_alt65

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt65_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt65_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt65_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt65_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt65_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt65_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt65_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt65_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt65_P_alts_IDX_0_VAL_group 6
#define DT_N_S_npcx_alts_map_S_alt65_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt65_P_alts_IDX_0_VAL_bit 5
#define DT_N_S_npcx_alts_map_S_alt65_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt65_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt65_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt65_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt65, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt65_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt65, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt65_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt65, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt65_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt65, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt65_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt65_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt66
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt66
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt66_PATH "/npcx-alts-map/alt66"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt66_FULL_NAME "alt66"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt66_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt66_CHILD_IDX 49

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt66_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt66_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt66_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt66_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt66_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt66_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt66_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt66_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt66_ORD 120
#define DT_N_S_npcx_alts_map_S_alt66_ORD_STR_SORTABLE 00120

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt66_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt66_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt66_EXISTS 1
#define DT_N_NODELABEL_alt6_adc6_sl DT_N_S_npcx_alts_map_S_alt66

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt66_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt66_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt66_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt66_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt66_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt66_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt66_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt66_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt66_P_alts_IDX_0_VAL_group 6
#define DT_N_S_npcx_alts_map_S_alt66_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt66_P_alts_IDX_0_VAL_bit 6
#define DT_N_S_npcx_alts_map_S_alt66_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt66_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt66_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt66_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt66, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt66_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt66, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt66_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt66, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt66_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt66, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt66_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt66_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt67
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt67
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt67_PATH "/npcx-alts-map/alt67"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt67_FULL_NAME "alt67"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt67_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt67_CHILD_IDX 50

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt67_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt67_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt67_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt67_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt67_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt67_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt67_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt67_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt67_ORD 121
#define DT_N_S_npcx_alts_map_S_alt67_ORD_STR_SORTABLE 00121

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt67_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt67_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt67_EXISTS 1
#define DT_N_NODELABEL_alt6_adc7_sl DT_N_S_npcx_alts_map_S_alt67

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt67_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt67_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt67_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt67_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt67_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt67_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt67_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt67_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt67_P_alts_IDX_0_VAL_group 6
#define DT_N_S_npcx_alts_map_S_alt67_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt67_P_alts_IDX_0_VAL_bit 7
#define DT_N_S_npcx_alts_map_S_alt67_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt67_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt67_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt67_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt67, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt67_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt67, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt67_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt67, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt67_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt67, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt67_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt67_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt76
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt76
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt76_PATH "/npcx-alts-map/alt76"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt76_FULL_NAME "alt76"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt76_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt76_CHILD_IDX 55

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt76_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt76_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt76_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt76_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt76_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt76_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt76_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt76_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt76_ORD 122
#define DT_N_S_npcx_alts_map_S_alt76_ORD_STR_SORTABLE 00122

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt76_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt76_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt76_EXISTS 1
#define DT_N_NODELABEL_alt7_kso16_sl DT_N_S_npcx_alts_map_S_alt76

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt76_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt76_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt76_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt76_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt76_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt76_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt76_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt76_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt76_P_alts_IDX_0_VAL_group 7
#define DT_N_S_npcx_alts_map_S_alt76_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt76_P_alts_IDX_0_VAL_bit 6
#define DT_N_S_npcx_alts_map_S_alt76_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt76_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt76_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt76_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt76, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt76_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt76, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt76_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt76, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt76_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt76, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt76_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt76_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt77
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt77
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt77_PATH "/npcx-alts-map/alt77"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt77_FULL_NAME "alt77"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt77_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt77_CHILD_IDX 56

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt77_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt77_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt77_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt77_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt77_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt77_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt77_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt77_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt77_ORD 123
#define DT_N_S_npcx_alts_map_S_alt77_ORD_STR_SORTABLE 00123

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt77_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt77_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt77_EXISTS 1
#define DT_N_NODELABEL_alt7_kso17_sl DT_N_S_npcx_alts_map_S_alt77

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt77_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt77_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt77_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt77_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt77_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt77_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt77_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt77_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt77_P_alts_IDX_0_VAL_group 7
#define DT_N_S_npcx_alts_map_S_alt77_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt77_P_alts_IDX_0_VAL_bit 7
#define DT_N_S_npcx_alts_map_S_alt77_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt77_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt77_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt77_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt77, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt77_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt77, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt77_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt77, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt77_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt77, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt77_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt77_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt81
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt81
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt81_PATH "/npcx-alts-map/alt81"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt81_FULL_NAME "alt81"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt81_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt81_CHILD_IDX 57

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt81_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt81_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt81_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt81_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt81_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt81_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt81_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt81_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt81_ORD 124
#define DT_N_S_npcx_alts_map_S_alt81_ORD_STR_SORTABLE 00124

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt81_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt81_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt81_EXISTS 1
#define DT_N_NODELABEL_alt8_ga20_sl DT_N_S_npcx_alts_map_S_alt81

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt81_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt81_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt81_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt81_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt81_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt81_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt81_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt81_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt81_P_alts_IDX_0_VAL_group 8
#define DT_N_S_npcx_alts_map_S_alt81_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt81_P_alts_IDX_0_VAL_bit 1
#define DT_N_S_npcx_alts_map_S_alt81_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt81_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt81_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt81_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt81, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt81_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt81, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt81_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt81, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt81_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt81, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt81_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt81_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt85
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt85
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt85_PATH "/npcx-alts-map/alt85"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt85_FULL_NAME "alt85"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt85_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt85_CHILD_IDX 59

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt85_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt85_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt85_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt85_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt85_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt85_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt85_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt85_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt85_ORD 125
#define DT_N_S_npcx_alts_map_S_alt85_ORD_STR_SORTABLE 00125

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt85_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt85_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt85_EXISTS 1
#define DT_N_NODELABEL_alt8_k_pwm_sl DT_N_S_npcx_alts_map_S_alt85

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt85_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt85_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt85_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt85_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt85_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt85_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt85_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt85_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt85_P_alts_IDX_0_VAL_group 8
#define DT_N_S_npcx_alts_map_S_alt85_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt85_P_alts_IDX_0_VAL_bit 5
#define DT_N_S_npcx_alts_map_S_alt85_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt85_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt85_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt85_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt85, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt85_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt85, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt85_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt85, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt85_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt85, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt85_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt85_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt86
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt86
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt86_PATH "/npcx-alts-map/alt86"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt86_FULL_NAME "alt86"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt86_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt86_CHILD_IDX 60

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt86_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt86_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt86_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt86_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt86_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt86_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt86_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt86_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt86_ORD 126
#define DT_N_S_npcx_alts_map_S_alt86_ORD_STR_SORTABLE 00126

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt86_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt86_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt86_EXISTS 1
#define DT_N_NODELABEL_alt8_j_pwm_sl DT_N_S_npcx_alts_map_S_alt86

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt86_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt86_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt86_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt86_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt86_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt86_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt86_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt86_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt86_P_alts_IDX_0_VAL_group 8
#define DT_N_S_npcx_alts_map_S_alt86_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt86_P_alts_IDX_0_VAL_bit 6
#define DT_N_S_npcx_alts_map_S_alt86_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt86_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt86_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt86_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt86, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt86_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt86, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt86_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt86, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt86_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt86, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt86_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt86_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alt87
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alt87
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alt87_PATH "/npcx-alts-map/alt87"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alt87_FULL_NAME "alt87"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alt87_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alt87_CHILD_IDX 61

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alt87_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alt87_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt87_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt87_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alt87_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alt87_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alt87_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alt87_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alt87_ORD 127
#define DT_N_S_npcx_alts_map_S_alt87_ORD_STR_SORTABLE 00127

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alt87_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alt87_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alt87_EXISTS 1
#define DT_N_NODELABEL_alt8_i_pwm_sl DT_N_S_npcx_alts_map_S_alt87

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alt87_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alt87_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alt87_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alt87_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alt87_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alt87_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alt87_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt87_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alt87_P_alts_IDX_0_VAL_group 8
#define DT_N_S_npcx_alts_map_S_alt87_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt87_P_alts_IDX_0_VAL_bit 7
#define DT_N_S_npcx_alts_map_S_alt87_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt87_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alt87_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alt87_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alt87, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt87_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alt87, alts, 0)
#define DT_N_S_npcx_alts_map_S_alt87_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alt87, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt87_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alt87, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alt87_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alt87_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alta0
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alta0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alta0_PATH "/npcx-alts-map/alta0"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alta0_FULL_NAME "alta0"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alta0_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alta0_CHILD_IDX 69

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alta0_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alta0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alta0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alta0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alta0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alta0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alta0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alta0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alta0_ORD 128
#define DT_N_S_npcx_alts_map_S_alta0_ORD_STR_SORTABLE 00128

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alta0_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alta0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alta0_EXISTS 1
#define DT_N_NODELABEL_alta_shi_sl DT_N_S_npcx_alts_map_S_alta0

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alta0_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alta0_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alta0_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alta0_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alta0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alta0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alta0_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alta0_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alta0_P_alts_IDX_0_VAL_group 10
#define DT_N_S_npcx_alts_map_S_alta0_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alta0_P_alts_IDX_0_VAL_bit 0
#define DT_N_S_npcx_alts_map_S_alta0_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alta0_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alta0_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alta0_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alta0, alts, 0)
#define DT_N_S_npcx_alts_map_S_alta0_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alta0, alts, 0)
#define DT_N_S_npcx_alts_map_S_alta0_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alta0, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alta0_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alta0, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alta0_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alta0_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alta1
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alta1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alta1_PATH "/npcx-alts-map/alta1"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alta1_FULL_NAME "alta1"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alta1_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alta1_CHILD_IDX 70

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alta1_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alta1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alta1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alta1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alta1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alta1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alta1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alta1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alta1_ORD 129
#define DT_N_S_npcx_alts_map_S_alta1_ORD_STR_SORTABLE 00129

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alta1_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alta1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alta1_EXISTS 1
#define DT_N_NODELABEL_alta_smb6a_sl DT_N_S_npcx_alts_map_S_alta1

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alta1_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alta1_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alta1_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alta1_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alta1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alta1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alta1_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alta1_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alta1_P_alts_IDX_0_VAL_group 10
#define DT_N_S_npcx_alts_map_S_alta1_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alta1_P_alts_IDX_0_VAL_bit 1
#define DT_N_S_npcx_alts_map_S_alta1_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alta1_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alta1_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alta1_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alta1, alts, 0)
#define DT_N_S_npcx_alts_map_S_alta1_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alta1, alts, 0)
#define DT_N_S_npcx_alts_map_S_alta1_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alta1, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alta1_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alta1, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alta1_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alta1_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alta2
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alta2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alta2_PATH "/npcx-alts-map/alta2"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alta2_FULL_NAME "alta2"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alta2_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alta2_CHILD_IDX 71

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alta2_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alta2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alta2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alta2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alta2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alta2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alta2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alta2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alta2_ORD 130
#define DT_N_S_npcx_alts_map_S_alta2_ORD_STR_SORTABLE 00130

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alta2_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alta2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alta2_EXISTS 1
#define DT_N_NODELABEL_alta_smb5a_sl DT_N_S_npcx_alts_map_S_alta2

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alta2_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alta2_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alta2_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alta2_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alta2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alta2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alta2_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alta2_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alta2_P_alts_IDX_0_VAL_group 10
#define DT_N_S_npcx_alts_map_S_alta2_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alta2_P_alts_IDX_0_VAL_bit 2
#define DT_N_S_npcx_alts_map_S_alta2_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alta2_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alta2_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alta2_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alta2, alts, 0)
#define DT_N_S_npcx_alts_map_S_alta2_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alta2, alts, 0)
#define DT_N_S_npcx_alts_map_S_alta2_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alta2, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alta2_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alta2, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alta2_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alta2_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alta4
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alta4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alta4_PATH "/npcx-alts-map/alta4"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alta4_FULL_NAME "alta4"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alta4_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alta4_CHILD_IDX 72

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alta4_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alta4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alta4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alta4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alta4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alta4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alta4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alta4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alta4_ORD 131
#define DT_N_S_npcx_alts_map_S_alta4_ORD_STR_SORTABLE 00131

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alta4_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alta4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alta4_EXISTS 1
#define DT_N_NODELABEL_alta_13c1a_sl DT_N_S_npcx_alts_map_S_alta4

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alta4_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alta4_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alta4_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alta4_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alta4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alta4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alta4_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alta4_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alta4_P_alts_IDX_0_VAL_group 10
#define DT_N_S_npcx_alts_map_S_alta4_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alta4_P_alts_IDX_0_VAL_bit 4
#define DT_N_S_npcx_alts_map_S_alta4_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alta4_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alta4_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alta4_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alta4, alts, 0)
#define DT_N_S_npcx_alts_map_S_alta4_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alta4, alts, 0)
#define DT_N_S_npcx_alts_map_S_alta4_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alta4, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alta4_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alta4, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alta4_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alta4_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alta5
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alta5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alta5_PATH "/npcx-alts-map/alta5"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alta5_FULL_NAME "alta5"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alta5_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alta5_CHILD_IDX 73

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alta5_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alta5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alta5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alta5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alta5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alta5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alta5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alta5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alta5_ORD 132
#define DT_N_S_npcx_alts_map_S_alta5_ORD_STR_SORTABLE 00132

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alta5_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alta5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alta5_EXISTS 1
#define DT_N_NODELABEL_alta_13c1b_sl DT_N_S_npcx_alts_map_S_alta5

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alta5_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alta5_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alta5_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alta5_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alta5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alta5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alta5_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alta5_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alta5_P_alts_IDX_0_VAL_group 10
#define DT_N_S_npcx_alts_map_S_alta5_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alta5_P_alts_IDX_0_VAL_bit 5
#define DT_N_S_npcx_alts_map_S_alta5_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alta5_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alta5_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alta5_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alta5, alts, 0)
#define DT_N_S_npcx_alts_map_S_alta5_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alta5, alts, 0)
#define DT_N_S_npcx_alts_map_S_alta5_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alta5, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alta5_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alta5, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alta5_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alta5_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alta6
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alta6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alta6_PATH "/npcx-alts-map/alta6"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alta6_FULL_NAME "alta6"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alta6_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alta6_CHILD_IDX 74

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alta6_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alta6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alta6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alta6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alta6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alta6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alta6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alta6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alta6_ORD 133
#define DT_N_S_npcx_alts_map_S_alta6_ORD_STR_SORTABLE 00133

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alta6_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alta6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alta6_EXISTS 1
#define DT_N_NODELABEL_alta_smb3a_sl DT_N_S_npcx_alts_map_S_alta6

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alta6_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alta6_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alta6_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alta6_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alta6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alta6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alta6_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alta6_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alta6_P_alts_IDX_0_VAL_group 10
#define DT_N_S_npcx_alts_map_S_alta6_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alta6_P_alts_IDX_0_VAL_bit 6
#define DT_N_S_npcx_alts_map_S_alta6_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alta6_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alta6_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alta6_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alta6, alts, 0)
#define DT_N_S_npcx_alts_map_S_alta6_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alta6, alts, 0)
#define DT_N_S_npcx_alts_map_S_alta6_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alta6, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alta6_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alta6, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alta6_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alta6_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alta7
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alta7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alta7_PATH "/npcx-alts-map/alta7"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alta7_FULL_NAME "alta7"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alta7_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alta7_CHILD_IDX 75

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alta7_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alta7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alta7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alta7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alta7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alta7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alta7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alta7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alta7_ORD 134
#define DT_N_S_npcx_alts_map_S_alta7_ORD_STR_SORTABLE 00134

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alta7_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alta7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alta7_EXISTS 1
#define DT_N_NODELABEL_alta_smb4a_sl DT_N_S_npcx_alts_map_S_alta7

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alta7_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alta7_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alta7_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alta7_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alta7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alta7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alta7_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alta7_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alta7_P_alts_IDX_0_VAL_group 10
#define DT_N_S_npcx_alts_map_S_alta7_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alta7_P_alts_IDX_0_VAL_bit 7
#define DT_N_S_npcx_alts_map_S_alta7_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alta7_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alta7_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alta7_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alta7, alts, 0)
#define DT_N_S_npcx_alts_map_S_alta7_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alta7, alts, 0)
#define DT_N_S_npcx_alts_map_S_alta7_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alta7, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alta7_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alta7, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alta7_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alta7_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/altb0
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_altb0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_altb0_PATH "/npcx-alts-map/altb0"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_altb0_FULL_NAME "altb0"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_altb0_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_altb0_CHILD_IDX 76

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_altb0_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_altb0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altb0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altb0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_altb0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_altb0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altb0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altb0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_altb0_ORD 135
#define DT_N_S_npcx_alts_map_S_altb0_ORD_STR_SORTABLE 00135

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_altb0_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_altb0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_altb0_EXISTS 1
#define DT_N_NODELABEL_altb_sp2i_sl DT_N_S_npcx_alts_map_S_altb0

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_altb0_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_altb0_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_altb0_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_altb0_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_altb0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_altb0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_altb0_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altb0_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_altb0_P_alts_IDX_0_VAL_group 11
#define DT_N_S_npcx_alts_map_S_altb0_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altb0_P_alts_IDX_0_VAL_bit 0
#define DT_N_S_npcx_alts_map_S_altb0_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altb0_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_altb0_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altb0_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_altb0, alts, 0)
#define DT_N_S_npcx_alts_map_S_altb0_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_altb0, alts, 0)
#define DT_N_S_npcx_alts_map_S_altb0_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_altb0, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altb0_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_altb0, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altb0_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_altb0_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/altb1
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_altb1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_altb1_PATH "/npcx-alts-map/altb1"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_altb1_FULL_NAME "altb1"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_altb1_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_altb1_CHILD_IDX 77

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_altb1_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_altb1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altb1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altb1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_altb1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_altb1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altb1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altb1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_altb1_ORD 136
#define DT_N_S_npcx_alts_map_S_altb1_ORD_STR_SORTABLE 00136

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_altb1_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_altb1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_altb1_EXISTS 1
#define DT_N_NODELABEL_altb_sp2o_sl DT_N_S_npcx_alts_map_S_altb1

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_altb1_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_altb1_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_altb1_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_altb1_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_altb1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_altb1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_altb1_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altb1_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_altb1_P_alts_IDX_0_VAL_group 11
#define DT_N_S_npcx_alts_map_S_altb1_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altb1_P_alts_IDX_0_VAL_bit 1
#define DT_N_S_npcx_alts_map_S_altb1_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altb1_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_altb1_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altb1_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_altb1, alts, 0)
#define DT_N_S_npcx_alts_map_S_altb1_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_altb1, alts, 0)
#define DT_N_S_npcx_alts_map_S_altb1_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_altb1, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altb1_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_altb1, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altb1_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_altb1_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/altb2
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_altb2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_altb2_PATH "/npcx-alts-map/altb2"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_altb2_FULL_NAME "altb2"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_altb2_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_altb2_CHILD_IDX 78

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_altb2_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_altb2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altb2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altb2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_altb2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_altb2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altb2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altb2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_altb2_ORD 137
#define DT_N_S_npcx_alts_map_S_altb2_ORD_STR_SORTABLE 00137

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_altb2_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_altb2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_altb2_EXISTS 1
#define DT_N_NODELABEL_altb_ri1_sl DT_N_S_npcx_alts_map_S_altb2

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_altb2_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_altb2_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_altb2_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_altb2_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_altb2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_altb2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_altb2_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altb2_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_altb2_P_alts_IDX_0_VAL_group 11
#define DT_N_S_npcx_alts_map_S_altb2_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altb2_P_alts_IDX_0_VAL_bit 2
#define DT_N_S_npcx_alts_map_S_altb2_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altb2_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_altb2_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altb2_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_altb2, alts, 0)
#define DT_N_S_npcx_alts_map_S_altb2_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_altb2, alts, 0)
#define DT_N_S_npcx_alts_map_S_altb2_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_altb2, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altb2_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_altb2, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altb2_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_altb2_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/altb3
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_altb3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_altb3_PATH "/npcx-alts-map/altb3"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_altb3_FULL_NAME "altb3"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_altb3_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_altb3_CHILD_IDX 79

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_altb3_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_altb3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altb3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altb3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_altb3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_altb3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altb3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altb3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_altb3_ORD 138
#define DT_N_S_npcx_alts_map_S_altb3_ORD_STR_SORTABLE 00138

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_altb3_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_altb3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_altb3_EXISTS 1
#define DT_N_NODELABEL_altb_cts1_sl DT_N_S_npcx_alts_map_S_altb3

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_altb3_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_altb3_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_altb3_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_altb3_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_altb3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_altb3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_altb3_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altb3_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_altb3_P_alts_IDX_0_VAL_group 11
#define DT_N_S_npcx_alts_map_S_altb3_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altb3_P_alts_IDX_0_VAL_bit 3
#define DT_N_S_npcx_alts_map_S_altb3_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altb3_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_altb3_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altb3_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_altb3, alts, 0)
#define DT_N_S_npcx_alts_map_S_altb3_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_altb3, alts, 0)
#define DT_N_S_npcx_alts_map_S_altb3_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_altb3, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altb3_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_altb3, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altb3_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_altb3_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/altb4
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_altb4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_altb4_PATH "/npcx-alts-map/altb4"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_altb4_FULL_NAME "altb4"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_altb4_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_altb4_CHILD_IDX 80

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_altb4_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_altb4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altb4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altb4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_altb4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_altb4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altb4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altb4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_altb4_ORD 139
#define DT_N_S_npcx_alts_map_S_altb4_ORD_STR_SORTABLE 00139

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_altb4_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_altb4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_altb4_EXISTS 1
#define DT_N_NODELABEL_altb_rts1_sl DT_N_S_npcx_alts_map_S_altb4

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_altb4_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_altb4_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_altb4_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_altb4_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_altb4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_altb4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_altb4_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altb4_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_altb4_P_alts_IDX_0_VAL_group 11
#define DT_N_S_npcx_alts_map_S_altb4_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altb4_P_alts_IDX_0_VAL_bit 4
#define DT_N_S_npcx_alts_map_S_altb4_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altb4_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_altb4_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altb4_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_altb4, alts, 0)
#define DT_N_S_npcx_alts_map_S_altb4_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_altb4, alts, 0)
#define DT_N_S_npcx_alts_map_S_altb4_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_altb4, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altb4_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_altb4, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altb4_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_altb4_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/altb5
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_altb5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_altb5_PATH "/npcx-alts-map/altb5"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_altb5_FULL_NAME "altb5"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_altb5_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_altb5_CHILD_IDX 81

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_altb5_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_altb5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altb5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altb5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_altb5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_altb5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altb5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altb5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_altb5_ORD 140
#define DT_N_S_npcx_alts_map_S_altb5_ORD_STR_SORTABLE 00140

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_altb5_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_altb5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_altb5_EXISTS 1
#define DT_N_NODELABEL_altb_ri2_sl DT_N_S_npcx_alts_map_S_altb5

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_altb5_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_altb5_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_altb5_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_altb5_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_altb5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_altb5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_altb5_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altb5_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_altb5_P_alts_IDX_0_VAL_group 11
#define DT_N_S_npcx_alts_map_S_altb5_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altb5_P_alts_IDX_0_VAL_bit 5
#define DT_N_S_npcx_alts_map_S_altb5_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altb5_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_altb5_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altb5_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_altb5, alts, 0)
#define DT_N_S_npcx_alts_map_S_altb5_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_altb5, alts, 0)
#define DT_N_S_npcx_alts_map_S_altb5_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_altb5, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altb5_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_altb5, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altb5_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_altb5_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/altb6
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_altb6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_altb6_PATH "/npcx-alts-map/altb6"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_altb6_FULL_NAME "altb6"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_altb6_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_altb6_CHILD_IDX 82

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_altb6_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_altb6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altb6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altb6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_altb6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_altb6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altb6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altb6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_altb6_ORD 141
#define DT_N_S_npcx_alts_map_S_altb6_ORD_STR_SORTABLE 00141

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_altb6_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_altb6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_altb6_EXISTS 1
#define DT_N_NODELABEL_altb_cts2_sl DT_N_S_npcx_alts_map_S_altb6

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_altb6_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_altb6_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_altb6_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_altb6_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_altb6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_altb6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_altb6_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altb6_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_altb6_P_alts_IDX_0_VAL_group 11
#define DT_N_S_npcx_alts_map_S_altb6_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altb6_P_alts_IDX_0_VAL_bit 6
#define DT_N_S_npcx_alts_map_S_altb6_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altb6_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_altb6_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altb6_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_altb6, alts, 0)
#define DT_N_S_npcx_alts_map_S_altb6_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_altb6, alts, 0)
#define DT_N_S_npcx_alts_map_S_altb6_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_altb6, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altb6_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_altb6, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altb6_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_altb6_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/altb7
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_altb7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_altb7_PATH "/npcx-alts-map/altb7"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_altb7_FULL_NAME "altb7"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_altb7_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_altb7_CHILD_IDX 83

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_altb7_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_altb7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altb7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altb7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_altb7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_altb7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altb7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altb7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_altb7_ORD 142
#define DT_N_S_npcx_alts_map_S_altb7_ORD_STR_SORTABLE 00142

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_altb7_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_altb7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_altb7_EXISTS 1
#define DT_N_NODELABEL_altb_rts2_sl DT_N_S_npcx_alts_map_S_altb7

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_altb7_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_altb7_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_altb7_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_altb7_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_altb7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_altb7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_altb7_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altb7_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_altb7_P_alts_IDX_0_VAL_group 11
#define DT_N_S_npcx_alts_map_S_altb7_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altb7_P_alts_IDX_0_VAL_bit 7
#define DT_N_S_npcx_alts_map_S_altb7_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altb7_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_altb7_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altb7_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_altb7, alts, 0)
#define DT_N_S_npcx_alts_map_S_altb7_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_altb7, alts, 0)
#define DT_N_S_npcx_alts_map_S_altb7_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_altb7, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altb7_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_altb7, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altb7_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_altb7_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/altc4
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_altc4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_altc4_PATH "/npcx-alts-map/altc4"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_altc4_FULL_NAME "altc4"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_altc4_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_altc4_CHILD_IDX 84

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_altc4_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_altc4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altc4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altc4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_altc4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_altc4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altc4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altc4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_altc4_ORD 143
#define DT_N_S_npcx_alts_map_S_altc4_ORD_STR_SORTABLE 00143

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_altc4_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_altc4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_altc4_EXISTS 1
#define DT_N_NODELABEL_altc_smb4b_sl DT_N_S_npcx_alts_map_S_altc4

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_altc4_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_altc4_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_altc4_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_altc4_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_altc4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_altc4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_altc4_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altc4_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_altc4_P_alts_IDX_0_VAL_group 12
#define DT_N_S_npcx_alts_map_S_altc4_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altc4_P_alts_IDX_0_VAL_bit 4
#define DT_N_S_npcx_alts_map_S_altc4_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altc4_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_altc4_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altc4_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_altc4, alts, 0)
#define DT_N_S_npcx_alts_map_S_altc4_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_altc4, alts, 0)
#define DT_N_S_npcx_alts_map_S_altc4_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_altc4, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altc4_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_altc4, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altc4_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_altc4_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/altc5
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_altc5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_altc5_PATH "/npcx-alts-map/altc5"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_altc5_FULL_NAME "altc5"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_altc5_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_altc5_CHILD_IDX 85

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_altc5_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_altc5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altc5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altc5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_altc5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_altc5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altc5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altc5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_altc5_ORD 144
#define DT_N_S_npcx_alts_map_S_altc5_ORD_STR_SORTABLE 00144

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_altc5_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_altc5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_altc5_EXISTS 1
#define DT_N_NODELABEL_altc_smb3b_sl DT_N_S_npcx_alts_map_S_altc5

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_altc5_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_altc5_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_altc5_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_altc5_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_altc5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_altc5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_altc5_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altc5_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_altc5_P_alts_IDX_0_VAL_group 12
#define DT_N_S_npcx_alts_map_S_altc5_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altc5_P_alts_IDX_0_VAL_bit 5
#define DT_N_S_npcx_alts_map_S_altc5_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altc5_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_altc5_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altc5_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_altc5, alts, 0)
#define DT_N_S_npcx_alts_map_S_altc5_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_altc5, alts, 0)
#define DT_N_S_npcx_alts_map_S_altc5_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_altc5, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altc5_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_altc5, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altc5_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_altc5_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/altc6
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_altc6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_altc6_PATH "/npcx-alts-map/altc6"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_altc6_FULL_NAME "altc6"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_altc6_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_altc6_CHILD_IDX 86

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_altc6_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_altc6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altc6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altc6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_altc6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_altc6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altc6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altc6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_altc6_ORD 145
#define DT_N_S_npcx_alts_map_S_altc6_ORD_STR_SORTABLE 00145

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_altc6_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_altc6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_altc6_EXISTS 1
#define DT_N_NODELABEL_altc_smb2b_sl DT_N_S_npcx_alts_map_S_altc6

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_altc6_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_altc6_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_altc6_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_altc6_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_altc6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_altc6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_altc6_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altc6_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_altc6_P_alts_IDX_0_VAL_group 12
#define DT_N_S_npcx_alts_map_S_altc6_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altc6_P_alts_IDX_0_VAL_bit 6
#define DT_N_S_npcx_alts_map_S_altc6_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altc6_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_altc6_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altc6_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_altc6, alts, 0)
#define DT_N_S_npcx_alts_map_S_altc6_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_altc6, alts, 0)
#define DT_N_S_npcx_alts_map_S_altc6_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_altc6, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altc6_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_altc6, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altc6_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_altc6_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/altc7
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_altc7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_altc7_PATH "/npcx-alts-map/altc7"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_altc7_FULL_NAME "altc7"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_altc7_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_altc7_CHILD_IDX 87

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_altc7_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_altc7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altc7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altc7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_altc7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_altc7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altc7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altc7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_altc7_ORD 146
#define DT_N_S_npcx_alts_map_S_altc7_ORD_STR_SORTABLE 00146

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_altc7_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_altc7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_altc7_EXISTS 1
#define DT_N_NODELABEL_altc_smb2a_sl DT_N_S_npcx_alts_map_S_altc7

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_altc7_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_altc7_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_altc7_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_altc7_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_altc7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_altc7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_altc7_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altc7_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_altc7_P_alts_IDX_0_VAL_group 12
#define DT_N_S_npcx_alts_map_S_altc7_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altc7_P_alts_IDX_0_VAL_bit 7
#define DT_N_S_npcx_alts_map_S_altc7_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altc7_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_altc7_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altc7_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_altc7, alts, 0)
#define DT_N_S_npcx_alts_map_S_altc7_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_altc7, alts, 0)
#define DT_N_S_npcx_alts_map_S_altc7_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_altc7, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altc7_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_altc7, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altc7_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_altc7_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/altd0
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_altd0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_altd0_PATH "/npcx-alts-map/altd0"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_altd0_FULL_NAME "altd0"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_altd0_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_altd0_CHILD_IDX 88

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_altd0_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_altd0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altd0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altd0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_altd0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_altd0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altd0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altd0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_altd0_ORD 147
#define DT_N_S_npcx_alts_map_S_altd0_ORD_STR_SORTABLE 00147

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_altd0_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_altd0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_altd0_EXISTS 1
#define DT_N_NODELABEL_altd_gpstby0_out_in_sby DT_N_S_npcx_alts_map_S_altd0

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_altd0_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_altd0_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_altd0_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_altd0_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_altd0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_altd0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_altd0_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altd0_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_altd0_P_alts_IDX_0_VAL_group 13
#define DT_N_S_npcx_alts_map_S_altd0_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altd0_P_alts_IDX_0_VAL_bit 0
#define DT_N_S_npcx_alts_map_S_altd0_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altd0_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_altd0_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altd0_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_altd0, alts, 0)
#define DT_N_S_npcx_alts_map_S_altd0_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_altd0, alts, 0)
#define DT_N_S_npcx_alts_map_S_altd0_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_altd0, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altd0_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_altd0, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altd0_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_altd0_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/altd1
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_altd1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_altd1_PATH "/npcx-alts-map/altd1"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_altd1_FULL_NAME "altd1"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_altd1_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_altd1_CHILD_IDX 89

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_altd1_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_altd1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altd1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altd1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_altd1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_altd1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altd1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altd1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_altd1_ORD 148
#define DT_N_S_npcx_alts_map_S_altd1_ORD_STR_SORTABLE 00148

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_altd1_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_altd1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_altd1_EXISTS 1
#define DT_N_NODELABEL_altd_gpstby1_out_in_sby DT_N_S_npcx_alts_map_S_altd1

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_altd1_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_altd1_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_altd1_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_altd1_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_altd1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_altd1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_altd1_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altd1_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_altd1_P_alts_IDX_0_VAL_group 13
#define DT_N_S_npcx_alts_map_S_altd1_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altd1_P_alts_IDX_0_VAL_bit 1
#define DT_N_S_npcx_alts_map_S_altd1_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altd1_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_altd1_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altd1_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_altd1, alts, 0)
#define DT_N_S_npcx_alts_map_S_altd1_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_altd1, alts, 0)
#define DT_N_S_npcx_alts_map_S_altd1_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_altd1, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altd1_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_altd1, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altd1_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_altd1_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/altd2
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_altd2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_altd2_PATH "/npcx-alts-map/altd2"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_altd2_FULL_NAME "altd2"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_altd2_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_altd2_CHILD_IDX 90

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_altd2_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_altd2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altd2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altd2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_altd2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_altd2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altd2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altd2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_altd2_ORD 149
#define DT_N_S_npcx_alts_map_S_altd2_ORD_STR_SORTABLE 00149

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_altd2_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_altd2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_altd2_EXISTS 1
#define DT_N_NODELABEL_altd_psl_in0_en_out_def DT_N_S_npcx_alts_map_S_altd2

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_altd2_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_altd2_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_altd2_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_altd2_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_altd2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_altd2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_altd2_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altd2_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_altd2_P_alts_IDX_0_VAL_group 13
#define DT_N_S_npcx_alts_map_S_altd2_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altd2_P_alts_IDX_0_VAL_bit 2
#define DT_N_S_npcx_alts_map_S_altd2_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altd2_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_altd2_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altd2_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_altd2, alts, 0)
#define DT_N_S_npcx_alts_map_S_altd2_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_altd2, alts, 0)
#define DT_N_S_npcx_alts_map_S_altd2_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_altd2, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altd2_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_altd2, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altd2_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_altd2_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/altd3
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_altd3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_altd3_PATH "/npcx-alts-map/altd3"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_altd3_FULL_NAME "altd3"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_altd3_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_altd3_CHILD_IDX 91

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_altd3_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_altd3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altd3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altd3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_altd3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_altd3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altd3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altd3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_altd3_ORD 150
#define DT_N_S_npcx_alts_map_S_altd3_ORD_STR_SORTABLE 00150

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_altd3_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_altd3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_altd3_EXISTS 1
#define DT_N_NODELABEL_altd_psl_in1_en_out_def DT_N_S_npcx_alts_map_S_altd3

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_altd3_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_altd3_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_altd3_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_altd3_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_altd3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_altd3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_altd3_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altd3_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_altd3_P_alts_IDX_0_VAL_group 13
#define DT_N_S_npcx_alts_map_S_altd3_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altd3_P_alts_IDX_0_VAL_bit 3
#define DT_N_S_npcx_alts_map_S_altd3_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altd3_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_altd3_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altd3_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_altd3, alts, 0)
#define DT_N_S_npcx_alts_map_S_altd3_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_altd3, alts, 0)
#define DT_N_S_npcx_alts_map_S_altd3_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_altd3, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altd3_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_altd3, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altd3_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_altd3_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/altd4
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_altd4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_altd4_PATH "/npcx-alts-map/altd4"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_altd4_FULL_NAME "altd4"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_altd4_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_altd4_CHILD_IDX 92

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_altd4_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_altd4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altd4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altd4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_altd4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_altd4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altd4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altd4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_altd4_ORD 151
#define DT_N_S_npcx_alts_map_S_altd4_ORD_STR_SORTABLE 00151

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_altd4_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_altd4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_altd4_EXISTS 1
#define DT_N_NODELABEL_altd_psl_in2_en_out_def DT_N_S_npcx_alts_map_S_altd4

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_altd4_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_altd4_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_altd4_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_altd4_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_altd4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_altd4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_altd4_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altd4_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_altd4_P_alts_IDX_0_VAL_group 13
#define DT_N_S_npcx_alts_map_S_altd4_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altd4_P_alts_IDX_0_VAL_bit 4
#define DT_N_S_npcx_alts_map_S_altd4_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altd4_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_altd4_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altd4_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_altd4, alts, 0)
#define DT_N_S_npcx_alts_map_S_altd4_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_altd4, alts, 0)
#define DT_N_S_npcx_alts_map_S_altd4_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_altd4, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altd4_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_altd4, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altd4_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_altd4_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/altd5
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_altd5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_altd5_PATH "/npcx-alts-map/altd5"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_altd5_FULL_NAME "altd5"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_altd5_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_altd5_CHILD_IDX 93

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_altd5_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_altd5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altd5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altd5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_altd5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_altd5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altd5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altd5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_altd5_ORD 152
#define DT_N_S_npcx_alts_map_S_altd5_ORD_STR_SORTABLE 00152

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_altd5_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_altd5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_altd5_EXISTS 1
#define DT_N_NODELABEL_altd_psl_in3_en_out_def DT_N_S_npcx_alts_map_S_altd5

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_altd5_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_altd5_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_altd5_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_altd5_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_altd5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_altd5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_altd5_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altd5_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_altd5_P_alts_IDX_0_VAL_group 13
#define DT_N_S_npcx_alts_map_S_altd5_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altd5_P_alts_IDX_0_VAL_bit 5
#define DT_N_S_npcx_alts_map_S_altd5_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altd5_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_altd5_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altd5_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_altd5, alts, 0)
#define DT_N_S_npcx_alts_map_S_altd5_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_altd5, alts, 0)
#define DT_N_S_npcx_alts_map_S_altd5_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_altd5, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altd5_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_altd5, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altd5_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_altd5_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/altd6
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_altd6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_altd6_PATH "/npcx-alts-map/altd6"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_altd6_FULL_NAME "altd6"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_altd6_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_altd6_CHILD_IDX 94

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_altd6_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_altd6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altd6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altd6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_altd6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_altd6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altd6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altd6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_altd6_ORD 153
#define DT_N_S_npcx_alts_map_S_altd6_ORD_STR_SORTABLE 00153

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_altd6_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_altd6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_altd6_EXISTS 1
#define DT_N_NODELABEL_altd_psl_in4_en_out_def DT_N_S_npcx_alts_map_S_altd6

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_altd6_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_altd6_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_altd6_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_altd6_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_altd6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_altd6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_altd6_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altd6_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_altd6_P_alts_IDX_0_VAL_group 13
#define DT_N_S_npcx_alts_map_S_altd6_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altd6_P_alts_IDX_0_VAL_bit 6
#define DT_N_S_npcx_alts_map_S_altd6_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altd6_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_altd6_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altd6_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_altd6, alts, 0)
#define DT_N_S_npcx_alts_map_S_altd6_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_altd6, alts, 0)
#define DT_N_S_npcx_alts_map_S_altd6_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_altd6, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altd6_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_altd6, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altd6_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_altd6_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/altd7
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_altd7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_altd7_PATH "/npcx-alts-map/altd7"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_altd7_FULL_NAME "altd7"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_altd7_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_altd7_CHILD_IDX 95

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_altd7_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_altd7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altd7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altd7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_altd7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_altd7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altd7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altd7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_altd7_ORD 154
#define DT_N_S_npcx_alts_map_S_altd7_ORD_STR_SORTABLE 00154

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_altd7_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_altd7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_altd7_EXISTS 1
#define DT_N_NODELABEL_altd_psl_in5_en_out_def DT_N_S_npcx_alts_map_S_altd7

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_altd7_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_altd7_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_altd7_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_altd7_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_altd7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_altd7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_altd7_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altd7_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_altd7_P_alts_IDX_0_VAL_group 13
#define DT_N_S_npcx_alts_map_S_altd7_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altd7_P_alts_IDX_0_VAL_bit 7
#define DT_N_S_npcx_alts_map_S_altd7_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altd7_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_altd7_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altd7_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_altd7, alts, 0)
#define DT_N_S_npcx_alts_map_S_altd7_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_altd7, alts, 0)
#define DT_N_S_npcx_alts_map_S_altd7_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_altd7, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altd7_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_altd7, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altd7_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_altd7_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/alte5
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_alte5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_alte5_PATH "/npcx-alts-map/alte5"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_alte5_FULL_NAME "alte5"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_alte5_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_alte5_CHILD_IDX 96

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_alte5_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_alte5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alte5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alte5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_alte5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_alte5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_alte5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_alte5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_alte5_ORD 155
#define DT_N_S_npcx_alts_map_S_alte5_ORD_STR_SORTABLE 00155

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_alte5_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_alte5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_alte5_EXISTS 1
#define DT_N_NODELABEL_alte_spip2_sl DT_N_S_npcx_alts_map_S_alte5

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_alte5_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_alte5_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_alte5_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_alte5_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_alte5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_alte5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_alte5_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alte5_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_alte5_P_alts_IDX_0_VAL_group 14
#define DT_N_S_npcx_alts_map_S_alte5_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alte5_P_alts_IDX_0_VAL_bit 5
#define DT_N_S_npcx_alts_map_S_alte5_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alte5_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_alte5_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_alte5_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_alte5, alts, 0)
#define DT_N_S_npcx_alts_map_S_alte5_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_alte5, alts, 0)
#define DT_N_S_npcx_alts_map_S_alte5_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_alte5, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alte5_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_alte5, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_alte5_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_alte5_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/altf3
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_altf3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_altf3_PATH "/npcx-alts-map/altf3"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_altf3_FULL_NAME "altf3"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_altf3_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_altf3_CHILD_IDX 99

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_altf3_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_altf3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altf3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altf3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_altf3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_altf3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altf3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altf3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_altf3_ORD 156
#define DT_N_S_npcx_alts_map_S_altf3_ORD_STR_SORTABLE 00156

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_altf3_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_altf3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_altf3_EXISTS 1
#define DT_N_NODELABEL_altf_psl_in2_en DT_N_S_npcx_alts_map_S_altf3

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_altf3_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_altf3_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_altf3_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_altf3_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_altf3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_altf3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_altf3_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altf3_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_altf3_P_alts_IDX_0_VAL_group 15
#define DT_N_S_npcx_alts_map_S_altf3_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altf3_P_alts_IDX_0_VAL_bit 3
#define DT_N_S_npcx_alts_map_S_altf3_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altf3_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_altf3_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altf3_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_altf3, alts, 0)
#define DT_N_S_npcx_alts_map_S_altf3_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_altf3, alts, 0)
#define DT_N_S_npcx_alts_map_S_altf3_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_altf3, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altf3_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_altf3, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altf3_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_altf3_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/altf4
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_altf4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_altf4_PATH "/npcx-alts-map/altf4"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_altf4_FULL_NAME "altf4"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_altf4_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_altf4_CHILD_IDX 100

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_altf4_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_altf4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altf4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altf4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_altf4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_altf4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altf4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altf4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_altf4_ORD 157
#define DT_N_S_npcx_alts_map_S_altf4_ORD_STR_SORTABLE 00157

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_altf4_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_altf4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_altf4_EXISTS 1
#define DT_N_NODELABEL_altf_psl_in3_en DT_N_S_npcx_alts_map_S_altf4

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_altf4_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_altf4_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_altf4_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_altf4_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_altf4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_altf4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_altf4_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altf4_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_altf4_P_alts_IDX_0_VAL_group 15
#define DT_N_S_npcx_alts_map_S_altf4_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altf4_P_alts_IDX_0_VAL_bit 4
#define DT_N_S_npcx_alts_map_S_altf4_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altf4_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_altf4_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altf4_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_altf4, alts, 0)
#define DT_N_S_npcx_alts_map_S_altf4_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_altf4, alts, 0)
#define DT_N_S_npcx_alts_map_S_altf4_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_altf4, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altf4_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_altf4, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altf4_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_altf4_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/altf5
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_altf5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_altf5_PATH "/npcx-alts-map/altf5"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_altf5_FULL_NAME "altf5"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_altf5_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_altf5_CHILD_IDX 101

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_altf5_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_altf5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altf5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altf5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_altf5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_altf5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altf5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altf5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_altf5_ORD 158
#define DT_N_S_npcx_alts_map_S_altf5_ORD_STR_SORTABLE 00158

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_altf5_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_altf5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_altf5_EXISTS 1
#define DT_N_NODELABEL_altf_psl_in4_en DT_N_S_npcx_alts_map_S_altf5

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_altf5_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_altf5_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_altf5_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_altf5_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_altf5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_altf5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_altf5_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altf5_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_altf5_P_alts_IDX_0_VAL_group 15
#define DT_N_S_npcx_alts_map_S_altf5_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altf5_P_alts_IDX_0_VAL_bit 5
#define DT_N_S_npcx_alts_map_S_altf5_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altf5_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_altf5_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altf5_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_altf5, alts, 0)
#define DT_N_S_npcx_alts_map_S_altf5_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_altf5, alts, 0)
#define DT_N_S_npcx_alts_map_S_altf5_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_altf5, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altf5_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_altf5, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altf5_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_altf5_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/altf6
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_altf6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_altf6_PATH "/npcx-alts-map/altf6"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_altf6_FULL_NAME "altf6"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_altf6_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_altf6_CHILD_IDX 102

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_altf6_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_altf6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altf6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altf6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_altf6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_altf6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altf6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altf6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_altf6_ORD 159
#define DT_N_S_npcx_alts_map_S_altf6_ORD_STR_SORTABLE 00159

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_altf6_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_altf6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_altf6_EXISTS 1
#define DT_N_NODELABEL_altf_psl_in5_en DT_N_S_npcx_alts_map_S_altf6

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_altf6_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_altf6_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_altf6_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_altf6_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_altf6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_altf6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_altf6_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altf6_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_altf6_P_alts_IDX_0_VAL_group 15
#define DT_N_S_npcx_alts_map_S_altf6_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altf6_P_alts_IDX_0_VAL_bit 6
#define DT_N_S_npcx_alts_map_S_altf6_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altf6_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_altf6_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altf6_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_altf6, alts, 0)
#define DT_N_S_npcx_alts_map_S_altf6_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_altf6, alts, 0)
#define DT_N_S_npcx_alts_map_S_altf6_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_altf6, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altf6_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_altf6, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altf6_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_altf6_P_alts_EXISTS 1

/*
 * Devicetree node: /npcx-alts-map/altf7
 *
 * Node identifier: DT_N_S_npcx_alts_map_S_altf7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_alts_map_S_altf7_PATH "/npcx-alts-map/altf7"

/* Node's name with unit-address: */
#define DT_N_S_npcx_alts_map_S_altf7_FULL_NAME "altf7"

/* Node parent (/npcx-alts-map) identifier: */
#define DT_N_S_npcx_alts_map_S_altf7_PARENT DT_N_S_npcx_alts_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_alts_map_S_altf7_CHILD_IDX 103

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_alts_map_S_altf7_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_alts_map_S_altf7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altf7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altf7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_alts_map_S_altf7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_alts_map_S_altf7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_alts_map_S_altf7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_alts_map_S_altf7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_alts_map_S_altf7_ORD 160
#define DT_N_S_npcx_alts_map_S_altf7_ORD_STR_SORTABLE 00160

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_alts_map_S_altf7_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	6, /* /npcx-alts-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_alts_map_S_altf7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_alts_map_S_altf7_EXISTS 1
#define DT_N_NODELABEL_altf_psl_out_en_def DT_N_S_npcx_alts_map_S_altf7

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_alts_map_S_altf7_REG_NUM 0
#define DT_N_S_npcx_alts_map_S_altf7_RANGES_NUM 0
#define DT_N_S_npcx_alts_map_S_altf7_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_alts_map_S_altf7_IRQ_NUM 0
#define DT_N_S_npcx_alts_map_S_altf7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_alts_map_S_altf7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_alts_map_S_altf7_P_alts_IDX_0_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altf7_P_alts_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_npcx_alts_map_S_altf7_P_alts_IDX_0_VAL_group 15
#define DT_N_S_npcx_alts_map_S_altf7_P_alts_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altf7_P_alts_IDX_0_VAL_bit 7
#define DT_N_S_npcx_alts_map_S_altf7_P_alts_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altf7_P_alts_IDX_0_VAL_inv 0
#define DT_N_S_npcx_alts_map_S_altf7_P_alts_IDX_0_VAL_inv_EXISTS 1
#define DT_N_S_npcx_alts_map_S_altf7_P_alts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_alts_map_S_altf7, alts, 0)
#define DT_N_S_npcx_alts_map_S_altf7_P_alts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_alts_map_S_altf7, alts, 0)
#define DT_N_S_npcx_alts_map_S_altf7_P_alts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_alts_map_S_altf7, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altf7_P_alts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_alts_map_S_altf7, alts, 0, __VA_ARGS__)
#define DT_N_S_npcx_alts_map_S_altf7_P_alts_LEN 1
#define DT_N_S_npcx_alts_map_S_altf7_P_alts_EXISTS 1

/*
 * Devicetree node: /miwu-pseudo
 *
 * Node identifier: DT_N_S_miwu_pseudo
 *
 * Binding (compatible = nuvoton,npcx-miwu):
 *   $ZEPHYR_BASE/dts/bindings/interrupt-controller/nuvoton,npcx-miwu.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_miwu_pseudo_PATH "/miwu-pseudo"

/* Node's name with unit-address: */
#define DT_N_S_miwu_pseudo_FULL_NAME "miwu-pseudo"

/* Node parent (/) identifier: */
#define DT_N_S_miwu_pseudo_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_miwu_pseudo_CHILD_IDX 2

/* Helper macros for child nodes of this node. */
#define DT_N_S_miwu_pseudo_FOREACH_CHILD(fn) 
#define DT_N_S_miwu_pseudo_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_miwu_pseudo_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_miwu_pseudo_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_miwu_pseudo_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_miwu_pseudo_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_miwu_pseudo_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_miwu_pseudo_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_miwu_pseudo_ORD 161
#define DT_N_S_miwu_pseudo_ORD_STR_SORTABLE 00161

/* Ordinals for what this node depends on directly: */
#define DT_N_S_miwu_pseudo_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_miwu_pseudo_SUPPORTS_ORDS \
	165, /* /npcx-miwus-wui-map */ \
	261, /* /npcx-miwus-wui-map/wui-pseudo */

/* Existence and alternate IDs: */
#define DT_N_S_miwu_pseudo_EXISTS 1
#define DT_N_INST_3_nuvoton_npcx_miwu DT_N_S_miwu_pseudo
#define DT_N_NODELABEL_miwu_none      DT_N_S_miwu_pseudo

/* Macros for properties that are special in the specification: */
#define DT_N_S_miwu_pseudo_REG_NUM 0
#define DT_N_S_miwu_pseudo_RANGES_NUM 0
#define DT_N_S_miwu_pseudo_FOREACH_RANGE(fn) 
#define DT_N_S_miwu_pseudo_IRQ_NUM 0
#define DT_N_S_miwu_pseudo_COMPAT_MATCHES_nuvoton_npcx_miwu 1
#define DT_N_S_miwu_pseudo_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_miwu_pseudo_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_miwu_pseudo_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_miwu_pseudo_COMPAT_MODEL_IDX_0 "npcx-miwu"
#define DT_N_S_miwu_pseudo_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_miwu_pseudo_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_miwu_pseudo_P_index 3
#define DT_N_S_miwu_pseudo_P_index_EXISTS 1
#define DT_N_S_miwu_pseudo_P_status "disabled"
#define DT_N_S_miwu_pseudo_P_status_STRING_UNQUOTED disabled
#define DT_N_S_miwu_pseudo_P_status_STRING_TOKEN disabled
#define DT_N_S_miwu_pseudo_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_miwu_pseudo_P_status_IDX_0 "disabled"
#define DT_N_S_miwu_pseudo_P_status_IDX_0_EXISTS 1
#define DT_N_S_miwu_pseudo_P_status_ENUM_IDX 2
#define DT_N_S_miwu_pseudo_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_miwu_pseudo_P_status_ENUM_TOKEN disabled
#define DT_N_S_miwu_pseudo_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_miwu_pseudo_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_miwu_pseudo, status, 0)
#define DT_N_S_miwu_pseudo_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_miwu_pseudo, status, 0)
#define DT_N_S_miwu_pseudo_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_miwu_pseudo, status, 0, __VA_ARGS__)
#define DT_N_S_miwu_pseudo_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_miwu_pseudo, status, 0, __VA_ARGS__)
#define DT_N_S_miwu_pseudo_P_status_LEN 1
#define DT_N_S_miwu_pseudo_P_status_EXISTS 1
#define DT_N_S_miwu_pseudo_P_compatible {"nuvoton,npcx-miwu"}
#define DT_N_S_miwu_pseudo_P_compatible_IDX_0 "nuvoton,npcx-miwu"
#define DT_N_S_miwu_pseudo_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-miwu
#define DT_N_S_miwu_pseudo_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_miwu
#define DT_N_S_miwu_pseudo_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_MIWU
#define DT_N_S_miwu_pseudo_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_miwu_pseudo_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_miwu_pseudo, compatible, 0)
#define DT_N_S_miwu_pseudo_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_miwu_pseudo, compatible, 0)
#define DT_N_S_miwu_pseudo_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_miwu_pseudo, compatible, 0, __VA_ARGS__)
#define DT_N_S_miwu_pseudo_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_miwu_pseudo, compatible, 0, __VA_ARGS__)
#define DT_N_S_miwu_pseudo_P_compatible_LEN 1
#define DT_N_S_miwu_pseudo_P_compatible_EXISTS 1
#define DT_N_S_miwu_pseudo_P_wakeup_source 0
#define DT_N_S_miwu_pseudo_P_wakeup_source_EXISTS 1
#define DT_N_S_miwu_pseudo_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_miwu_pseudo_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/miwu@400bb000
 *
 * Node identifier: DT_N_S_soc_S_miwu_400bb000
 *
 * Binding (compatible = nuvoton,npcx-miwu):
 *   $ZEPHYR_BASE/dts/bindings/interrupt-controller/nuvoton,npcx-miwu.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_miwu_400bb000_PATH "/soc/miwu@400bb000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_miwu_400bb000_FULL_NAME "miwu@400bb000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_miwu_400bb000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_miwu_400bb000_CHILD_IDX 7

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_miwu_400bb000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_miwu_400bb000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_miwu_400bb000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_miwu_400bb000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_miwu_400bb000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_miwu_400bb000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_miwu_400bb000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_miwu_400bb000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_miwu_400bb000_ORD 162
#define DT_N_S_soc_S_miwu_400bb000_ORD_STR_SORTABLE 00162

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_miwu_400bb000_REQUIRES_ORDS \
	4, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_miwu_400bb000_SUPPORTS_ORDS \
	165, /* /npcx-miwus-wui-map */ \
	203, /* /npcx-miwus-int-map/map-miwu0-groups */ \
	280, /* /npcx-miwus-wui-map/wui0-1-1 */ \
	281, /* /npcx-miwus-wui-map/wui0-1-2 */ \
	282, /* /npcx-miwus-wui-map/wui0-1-3 */ \
	283, /* /npcx-miwus-wui-map/wui0-1-4 */ \
	284, /* /npcx-miwus-wui-map/wui0-1-5 */ \
	285, /* /npcx-miwus-wui-map/wui0-1-7 */ \
	290, /* /npcx-miwus-wui-map/wui0-2-0 */ \
	291, /* /npcx-miwus-wui-map/wui0-2-1 */ \
	292, /* /npcx-miwus-wui-map/wui0-2-3 */ \
	293, /* /npcx-miwus-wui-map/wui0-2-4 */ \
	294, /* /npcx-miwus-wui-map/wui0-2-5 */ \
	295, /* /npcx-miwus-wui-map/wui0-2-7 */ \
	302, /* /npcx-miwus-wui-map/wui0-3-0 */ \
	303, /* /npcx-miwus-wui-map/wui0-3-1 */ \
	304, /* /npcx-miwus-wui-map/wui0-3-2 */ \
	305, /* /npcx-miwus-wui-map/wui0-3-3 */ \
	306, /* /npcx-miwus-wui-map/wui0-3-5 */ \
	307, /* /npcx-miwus-wui-map/wui0-3-6 */ \
	308, /* /npcx-miwus-wui-map/wui0-3-7 */ \
	311, /* /npcx-miwus-wui-map/wui0-4-0 */ \
	312, /* /npcx-miwus-wui-map/wui0-4-1 */ \
	313, /* /npcx-miwus-wui-map/wui0-4-2 */ \
	314, /* /npcx-miwus-wui-map/wui0-4-3 */ \
	315, /* /npcx-miwus-wui-map/wui0-4-4 */ \
	316, /* /npcx-miwus-wui-map/wui0-4-6 */ \
	323, /* /npcx-miwus-wui-map/wui0-5-0 */ \
	324, /* /npcx-miwus-wui-map/wui0-5-4 */ \
	325, /* /npcx-miwus-wui-map/wui0-5-5 */ \
	326, /* /npcx-miwus-wui-map/wui0-5-6 */ \
	327, /* /npcx-miwus-wui-map/wui0-5-7 */ \
	334, /* /npcx-miwus-wui-map/wui0-6-0 */ \
	335, /* /npcx-miwus-wui-map/wui0-6-1 */ \
	336, /* /npcx-miwus-wui-map/wui0-6-2 */ \
	337, /* /npcx-miwus-wui-map/wui0-6-3 */ \
	338, /* /npcx-miwus-wui-map/wui0-6-4 */ \
	339, /* /npcx-miwus-wui-map/wui0-6-5 */ \
	340, /* /npcx-miwus-wui-map/wui0-6-6 */ \
	341, /* /npcx-miwus-wui-map/wui0-6-7 */ \
	343, /* /npcx-miwus-wui-map/wui0-7-0 */ \
	344, /* /npcx-miwus-wui-map/wui0-7-1 */ \
	345, /* /npcx-miwus-wui-map/wui0-7-2 */ \
	346, /* /npcx-miwus-wui-map/wui0-7-3 */ \
	347, /* /npcx-miwus-wui-map/wui0-7-4 */ \
	348, /* /npcx-miwus-wui-map/wui0-7-5 */ \
	349, /* /npcx-miwus-wui-map/wui0-7-6 */ \
	350, /* /npcx-miwus-wui-map/wui0-7-7 */ \
	354, /* /npcx-miwus-wui-map/wui0-8-0 */ \
	355, /* /npcx-miwus-wui-map/wui0-8-2 */ \
	356, /* /npcx-miwus-wui-map/wui0-8-3 */ \
	357, /* /npcx-miwus-wui-map/wui0-8-4 */ \
	358, /* /npcx-miwus-wui-map/wui0-8-5 */ \
	359, /* /npcx-miwus-wui-map/wui0-8-6 */ \
	360, /* /npcx-miwus-wui-map/wui0-8-7 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_miwu_400bb000_EXISTS 1
#define DT_N_INST_0_nuvoton_npcx_miwu DT_N_S_soc_S_miwu_400bb000
#define DT_N_NODELABEL_miwu0          DT_N_S_soc_S_miwu_400bb000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_miwu_400bb000_REG_NUM 1
#define DT_N_S_soc_S_miwu_400bb000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_miwu_400bb000_REG_IDX_0_VAL_ADDRESS 1074507776 /* 0x400bb000 */
#define DT_N_S_soc_S_miwu_400bb000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_miwu_400bb000_RANGES_NUM 0
#define DT_N_S_soc_S_miwu_400bb000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_miwu_400bb000_IRQ_NUM 0
#define DT_N_S_soc_S_miwu_400bb000_COMPAT_MATCHES_nuvoton_npcx_miwu 1
#define DT_N_S_soc_S_miwu_400bb000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_miwu_400bb000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_miwu_400bb000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_miwu_400bb000_COMPAT_MODEL_IDX_0 "npcx-miwu"
#define DT_N_S_soc_S_miwu_400bb000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_miwu_400bb000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_miwu_400bb000_P_index 0
#define DT_N_S_soc_S_miwu_400bb000_P_index_EXISTS 1
#define DT_N_S_soc_S_miwu_400bb000_P_compatible {"nuvoton,npcx-miwu"}
#define DT_N_S_soc_S_miwu_400bb000_P_compatible_IDX_0 "nuvoton,npcx-miwu"
#define DT_N_S_soc_S_miwu_400bb000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-miwu
#define DT_N_S_soc_S_miwu_400bb000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_miwu
#define DT_N_S_soc_S_miwu_400bb000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_MIWU
#define DT_N_S_soc_S_miwu_400bb000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_miwu_400bb000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_miwu_400bb000, compatible, 0)
#define DT_N_S_soc_S_miwu_400bb000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_miwu_400bb000, compatible, 0)
#define DT_N_S_soc_S_miwu_400bb000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_miwu_400bb000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_miwu_400bb000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_miwu_400bb000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_miwu_400bb000_P_compatible_LEN 1
#define DT_N_S_soc_S_miwu_400bb000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_miwu_400bb000_P_reg {1074507776 /* 0x400bb000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_miwu_400bb000_P_reg_IDX_0 1074507776
#define DT_N_S_soc_S_miwu_400bb000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_miwu_400bb000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_miwu_400bb000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_miwu_400bb000_P_reg_EXISTS 1
#define DT_N_S_soc_S_miwu_400bb000_P_wakeup_source 0
#define DT_N_S_soc_S_miwu_400bb000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_miwu_400bb000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_miwu_400bb000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/miwu@400bd000
 *
 * Node identifier: DT_N_S_soc_S_miwu_400bd000
 *
 * Binding (compatible = nuvoton,npcx-miwu):
 *   $ZEPHYR_BASE/dts/bindings/interrupt-controller/nuvoton,npcx-miwu.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_miwu_400bd000_PATH "/soc/miwu@400bd000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_miwu_400bd000_FULL_NAME "miwu@400bd000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_miwu_400bd000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_miwu_400bd000_CHILD_IDX 8

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_miwu_400bd000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_miwu_400bd000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_miwu_400bd000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_miwu_400bd000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_miwu_400bd000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_miwu_400bd000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_miwu_400bd000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_miwu_400bd000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_miwu_400bd000_ORD 163
#define DT_N_S_soc_S_miwu_400bd000_ORD_STR_SORTABLE 00163

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_miwu_400bd000_REQUIRES_ORDS \
	4, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_miwu_400bd000_SUPPORTS_ORDS \
	165, /* /npcx-miwus-wui-map */ \
	212, /* /npcx-miwus-int-map/map-miwu1-groups */ \
	229, /* /npcx-miwus-wui-map/wui1-4-3 */ \
	230, /* /npcx-miwus-wui-map/wui1-4-4 */ \
	231, /* /npcx-miwus-wui-map/wui1-4-5 */ \
	232, /* /npcx-miwus-wui-map/wui1-5-2 */ \
	233, /* /npcx-miwus-wui-map/wui1-8-0 */ \
	234, /* /npcx-miwus-wui-map/wui1-8-1 */ \
	235, /* /npcx-miwus-wui-map/wui1-8-2 */ \
	236, /* /npcx-miwus-wui-map/wui1-8-3 */ \
	237, /* /npcx-miwus-wui-map/wui1-8-4 */ \
	238, /* /npcx-miwus-wui-map/wui1-8-5 */ \
	239, /* /npcx-miwus-wui-map/wui1-8-6 */ \
	251, /* /npcx-miwus-wui-map/wui1-3-0 */ \
	252, /* /npcx-miwus-wui-map/wui1-3-1 */ \
	253, /* /npcx-miwus-wui-map/wui1-3-2 */ \
	254, /* /npcx-miwus-wui-map/wui1-3-3 */ \
	255, /* /npcx-miwus-wui-map/wui1-3-4 */ \
	256, /* /npcx-miwus-wui-map/wui1-3-5 */ \
	257, /* /npcx-miwus-wui-map/wui1-3-6 */ \
	258, /* /npcx-miwus-wui-map/wui1-3-7 */ \
	275, /* /npcx-miwus-wui-map/wui1-4-7 */ \
	364, /* /npcx-miwus-wui-map/wui1-1-1 */ \
	365, /* /npcx-miwus-wui-map/wui1-1-3 */ \
	366, /* /npcx-miwus-wui-map/wui1-1-5 */ \
	367, /* /npcx-miwus-wui-map/wui1-1-6 */ \
	368, /* /npcx-miwus-wui-map/wui1-1-7 */ \
	371, /* /npcx-miwus-wui-map/wui1-2-0 */ \
	372, /* /npcx-miwus-wui-map/wui1-2-1 */ \
	373, /* /npcx-miwus-wui-map/wui1-2-2 */ \
	374, /* /npcx-miwus-wui-map/wui1-2-3 */ \
	375, /* /npcx-miwus-wui-map/wui1-2-4 */ \
	378, /* /npcx-miwus-wui-map/wui1-4-0 */ \
	382, /* /npcx-miwus-wui-map/wui1-6-0 */ \
	383, /* /npcx-miwus-wui-map/wui1-6-3 */ \
	384, /* /npcx-miwus-wui-map/wui1-6-4 */ \
	385, /* /npcx-miwus-wui-map/wui1-6-5 */ \
	386, /* /npcx-miwus-wui-map/wui1-6-6 */ \
	387, /* /npcx-miwus-wui-map/wui1-6-7 */ \
	394, /* /npcx-miwus-wui-map/wui1-7-0 */ \
	395, /* /npcx-miwus-wui-map/wui1-7-1 */ \
	396, /* /npcx-miwus-wui-map/wui1-7-2 */ \
	397, /* /npcx-miwus-wui-map/wui1-7-3 */ \
	398, /* /npcx-miwus-wui-map/wui1-7-4 */ \
	399, /* /npcx-miwus-wui-map/wui1-7-5 */ \
	400, /* /npcx-miwus-wui-map/wui1-7-6 */ \
	426, /* /npcx-miwus-wui-map/wui1-4-6 */ \
	438, /* /npcx-miwus-wui-map/wui1-1-7-1 */ \
	449, /* /npcx-miwus-wui-map/wui1-5-3 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_miwu_400bd000_EXISTS 1
#define DT_N_INST_1_nuvoton_npcx_miwu DT_N_S_soc_S_miwu_400bd000
#define DT_N_NODELABEL_miwu1          DT_N_S_soc_S_miwu_400bd000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_miwu_400bd000_REG_NUM 1
#define DT_N_S_soc_S_miwu_400bd000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_miwu_400bd000_REG_IDX_0_VAL_ADDRESS 1074515968 /* 0x400bd000 */
#define DT_N_S_soc_S_miwu_400bd000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_miwu_400bd000_RANGES_NUM 0
#define DT_N_S_soc_S_miwu_400bd000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_miwu_400bd000_IRQ_NUM 0
#define DT_N_S_soc_S_miwu_400bd000_COMPAT_MATCHES_nuvoton_npcx_miwu 1
#define DT_N_S_soc_S_miwu_400bd000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_miwu_400bd000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_miwu_400bd000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_miwu_400bd000_COMPAT_MODEL_IDX_0 "npcx-miwu"
#define DT_N_S_soc_S_miwu_400bd000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_miwu_400bd000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_miwu_400bd000_P_index 1
#define DT_N_S_soc_S_miwu_400bd000_P_index_EXISTS 1
#define DT_N_S_soc_S_miwu_400bd000_P_compatible {"nuvoton,npcx-miwu"}
#define DT_N_S_soc_S_miwu_400bd000_P_compatible_IDX_0 "nuvoton,npcx-miwu"
#define DT_N_S_soc_S_miwu_400bd000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-miwu
#define DT_N_S_soc_S_miwu_400bd000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_miwu
#define DT_N_S_soc_S_miwu_400bd000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_MIWU
#define DT_N_S_soc_S_miwu_400bd000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_miwu_400bd000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_miwu_400bd000, compatible, 0)
#define DT_N_S_soc_S_miwu_400bd000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_miwu_400bd000, compatible, 0)
#define DT_N_S_soc_S_miwu_400bd000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_miwu_400bd000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_miwu_400bd000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_miwu_400bd000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_miwu_400bd000_P_compatible_LEN 1
#define DT_N_S_soc_S_miwu_400bd000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_miwu_400bd000_P_reg {1074515968 /* 0x400bd000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_miwu_400bd000_P_reg_IDX_0 1074515968
#define DT_N_S_soc_S_miwu_400bd000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_miwu_400bd000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_miwu_400bd000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_miwu_400bd000_P_reg_EXISTS 1
#define DT_N_S_soc_S_miwu_400bd000_P_wakeup_source 0
#define DT_N_S_soc_S_miwu_400bd000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_miwu_400bd000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_miwu_400bd000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/miwu@400bf000
 *
 * Node identifier: DT_N_S_soc_S_miwu_400bf000
 *
 * Binding (compatible = nuvoton,npcx-miwu):
 *   $ZEPHYR_BASE/dts/bindings/interrupt-controller/nuvoton,npcx-miwu.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_miwu_400bf000_PATH "/soc/miwu@400bf000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_miwu_400bf000_FULL_NAME "miwu@400bf000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_miwu_400bf000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_miwu_400bf000_CHILD_IDX 9

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_miwu_400bf000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_miwu_400bf000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_miwu_400bf000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_miwu_400bf000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_miwu_400bf000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_miwu_400bf000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_miwu_400bf000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_miwu_400bf000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_miwu_400bf000_ORD 164
#define DT_N_S_soc_S_miwu_400bf000_ORD_STR_SORTABLE 00164

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_miwu_400bf000_REQUIRES_ORDS \
	4, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_miwu_400bf000_SUPPORTS_ORDS \
	165, /* /npcx-miwus-wui-map */ \
	166, /* /npcx-miwus-wui-map/wui2-1-0 */ \
	167, /* /npcx-miwus-wui-map/wui2-1-1 */ \
	168, /* /npcx-miwus-wui-map/wui2-1-2 */ \
	169, /* /npcx-miwus-wui-map/wui2-1-4 */ \
	170, /* /npcx-miwus-wui-map/wui2-1-5 */ \
	171, /* /npcx-miwus-wui-map/wui2-1-6 */ \
	172, /* /npcx-miwus-wui-map/wui2-2-0 */ \
	173, /* /npcx-miwus-wui-map/wui2-2-4 */ \
	174, /* /npcx-miwus-wui-map/wui2-2-5 */ \
	175, /* /npcx-miwus-wui-map/wui2-2-7 */ \
	176, /* /npcx-miwus-wui-map/wui2-3-0 */ \
	177, /* /npcx-miwus-wui-map/wui2-3-1 */ \
	220, /* /npcx-miwus-int-map/map-miwu2-groups */ \
	240, /* /npcx-miwus-wui-map/wui2-3-4 */ \
	241, /* /npcx-miwus-wui-map/wui2-3-5 */ \
	242, /* /npcx-miwus-wui-map/wui2-3-6 */ \
	243, /* /npcx-miwus-wui-map/wui2-3-7 */ \
	244, /* /npcx-miwus-wui-map/wui2-4-0 */ \
	245, /* /npcx-miwus-wui-map/wui2-4-1 */ \
	246, /* /npcx-miwus-wui-map/wui2-4-2 */ \
	247, /* /npcx-miwus-wui-map/wui2-4-3 */ \
	248, /* /npcx-miwus-wui-map/wui2-4-4 */ \
	403, /* /npcx-miwus-wui-map/wui2-5-5 */ \
	404, /* /npcx-miwus-wui-map/wui2-5-6 */ \
	405, /* /npcx-miwus-wui-map/wui2-5-7 */ \
	407, /* /npcx-miwus-wui-map/wui2-6-0 */ \
	408, /* /npcx-miwus-wui-map/wui2-6-1 */ \
	409, /* /npcx-miwus-wui-map/wui2-6-2 */ \
	410, /* /npcx-miwus-wui-map/wui2-6-4 */ \
	412, /* /npcx-miwus-wui-map/wui2-7-0 */ \
	413, /* /npcx-miwus-wui-map/wui2-7-1 */ \
	414, /* /npcx-miwus-wui-map/wui2-7-2 */ \
	415, /* /npcx-miwus-wui-map/wui2-7-3 */ \
	416, /* /npcx-miwus-wui-map/wui2-7-4 */ \
	418, /* /npcx-miwus-wui-map/wui2-8-1 */ \
	419, /* /npcx-miwus-wui-map/wui2-8-2 */ \
	420, /* /npcx-miwus-wui-map/wui2-8-3 */ \
	421, /* /npcx-miwus-wui-map/wui2-8-4 */ \
	422, /* /npcx-miwus-wui-map/wui2-8-5 */ \
	423, /* /npcx-miwus-wui-map/wui2-8-6 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_miwu_400bf000_EXISTS 1
#define DT_N_INST_2_nuvoton_npcx_miwu DT_N_S_soc_S_miwu_400bf000
#define DT_N_NODELABEL_miwu2          DT_N_S_soc_S_miwu_400bf000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_miwu_400bf000_REG_NUM 1
#define DT_N_S_soc_S_miwu_400bf000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_miwu_400bf000_REG_IDX_0_VAL_ADDRESS 1074524160 /* 0x400bf000 */
#define DT_N_S_soc_S_miwu_400bf000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_miwu_400bf000_RANGES_NUM 0
#define DT_N_S_soc_S_miwu_400bf000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_miwu_400bf000_IRQ_NUM 0
#define DT_N_S_soc_S_miwu_400bf000_COMPAT_MATCHES_nuvoton_npcx_miwu 1
#define DT_N_S_soc_S_miwu_400bf000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_miwu_400bf000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_miwu_400bf000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_miwu_400bf000_COMPAT_MODEL_IDX_0 "npcx-miwu"
#define DT_N_S_soc_S_miwu_400bf000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_miwu_400bf000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_miwu_400bf000_P_index 2
#define DT_N_S_soc_S_miwu_400bf000_P_index_EXISTS 1
#define DT_N_S_soc_S_miwu_400bf000_P_compatible {"nuvoton,npcx-miwu"}
#define DT_N_S_soc_S_miwu_400bf000_P_compatible_IDX_0 "nuvoton,npcx-miwu"
#define DT_N_S_soc_S_miwu_400bf000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-miwu
#define DT_N_S_soc_S_miwu_400bf000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_miwu
#define DT_N_S_soc_S_miwu_400bf000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_MIWU
#define DT_N_S_soc_S_miwu_400bf000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_miwu_400bf000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_miwu_400bf000, compatible, 0)
#define DT_N_S_soc_S_miwu_400bf000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_miwu_400bf000, compatible, 0)
#define DT_N_S_soc_S_miwu_400bf000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_miwu_400bf000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_miwu_400bf000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_miwu_400bf000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_miwu_400bf000_P_compatible_LEN 1
#define DT_N_S_soc_S_miwu_400bf000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_miwu_400bf000_P_reg {1074524160 /* 0x400bf000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_miwu_400bf000_P_reg_IDX_0 1074524160
#define DT_N_S_soc_S_miwu_400bf000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_miwu_400bf000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_miwu_400bf000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_miwu_400bf000_P_reg_EXISTS 1
#define DT_N_S_soc_S_miwu_400bf000_P_wakeup_source 0
#define DT_N_S_soc_S_miwu_400bf000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_miwu_400bf000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_miwu_400bf000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map
 *
 * Binding (compatible = nuvoton,npcx-miwu-wui-map):
 *   $ZEPHYR_BASE/dts/bindings/interrupt-controller/nuvoton,npcx-miwu-wui-map.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_PATH "/npcx-miwus-wui-map"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_FULL_NAME "npcx-miwus-wui-map"

/* Node parent (/) identifier: */
#define DT_N_S_npcx_miwus_wui_map_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_FOREACH_CHILD(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_5_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_5_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui_pseudo)
#define DT_N_S_npcx_miwus_wui_map_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_5_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_5_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui_pseudo)
#define DT_N_S_npcx_miwus_wui_map_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_5_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_5_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui_pseudo, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_5_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_5_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui_pseudo, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_5_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_5_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui_pseudo)
#define DT_N_S_npcx_miwus_wui_map_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_5_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_5_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui_pseudo)
#define DT_N_S_npcx_miwus_wui_map_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_5_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_5_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui_pseudo, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_5_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_5_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_wui_map_S_wui_pseudo, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_ORD 165
#define DT_N_S_npcx_miwus_wui_map_ORD_STR_SORTABLE 00165

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_REQUIRES_ORDS \
	0, /* / */ \
	161, /* /miwu-pseudo */ \
	162, /* /soc/miwu@400bb000 */ \
	163, /* /soc/miwu@400bd000 */ \
	164, /* /soc/miwu@400bf000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_SUPPORTS_ORDS \
	166, /* /npcx-miwus-wui-map/wui2-1-0 */ \
	167, /* /npcx-miwus-wui-map/wui2-1-1 */ \
	168, /* /npcx-miwus-wui-map/wui2-1-2 */ \
	169, /* /npcx-miwus-wui-map/wui2-1-4 */ \
	170, /* /npcx-miwus-wui-map/wui2-1-5 */ \
	171, /* /npcx-miwus-wui-map/wui2-1-6 */ \
	172, /* /npcx-miwus-wui-map/wui2-2-0 */ \
	173, /* /npcx-miwus-wui-map/wui2-2-4 */ \
	174, /* /npcx-miwus-wui-map/wui2-2-5 */ \
	175, /* /npcx-miwus-wui-map/wui2-2-7 */ \
	176, /* /npcx-miwus-wui-map/wui2-3-0 */ \
	177, /* /npcx-miwus-wui-map/wui2-3-1 */ \
	229, /* /npcx-miwus-wui-map/wui1-4-3 */ \
	230, /* /npcx-miwus-wui-map/wui1-4-4 */ \
	231, /* /npcx-miwus-wui-map/wui1-4-5 */ \
	232, /* /npcx-miwus-wui-map/wui1-5-2 */ \
	233, /* /npcx-miwus-wui-map/wui1-8-0 */ \
	234, /* /npcx-miwus-wui-map/wui1-8-1 */ \
	235, /* /npcx-miwus-wui-map/wui1-8-2 */ \
	236, /* /npcx-miwus-wui-map/wui1-8-3 */ \
	237, /* /npcx-miwus-wui-map/wui1-8-4 */ \
	238, /* /npcx-miwus-wui-map/wui1-8-5 */ \
	239, /* /npcx-miwus-wui-map/wui1-8-6 */ \
	240, /* /npcx-miwus-wui-map/wui2-3-4 */ \
	241, /* /npcx-miwus-wui-map/wui2-3-5 */ \
	242, /* /npcx-miwus-wui-map/wui2-3-6 */ \
	243, /* /npcx-miwus-wui-map/wui2-3-7 */ \
	244, /* /npcx-miwus-wui-map/wui2-4-0 */ \
	245, /* /npcx-miwus-wui-map/wui2-4-1 */ \
	246, /* /npcx-miwus-wui-map/wui2-4-2 */ \
	247, /* /npcx-miwus-wui-map/wui2-4-3 */ \
	248, /* /npcx-miwus-wui-map/wui2-4-4 */ \
	251, /* /npcx-miwus-wui-map/wui1-3-0 */ \
	252, /* /npcx-miwus-wui-map/wui1-3-1 */ \
	253, /* /npcx-miwus-wui-map/wui1-3-2 */ \
	254, /* /npcx-miwus-wui-map/wui1-3-3 */ \
	255, /* /npcx-miwus-wui-map/wui1-3-4 */ \
	256, /* /npcx-miwus-wui-map/wui1-3-5 */ \
	257, /* /npcx-miwus-wui-map/wui1-3-6 */ \
	258, /* /npcx-miwus-wui-map/wui1-3-7 */ \
	261, /* /npcx-miwus-wui-map/wui-pseudo */ \
	275, /* /npcx-miwus-wui-map/wui1-4-7 */ \
	280, /* /npcx-miwus-wui-map/wui0-1-1 */ \
	281, /* /npcx-miwus-wui-map/wui0-1-2 */ \
	282, /* /npcx-miwus-wui-map/wui0-1-3 */ \
	283, /* /npcx-miwus-wui-map/wui0-1-4 */ \
	284, /* /npcx-miwus-wui-map/wui0-1-5 */ \
	285, /* /npcx-miwus-wui-map/wui0-1-7 */ \
	290, /* /npcx-miwus-wui-map/wui0-2-0 */ \
	291, /* /npcx-miwus-wui-map/wui0-2-1 */ \
	292, /* /npcx-miwus-wui-map/wui0-2-3 */ \
	293, /* /npcx-miwus-wui-map/wui0-2-4 */ \
	294, /* /npcx-miwus-wui-map/wui0-2-5 */ \
	295, /* /npcx-miwus-wui-map/wui0-2-7 */ \
	302, /* /npcx-miwus-wui-map/wui0-3-0 */ \
	303, /* /npcx-miwus-wui-map/wui0-3-1 */ \
	304, /* /npcx-miwus-wui-map/wui0-3-2 */ \
	305, /* /npcx-miwus-wui-map/wui0-3-3 */ \
	306, /* /npcx-miwus-wui-map/wui0-3-5 */ \
	307, /* /npcx-miwus-wui-map/wui0-3-6 */ \
	308, /* /npcx-miwus-wui-map/wui0-3-7 */ \
	311, /* /npcx-miwus-wui-map/wui0-4-0 */ \
	312, /* /npcx-miwus-wui-map/wui0-4-1 */ \
	313, /* /npcx-miwus-wui-map/wui0-4-2 */ \
	314, /* /npcx-miwus-wui-map/wui0-4-3 */ \
	315, /* /npcx-miwus-wui-map/wui0-4-4 */ \
	316, /* /npcx-miwus-wui-map/wui0-4-6 */ \
	323, /* /npcx-miwus-wui-map/wui0-5-0 */ \
	324, /* /npcx-miwus-wui-map/wui0-5-4 */ \
	325, /* /npcx-miwus-wui-map/wui0-5-5 */ \
	326, /* /npcx-miwus-wui-map/wui0-5-6 */ \
	327, /* /npcx-miwus-wui-map/wui0-5-7 */ \
	334, /* /npcx-miwus-wui-map/wui0-6-0 */ \
	335, /* /npcx-miwus-wui-map/wui0-6-1 */ \
	336, /* /npcx-miwus-wui-map/wui0-6-2 */ \
	337, /* /npcx-miwus-wui-map/wui0-6-3 */ \
	338, /* /npcx-miwus-wui-map/wui0-6-4 */ \
	339, /* /npcx-miwus-wui-map/wui0-6-5 */ \
	340, /* /npcx-miwus-wui-map/wui0-6-6 */ \
	341, /* /npcx-miwus-wui-map/wui0-6-7 */ \
	343, /* /npcx-miwus-wui-map/wui0-7-0 */ \
	344, /* /npcx-miwus-wui-map/wui0-7-1 */ \
	345, /* /npcx-miwus-wui-map/wui0-7-2 */ \
	346, /* /npcx-miwus-wui-map/wui0-7-3 */ \
	347, /* /npcx-miwus-wui-map/wui0-7-4 */ \
	348, /* /npcx-miwus-wui-map/wui0-7-5 */ \
	349, /* /npcx-miwus-wui-map/wui0-7-6 */ \
	350, /* /npcx-miwus-wui-map/wui0-7-7 */ \
	354, /* /npcx-miwus-wui-map/wui0-8-0 */ \
	355, /* /npcx-miwus-wui-map/wui0-8-2 */ \
	356, /* /npcx-miwus-wui-map/wui0-8-3 */ \
	357, /* /npcx-miwus-wui-map/wui0-8-4 */ \
	358, /* /npcx-miwus-wui-map/wui0-8-5 */ \
	359, /* /npcx-miwus-wui-map/wui0-8-6 */ \
	360, /* /npcx-miwus-wui-map/wui0-8-7 */ \
	364, /* /npcx-miwus-wui-map/wui1-1-1 */ \
	365, /* /npcx-miwus-wui-map/wui1-1-3 */ \
	366, /* /npcx-miwus-wui-map/wui1-1-5 */ \
	367, /* /npcx-miwus-wui-map/wui1-1-6 */ \
	368, /* /npcx-miwus-wui-map/wui1-1-7 */ \
	371, /* /npcx-miwus-wui-map/wui1-2-0 */ \
	372, /* /npcx-miwus-wui-map/wui1-2-1 */ \
	373, /* /npcx-miwus-wui-map/wui1-2-2 */ \
	374, /* /npcx-miwus-wui-map/wui1-2-3 */ \
	375, /* /npcx-miwus-wui-map/wui1-2-4 */ \
	378, /* /npcx-miwus-wui-map/wui1-4-0 */ \
	382, /* /npcx-miwus-wui-map/wui1-6-0 */ \
	383, /* /npcx-miwus-wui-map/wui1-6-3 */ \
	384, /* /npcx-miwus-wui-map/wui1-6-4 */ \
	385, /* /npcx-miwus-wui-map/wui1-6-5 */ \
	386, /* /npcx-miwus-wui-map/wui1-6-6 */ \
	387, /* /npcx-miwus-wui-map/wui1-6-7 */ \
	394, /* /npcx-miwus-wui-map/wui1-7-0 */ \
	395, /* /npcx-miwus-wui-map/wui1-7-1 */ \
	396, /* /npcx-miwus-wui-map/wui1-7-2 */ \
	397, /* /npcx-miwus-wui-map/wui1-7-3 */ \
	398, /* /npcx-miwus-wui-map/wui1-7-4 */ \
	399, /* /npcx-miwus-wui-map/wui1-7-5 */ \
	400, /* /npcx-miwus-wui-map/wui1-7-6 */ \
	403, /* /npcx-miwus-wui-map/wui2-5-5 */ \
	404, /* /npcx-miwus-wui-map/wui2-5-6 */ \
	405, /* /npcx-miwus-wui-map/wui2-5-7 */ \
	407, /* /npcx-miwus-wui-map/wui2-6-0 */ \
	408, /* /npcx-miwus-wui-map/wui2-6-1 */ \
	409, /* /npcx-miwus-wui-map/wui2-6-2 */ \
	410, /* /npcx-miwus-wui-map/wui2-6-4 */ \
	412, /* /npcx-miwus-wui-map/wui2-7-0 */ \
	413, /* /npcx-miwus-wui-map/wui2-7-1 */ \
	414, /* /npcx-miwus-wui-map/wui2-7-2 */ \
	415, /* /npcx-miwus-wui-map/wui2-7-3 */ \
	416, /* /npcx-miwus-wui-map/wui2-7-4 */ \
	418, /* /npcx-miwus-wui-map/wui2-8-1 */ \
	419, /* /npcx-miwus-wui-map/wui2-8-2 */ \
	420, /* /npcx-miwus-wui-map/wui2-8-3 */ \
	421, /* /npcx-miwus-wui-map/wui2-8-4 */ \
	422, /* /npcx-miwus-wui-map/wui2-8-5 */ \
	423, /* /npcx-miwus-wui-map/wui2-8-6 */ \
	426, /* /npcx-miwus-wui-map/wui1-4-6 */ \
	438, /* /npcx-miwus-wui-map/wui1-1-7-1 */ \
	449, /* /npcx-miwus-wui-map/wui1-5-3 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_EXISTS 1
#define DT_N_INST_0_nuvoton_npcx_miwu_wui_map DT_N_S_npcx_miwus_wui_map

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_COMPAT_MATCHES_nuvoton_npcx_miwu_wui_map 1
#define DT_N_S_npcx_miwus_wui_map_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_npcx_miwus_wui_map_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_COMPAT_MODEL_IDX_0 "npcx-miwu-wui-map"
#define DT_N_S_npcx_miwus_wui_map_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_P_compatible {"nuvoton,npcx-miwu-wui-map"}
#define DT_N_S_npcx_miwus_wui_map_P_compatible_IDX_0 "nuvoton,npcx-miwu-wui-map"
#define DT_N_S_npcx_miwus_wui_map_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-miwu-wui-map
#define DT_N_S_npcx_miwus_wui_map_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_miwu_wui_map
#define DT_N_S_npcx_miwus_wui_map_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_MIWU_WUI_MAP
#define DT_N_S_npcx_miwus_wui_map_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map, compatible, 0)
#define DT_N_S_npcx_miwus_wui_map_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map, compatible, 0)
#define DT_N_S_npcx_miwus_wui_map_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map, compatible, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map, compatible, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_P_compatible_LEN 1
#define DT_N_S_npcx_miwus_wui_map_P_compatible_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui2-1-0
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui2_1_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_0_PATH "/npcx-miwus-wui-map/wui2-1-0"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_0_FULL_NAME "wui2-1-0"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_0_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_0_CHILD_IDX 100

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_0_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_0_ORD 166
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_0_ORD_STR_SORTABLE 00166

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_0_REQUIRES_ORDS \
	164, /* /soc/miwu@400bf000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_0_SUPPORTS_ORDS \
	178, /* /npcx-espi-vws-map */ \
	190, /* /npcx-espi-vws-map/vw-slp-s3 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_0_EXISTS 1
#define DT_N_NODELABEL_wui_vw_slp_s3 DT_N_S_npcx_miwus_wui_map_S_wui2_1_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_0_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_0_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_0_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_0_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_0_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_0_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bf000
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_0_P_miwus_IDX_0_VAL_group 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_0_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_0_P_miwus_IDX_0_VAL_bit 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_0_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_0_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_0, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_0_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_0, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_0_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_0, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_0_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_0, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_0_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_0_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui2-1-1
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui2_1_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_1_PATH "/npcx-miwus-wui-map/wui2-1-1"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_1_FULL_NAME "wui2-1-1"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_1_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_1_CHILD_IDX 101

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_1_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_1_ORD 167
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_1_ORD_STR_SORTABLE 00167

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_1_REQUIRES_ORDS \
	164, /* /soc/miwu@400bf000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_1_SUPPORTS_ORDS \
	178, /* /npcx-espi-vws-map */ \
	191, /* /npcx-espi-vws-map/vw-slp-s4 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_1_EXISTS 1
#define DT_N_NODELABEL_wui_vw_slp_s4 DT_N_S_npcx_miwus_wui_map_S_wui2_1_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_1_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_1_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_1_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_1_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_1_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_1_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bf000
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_1_P_miwus_IDX_0_VAL_group 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_1_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_1_P_miwus_IDX_0_VAL_bit 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_1_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_1_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_1, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_1_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_1, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_1_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_1, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_1_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_1, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_1_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_1_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui2-1-2
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui2_1_2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_2_PATH "/npcx-miwus-wui-map/wui2-1-2"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_2_FULL_NAME "wui2-1-2"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_2_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_2_CHILD_IDX 102

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_2_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_2_ORD 168
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_2_ORD_STR_SORTABLE 00168

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_2_REQUIRES_ORDS \
	164, /* /soc/miwu@400bf000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_2_SUPPORTS_ORDS \
	178, /* /npcx-espi-vws-map */ \
	192, /* /npcx-espi-vws-map/vw-slp-s5 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_2_EXISTS 1
#define DT_N_NODELABEL_wui_vw_slp_s5 DT_N_S_npcx_miwus_wui_map_S_wui2_1_2

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_2_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_2_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_2_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_2_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_2_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_2_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bf000
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_2_P_miwus_IDX_0_VAL_group 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_2_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_2_P_miwus_IDX_0_VAL_bit 2
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_2_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_2_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_2, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_2_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_2, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_2_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_2, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_2_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_2, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_2_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_2_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui2-1-4
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui2_1_4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_4_PATH "/npcx-miwus-wui-map/wui2-1-4"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_4_FULL_NAME "wui2-1-4"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_4_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_4_CHILD_IDX 103

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_4_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_4_ORD 169
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_4_ORD_STR_SORTABLE 00169

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_4_REQUIRES_ORDS \
	164, /* /soc/miwu@400bf000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_4_SUPPORTS_ORDS \
	178, /* /npcx-espi-vws-map */ \
	199, /* /npcx-espi-vws-map/vw-sus-stat */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_4_EXISTS 1
#define DT_N_NODELABEL_wui_vw_sus_stat DT_N_S_npcx_miwus_wui_map_S_wui2_1_4

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_4_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_4_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_4_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_4_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_4_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_4_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bf000
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_4_P_miwus_IDX_0_VAL_group 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_4_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_4_P_miwus_IDX_0_VAL_bit 4
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_4_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_4_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_4, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_4_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_4, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_4_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_4, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_4_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_4, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_4_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_4_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui2-1-5
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui2_1_5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_5_PATH "/npcx-miwus-wui-map/wui2-1-5"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_5_FULL_NAME "wui2-1-5"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_5_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_5_CHILD_IDX 104

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_5_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_5_ORD 170
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_5_ORD_STR_SORTABLE 00170

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_5_REQUIRES_ORDS \
	164, /* /soc/miwu@400bf000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_5_SUPPORTS_ORDS \
	178, /* /npcx-espi-vws-map */ \
	185, /* /npcx-espi-vws-map/vw-plt-rst */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_5_EXISTS 1
#define DT_N_NODELABEL_wui_vw_plt_rst DT_N_S_npcx_miwus_wui_map_S_wui2_1_5

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_5_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_5_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_5_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_5_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_5_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_5_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bf000
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_5_P_miwus_IDX_0_VAL_group 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_5_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_5_P_miwus_IDX_0_VAL_bit 5
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_5_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_5_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_5, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_5_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_5, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_5_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_5, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_5_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_5, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_5_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_5_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui2-1-6
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui2_1_6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_6_PATH "/npcx-miwus-wui-map/wui2-1-6"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_6_FULL_NAME "wui2-1-6"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_6_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_6_CHILD_IDX 105

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_6_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_6_ORD 171
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_6_ORD_STR_SORTABLE 00171

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_6_REQUIRES_ORDS \
	164, /* /soc/miwu@400bf000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_6_SUPPORTS_ORDS \
	178, /* /npcx-espi-vws-map */ \
	184, /* /npcx-espi-vws-map/vw-oob-rst-warn */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_6_EXISTS 1
#define DT_N_NODELABEL_wui_vw_oob_rst_warn DT_N_S_npcx_miwus_wui_map_S_wui2_1_6

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_6_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_6_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_6_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_6_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_6_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_6_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bf000
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_6_P_miwus_IDX_0_VAL_group 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_6_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_6_P_miwus_IDX_0_VAL_bit 6
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_6_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_6_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_6, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_6_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_6, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_6_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_6, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_6_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_6, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_6_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_1_6_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui2-2-0
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui2_2_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_0_PATH "/npcx-miwus-wui-map/wui2-2-0"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_0_FULL_NAME "wui2-2-0"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_0_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_0_CHILD_IDX 106

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_0_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_0_ORD 172
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_0_ORD_STR_SORTABLE 00172

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_0_REQUIRES_ORDS \
	164, /* /soc/miwu@400bf000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_0_SUPPORTS_ORDS \
	178, /* /npcx-espi-vws-map */ \
	182, /* /npcx-espi-vws-map/vw-host-rst-warn */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_0_EXISTS 1
#define DT_N_NODELABEL_wui_vw_host_rst_warn DT_N_S_npcx_miwus_wui_map_S_wui2_2_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_0_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_0_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_0_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_0_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_0_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_0_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bf000
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_0_P_miwus_IDX_0_VAL_group 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_0_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_0_P_miwus_IDX_0_VAL_bit 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_0_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_0_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_0, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_0_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_0, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_0_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_0, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_0_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_0, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_0_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_0_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui2-2-4
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui2_2_4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_4_PATH "/npcx-miwus-wui-map/wui2-2-4"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_4_FULL_NAME "wui2-2-4"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_4_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_4_CHILD_IDX 107

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_4_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_4_ORD 173
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_4_ORD_STR_SORTABLE 00173

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_4_REQUIRES_ORDS \
	164, /* /soc/miwu@400bf000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_4_SUPPORTS_ORDS \
	178, /* /npcx-espi-vws-map */ \
	200, /* /npcx-espi-vws-map/vw-sus-warn */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_4_EXISTS 1
#define DT_N_NODELABEL_wui_vw_sus_warn DT_N_S_npcx_miwus_wui_map_S_wui2_2_4

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_4_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_4_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_4_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_4_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_4_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_4_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bf000
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_4_P_miwus_IDX_0_VAL_group 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_4_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_4_P_miwus_IDX_0_VAL_bit 4
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_4_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_4_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_4, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_4_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_4, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_4_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_4, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_4_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_4, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_4_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_4_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui2-2-5
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui2_2_5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_5_PATH "/npcx-miwus-wui-map/wui2-2-5"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_5_FULL_NAME "wui2-2-5"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_5_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_5_CHILD_IDX 108

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_5_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_5_ORD 174
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_5_ORD_STR_SORTABLE 00174

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_5_REQUIRES_ORDS \
	164, /* /soc/miwu@400bf000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_5_SUPPORTS_ORDS \
	178, /* /npcx-espi-vws-map */ \
	198, /* /npcx-espi-vws-map/vw-sus-pwrdn-ack */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_5_EXISTS 1
#define DT_N_NODELABEL_wui_vw_sus_pwrdn_ack DT_N_S_npcx_miwus_wui_map_S_wui2_2_5

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_5_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_5_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_5_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_5_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_5_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_5_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bf000
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_5_P_miwus_IDX_0_VAL_group 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_5_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_5_P_miwus_IDX_0_VAL_bit 5
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_5_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_5_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_5, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_5_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_5, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_5_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_5, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_5_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_5, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_5_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_5_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui2-2-7
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui2_2_7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_7_PATH "/npcx-miwus-wui-map/wui2-2-7"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_7_FULL_NAME "wui2-2-7"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_7_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_7_CHILD_IDX 109

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_7_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_7_ORD 175
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_7_ORD_STR_SORTABLE 00175

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_7_REQUIRES_ORDS \
	164, /* /soc/miwu@400bf000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_7_SUPPORTS_ORDS \
	178, /* /npcx-espi-vws-map */ \
	188, /* /npcx-espi-vws-map/vw-slp-a */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_7_EXISTS 1
#define DT_N_NODELABEL_wui_vw_slp_a DT_N_S_npcx_miwus_wui_map_S_wui2_2_7

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_7_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_7_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_7_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_7_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_7_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_7_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bf000
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_7_P_miwus_IDX_0_VAL_group 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_7_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_7_P_miwus_IDX_0_VAL_bit 7
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_7_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_7_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_7, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_7_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_7, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_7_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_7, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_7_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_7, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_7_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_2_7_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui2-3-0
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui2_3_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_0_PATH "/npcx-miwus-wui-map/wui2-3-0"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_0_FULL_NAME "wui2-3-0"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_0_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_0_CHILD_IDX 110

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_0_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_0_ORD 176
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_0_ORD_STR_SORTABLE 00176

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_0_REQUIRES_ORDS \
	164, /* /soc/miwu@400bf000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_0_SUPPORTS_ORDS \
	178, /* /npcx-espi-vws-map */ \
	189, /* /npcx-espi-vws-map/vw-slp-lan */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_0_EXISTS 1
#define DT_N_NODELABEL_wui_vw_slp_lan DT_N_S_npcx_miwus_wui_map_S_wui2_3_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_0_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_0_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_0_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_0_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_0_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_0_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bf000
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_0_P_miwus_IDX_0_VAL_group 2
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_0_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_0_P_miwus_IDX_0_VAL_bit 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_0_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_0_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_0, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_0_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_0, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_0_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_0, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_0_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_0, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_0_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_0_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui2-3-1
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui2_3_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_1_PATH "/npcx-miwus-wui-map/wui2-3-1"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_1_FULL_NAME "wui2-3-1"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_1_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_1_CHILD_IDX 111

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_1_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_1_ORD 177
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_1_ORD_STR_SORTABLE 00177

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_1_REQUIRES_ORDS \
	164, /* /soc/miwu@400bf000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_1_SUPPORTS_ORDS \
	178, /* /npcx-espi-vws-map */ \
	193, /* /npcx-espi-vws-map/vw-slp-wlan */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_1_EXISTS 1
#define DT_N_NODELABEL_wui_vw_slp_wlan DT_N_S_npcx_miwus_wui_map_S_wui2_3_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_1_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_1_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_1_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_1_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_1_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_1_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bf000
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_1_P_miwus_IDX_0_VAL_group 2
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_1_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_1_P_miwus_IDX_0_VAL_bit 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_1_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_1_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_1, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_1_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_1, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_1_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_1, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_1_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_1, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_1_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_1_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-espi-vws-map
 *
 * Node identifier: DT_N_S_npcx_espi_vws_map
 *
 * Binding (compatible = nuvoton,npcx-espi-vw-conf):
 *   $ZEPHYR_BASE/dts/bindings/espi/nuvoton,npcx-espi-vw-conf.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_espi_vws_map_PATH "/npcx-espi-vws-map"

/* Node's name with unit-address: */
#define DT_N_S_npcx_espi_vws_map_FULL_NAME "npcx-espi-vws-map"

/* Node parent (/) identifier: */
#define DT_N_S_npcx_espi_vws_map_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_espi_vws_map_CHILD_IDX 4

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_espi_vws_map_FOREACH_CHILD(fn) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s3) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s4) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s5) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_stat) fn(DT_N_S_npcx_espi_vws_map_S_vw_plt_rst) fn(DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn) fn(DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_warn) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_a) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_lan) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan) fn(DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack) fn(DT_N_S_npcx_espi_vws_map_S_vw_wake) fn(DT_N_S_npcx_espi_vws_map_S_vw_pme) fn(DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done) fn(DT_N_S_npcx_espi_vws_map_S_vw_err_fatal) fn(DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal) fn(DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done) fn(DT_N_S_npcx_espi_vws_map_S_vw_sci) fn(DT_N_S_npcx_espi_vws_map_S_vw_smi) fn(DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_ack)
#define DT_N_S_npcx_espi_vws_map_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_stat) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_plt_rst) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_warn) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_a) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_lan) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_wake) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_pme) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_err_fatal) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_sci) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_smi) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_ack)
#define DT_N_S_npcx_espi_vws_map_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s3, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s4, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s5, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_stat, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_plt_rst, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_warn, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_a, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_lan, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_wake, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_pme, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_err_fatal, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_sci, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_smi, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_ack, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_stat, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_plt_rst, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_warn, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_a, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_lan, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_wake, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_pme, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_err_fatal, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_sci, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_smi, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_ack, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s3) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s4) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s5) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_stat) fn(DT_N_S_npcx_espi_vws_map_S_vw_plt_rst) fn(DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn) fn(DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_warn) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_a) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_lan) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan) fn(DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack) fn(DT_N_S_npcx_espi_vws_map_S_vw_wake) fn(DT_N_S_npcx_espi_vws_map_S_vw_pme) fn(DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done) fn(DT_N_S_npcx_espi_vws_map_S_vw_err_fatal) fn(DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal) fn(DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done) fn(DT_N_S_npcx_espi_vws_map_S_vw_sci) fn(DT_N_S_npcx_espi_vws_map_S_vw_smi) fn(DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_ack)
#define DT_N_S_npcx_espi_vws_map_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_stat) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_plt_rst) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_warn) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_a) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_lan) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_wake) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_pme) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_err_fatal) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_sci) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_smi) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_ack)
#define DT_N_S_npcx_espi_vws_map_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s3, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s4, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s5, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_stat, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_plt_rst, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_warn, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_a, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_lan, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_wake, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_pme, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_err_fatal, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_sci, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_smi, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_ack, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_stat, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_plt_rst, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_warn, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_a, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_lan, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_wake, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_pme, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_err_fatal, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_sci, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_smi, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_ack, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_npcx_espi_vws_map_ORD 178
#define DT_N_S_npcx_espi_vws_map_ORD_STR_SORTABLE 00178

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_espi_vws_map_REQUIRES_ORDS \
	0, /* / */ \
	166, /* /npcx-miwus-wui-map/wui2-1-0 */ \
	167, /* /npcx-miwus-wui-map/wui2-1-1 */ \
	168, /* /npcx-miwus-wui-map/wui2-1-2 */ \
	169, /* /npcx-miwus-wui-map/wui2-1-4 */ \
	170, /* /npcx-miwus-wui-map/wui2-1-5 */ \
	171, /* /npcx-miwus-wui-map/wui2-1-6 */ \
	172, /* /npcx-miwus-wui-map/wui2-2-0 */ \
	173, /* /npcx-miwus-wui-map/wui2-2-4 */ \
	174, /* /npcx-miwus-wui-map/wui2-2-5 */ \
	175, /* /npcx-miwus-wui-map/wui2-2-7 */ \
	176, /* /npcx-miwus-wui-map/wui2-3-0 */ \
	177, /* /npcx-miwus-wui-map/wui2-3-1 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_espi_vws_map_SUPPORTS_ORDS \
	179, /* /npcx-espi-vws-map/vw-err-fatal */ \
	180, /* /npcx-espi-vws-map/vw-err-non-fatal */ \
	181, /* /npcx-espi-vws-map/vw-host-rst-ack */ \
	182, /* /npcx-espi-vws-map/vw-host-rst-warn */ \
	183, /* /npcx-espi-vws-map/vw-oob-rst-ack */ \
	184, /* /npcx-espi-vws-map/vw-oob-rst-warn */ \
	185, /* /npcx-espi-vws-map/vw-plt-rst */ \
	186, /* /npcx-espi-vws-map/vw-pme */ \
	187, /* /npcx-espi-vws-map/vw-sci */ \
	188, /* /npcx-espi-vws-map/vw-slp-a */ \
	189, /* /npcx-espi-vws-map/vw-slp-lan */ \
	190, /* /npcx-espi-vws-map/vw-slp-s3 */ \
	191, /* /npcx-espi-vws-map/vw-slp-s4 */ \
	192, /* /npcx-espi-vws-map/vw-slp-s5 */ \
	193, /* /npcx-espi-vws-map/vw-slp-wlan */ \
	194, /* /npcx-espi-vws-map/vw-slv-boot-done */ \
	195, /* /npcx-espi-vws-map/vw-slv-boot-sts-with-done */ \
	196, /* /npcx-espi-vws-map/vw-smi */ \
	197, /* /npcx-espi-vws-map/vw-sus-ack */ \
	198, /* /npcx-espi-vws-map/vw-sus-pwrdn-ack */ \
	199, /* /npcx-espi-vws-map/vw-sus-stat */ \
	200, /* /npcx-espi-vws-map/vw-sus-warn */ \
	201, /* /npcx-espi-vws-map/vw-wake */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_espi_vws_map_EXISTS 1
#define DT_N_INST_0_nuvoton_npcx_espi_vw_conf DT_N_S_npcx_espi_vws_map

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_espi_vws_map_REG_NUM 0
#define DT_N_S_npcx_espi_vws_map_RANGES_NUM 0
#define DT_N_S_npcx_espi_vws_map_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_espi_vws_map_IRQ_NUM 0
#define DT_N_S_npcx_espi_vws_map_COMPAT_MATCHES_nuvoton_npcx_espi_vw_conf 1
#define DT_N_S_npcx_espi_vws_map_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_npcx_espi_vws_map_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_COMPAT_MODEL_IDX_0 "npcx-espi-vw-conf"
#define DT_N_S_npcx_espi_vws_map_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_espi_vws_map_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_espi_vws_map_P_compatible {"nuvoton,npcx-espi-vw-conf"}
#define DT_N_S_npcx_espi_vws_map_P_compatible_IDX_0 "nuvoton,npcx-espi-vw-conf"
#define DT_N_S_npcx_espi_vws_map_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-espi-vw-conf
#define DT_N_S_npcx_espi_vws_map_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_espi_vw_conf
#define DT_N_S_npcx_espi_vws_map_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_ESPI_VW_CONF
#define DT_N_S_npcx_espi_vws_map_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_espi_vws_map, compatible, 0)
#define DT_N_S_npcx_espi_vws_map_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_espi_vws_map, compatible, 0)
#define DT_N_S_npcx_espi_vws_map_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_espi_vws_map, compatible, 0, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_espi_vws_map, compatible, 0, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_P_compatible_LEN 1
#define DT_N_S_npcx_espi_vws_map_P_compatible_EXISTS 1

/*
 * Devicetree node: /npcx-espi-vws-map/vw-err-fatal
 *
 * Node identifier: DT_N_S_npcx_espi_vws_map_S_vw_err_fatal
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_espi_vws_map_S_vw_err_fatal_PATH "/npcx-espi-vws-map/vw-err-fatal"

/* Node's name with unit-address: */
#define DT_N_S_npcx_espi_vws_map_S_vw_err_fatal_FULL_NAME "vw-err-fatal"

/* Node parent (/npcx-espi-vws-map) identifier: */
#define DT_N_S_npcx_espi_vws_map_S_vw_err_fatal_PARENT DT_N_S_npcx_espi_vws_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_espi_vws_map_S_vw_err_fatal_CHILD_IDX 16

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_espi_vws_map_S_vw_err_fatal_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_err_fatal_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_espi_vws_map_S_vw_err_fatal_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_err_fatal_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_err_fatal_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_err_fatal_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_espi_vws_map_S_vw_err_fatal_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_err_fatal_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_espi_vws_map_S_vw_err_fatal_ORD 179
#define DT_N_S_npcx_espi_vws_map_S_vw_err_fatal_ORD_STR_SORTABLE 00179

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_espi_vws_map_S_vw_err_fatal_REQUIRES_ORDS \
	178, /* /npcx-espi-vws-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_espi_vws_map_S_vw_err_fatal_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_espi_vws_map_S_vw_err_fatal_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_espi_vws_map_S_vw_err_fatal_REG_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_err_fatal_RANGES_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_err_fatal_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_err_fatal_IRQ_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_err_fatal_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_espi_vws_map_S_vw_err_fatal_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_espi_vws_map_S_vw_err_fatal_P_vw_reg {1 /* 0x1 */, 2 /* 0x2 */}
#define DT_N_S_npcx_espi_vws_map_S_vw_err_fatal_P_vw_reg_IDX_0 1
#define DT_N_S_npcx_espi_vws_map_S_vw_err_fatal_P_vw_reg_IDX_0_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_err_fatal_P_vw_reg_IDX_1 2
#define DT_N_S_npcx_espi_vws_map_S_vw_err_fatal_P_vw_reg_IDX_1_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_err_fatal_P_vw_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_espi_vws_map_S_vw_err_fatal, vw_reg, 0) \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_err_fatal, vw_reg, 1)
#define DT_N_S_npcx_espi_vws_map_S_vw_err_fatal_P_vw_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_espi_vws_map_S_vw_err_fatal, vw_reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_err_fatal, vw_reg, 1)
#define DT_N_S_npcx_espi_vws_map_S_vw_err_fatal_P_vw_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_err_fatal, vw_reg, 0, __VA_ARGS__) \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_err_fatal, vw_reg, 1, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_err_fatal_P_vw_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_err_fatal, vw_reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_err_fatal, vw_reg, 1, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_err_fatal_P_vw_reg_LEN 2
#define DT_N_S_npcx_espi_vws_map_S_vw_err_fatal_P_vw_reg_EXISTS 1

/*
 * Devicetree node: /npcx-espi-vws-map/vw-err-non-fatal
 *
 * Node identifier: DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal_PATH "/npcx-espi-vws-map/vw-err-non-fatal"

/* Node's name with unit-address: */
#define DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal_FULL_NAME "vw-err-non-fatal"

/* Node parent (/npcx-espi-vws-map) identifier: */
#define DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal_PARENT DT_N_S_npcx_espi_vws_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal_CHILD_IDX 17

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal_ORD 180
#define DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal_ORD_STR_SORTABLE 00180

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal_REQUIRES_ORDS \
	178, /* /npcx-espi-vws-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal_REG_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal_RANGES_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal_IRQ_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal_P_vw_reg {1 /* 0x1 */, 4 /* 0x4 */}
#define DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal_P_vw_reg_IDX_0 1
#define DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal_P_vw_reg_IDX_0_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal_P_vw_reg_IDX_1 4
#define DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal_P_vw_reg_IDX_1_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal_P_vw_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal, vw_reg, 0) \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal, vw_reg, 1)
#define DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal_P_vw_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal, vw_reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal, vw_reg, 1)
#define DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal_P_vw_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal, vw_reg, 0, __VA_ARGS__) \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal, vw_reg, 1, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal_P_vw_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal, vw_reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal, vw_reg, 1, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal_P_vw_reg_LEN 2
#define DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal_P_vw_reg_EXISTS 1

/*
 * Devicetree node: /npcx-espi-vws-map/vw-host-rst-ack
 *
 * Node identifier: DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack_PATH "/npcx-espi-vws-map/vw-host-rst-ack"

/* Node's name with unit-address: */
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack_FULL_NAME "vw-host-rst-ack"

/* Node parent (/npcx-espi-vws-map) identifier: */
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack_PARENT DT_N_S_npcx_espi_vws_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack_CHILD_IDX 21

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack_ORD 181
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack_ORD_STR_SORTABLE 00181

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack_REQUIRES_ORDS \
	178, /* /npcx-espi-vws-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack_REG_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack_RANGES_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack_IRQ_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack_P_vw_reg {2 /* 0x2 */, 8 /* 0x8 */}
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack_P_vw_reg_IDX_0 2
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack_P_vw_reg_IDX_0_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack_P_vw_reg_IDX_1 8
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack_P_vw_reg_IDX_1_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack_P_vw_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack, vw_reg, 0) \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack, vw_reg, 1)
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack_P_vw_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack, vw_reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack, vw_reg, 1)
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack_P_vw_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack, vw_reg, 0, __VA_ARGS__) \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack, vw_reg, 1, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack_P_vw_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack, vw_reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack, vw_reg, 1, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack_P_vw_reg_LEN 2
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack_P_vw_reg_EXISTS 1

/*
 * Devicetree node: /npcx-espi-vws-map/vw-host-rst-warn
 *
 * Node identifier: DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn_PATH "/npcx-espi-vws-map/vw-host-rst-warn"

/* Node's name with unit-address: */
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn_FULL_NAME "vw-host-rst-warn"

/* Node parent (/npcx-espi-vws-map) identifier: */
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn_PARENT DT_N_S_npcx_espi_vws_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn_CHILD_IDX 6

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn_ORD 182
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn_ORD_STR_SORTABLE 00182

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn_REQUIRES_ORDS \
	172, /* /npcx-miwus-wui-map/wui2-2-0 */ \
	178, /* /npcx-espi-vws-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn_REG_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn_RANGES_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn_IRQ_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn_P_vw_reg {2 /* 0x2 */, 1 /* 0x1 */}
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn_P_vw_reg_IDX_0 2
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn_P_vw_reg_IDX_0_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn_P_vw_reg_IDX_1 1
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn_P_vw_reg_IDX_1_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn_P_vw_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn, vw_reg, 0) \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn, vw_reg, 1)
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn_P_vw_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn, vw_reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn, vw_reg, 1)
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn_P_vw_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn, vw_reg, 0, __VA_ARGS__) \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn, vw_reg, 1, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn_P_vw_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn, vw_reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn, vw_reg, 1, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn_P_vw_reg_LEN 2
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn_P_vw_reg_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn_P_vw_wui DT_N_S_npcx_miwus_wui_map_S_wui2_2_0
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn_P_vw_wui_IDX_0 DT_N_S_npcx_miwus_wui_map_S_wui2_2_0
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn_P_vw_wui_IDX_0_PH DT_N_S_npcx_miwus_wui_map_S_wui2_2_0
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn_P_vw_wui_IDX_0_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn_P_vw_wui_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn, vw_wui, 0)
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn_P_vw_wui_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn, vw_wui, 0)
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn_P_vw_wui_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn, vw_wui, 0, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn_P_vw_wui_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn, vw_wui, 0, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn_P_vw_wui_LEN 1
#define DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn_P_vw_wui_EXISTS 1

/*
 * Devicetree node: /npcx-espi-vws-map/vw-oob-rst-ack
 *
 * Node identifier: DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack_PATH "/npcx-espi-vws-map/vw-oob-rst-ack"

/* Node's name with unit-address: */
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack_FULL_NAME "vw-oob-rst-ack"

/* Node parent (/npcx-espi-vws-map) identifier: */
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack_PARENT DT_N_S_npcx_espi_vws_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack_CHILD_IDX 12

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack_ORD 183
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack_ORD_STR_SORTABLE 00183

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack_REQUIRES_ORDS \
	178, /* /npcx-espi-vws-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack_REG_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack_RANGES_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack_IRQ_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack_P_vw_reg {0 /* 0x0 */, 1 /* 0x1 */}
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack_P_vw_reg_IDX_0 0
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack_P_vw_reg_IDX_0_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack_P_vw_reg_IDX_1 1
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack_P_vw_reg_IDX_1_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack_P_vw_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack, vw_reg, 0) \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack, vw_reg, 1)
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack_P_vw_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack, vw_reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack, vw_reg, 1)
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack_P_vw_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack, vw_reg, 0, __VA_ARGS__) \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack, vw_reg, 1, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack_P_vw_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack, vw_reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack, vw_reg, 1, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack_P_vw_reg_LEN 2
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack_P_vw_reg_EXISTS 1

/*
 * Devicetree node: /npcx-espi-vws-map/vw-oob-rst-warn
 *
 * Node identifier: DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn_PATH "/npcx-espi-vws-map/vw-oob-rst-warn"

/* Node's name with unit-address: */
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn_FULL_NAME "vw-oob-rst-warn"

/* Node parent (/npcx-espi-vws-map) identifier: */
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn_PARENT DT_N_S_npcx_espi_vws_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn_CHILD_IDX 5

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn_ORD 184
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn_ORD_STR_SORTABLE 00184

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn_REQUIRES_ORDS \
	171, /* /npcx-miwus-wui-map/wui2-1-6 */ \
	178, /* /npcx-espi-vws-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn_REG_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn_RANGES_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn_IRQ_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn_P_vw_reg {1 /* 0x1 */, 4 /* 0x4 */}
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn_P_vw_reg_IDX_0 1
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn_P_vw_reg_IDX_0_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn_P_vw_reg_IDX_1 4
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn_P_vw_reg_IDX_1_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn_P_vw_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn, vw_reg, 0) \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn, vw_reg, 1)
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn_P_vw_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn, vw_reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn, vw_reg, 1)
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn_P_vw_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn, vw_reg, 0, __VA_ARGS__) \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn, vw_reg, 1, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn_P_vw_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn, vw_reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn, vw_reg, 1, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn_P_vw_reg_LEN 2
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn_P_vw_reg_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn_P_vw_wui DT_N_S_npcx_miwus_wui_map_S_wui2_1_6
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn_P_vw_wui_IDX_0 DT_N_S_npcx_miwus_wui_map_S_wui2_1_6
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn_P_vw_wui_IDX_0_PH DT_N_S_npcx_miwus_wui_map_S_wui2_1_6
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn_P_vw_wui_IDX_0_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn_P_vw_wui_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn, vw_wui, 0)
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn_P_vw_wui_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn, vw_wui, 0)
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn_P_vw_wui_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn, vw_wui, 0, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn_P_vw_wui_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn, vw_wui, 0, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn_P_vw_wui_LEN 1
#define DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn_P_vw_wui_EXISTS 1

/*
 * Devicetree node: /npcx-espi-vws-map/vw-plt-rst
 *
 * Node identifier: DT_N_S_npcx_espi_vws_map_S_vw_plt_rst
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_espi_vws_map_S_vw_plt_rst_PATH "/npcx-espi-vws-map/vw-plt-rst"

/* Node's name with unit-address: */
#define DT_N_S_npcx_espi_vws_map_S_vw_plt_rst_FULL_NAME "vw-plt-rst"

/* Node parent (/npcx-espi-vws-map) identifier: */
#define DT_N_S_npcx_espi_vws_map_S_vw_plt_rst_PARENT DT_N_S_npcx_espi_vws_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_espi_vws_map_S_vw_plt_rst_CHILD_IDX 4

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_espi_vws_map_S_vw_plt_rst_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_plt_rst_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_espi_vws_map_S_vw_plt_rst_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_plt_rst_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_plt_rst_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_plt_rst_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_espi_vws_map_S_vw_plt_rst_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_plt_rst_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_espi_vws_map_S_vw_plt_rst_ORD 185
#define DT_N_S_npcx_espi_vws_map_S_vw_plt_rst_ORD_STR_SORTABLE 00185

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_espi_vws_map_S_vw_plt_rst_REQUIRES_ORDS \
	170, /* /npcx-miwus-wui-map/wui2-1-5 */ \
	178, /* /npcx-espi-vws-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_espi_vws_map_S_vw_plt_rst_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_espi_vws_map_S_vw_plt_rst_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_espi_vws_map_S_vw_plt_rst_REG_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_plt_rst_RANGES_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_plt_rst_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_plt_rst_IRQ_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_plt_rst_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_espi_vws_map_S_vw_plt_rst_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_espi_vws_map_S_vw_plt_rst_P_vw_reg {1 /* 0x1 */, 2 /* 0x2 */}
#define DT_N_S_npcx_espi_vws_map_S_vw_plt_rst_P_vw_reg_IDX_0 1
#define DT_N_S_npcx_espi_vws_map_S_vw_plt_rst_P_vw_reg_IDX_0_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_plt_rst_P_vw_reg_IDX_1 2
#define DT_N_S_npcx_espi_vws_map_S_vw_plt_rst_P_vw_reg_IDX_1_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_plt_rst_P_vw_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_espi_vws_map_S_vw_plt_rst, vw_reg, 0) \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_plt_rst, vw_reg, 1)
#define DT_N_S_npcx_espi_vws_map_S_vw_plt_rst_P_vw_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_espi_vws_map_S_vw_plt_rst, vw_reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_plt_rst, vw_reg, 1)
#define DT_N_S_npcx_espi_vws_map_S_vw_plt_rst_P_vw_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_plt_rst, vw_reg, 0, __VA_ARGS__) \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_plt_rst, vw_reg, 1, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_plt_rst_P_vw_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_plt_rst, vw_reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_plt_rst, vw_reg, 1, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_plt_rst_P_vw_reg_LEN 2
#define DT_N_S_npcx_espi_vws_map_S_vw_plt_rst_P_vw_reg_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_plt_rst_P_vw_wui DT_N_S_npcx_miwus_wui_map_S_wui2_1_5
#define DT_N_S_npcx_espi_vws_map_S_vw_plt_rst_P_vw_wui_IDX_0 DT_N_S_npcx_miwus_wui_map_S_wui2_1_5
#define DT_N_S_npcx_espi_vws_map_S_vw_plt_rst_P_vw_wui_IDX_0_PH DT_N_S_npcx_miwus_wui_map_S_wui2_1_5
#define DT_N_S_npcx_espi_vws_map_S_vw_plt_rst_P_vw_wui_IDX_0_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_plt_rst_P_vw_wui_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_espi_vws_map_S_vw_plt_rst, vw_wui, 0)
#define DT_N_S_npcx_espi_vws_map_S_vw_plt_rst_P_vw_wui_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_espi_vws_map_S_vw_plt_rst, vw_wui, 0)
#define DT_N_S_npcx_espi_vws_map_S_vw_plt_rst_P_vw_wui_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_plt_rst, vw_wui, 0, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_plt_rst_P_vw_wui_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_plt_rst, vw_wui, 0, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_plt_rst_P_vw_wui_LEN 1
#define DT_N_S_npcx_espi_vws_map_S_vw_plt_rst_P_vw_wui_EXISTS 1

/*
 * Devicetree node: /npcx-espi-vws-map/vw-pme
 *
 * Node identifier: DT_N_S_npcx_espi_vws_map_S_vw_pme
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_espi_vws_map_S_vw_pme_PATH "/npcx-espi-vws-map/vw-pme"

/* Node's name with unit-address: */
#define DT_N_S_npcx_espi_vws_map_S_vw_pme_FULL_NAME "vw-pme"

/* Node parent (/npcx-espi-vws-map) identifier: */
#define DT_N_S_npcx_espi_vws_map_S_vw_pme_PARENT DT_N_S_npcx_espi_vws_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_espi_vws_map_S_vw_pme_CHILD_IDX 14

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_espi_vws_map_S_vw_pme_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_pme_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_espi_vws_map_S_vw_pme_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_pme_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_pme_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_pme_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_espi_vws_map_S_vw_pme_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_pme_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_espi_vws_map_S_vw_pme_ORD 186
#define DT_N_S_npcx_espi_vws_map_S_vw_pme_ORD_STR_SORTABLE 00186

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_espi_vws_map_S_vw_pme_REQUIRES_ORDS \
	178, /* /npcx-espi-vws-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_espi_vws_map_S_vw_pme_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_espi_vws_map_S_vw_pme_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_espi_vws_map_S_vw_pme_REG_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_pme_RANGES_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_pme_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_pme_IRQ_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_pme_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_espi_vws_map_S_vw_pme_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_espi_vws_map_S_vw_pme_P_vw_reg {0 /* 0x0 */, 8 /* 0x8 */}
#define DT_N_S_npcx_espi_vws_map_S_vw_pme_P_vw_reg_IDX_0 0
#define DT_N_S_npcx_espi_vws_map_S_vw_pme_P_vw_reg_IDX_0_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_pme_P_vw_reg_IDX_1 8
#define DT_N_S_npcx_espi_vws_map_S_vw_pme_P_vw_reg_IDX_1_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_pme_P_vw_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_espi_vws_map_S_vw_pme, vw_reg, 0) \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_pme, vw_reg, 1)
#define DT_N_S_npcx_espi_vws_map_S_vw_pme_P_vw_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_espi_vws_map_S_vw_pme, vw_reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_pme, vw_reg, 1)
#define DT_N_S_npcx_espi_vws_map_S_vw_pme_P_vw_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_pme, vw_reg, 0, __VA_ARGS__) \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_pme, vw_reg, 1, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_pme_P_vw_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_pme, vw_reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_pme, vw_reg, 1, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_pme_P_vw_reg_LEN 2
#define DT_N_S_npcx_espi_vws_map_S_vw_pme_P_vw_reg_EXISTS 1

/*
 * Devicetree node: /npcx-espi-vws-map/vw-sci
 *
 * Node identifier: DT_N_S_npcx_espi_vws_map_S_vw_sci
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sci_PATH "/npcx-espi-vws-map/vw-sci"

/* Node's name with unit-address: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sci_FULL_NAME "vw-sci"

/* Node parent (/npcx-espi-vws-map) identifier: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sci_PARENT DT_N_S_npcx_espi_vws_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sci_CHILD_IDX 19

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_espi_vws_map_S_vw_sci_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_sci_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_espi_vws_map_S_vw_sci_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_sci_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_sci_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_sci_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_espi_vws_map_S_vw_sci_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_sci_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sci_ORD 187
#define DT_N_S_npcx_espi_vws_map_S_vw_sci_ORD_STR_SORTABLE 00187

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sci_REQUIRES_ORDS \
	178, /* /npcx-espi-vws-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sci_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sci_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sci_REG_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_sci_RANGES_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_sci_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_sci_IRQ_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_sci_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sci_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sci_P_vw_reg {2 /* 0x2 */, 1 /* 0x1 */}
#define DT_N_S_npcx_espi_vws_map_S_vw_sci_P_vw_reg_IDX_0 2
#define DT_N_S_npcx_espi_vws_map_S_vw_sci_P_vw_reg_IDX_0_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_sci_P_vw_reg_IDX_1 1
#define DT_N_S_npcx_espi_vws_map_S_vw_sci_P_vw_reg_IDX_1_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_sci_P_vw_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_espi_vws_map_S_vw_sci, vw_reg, 0) \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_sci, vw_reg, 1)
#define DT_N_S_npcx_espi_vws_map_S_vw_sci_P_vw_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_espi_vws_map_S_vw_sci, vw_reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_sci, vw_reg, 1)
#define DT_N_S_npcx_espi_vws_map_S_vw_sci_P_vw_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_sci, vw_reg, 0, __VA_ARGS__) \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_sci, vw_reg, 1, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_sci_P_vw_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_sci, vw_reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_sci, vw_reg, 1, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_sci_P_vw_reg_LEN 2
#define DT_N_S_npcx_espi_vws_map_S_vw_sci_P_vw_reg_EXISTS 1

/*
 * Devicetree node: /npcx-espi-vws-map/vw-slp-a
 *
 * Node identifier: DT_N_S_npcx_espi_vws_map_S_vw_slp_a
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_a_PATH "/npcx-espi-vws-map/vw-slp-a"

/* Node's name with unit-address: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_a_FULL_NAME "vw-slp-a"

/* Node parent (/npcx-espi-vws-map) identifier: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_a_PARENT DT_N_S_npcx_espi_vws_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_a_CHILD_IDX 9

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_a_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_a_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_a_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_a_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_a_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_a_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_a_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_a_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_a_ORD 188
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_a_ORD_STR_SORTABLE 00188

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_a_REQUIRES_ORDS \
	175, /* /npcx-miwus-wui-map/wui2-2-7 */ \
	178, /* /npcx-espi-vws-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_a_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_a_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_a_REG_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_a_RANGES_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_a_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_a_IRQ_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_a_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_a_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_a_P_vw_reg {3 /* 0x3 */, 8 /* 0x8 */}
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_a_P_vw_reg_IDX_0 3
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_a_P_vw_reg_IDX_0_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_a_P_vw_reg_IDX_1 8
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_a_P_vw_reg_IDX_1_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_a_P_vw_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_a, vw_reg, 0) \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_a, vw_reg, 1)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_a_P_vw_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_a, vw_reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_a, vw_reg, 1)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_a_P_vw_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_a, vw_reg, 0, __VA_ARGS__) \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_a, vw_reg, 1, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_a_P_vw_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_a, vw_reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_a, vw_reg, 1, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_a_P_vw_reg_LEN 2
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_a_P_vw_reg_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_a_P_vw_wui DT_N_S_npcx_miwus_wui_map_S_wui2_2_7
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_a_P_vw_wui_IDX_0 DT_N_S_npcx_miwus_wui_map_S_wui2_2_7
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_a_P_vw_wui_IDX_0_PH DT_N_S_npcx_miwus_wui_map_S_wui2_2_7
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_a_P_vw_wui_IDX_0_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_a_P_vw_wui_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_a, vw_wui, 0)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_a_P_vw_wui_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_a, vw_wui, 0)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_a_P_vw_wui_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_a, vw_wui, 0, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_a_P_vw_wui_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_a, vw_wui, 0, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_a_P_vw_wui_LEN 1
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_a_P_vw_wui_EXISTS 1

/*
 * Devicetree node: /npcx-espi-vws-map/vw-slp-lan
 *
 * Node identifier: DT_N_S_npcx_espi_vws_map_S_vw_slp_lan
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_lan_PATH "/npcx-espi-vws-map/vw-slp-lan"

/* Node's name with unit-address: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_lan_FULL_NAME "vw-slp-lan"

/* Node parent (/npcx-espi-vws-map) identifier: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_lan_PARENT DT_N_S_npcx_espi_vws_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_lan_CHILD_IDX 10

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_lan_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_lan_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_lan_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_lan_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_lan_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_lan_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_lan_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_lan_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_lan_ORD 189
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_lan_ORD_STR_SORTABLE 00189

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_lan_REQUIRES_ORDS \
	176, /* /npcx-miwus-wui-map/wui2-3-0 */ \
	178, /* /npcx-espi-vws-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_lan_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_lan_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_lan_REG_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_lan_RANGES_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_lan_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_lan_IRQ_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_lan_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_lan_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_lan_P_vw_reg {4 /* 0x4 */, 1 /* 0x1 */}
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_lan_P_vw_reg_IDX_0 4
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_lan_P_vw_reg_IDX_0_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_lan_P_vw_reg_IDX_1 1
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_lan_P_vw_reg_IDX_1_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_lan_P_vw_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_lan, vw_reg, 0) \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_lan, vw_reg, 1)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_lan_P_vw_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_lan, vw_reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_lan, vw_reg, 1)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_lan_P_vw_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_lan, vw_reg, 0, __VA_ARGS__) \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_lan, vw_reg, 1, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_lan_P_vw_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_lan, vw_reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_lan, vw_reg, 1, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_lan_P_vw_reg_LEN 2
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_lan_P_vw_reg_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_lan_P_vw_wui DT_N_S_npcx_miwus_wui_map_S_wui2_3_0
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_lan_P_vw_wui_IDX_0 DT_N_S_npcx_miwus_wui_map_S_wui2_3_0
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_lan_P_vw_wui_IDX_0_PH DT_N_S_npcx_miwus_wui_map_S_wui2_3_0
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_lan_P_vw_wui_IDX_0_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_lan_P_vw_wui_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_lan, vw_wui, 0)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_lan_P_vw_wui_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_lan, vw_wui, 0)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_lan_P_vw_wui_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_lan, vw_wui, 0, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_lan_P_vw_wui_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_lan, vw_wui, 0, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_lan_P_vw_wui_LEN 1
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_lan_P_vw_wui_EXISTS 1

/*
 * Devicetree node: /npcx-espi-vws-map/vw-slp-s3
 *
 * Node identifier: DT_N_S_npcx_espi_vws_map_S_vw_slp_s3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s3_PATH "/npcx-espi-vws-map/vw-slp-s3"

/* Node's name with unit-address: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s3_FULL_NAME "vw-slp-s3"

/* Node parent (/npcx-espi-vws-map) identifier: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s3_PARENT DT_N_S_npcx_espi_vws_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s3_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s3_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s3_ORD 190
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s3_ORD_STR_SORTABLE 00190

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s3_REQUIRES_ORDS \
	166, /* /npcx-miwus-wui-map/wui2-1-0 */ \
	178, /* /npcx-espi-vws-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s3_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s3_REG_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s3_RANGES_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s3_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s3_IRQ_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s3_P_vw_reg {0 /* 0x0 */, 1 /* 0x1 */}
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s3_P_vw_reg_IDX_0 0
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s3_P_vw_reg_IDX_0_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s3_P_vw_reg_IDX_1 1
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s3_P_vw_reg_IDX_1_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s3_P_vw_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s3, vw_reg, 0) \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s3, vw_reg, 1)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s3_P_vw_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s3, vw_reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s3, vw_reg, 1)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s3_P_vw_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s3, vw_reg, 0, __VA_ARGS__) \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s3, vw_reg, 1, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s3_P_vw_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s3, vw_reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s3, vw_reg, 1, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s3_P_vw_reg_LEN 2
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s3_P_vw_reg_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s3_P_vw_wui DT_N_S_npcx_miwus_wui_map_S_wui2_1_0
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s3_P_vw_wui_IDX_0 DT_N_S_npcx_miwus_wui_map_S_wui2_1_0
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s3_P_vw_wui_IDX_0_PH DT_N_S_npcx_miwus_wui_map_S_wui2_1_0
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s3_P_vw_wui_IDX_0_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s3_P_vw_wui_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s3, vw_wui, 0)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s3_P_vw_wui_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s3, vw_wui, 0)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s3_P_vw_wui_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s3, vw_wui, 0, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s3_P_vw_wui_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s3, vw_wui, 0, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s3_P_vw_wui_LEN 1
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s3_P_vw_wui_EXISTS 1

/*
 * Devicetree node: /npcx-espi-vws-map/vw-slp-s4
 *
 * Node identifier: DT_N_S_npcx_espi_vws_map_S_vw_slp_s4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s4_PATH "/npcx-espi-vws-map/vw-slp-s4"

/* Node's name with unit-address: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s4_FULL_NAME "vw-slp-s4"

/* Node parent (/npcx-espi-vws-map) identifier: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s4_PARENT DT_N_S_npcx_espi_vws_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s4_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s4_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s4_ORD 191
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s4_ORD_STR_SORTABLE 00191

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s4_REQUIRES_ORDS \
	167, /* /npcx-miwus-wui-map/wui2-1-1 */ \
	178, /* /npcx-espi-vws-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s4_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s4_REG_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s4_RANGES_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s4_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s4_IRQ_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s4_P_vw_reg {0 /* 0x0 */, 2 /* 0x2 */}
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s4_P_vw_reg_IDX_0 0
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s4_P_vw_reg_IDX_0_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s4_P_vw_reg_IDX_1 2
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s4_P_vw_reg_IDX_1_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s4_P_vw_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s4, vw_reg, 0) \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s4, vw_reg, 1)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s4_P_vw_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s4, vw_reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s4, vw_reg, 1)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s4_P_vw_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s4, vw_reg, 0, __VA_ARGS__) \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s4, vw_reg, 1, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s4_P_vw_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s4, vw_reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s4, vw_reg, 1, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s4_P_vw_reg_LEN 2
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s4_P_vw_reg_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s4_P_vw_wui DT_N_S_npcx_miwus_wui_map_S_wui2_1_1
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s4_P_vw_wui_IDX_0 DT_N_S_npcx_miwus_wui_map_S_wui2_1_1
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s4_P_vw_wui_IDX_0_PH DT_N_S_npcx_miwus_wui_map_S_wui2_1_1
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s4_P_vw_wui_IDX_0_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s4_P_vw_wui_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s4, vw_wui, 0)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s4_P_vw_wui_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s4, vw_wui, 0)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s4_P_vw_wui_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s4, vw_wui, 0, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s4_P_vw_wui_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s4, vw_wui, 0, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s4_P_vw_wui_LEN 1
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s4_P_vw_wui_EXISTS 1

/*
 * Devicetree node: /npcx-espi-vws-map/vw-slp-s5
 *
 * Node identifier: DT_N_S_npcx_espi_vws_map_S_vw_slp_s5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s5_PATH "/npcx-espi-vws-map/vw-slp-s5"

/* Node's name with unit-address: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s5_FULL_NAME "vw-slp-s5"

/* Node parent (/npcx-espi-vws-map) identifier: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s5_PARENT DT_N_S_npcx_espi_vws_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s5_CHILD_IDX 2

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s5_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s5_ORD 192
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s5_ORD_STR_SORTABLE 00192

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s5_REQUIRES_ORDS \
	168, /* /npcx-miwus-wui-map/wui2-1-2 */ \
	178, /* /npcx-espi-vws-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s5_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s5_REG_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s5_RANGES_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s5_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s5_IRQ_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s5_P_vw_reg {0 /* 0x0 */, 4 /* 0x4 */}
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s5_P_vw_reg_IDX_0 0
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s5_P_vw_reg_IDX_0_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s5_P_vw_reg_IDX_1 4
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s5_P_vw_reg_IDX_1_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s5_P_vw_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s5, vw_reg, 0) \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s5, vw_reg, 1)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s5_P_vw_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s5, vw_reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s5, vw_reg, 1)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s5_P_vw_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s5, vw_reg, 0, __VA_ARGS__) \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s5, vw_reg, 1, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s5_P_vw_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s5, vw_reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s5, vw_reg, 1, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s5_P_vw_reg_LEN 2
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s5_P_vw_reg_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s5_P_vw_wui DT_N_S_npcx_miwus_wui_map_S_wui2_1_2
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s5_P_vw_wui_IDX_0 DT_N_S_npcx_miwus_wui_map_S_wui2_1_2
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s5_P_vw_wui_IDX_0_PH DT_N_S_npcx_miwus_wui_map_S_wui2_1_2
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s5_P_vw_wui_IDX_0_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s5_P_vw_wui_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s5, vw_wui, 0)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s5_P_vw_wui_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s5, vw_wui, 0)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s5_P_vw_wui_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s5, vw_wui, 0, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s5_P_vw_wui_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s5, vw_wui, 0, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s5_P_vw_wui_LEN 1
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_s5_P_vw_wui_EXISTS 1

/*
 * Devicetree node: /npcx-espi-vws-map/vw-slp-wlan
 *
 * Node identifier: DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan_PATH "/npcx-espi-vws-map/vw-slp-wlan"

/* Node's name with unit-address: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan_FULL_NAME "vw-slp-wlan"

/* Node parent (/npcx-espi-vws-map) identifier: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan_PARENT DT_N_S_npcx_espi_vws_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan_CHILD_IDX 11

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan_ORD 193
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan_ORD_STR_SORTABLE 00193

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan_REQUIRES_ORDS \
	177, /* /npcx-miwus-wui-map/wui2-3-1 */ \
	178, /* /npcx-espi-vws-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan_REG_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan_RANGES_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan_IRQ_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan_P_vw_reg {4 /* 0x4 */, 2 /* 0x2 */}
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan_P_vw_reg_IDX_0 4
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan_P_vw_reg_IDX_0_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan_P_vw_reg_IDX_1 2
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan_P_vw_reg_IDX_1_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan_P_vw_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan, vw_reg, 0) \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan, vw_reg, 1)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan_P_vw_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan, vw_reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan, vw_reg, 1)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan_P_vw_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan, vw_reg, 0, __VA_ARGS__) \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan, vw_reg, 1, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan_P_vw_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan, vw_reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan, vw_reg, 1, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan_P_vw_reg_LEN 2
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan_P_vw_reg_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan_P_vw_wui DT_N_S_npcx_miwus_wui_map_S_wui2_3_1
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan_P_vw_wui_IDX_0 DT_N_S_npcx_miwus_wui_map_S_wui2_3_1
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan_P_vw_wui_IDX_0_PH DT_N_S_npcx_miwus_wui_map_S_wui2_3_1
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan_P_vw_wui_IDX_0_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan_P_vw_wui_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan, vw_wui, 0)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan_P_vw_wui_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan, vw_wui, 0)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan_P_vw_wui_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan, vw_wui, 0, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan_P_vw_wui_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan, vw_wui, 0, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan_P_vw_wui_LEN 1
#define DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan_P_vw_wui_EXISTS 1

/*
 * Devicetree node: /npcx-espi-vws-map/vw-slv-boot-done
 *
 * Node identifier: DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done_PATH "/npcx-espi-vws-map/vw-slv-boot-done"

/* Node's name with unit-address: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done_FULL_NAME "vw-slv-boot-done"

/* Node parent (/npcx-espi-vws-map) identifier: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done_PARENT DT_N_S_npcx_espi_vws_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done_CHILD_IDX 15

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done_ORD 194
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done_ORD_STR_SORTABLE 00194

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done_REQUIRES_ORDS \
	178, /* /npcx-espi-vws-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done_REG_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done_RANGES_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done_IRQ_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done_P_vw_reg {1 /* 0x1 */, 1 /* 0x1 */}
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done_P_vw_reg_IDX_0 1
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done_P_vw_reg_IDX_0_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done_P_vw_reg_IDX_1 1
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done_P_vw_reg_IDX_1_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done_P_vw_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done, vw_reg, 0) \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done, vw_reg, 1)
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done_P_vw_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done, vw_reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done, vw_reg, 1)
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done_P_vw_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done, vw_reg, 0, __VA_ARGS__) \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done, vw_reg, 1, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done_P_vw_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done, vw_reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done, vw_reg, 1, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done_P_vw_reg_LEN 2
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done_P_vw_reg_EXISTS 1

/*
 * Devicetree node: /npcx-espi-vws-map/vw-slv-boot-sts-with-done
 *
 * Node identifier: DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done_PATH "/npcx-espi-vws-map/vw-slv-boot-sts-with-done"

/* Node's name with unit-address: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done_FULL_NAME "vw-slv-boot-sts-with-done"

/* Node parent (/npcx-espi-vws-map) identifier: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done_PARENT DT_N_S_npcx_espi_vws_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done_CHILD_IDX 18

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done_ORD 195
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done_ORD_STR_SORTABLE 00195

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done_REQUIRES_ORDS \
	178, /* /npcx-espi-vws-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done_REG_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done_RANGES_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done_IRQ_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done_P_vw_reg {1 /* 0x1 */, 9 /* 0x9 */}
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done_P_vw_reg_IDX_0 1
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done_P_vw_reg_IDX_0_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done_P_vw_reg_IDX_1 9
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done_P_vw_reg_IDX_1_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done_P_vw_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done, vw_reg, 0) \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done, vw_reg, 1)
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done_P_vw_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done, vw_reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done, vw_reg, 1)
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done_P_vw_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done, vw_reg, 0, __VA_ARGS__) \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done, vw_reg, 1, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done_P_vw_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done, vw_reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done, vw_reg, 1, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done_P_vw_reg_LEN 2
#define DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done_P_vw_reg_EXISTS 1

/*
 * Devicetree node: /npcx-espi-vws-map/vw-smi
 *
 * Node identifier: DT_N_S_npcx_espi_vws_map_S_vw_smi
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_espi_vws_map_S_vw_smi_PATH "/npcx-espi-vws-map/vw-smi"

/* Node's name with unit-address: */
#define DT_N_S_npcx_espi_vws_map_S_vw_smi_FULL_NAME "vw-smi"

/* Node parent (/npcx-espi-vws-map) identifier: */
#define DT_N_S_npcx_espi_vws_map_S_vw_smi_PARENT DT_N_S_npcx_espi_vws_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_espi_vws_map_S_vw_smi_CHILD_IDX 20

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_espi_vws_map_S_vw_smi_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_smi_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_espi_vws_map_S_vw_smi_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_smi_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_smi_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_smi_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_espi_vws_map_S_vw_smi_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_smi_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_espi_vws_map_S_vw_smi_ORD 196
#define DT_N_S_npcx_espi_vws_map_S_vw_smi_ORD_STR_SORTABLE 00196

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_espi_vws_map_S_vw_smi_REQUIRES_ORDS \
	178, /* /npcx-espi-vws-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_espi_vws_map_S_vw_smi_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_espi_vws_map_S_vw_smi_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_espi_vws_map_S_vw_smi_REG_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_smi_RANGES_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_smi_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_smi_IRQ_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_smi_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_espi_vws_map_S_vw_smi_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_espi_vws_map_S_vw_smi_P_vw_reg {2 /* 0x2 */, 2 /* 0x2 */}
#define DT_N_S_npcx_espi_vws_map_S_vw_smi_P_vw_reg_IDX_0 2
#define DT_N_S_npcx_espi_vws_map_S_vw_smi_P_vw_reg_IDX_0_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_smi_P_vw_reg_IDX_1 2
#define DT_N_S_npcx_espi_vws_map_S_vw_smi_P_vw_reg_IDX_1_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_smi_P_vw_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_espi_vws_map_S_vw_smi, vw_reg, 0) \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_smi, vw_reg, 1)
#define DT_N_S_npcx_espi_vws_map_S_vw_smi_P_vw_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_espi_vws_map_S_vw_smi, vw_reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_smi, vw_reg, 1)
#define DT_N_S_npcx_espi_vws_map_S_vw_smi_P_vw_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_smi, vw_reg, 0, __VA_ARGS__) \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_smi, vw_reg, 1, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_smi_P_vw_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_smi, vw_reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_smi, vw_reg, 1, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_smi_P_vw_reg_LEN 2
#define DT_N_S_npcx_espi_vws_map_S_vw_smi_P_vw_reg_EXISTS 1

/*
 * Devicetree node: /npcx-espi-vws-map/vw-sus-ack
 *
 * Node identifier: DT_N_S_npcx_espi_vws_map_S_vw_sus_ack
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_ack_PATH "/npcx-espi-vws-map/vw-sus-ack"

/* Node's name with unit-address: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_ack_FULL_NAME "vw-sus-ack"

/* Node parent (/npcx-espi-vws-map) identifier: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_ack_PARENT DT_N_S_npcx_espi_vws_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_ack_CHILD_IDX 22

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_ack_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_ack_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_ack_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_ack_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_ack_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_ack_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_ack_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_ack_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_ack_ORD 197
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_ack_ORD_STR_SORTABLE 00197

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_ack_REQUIRES_ORDS \
	178, /* /npcx-espi-vws-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_ack_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_ack_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_ack_REG_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_ack_RANGES_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_ack_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_ack_IRQ_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_ack_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_ack_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_ack_P_vw_reg {3 /* 0x3 */, 1 /* 0x1 */}
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_ack_P_vw_reg_IDX_0 3
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_ack_P_vw_reg_IDX_0_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_ack_P_vw_reg_IDX_1 1
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_ack_P_vw_reg_IDX_1_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_ack_P_vw_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_ack, vw_reg, 0) \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_ack, vw_reg, 1)
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_ack_P_vw_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_ack, vw_reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_ack, vw_reg, 1)
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_ack_P_vw_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_ack, vw_reg, 0, __VA_ARGS__) \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_ack, vw_reg, 1, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_ack_P_vw_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_ack, vw_reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_ack, vw_reg, 1, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_ack_P_vw_reg_LEN 2
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_ack_P_vw_reg_EXISTS 1

/*
 * Devicetree node: /npcx-espi-vws-map/vw-sus-pwrdn-ack
 *
 * Node identifier: DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack_PATH "/npcx-espi-vws-map/vw-sus-pwrdn-ack"

/* Node's name with unit-address: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack_FULL_NAME "vw-sus-pwrdn-ack"

/* Node parent (/npcx-espi-vws-map) identifier: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack_PARENT DT_N_S_npcx_espi_vws_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack_CHILD_IDX 8

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack_ORD 198
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack_ORD_STR_SORTABLE 00198

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack_REQUIRES_ORDS \
	174, /* /npcx-miwus-wui-map/wui2-2-5 */ \
	178, /* /npcx-espi-vws-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack_REG_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack_RANGES_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack_IRQ_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack_P_vw_reg {3 /* 0x3 */, 2 /* 0x2 */}
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack_P_vw_reg_IDX_0 3
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack_P_vw_reg_IDX_0_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack_P_vw_reg_IDX_1 2
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack_P_vw_reg_IDX_1_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack_P_vw_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack, vw_reg, 0) \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack, vw_reg, 1)
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack_P_vw_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack, vw_reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack, vw_reg, 1)
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack_P_vw_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack, vw_reg, 0, __VA_ARGS__) \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack, vw_reg, 1, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack_P_vw_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack, vw_reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack, vw_reg, 1, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack_P_vw_reg_LEN 2
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack_P_vw_reg_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack_P_vw_wui DT_N_S_npcx_miwus_wui_map_S_wui2_2_5
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack_P_vw_wui_IDX_0 DT_N_S_npcx_miwus_wui_map_S_wui2_2_5
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack_P_vw_wui_IDX_0_PH DT_N_S_npcx_miwus_wui_map_S_wui2_2_5
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack_P_vw_wui_IDX_0_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack_P_vw_wui_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack, vw_wui, 0)
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack_P_vw_wui_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack, vw_wui, 0)
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack_P_vw_wui_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack, vw_wui, 0, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack_P_vw_wui_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack, vw_wui, 0, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack_P_vw_wui_LEN 1
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack_P_vw_wui_EXISTS 1

/*
 * Devicetree node: /npcx-espi-vws-map/vw-sus-stat
 *
 * Node identifier: DT_N_S_npcx_espi_vws_map_S_vw_sus_stat
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_stat_PATH "/npcx-espi-vws-map/vw-sus-stat"

/* Node's name with unit-address: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_stat_FULL_NAME "vw-sus-stat"

/* Node parent (/npcx-espi-vws-map) identifier: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_stat_PARENT DT_N_S_npcx_espi_vws_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_stat_CHILD_IDX 3

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_stat_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_stat_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_stat_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_stat_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_stat_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_stat_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_stat_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_stat_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_stat_ORD 199
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_stat_ORD_STR_SORTABLE 00199

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_stat_REQUIRES_ORDS \
	169, /* /npcx-miwus-wui-map/wui2-1-4 */ \
	178, /* /npcx-espi-vws-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_stat_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_stat_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_stat_REG_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_stat_RANGES_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_stat_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_stat_IRQ_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_stat_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_stat_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_stat_P_vw_reg {1 /* 0x1 */, 1 /* 0x1 */}
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_stat_P_vw_reg_IDX_0 1
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_stat_P_vw_reg_IDX_0_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_stat_P_vw_reg_IDX_1 1
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_stat_P_vw_reg_IDX_1_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_stat_P_vw_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_stat, vw_reg, 0) \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_stat, vw_reg, 1)
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_stat_P_vw_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_stat, vw_reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_stat, vw_reg, 1)
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_stat_P_vw_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_stat, vw_reg, 0, __VA_ARGS__) \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_stat, vw_reg, 1, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_stat_P_vw_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_stat, vw_reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_stat, vw_reg, 1, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_stat_P_vw_reg_LEN 2
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_stat_P_vw_reg_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_stat_P_vw_wui DT_N_S_npcx_miwus_wui_map_S_wui2_1_4
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_stat_P_vw_wui_IDX_0 DT_N_S_npcx_miwus_wui_map_S_wui2_1_4
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_stat_P_vw_wui_IDX_0_PH DT_N_S_npcx_miwus_wui_map_S_wui2_1_4
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_stat_P_vw_wui_IDX_0_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_stat_P_vw_wui_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_stat, vw_wui, 0)
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_stat_P_vw_wui_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_stat, vw_wui, 0)
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_stat_P_vw_wui_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_stat, vw_wui, 0, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_stat_P_vw_wui_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_stat, vw_wui, 0, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_stat_P_vw_wui_LEN 1
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_stat_P_vw_wui_EXISTS 1

/*
 * Devicetree node: /npcx-espi-vws-map/vw-sus-warn
 *
 * Node identifier: DT_N_S_npcx_espi_vws_map_S_vw_sus_warn
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_warn_PATH "/npcx-espi-vws-map/vw-sus-warn"

/* Node's name with unit-address: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_warn_FULL_NAME "vw-sus-warn"

/* Node parent (/npcx-espi-vws-map) identifier: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_warn_PARENT DT_N_S_npcx_espi_vws_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_warn_CHILD_IDX 7

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_warn_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_warn_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_warn_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_warn_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_warn_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_warn_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_warn_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_warn_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_warn_ORD 200
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_warn_ORD_STR_SORTABLE 00200

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_warn_REQUIRES_ORDS \
	173, /* /npcx-miwus-wui-map/wui2-2-4 */ \
	178, /* /npcx-espi-vws-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_warn_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_warn_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_warn_REG_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_warn_RANGES_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_warn_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_warn_IRQ_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_warn_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_warn_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_warn_P_vw_reg {3 /* 0x3 */, 1 /* 0x1 */}
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_warn_P_vw_reg_IDX_0 3
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_warn_P_vw_reg_IDX_0_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_warn_P_vw_reg_IDX_1 1
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_warn_P_vw_reg_IDX_1_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_warn_P_vw_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_warn, vw_reg, 0) \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_warn, vw_reg, 1)
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_warn_P_vw_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_warn, vw_reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_warn, vw_reg, 1)
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_warn_P_vw_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_warn, vw_reg, 0, __VA_ARGS__) \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_warn, vw_reg, 1, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_warn_P_vw_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_warn, vw_reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_warn, vw_reg, 1, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_warn_P_vw_reg_LEN 2
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_warn_P_vw_reg_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_warn_P_vw_wui DT_N_S_npcx_miwus_wui_map_S_wui2_2_4
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_warn_P_vw_wui_IDX_0 DT_N_S_npcx_miwus_wui_map_S_wui2_2_4
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_warn_P_vw_wui_IDX_0_PH DT_N_S_npcx_miwus_wui_map_S_wui2_2_4
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_warn_P_vw_wui_IDX_0_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_warn_P_vw_wui_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_warn, vw_wui, 0)
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_warn_P_vw_wui_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_warn, vw_wui, 0)
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_warn_P_vw_wui_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_warn, vw_wui, 0, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_warn_P_vw_wui_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_warn, vw_wui, 0, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_warn_P_vw_wui_LEN 1
#define DT_N_S_npcx_espi_vws_map_S_vw_sus_warn_P_vw_wui_EXISTS 1

/*
 * Devicetree node: /npcx-espi-vws-map/vw-wake
 *
 * Node identifier: DT_N_S_npcx_espi_vws_map_S_vw_wake
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_espi_vws_map_S_vw_wake_PATH "/npcx-espi-vws-map/vw-wake"

/* Node's name with unit-address: */
#define DT_N_S_npcx_espi_vws_map_S_vw_wake_FULL_NAME "vw-wake"

/* Node parent (/npcx-espi-vws-map) identifier: */
#define DT_N_S_npcx_espi_vws_map_S_vw_wake_PARENT DT_N_S_npcx_espi_vws_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_espi_vws_map_S_vw_wake_CHILD_IDX 13

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_espi_vws_map_S_vw_wake_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_wake_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_espi_vws_map_S_vw_wake_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_wake_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_wake_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_wake_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_espi_vws_map_S_vw_wake_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_espi_vws_map_S_vw_wake_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_espi_vws_map_S_vw_wake_ORD 201
#define DT_N_S_npcx_espi_vws_map_S_vw_wake_ORD_STR_SORTABLE 00201

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_espi_vws_map_S_vw_wake_REQUIRES_ORDS \
	178, /* /npcx-espi-vws-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_espi_vws_map_S_vw_wake_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_espi_vws_map_S_vw_wake_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_espi_vws_map_S_vw_wake_REG_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_wake_RANGES_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_wake_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_espi_vws_map_S_vw_wake_IRQ_NUM 0
#define DT_N_S_npcx_espi_vws_map_S_vw_wake_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_espi_vws_map_S_vw_wake_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_espi_vws_map_S_vw_wake_P_vw_reg {0 /* 0x0 */, 4 /* 0x4 */}
#define DT_N_S_npcx_espi_vws_map_S_vw_wake_P_vw_reg_IDX_0 0
#define DT_N_S_npcx_espi_vws_map_S_vw_wake_P_vw_reg_IDX_0_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_wake_P_vw_reg_IDX_1 4
#define DT_N_S_npcx_espi_vws_map_S_vw_wake_P_vw_reg_IDX_1_EXISTS 1
#define DT_N_S_npcx_espi_vws_map_S_vw_wake_P_vw_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_espi_vws_map_S_vw_wake, vw_reg, 0) \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_wake, vw_reg, 1)
#define DT_N_S_npcx_espi_vws_map_S_vw_wake_P_vw_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_espi_vws_map_S_vw_wake, vw_reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_wake, vw_reg, 1)
#define DT_N_S_npcx_espi_vws_map_S_vw_wake_P_vw_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_wake, vw_reg, 0, __VA_ARGS__) \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_wake, vw_reg, 1, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_wake_P_vw_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_espi_vws_map_S_vw_wake, vw_reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_npcx_espi_vws_map_S_vw_wake, vw_reg, 1, __VA_ARGS__)
#define DT_N_S_npcx_espi_vws_map_S_vw_wake_P_vw_reg_LEN 2
#define DT_N_S_npcx_espi_vws_map_S_vw_wake_P_vw_reg_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-int-map
 *
 * Node identifier: DT_N_S_npcx_miwus_int_map
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_int_map_PATH "/npcx-miwus-int-map"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_int_map_FULL_NAME "npcx-miwus-int-map"

/* Node parent (/) identifier: */
#define DT_N_S_npcx_miwus_int_map_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_int_map_CHILD_IDX 3

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_int_map_FOREACH_CHILD(fn) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups)
#define DT_N_S_npcx_miwus_int_map_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups)
#define DT_N_S_npcx_miwus_int_map_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups, __VA_ARGS__)
#define DT_N_S_npcx_miwus_int_map_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups, __VA_ARGS__)
#define DT_N_S_npcx_miwus_int_map_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups)
#define DT_N_S_npcx_miwus_int_map_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups)
#define DT_N_S_npcx_miwus_int_map_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups, __VA_ARGS__)
#define DT_N_S_npcx_miwus_int_map_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_int_map_ORD 202
#define DT_N_S_npcx_miwus_int_map_ORD_STR_SORTABLE 00202

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_int_map_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_int_map_SUPPORTS_ORDS \
	203, /* /npcx-miwus-int-map/map-miwu0-groups */ \
	212, /* /npcx-miwus-int-map/map-miwu1-groups */ \
	220, /* /npcx-miwus-int-map/map-miwu2-groups */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_int_map_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_int_map_REG_NUM 0
#define DT_N_S_npcx_miwus_int_map_RANGES_NUM 0
#define DT_N_S_npcx_miwus_int_map_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_int_map_IRQ_NUM 0
#define DT_N_S_npcx_miwus_int_map_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_int_map_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /npcx-miwus-int-map/map-miwu0-groups
 *
 * Node identifier: DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups
 *
 * Binding (compatible = nuvoton,npcx-miwu-int-map):
 *   $ZEPHYR_BASE/dts/bindings/interrupt-controller/nuvoton,npcx-miwu-int-map.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_PATH "/npcx-miwus-int-map/map-miwu0-groups"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_FULL_NAME "map-miwu0-groups"

/* Node parent (/npcx-miwus-int-map) identifier: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_PARENT DT_N_S_npcx_miwus_int_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_FOREACH_CHILD(fn) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_a0_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_b0_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_c0_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_d0_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_e0_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_f0_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_g0_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_h0_map)
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_a0_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_b0_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_c0_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_d0_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_e0_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_f0_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_g0_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_h0_map)
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_a0_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_b0_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_c0_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_d0_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_e0_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_f0_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_g0_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_h0_map, __VA_ARGS__)
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_a0_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_b0_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_c0_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_d0_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_e0_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_f0_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_g0_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_h0_map, __VA_ARGS__)
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_a0_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_b0_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_c0_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_d0_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_e0_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_f0_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_g0_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_h0_map)
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_a0_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_b0_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_c0_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_d0_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_e0_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_f0_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_g0_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_h0_map)
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_a0_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_b0_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_c0_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_d0_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_e0_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_f0_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_g0_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_h0_map, __VA_ARGS__)
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_a0_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_b0_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_c0_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_d0_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_e0_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_f0_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_g0_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_h0_map, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_ORD 203
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_ORD_STR_SORTABLE 00203

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	202, /* /npcx-miwus-int-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_SUPPORTS_ORDS \
	204, /* /npcx-miwus-int-map/map-miwu0-groups/group-a0-map */ \
	205, /* /npcx-miwus-int-map/map-miwu0-groups/group-b0-map */ \
	206, /* /npcx-miwus-int-map/map-miwu0-groups/group-c0-map */ \
	207, /* /npcx-miwus-int-map/map-miwu0-groups/group-d0-map */ \
	208, /* /npcx-miwus-int-map/map-miwu0-groups/group-e0-map */ \
	209, /* /npcx-miwus-int-map/map-miwu0-groups/group-f0-map */ \
	210, /* /npcx-miwus-int-map/map-miwu0-groups/group-g0-map */ \
	211, /* /npcx-miwus-int-map/map-miwu0-groups/group-h0-map */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_EXISTS 1
#define DT_N_INST_0_nuvoton_npcx_miwu_int_map DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups
#define DT_N_NODELABEL_map_miwu0_groups       DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_REG_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_RANGES_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_IRQ_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_COMPAT_MATCHES_nuvoton_npcx_miwu_int_map 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_COMPAT_MODEL_IDX_0 "npcx-miwu-int-map"
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_P_parent DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_P_parent_IDX_0 DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_P_parent_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_P_parent_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_P_parent_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups, parent, 0)
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_P_parent_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups, parent, 0)
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_P_parent_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups, parent, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_P_parent_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups, parent, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_P_parent_LEN 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_P_parent_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-int-map/map-miwu0-groups/group-a0-map
 *
 * Node identifier: DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_a0_map
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_a0_map_PATH "/npcx-miwus-int-map/map-miwu0-groups/group-a0-map"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_a0_map_FULL_NAME "group-a0-map"

/* Node parent (/npcx-miwus-int-map/map-miwu0-groups) identifier: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_a0_map_PARENT DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_a0_map_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_a0_map_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_a0_map_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_a0_map_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_a0_map_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_a0_map_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_a0_map_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_a0_map_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_a0_map_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_a0_map_ORD 204
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_a0_map_ORD_STR_SORTABLE 00204

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_a0_map_REQUIRES_ORDS \
	203, /* /npcx-miwus-int-map/map-miwu0-groups */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_a0_map_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_a0_map_EXISTS 1
#define DT_N_NODELABEL_group_a0 DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_a0_map

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_a0_map_REG_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_a0_map_RANGES_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_a0_map_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_a0_map_IRQ_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_a0_map_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_a0_map_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_a0_map_P_irq 40
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_a0_map_P_irq_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_a0_map_P_irq_prio 2
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_a0_map_P_irq_prio_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_a0_map_P_group_mask 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_a0_map_P_group_mask_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-int-map/map-miwu0-groups/group-b0-map
 *
 * Node identifier: DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_b0_map
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_b0_map_PATH "/npcx-miwus-int-map/map-miwu0-groups/group-b0-map"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_b0_map_FULL_NAME "group-b0-map"

/* Node parent (/npcx-miwus-int-map/map-miwu0-groups) identifier: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_b0_map_PARENT DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_b0_map_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_b0_map_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_b0_map_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_b0_map_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_b0_map_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_b0_map_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_b0_map_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_b0_map_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_b0_map_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_b0_map_ORD 205
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_b0_map_ORD_STR_SORTABLE 00205

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_b0_map_REQUIRES_ORDS \
	203, /* /npcx-miwus-int-map/map-miwu0-groups */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_b0_map_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_b0_map_EXISTS 1
#define DT_N_NODELABEL_group_b0 DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_b0_map

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_b0_map_REG_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_b0_map_RANGES_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_b0_map_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_b0_map_IRQ_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_b0_map_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_b0_map_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_b0_map_P_irq 41
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_b0_map_P_irq_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_b0_map_P_irq_prio 2
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_b0_map_P_irq_prio_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_b0_map_P_group_mask 2
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_b0_map_P_group_mask_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-int-map/map-miwu0-groups/group-c0-map
 *
 * Node identifier: DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_c0_map
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_c0_map_PATH "/npcx-miwus-int-map/map-miwu0-groups/group-c0-map"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_c0_map_FULL_NAME "group-c0-map"

/* Node parent (/npcx-miwus-int-map/map-miwu0-groups) identifier: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_c0_map_PARENT DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_c0_map_CHILD_IDX 2

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_c0_map_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_c0_map_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_c0_map_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_c0_map_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_c0_map_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_c0_map_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_c0_map_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_c0_map_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_c0_map_ORD 206
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_c0_map_ORD_STR_SORTABLE 00206

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_c0_map_REQUIRES_ORDS \
	203, /* /npcx-miwus-int-map/map-miwu0-groups */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_c0_map_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_c0_map_EXISTS 1
#define DT_N_NODELABEL_group_c0 DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_c0_map

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_c0_map_REG_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_c0_map_RANGES_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_c0_map_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_c0_map_IRQ_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_c0_map_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_c0_map_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_c0_map_P_irq 42
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_c0_map_P_irq_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_c0_map_P_irq_prio 2
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_c0_map_P_irq_prio_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_c0_map_P_group_mask 4
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_c0_map_P_group_mask_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-int-map/map-miwu0-groups/group-d0-map
 *
 * Node identifier: DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_d0_map
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_d0_map_PATH "/npcx-miwus-int-map/map-miwu0-groups/group-d0-map"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_d0_map_FULL_NAME "group-d0-map"

/* Node parent (/npcx-miwus-int-map/map-miwu0-groups) identifier: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_d0_map_PARENT DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_d0_map_CHILD_IDX 3

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_d0_map_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_d0_map_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_d0_map_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_d0_map_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_d0_map_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_d0_map_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_d0_map_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_d0_map_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_d0_map_ORD 207
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_d0_map_ORD_STR_SORTABLE 00207

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_d0_map_REQUIRES_ORDS \
	203, /* /npcx-miwus-int-map/map-miwu0-groups */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_d0_map_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_d0_map_EXISTS 1
#define DT_N_NODELABEL_group_d0 DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_d0_map

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_d0_map_REG_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_d0_map_RANGES_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_d0_map_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_d0_map_IRQ_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_d0_map_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_d0_map_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_d0_map_P_irq 43
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_d0_map_P_irq_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_d0_map_P_irq_prio 2
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_d0_map_P_irq_prio_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_d0_map_P_group_mask 8
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_d0_map_P_group_mask_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-int-map/map-miwu0-groups/group-e0-map
 *
 * Node identifier: DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_e0_map
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_e0_map_PATH "/npcx-miwus-int-map/map-miwu0-groups/group-e0-map"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_e0_map_FULL_NAME "group-e0-map"

/* Node parent (/npcx-miwus-int-map/map-miwu0-groups) identifier: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_e0_map_PARENT DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_e0_map_CHILD_IDX 4

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_e0_map_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_e0_map_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_e0_map_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_e0_map_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_e0_map_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_e0_map_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_e0_map_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_e0_map_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_e0_map_ORD 208
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_e0_map_ORD_STR_SORTABLE 00208

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_e0_map_REQUIRES_ORDS \
	203, /* /npcx-miwus-int-map/map-miwu0-groups */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_e0_map_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_e0_map_EXISTS 1
#define DT_N_NODELABEL_group_e0 DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_e0_map

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_e0_map_REG_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_e0_map_RANGES_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_e0_map_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_e0_map_IRQ_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_e0_map_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_e0_map_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_e0_map_P_irq 44
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_e0_map_P_irq_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_e0_map_P_irq_prio 2
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_e0_map_P_irq_prio_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_e0_map_P_group_mask 16
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_e0_map_P_group_mask_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-int-map/map-miwu0-groups/group-f0-map
 *
 * Node identifier: DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_f0_map
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_f0_map_PATH "/npcx-miwus-int-map/map-miwu0-groups/group-f0-map"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_f0_map_FULL_NAME "group-f0-map"

/* Node parent (/npcx-miwus-int-map/map-miwu0-groups) identifier: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_f0_map_PARENT DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_f0_map_CHILD_IDX 5

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_f0_map_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_f0_map_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_f0_map_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_f0_map_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_f0_map_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_f0_map_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_f0_map_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_f0_map_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_f0_map_ORD 209
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_f0_map_ORD_STR_SORTABLE 00209

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_f0_map_REQUIRES_ORDS \
	203, /* /npcx-miwus-int-map/map-miwu0-groups */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_f0_map_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_f0_map_EXISTS 1
#define DT_N_NODELABEL_group_f0 DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_f0_map

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_f0_map_REG_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_f0_map_RANGES_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_f0_map_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_f0_map_IRQ_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_f0_map_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_f0_map_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_f0_map_P_irq 45
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_f0_map_P_irq_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_f0_map_P_irq_prio 2
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_f0_map_P_irq_prio_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_f0_map_P_group_mask 32
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_f0_map_P_group_mask_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-int-map/map-miwu0-groups/group-g0-map
 *
 * Node identifier: DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_g0_map
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_g0_map_PATH "/npcx-miwus-int-map/map-miwu0-groups/group-g0-map"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_g0_map_FULL_NAME "group-g0-map"

/* Node parent (/npcx-miwus-int-map/map-miwu0-groups) identifier: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_g0_map_PARENT DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_g0_map_CHILD_IDX 6

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_g0_map_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_g0_map_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_g0_map_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_g0_map_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_g0_map_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_g0_map_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_g0_map_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_g0_map_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_g0_map_ORD 210
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_g0_map_ORD_STR_SORTABLE 00210

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_g0_map_REQUIRES_ORDS \
	203, /* /npcx-miwus-int-map/map-miwu0-groups */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_g0_map_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_g0_map_EXISTS 1
#define DT_N_NODELABEL_group_g0 DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_g0_map

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_g0_map_REG_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_g0_map_RANGES_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_g0_map_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_g0_map_IRQ_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_g0_map_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_g0_map_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_g0_map_P_irq 46
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_g0_map_P_irq_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_g0_map_P_irq_prio 2
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_g0_map_P_irq_prio_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_g0_map_P_group_mask 64
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_g0_map_P_group_mask_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-int-map/map-miwu0-groups/group-h0-map
 *
 * Node identifier: DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_h0_map
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_h0_map_PATH "/npcx-miwus-int-map/map-miwu0-groups/group-h0-map"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_h0_map_FULL_NAME "group-h0-map"

/* Node parent (/npcx-miwus-int-map/map-miwu0-groups) identifier: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_h0_map_PARENT DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_h0_map_CHILD_IDX 7

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_h0_map_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_h0_map_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_h0_map_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_h0_map_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_h0_map_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_h0_map_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_h0_map_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_h0_map_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_h0_map_ORD 211
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_h0_map_ORD_STR_SORTABLE 00211

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_h0_map_REQUIRES_ORDS \
	203, /* /npcx-miwus-int-map/map-miwu0-groups */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_h0_map_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_h0_map_EXISTS 1
#define DT_N_NODELABEL_group_h0 DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_h0_map

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_h0_map_REG_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_h0_map_RANGES_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_h0_map_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_h0_map_IRQ_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_h0_map_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_h0_map_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_h0_map_P_irq 47
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_h0_map_P_irq_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_h0_map_P_irq_prio 2
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_h0_map_P_irq_prio_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_h0_map_P_group_mask 128
#define DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_h0_map_P_group_mask_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-int-map/map-miwu1-groups
 *
 * Node identifier: DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups
 *
 * Binding (compatible = nuvoton,npcx-miwu-int-map):
 *   $ZEPHYR_BASE/dts/bindings/interrupt-controller/nuvoton,npcx-miwu-int-map.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_PATH "/npcx-miwus-int-map/map-miwu1-groups"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_FULL_NAME "map-miwu1-groups"

/* Node parent (/npcx-miwus-int-map) identifier: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_PARENT DT_N_S_npcx_miwus_int_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_FOREACH_CHILD(fn) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_a1_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_b1_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_c1_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_d1_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_e1_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_f1_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_g1_map)
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_a1_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_b1_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_c1_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_d1_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_e1_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_f1_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_g1_map)
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_a1_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_b1_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_c1_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_d1_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_e1_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_f1_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_g1_map, __VA_ARGS__)
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_a1_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_b1_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_c1_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_d1_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_e1_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_f1_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_g1_map, __VA_ARGS__)
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_a1_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_b1_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_c1_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_d1_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_e1_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_f1_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_g1_map)
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_a1_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_b1_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_c1_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_d1_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_e1_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_f1_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_g1_map)
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_a1_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_b1_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_c1_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_d1_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_e1_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_f1_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_g1_map, __VA_ARGS__)
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_a1_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_b1_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_c1_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_d1_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_e1_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_f1_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_g1_map, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_ORD 212
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_ORD_STR_SORTABLE 00212

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	202, /* /npcx-miwus-int-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_SUPPORTS_ORDS \
	213, /* /npcx-miwus-int-map/map-miwu1-groups/group-a1-map */ \
	214, /* /npcx-miwus-int-map/map-miwu1-groups/group-b1-map */ \
	215, /* /npcx-miwus-int-map/map-miwu1-groups/group-c1-map */ \
	216, /* /npcx-miwus-int-map/map-miwu1-groups/group-d1-map */ \
	217, /* /npcx-miwus-int-map/map-miwu1-groups/group-e1-map */ \
	218, /* /npcx-miwus-int-map/map-miwu1-groups/group-f1-map */ \
	219, /* /npcx-miwus-int-map/map-miwu1-groups/group-g1-map */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_EXISTS 1
#define DT_N_INST_1_nuvoton_npcx_miwu_int_map DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups
#define DT_N_NODELABEL_map_miwu1_groups       DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_REG_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_RANGES_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_IRQ_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_COMPAT_MATCHES_nuvoton_npcx_miwu_int_map 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_COMPAT_MODEL_IDX_0 "npcx-miwu-int-map"
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_P_parent DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_P_parent_IDX_0 DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_P_parent_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_P_parent_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_P_parent_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups, parent, 0)
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_P_parent_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups, parent, 0)
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_P_parent_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups, parent, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_P_parent_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups, parent, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_P_parent_LEN 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_P_parent_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-int-map/map-miwu1-groups/group-a1-map
 *
 * Node identifier: DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_a1_map
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_a1_map_PATH "/npcx-miwus-int-map/map-miwu1-groups/group-a1-map"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_a1_map_FULL_NAME "group-a1-map"

/* Node parent (/npcx-miwus-int-map/map-miwu1-groups) identifier: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_a1_map_PARENT DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_a1_map_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_a1_map_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_a1_map_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_a1_map_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_a1_map_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_a1_map_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_a1_map_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_a1_map_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_a1_map_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_a1_map_ORD 213
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_a1_map_ORD_STR_SORTABLE 00213

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_a1_map_REQUIRES_ORDS \
	212, /* /npcx-miwus-int-map/map-miwu1-groups */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_a1_map_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_a1_map_EXISTS 1
#define DT_N_NODELABEL_group_a1 DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_a1_map

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_a1_map_REG_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_a1_map_RANGES_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_a1_map_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_a1_map_IRQ_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_a1_map_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_a1_map_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_a1_map_P_irq 48
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_a1_map_P_irq_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_a1_map_P_irq_prio 2
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_a1_map_P_irq_prio_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_a1_map_P_group_mask 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_a1_map_P_group_mask_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-int-map/map-miwu1-groups/group-b1-map
 *
 * Node identifier: DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_b1_map
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_b1_map_PATH "/npcx-miwus-int-map/map-miwu1-groups/group-b1-map"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_b1_map_FULL_NAME "group-b1-map"

/* Node parent (/npcx-miwus-int-map/map-miwu1-groups) identifier: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_b1_map_PARENT DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_b1_map_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_b1_map_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_b1_map_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_b1_map_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_b1_map_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_b1_map_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_b1_map_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_b1_map_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_b1_map_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_b1_map_ORD 214
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_b1_map_ORD_STR_SORTABLE 00214

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_b1_map_REQUIRES_ORDS \
	212, /* /npcx-miwus-int-map/map-miwu1-groups */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_b1_map_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_b1_map_EXISTS 1
#define DT_N_NODELABEL_group_b1 DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_b1_map

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_b1_map_REG_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_b1_map_RANGES_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_b1_map_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_b1_map_IRQ_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_b1_map_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_b1_map_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_b1_map_P_irq 49
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_b1_map_P_irq_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_b1_map_P_irq_prio 2
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_b1_map_P_irq_prio_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_b1_map_P_group_mask 2
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_b1_map_P_group_mask_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-int-map/map-miwu1-groups/group-c1-map
 *
 * Node identifier: DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_c1_map
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_c1_map_PATH "/npcx-miwus-int-map/map-miwu1-groups/group-c1-map"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_c1_map_FULL_NAME "group-c1-map"

/* Node parent (/npcx-miwus-int-map/map-miwu1-groups) identifier: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_c1_map_PARENT DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_c1_map_CHILD_IDX 2

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_c1_map_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_c1_map_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_c1_map_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_c1_map_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_c1_map_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_c1_map_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_c1_map_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_c1_map_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_c1_map_ORD 215
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_c1_map_ORD_STR_SORTABLE 00215

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_c1_map_REQUIRES_ORDS \
	212, /* /npcx-miwus-int-map/map-miwu1-groups */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_c1_map_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_c1_map_EXISTS 1
#define DT_N_NODELABEL_group_c1 DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_c1_map

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_c1_map_REG_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_c1_map_RANGES_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_c1_map_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_c1_map_IRQ_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_c1_map_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_c1_map_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_c1_map_P_irq 50
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_c1_map_P_irq_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_c1_map_P_irq_prio 2
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_c1_map_P_irq_prio_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_c1_map_P_group_mask 4
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_c1_map_P_group_mask_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-int-map/map-miwu1-groups/group-d1-map
 *
 * Node identifier: DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_d1_map
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_d1_map_PATH "/npcx-miwus-int-map/map-miwu1-groups/group-d1-map"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_d1_map_FULL_NAME "group-d1-map"

/* Node parent (/npcx-miwus-int-map/map-miwu1-groups) identifier: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_d1_map_PARENT DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_d1_map_CHILD_IDX 3

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_d1_map_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_d1_map_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_d1_map_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_d1_map_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_d1_map_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_d1_map_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_d1_map_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_d1_map_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_d1_map_ORD 216
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_d1_map_ORD_STR_SORTABLE 00216

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_d1_map_REQUIRES_ORDS \
	212, /* /npcx-miwus-int-map/map-miwu1-groups */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_d1_map_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_d1_map_EXISTS 1
#define DT_N_NODELABEL_group_d1 DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_d1_map

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_d1_map_REG_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_d1_map_RANGES_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_d1_map_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_d1_map_IRQ_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_d1_map_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_d1_map_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_d1_map_P_irq 51
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_d1_map_P_irq_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_d1_map_P_irq_prio 2
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_d1_map_P_irq_prio_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_d1_map_P_group_mask 8
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_d1_map_P_group_mask_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-int-map/map-miwu1-groups/group-e1-map
 *
 * Node identifier: DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_e1_map
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_e1_map_PATH "/npcx-miwus-int-map/map-miwu1-groups/group-e1-map"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_e1_map_FULL_NAME "group-e1-map"

/* Node parent (/npcx-miwus-int-map/map-miwu1-groups) identifier: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_e1_map_PARENT DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_e1_map_CHILD_IDX 4

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_e1_map_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_e1_map_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_e1_map_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_e1_map_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_e1_map_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_e1_map_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_e1_map_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_e1_map_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_e1_map_ORD 217
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_e1_map_ORD_STR_SORTABLE 00217

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_e1_map_REQUIRES_ORDS \
	212, /* /npcx-miwus-int-map/map-miwu1-groups */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_e1_map_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_e1_map_EXISTS 1
#define DT_N_NODELABEL_group_e1 DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_e1_map

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_e1_map_REG_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_e1_map_RANGES_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_e1_map_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_e1_map_IRQ_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_e1_map_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_e1_map_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_e1_map_P_irq 12
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_e1_map_P_irq_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_e1_map_P_irq_prio 2
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_e1_map_P_irq_prio_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_e1_map_P_group_mask 16
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_e1_map_P_group_mask_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-int-map/map-miwu1-groups/group-f1-map
 *
 * Node identifier: DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_f1_map
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_f1_map_PATH "/npcx-miwus-int-map/map-miwu1-groups/group-f1-map"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_f1_map_FULL_NAME "group-f1-map"

/* Node parent (/npcx-miwus-int-map/map-miwu1-groups) identifier: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_f1_map_PARENT DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_f1_map_CHILD_IDX 5

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_f1_map_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_f1_map_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_f1_map_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_f1_map_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_f1_map_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_f1_map_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_f1_map_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_f1_map_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_f1_map_ORD 218
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_f1_map_ORD_STR_SORTABLE 00218

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_f1_map_REQUIRES_ORDS \
	212, /* /npcx-miwus-int-map/map-miwu1-groups */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_f1_map_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_f1_map_EXISTS 1
#define DT_N_NODELABEL_group_f1 DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_f1_map

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_f1_map_REG_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_f1_map_RANGES_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_f1_map_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_f1_map_IRQ_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_f1_map_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_f1_map_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_f1_map_P_irq 53
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_f1_map_P_irq_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_f1_map_P_irq_prio 2
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_f1_map_P_irq_prio_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_f1_map_P_group_mask 32
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_f1_map_P_group_mask_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-int-map/map-miwu1-groups/group-g1-map
 *
 * Node identifier: DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_g1_map
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_g1_map_PATH "/npcx-miwus-int-map/map-miwu1-groups/group-g1-map"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_g1_map_FULL_NAME "group-g1-map"

/* Node parent (/npcx-miwus-int-map/map-miwu1-groups) identifier: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_g1_map_PARENT DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_g1_map_CHILD_IDX 6

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_g1_map_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_g1_map_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_g1_map_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_g1_map_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_g1_map_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_g1_map_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_g1_map_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_g1_map_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_g1_map_ORD 219
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_g1_map_ORD_STR_SORTABLE 00219

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_g1_map_REQUIRES_ORDS \
	212, /* /npcx-miwus-int-map/map-miwu1-groups */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_g1_map_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_g1_map_EXISTS 1
#define DT_N_NODELABEL_group_g1 DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_g1_map

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_g1_map_REG_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_g1_map_RANGES_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_g1_map_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_g1_map_IRQ_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_g1_map_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_g1_map_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_g1_map_P_irq 54
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_g1_map_P_irq_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_g1_map_P_irq_prio 2
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_g1_map_P_irq_prio_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_g1_map_P_group_mask 64
#define DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_g1_map_P_group_mask_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-int-map/map-miwu2-groups
 *
 * Node identifier: DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups
 *
 * Binding (compatible = nuvoton,npcx-miwu-int-map):
 *   $ZEPHYR_BASE/dts/bindings/interrupt-controller/nuvoton,npcx-miwu-int-map.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_PATH "/npcx-miwus-int-map/map-miwu2-groups"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_FULL_NAME "map-miwu2-groups"

/* Node parent (/npcx-miwus-int-map) identifier: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_PARENT DT_N_S_npcx_miwus_int_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_CHILD_IDX 2

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_FOREACH_CHILD(fn) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_a2_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_b2_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_c2_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_d2_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_e2_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_f2_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_g2_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_h2_map)
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_a2_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_b2_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_c2_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_d2_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_e2_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_f2_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_g2_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_h2_map)
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_a2_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_b2_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_c2_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_d2_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_e2_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_f2_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_g2_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_h2_map, __VA_ARGS__)
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_a2_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_b2_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_c2_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_d2_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_e2_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_f2_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_g2_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_h2_map, __VA_ARGS__)
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_a2_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_b2_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_c2_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_d2_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_e2_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_f2_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_g2_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_h2_map)
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_a2_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_b2_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_c2_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_d2_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_e2_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_f2_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_g2_map) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_h2_map)
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_a2_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_b2_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_c2_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_d2_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_e2_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_f2_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_g2_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_h2_map, __VA_ARGS__)
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_a2_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_b2_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_c2_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_d2_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_e2_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_f2_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_g2_map, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_h2_map, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_ORD 220
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_ORD_STR_SORTABLE 00220

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_REQUIRES_ORDS \
	164, /* /soc/miwu@400bf000 */ \
	202, /* /npcx-miwus-int-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_SUPPORTS_ORDS \
	221, /* /npcx-miwus-int-map/map-miwu2-groups/group-a2-map */ \
	222, /* /npcx-miwus-int-map/map-miwu2-groups/group-b2-map */ \
	223, /* /npcx-miwus-int-map/map-miwu2-groups/group-c2-map */ \
	224, /* /npcx-miwus-int-map/map-miwu2-groups/group-d2-map */ \
	225, /* /npcx-miwus-int-map/map-miwu2-groups/group-e2-map */ \
	226, /* /npcx-miwus-int-map/map-miwu2-groups/group-f2-map */ \
	227, /* /npcx-miwus-int-map/map-miwu2-groups/group-g2-map */ \
	228, /* /npcx-miwus-int-map/map-miwu2-groups/group-h2-map */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_EXISTS 1
#define DT_N_INST_2_nuvoton_npcx_miwu_int_map DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups
#define DT_N_NODELABEL_map_miwu2_groups       DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_REG_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_RANGES_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_IRQ_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_COMPAT_MATCHES_nuvoton_npcx_miwu_int_map 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_COMPAT_MODEL_IDX_0 "npcx-miwu-int-map"
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_P_parent DT_N_S_soc_S_miwu_400bf000
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_P_parent_IDX_0 DT_N_S_soc_S_miwu_400bf000
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_P_parent_IDX_0_PH DT_N_S_soc_S_miwu_400bf000
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_P_parent_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_P_parent_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups, parent, 0)
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_P_parent_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups, parent, 0)
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_P_parent_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups, parent, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_P_parent_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups, parent, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_P_parent_LEN 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_P_parent_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-int-map/map-miwu2-groups/group-a2-map
 *
 * Node identifier: DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_a2_map
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_a2_map_PATH "/npcx-miwus-int-map/map-miwu2-groups/group-a2-map"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_a2_map_FULL_NAME "group-a2-map"

/* Node parent (/npcx-miwus-int-map/map-miwu2-groups) identifier: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_a2_map_PARENT DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_a2_map_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_a2_map_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_a2_map_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_a2_map_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_a2_map_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_a2_map_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_a2_map_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_a2_map_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_a2_map_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_a2_map_ORD 221
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_a2_map_ORD_STR_SORTABLE 00221

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_a2_map_REQUIRES_ORDS \
	220, /* /npcx-miwus-int-map/map-miwu2-groups */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_a2_map_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_a2_map_EXISTS 1
#define DT_N_NODELABEL_group_a2 DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_a2_map

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_a2_map_REG_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_a2_map_RANGES_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_a2_map_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_a2_map_IRQ_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_a2_map_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_a2_map_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_a2_map_P_irq 60
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_a2_map_P_irq_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_a2_map_P_irq_prio 2
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_a2_map_P_irq_prio_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_a2_map_P_group_mask 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_a2_map_P_group_mask_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-int-map/map-miwu2-groups/group-b2-map
 *
 * Node identifier: DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_b2_map
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_b2_map_PATH "/npcx-miwus-int-map/map-miwu2-groups/group-b2-map"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_b2_map_FULL_NAME "group-b2-map"

/* Node parent (/npcx-miwus-int-map/map-miwu2-groups) identifier: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_b2_map_PARENT DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_b2_map_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_b2_map_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_b2_map_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_b2_map_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_b2_map_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_b2_map_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_b2_map_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_b2_map_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_b2_map_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_b2_map_ORD 222
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_b2_map_ORD_STR_SORTABLE 00222

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_b2_map_REQUIRES_ORDS \
	220, /* /npcx-miwus-int-map/map-miwu2-groups */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_b2_map_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_b2_map_EXISTS 1
#define DT_N_NODELABEL_group_b2 DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_b2_map

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_b2_map_REG_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_b2_map_RANGES_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_b2_map_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_b2_map_IRQ_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_b2_map_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_b2_map_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_b2_map_P_irq 61
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_b2_map_P_irq_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_b2_map_P_irq_prio 2
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_b2_map_P_irq_prio_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_b2_map_P_group_mask 2
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_b2_map_P_group_mask_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-int-map/map-miwu2-groups/group-c2-map
 *
 * Node identifier: DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_c2_map
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_c2_map_PATH "/npcx-miwus-int-map/map-miwu2-groups/group-c2-map"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_c2_map_FULL_NAME "group-c2-map"

/* Node parent (/npcx-miwus-int-map/map-miwu2-groups) identifier: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_c2_map_PARENT DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_c2_map_CHILD_IDX 2

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_c2_map_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_c2_map_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_c2_map_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_c2_map_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_c2_map_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_c2_map_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_c2_map_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_c2_map_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_c2_map_ORD 223
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_c2_map_ORD_STR_SORTABLE 00223

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_c2_map_REQUIRES_ORDS \
	220, /* /npcx-miwus-int-map/map-miwu2-groups */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_c2_map_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_c2_map_EXISTS 1
#define DT_N_NODELABEL_group_c2 DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_c2_map

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_c2_map_REG_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_c2_map_RANGES_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_c2_map_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_c2_map_IRQ_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_c2_map_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_c2_map_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_c2_map_P_irq 62
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_c2_map_P_irq_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_c2_map_P_irq_prio 2
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_c2_map_P_irq_prio_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_c2_map_P_group_mask 4
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_c2_map_P_group_mask_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-int-map/map-miwu2-groups/group-d2-map
 *
 * Node identifier: DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_d2_map
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_d2_map_PATH "/npcx-miwus-int-map/map-miwu2-groups/group-d2-map"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_d2_map_FULL_NAME "group-d2-map"

/* Node parent (/npcx-miwus-int-map/map-miwu2-groups) identifier: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_d2_map_PARENT DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_d2_map_CHILD_IDX 3

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_d2_map_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_d2_map_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_d2_map_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_d2_map_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_d2_map_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_d2_map_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_d2_map_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_d2_map_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_d2_map_ORD 224
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_d2_map_ORD_STR_SORTABLE 00224

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_d2_map_REQUIRES_ORDS \
	220, /* /npcx-miwus-int-map/map-miwu2-groups */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_d2_map_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_d2_map_EXISTS 1
#define DT_N_NODELABEL_group_d2 DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_d2_map

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_d2_map_REG_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_d2_map_RANGES_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_d2_map_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_d2_map_IRQ_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_d2_map_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_d2_map_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_d2_map_P_irq 63
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_d2_map_P_irq_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_d2_map_P_irq_prio 2
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_d2_map_P_irq_prio_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_d2_map_P_group_mask 8
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_d2_map_P_group_mask_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-int-map/map-miwu2-groups/group-e2-map
 *
 * Node identifier: DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_e2_map
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_e2_map_PATH "/npcx-miwus-int-map/map-miwu2-groups/group-e2-map"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_e2_map_FULL_NAME "group-e2-map"

/* Node parent (/npcx-miwus-int-map/map-miwu2-groups) identifier: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_e2_map_PARENT DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_e2_map_CHILD_IDX 4

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_e2_map_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_e2_map_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_e2_map_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_e2_map_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_e2_map_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_e2_map_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_e2_map_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_e2_map_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_e2_map_ORD 225
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_e2_map_ORD_STR_SORTABLE 00225

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_e2_map_REQUIRES_ORDS \
	220, /* /npcx-miwus-int-map/map-miwu2-groups */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_e2_map_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_e2_map_EXISTS 1
#define DT_N_NODELABEL_group_e2 DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_e2_map

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_e2_map_REG_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_e2_map_RANGES_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_e2_map_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_e2_map_IRQ_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_e2_map_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_e2_map_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_e2_map_P_irq 56
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_e2_map_P_irq_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_e2_map_P_irq_prio 2
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_e2_map_P_irq_prio_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_e2_map_P_group_mask 16
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_e2_map_P_group_mask_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-int-map/map-miwu2-groups/group-f2-map
 *
 * Node identifier: DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_f2_map
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_f2_map_PATH "/npcx-miwus-int-map/map-miwu2-groups/group-f2-map"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_f2_map_FULL_NAME "group-f2-map"

/* Node parent (/npcx-miwus-int-map/map-miwu2-groups) identifier: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_f2_map_PARENT DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_f2_map_CHILD_IDX 5

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_f2_map_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_f2_map_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_f2_map_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_f2_map_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_f2_map_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_f2_map_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_f2_map_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_f2_map_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_f2_map_ORD 226
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_f2_map_ORD_STR_SORTABLE 00226

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_f2_map_REQUIRES_ORDS \
	220, /* /npcx-miwus-int-map/map-miwu2-groups */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_f2_map_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_f2_map_EXISTS 1
#define DT_N_NODELABEL_group_f2 DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_f2_map

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_f2_map_REG_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_f2_map_RANGES_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_f2_map_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_f2_map_IRQ_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_f2_map_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_f2_map_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_f2_map_P_irq 57
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_f2_map_P_irq_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_f2_map_P_irq_prio 2
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_f2_map_P_irq_prio_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_f2_map_P_group_mask 32
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_f2_map_P_group_mask_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-int-map/map-miwu2-groups/group-g2-map
 *
 * Node identifier: DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_g2_map
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_g2_map_PATH "/npcx-miwus-int-map/map-miwu2-groups/group-g2-map"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_g2_map_FULL_NAME "group-g2-map"

/* Node parent (/npcx-miwus-int-map/map-miwu2-groups) identifier: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_g2_map_PARENT DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_g2_map_CHILD_IDX 6

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_g2_map_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_g2_map_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_g2_map_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_g2_map_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_g2_map_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_g2_map_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_g2_map_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_g2_map_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_g2_map_ORD 227
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_g2_map_ORD_STR_SORTABLE 00227

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_g2_map_REQUIRES_ORDS \
	220, /* /npcx-miwus-int-map/map-miwu2-groups */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_g2_map_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_g2_map_EXISTS 1
#define DT_N_NODELABEL_group_g2 DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_g2_map

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_g2_map_REG_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_g2_map_RANGES_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_g2_map_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_g2_map_IRQ_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_g2_map_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_g2_map_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_g2_map_P_irq 58
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_g2_map_P_irq_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_g2_map_P_irq_prio 2
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_g2_map_P_irq_prio_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_g2_map_P_group_mask 64
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_g2_map_P_group_mask_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-int-map/map-miwu2-groups/group-h2-map
 *
 * Node identifier: DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_h2_map
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_h2_map_PATH "/npcx-miwus-int-map/map-miwu2-groups/group-h2-map"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_h2_map_FULL_NAME "group-h2-map"

/* Node parent (/npcx-miwus-int-map/map-miwu2-groups) identifier: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_h2_map_PARENT DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_h2_map_CHILD_IDX 7

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_h2_map_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_h2_map_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_h2_map_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_h2_map_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_h2_map_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_h2_map_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_h2_map_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_h2_map_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_h2_map_ORD 228
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_h2_map_ORD_STR_SORTABLE 00228

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_h2_map_REQUIRES_ORDS \
	220, /* /npcx-miwus-int-map/map-miwu2-groups */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_h2_map_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_h2_map_EXISTS 1
#define DT_N_NODELABEL_group_h2 DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_h2_map

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_h2_map_REG_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_h2_map_RANGES_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_h2_map_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_h2_map_IRQ_NUM 0
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_h2_map_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_h2_map_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_h2_map_P_irq 59
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_h2_map_P_irq_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_h2_map_P_irq_prio 2
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_h2_map_P_irq_prio_EXISTS 1
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_h2_map_P_group_mask 128
#define DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_h2_map_P_group_mask_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-4-3
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_4_3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_3_PATH "/npcx-miwus-wui-map/wui1-4-3"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_3_FULL_NAME "wui1-4-3"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_3_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_3_CHILD_IDX 73

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_3_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_3_ORD 229
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_3_ORD_STR_SORTABLE 00229

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_3_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_3_EXISTS 1
#define DT_N_NODELABEL_wui_shi_cs DT_N_S_npcx_miwus_wui_map_S_wui1_4_3

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_3_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_3_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_3_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_3_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_3_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_3_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_3_P_miwus_IDX_0_VAL_group 3
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_3_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_3_P_miwus_IDX_0_VAL_bit 3
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_3_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_3_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_3, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_3_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_3, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_3_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_3, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_3_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_3, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_3_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_3_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-4-4
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_4_4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_4_PATH "/npcx-miwus-wui-map/wui1-4-4"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_4_FULL_NAME "wui1-4-4"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_4_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_4_CHILD_IDX 74

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_4_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_4_ORD 230
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_4_ORD_STR_SORTABLE 00230

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_4_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_4_EXISTS 1
#define DT_N_NODELABEL_wui_cdbgpwrupreq DT_N_S_npcx_miwus_wui_map_S_wui1_4_4

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_4_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_4_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_4_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_4_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_4_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_4_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_4_P_miwus_IDX_0_VAL_group 3
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_4_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_4_P_miwus_IDX_0_VAL_bit 4
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_4_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_4_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_4, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_4_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_4, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_4_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_4, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_4_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_4, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_4_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_4_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-4-5
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_4_5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_5_PATH "/npcx-miwus-wui-map/wui1-4-5"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_5_FULL_NAME "wui1-4-5"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_5_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_5_CHILD_IDX 75

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_5_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_5_ORD 231
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_5_ORD_STR_SORTABLE 00231

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_5_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_5_EXISTS 1
#define DT_N_NODELABEL_wui_lpc_ev_wkup DT_N_S_npcx_miwus_wui_map_S_wui1_4_5

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_5_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_5_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_5_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_5_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_5_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_5_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_5_P_miwus_IDX_0_VAL_group 3
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_5_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_5_P_miwus_IDX_0_VAL_bit 5
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_5_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_5_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_5, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_5_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_5, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_5_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_5, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_5_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_5, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_5_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_5_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-5-2
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_5_2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_2_PATH "/npcx-miwus-wui-map/wui1-5-2"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_2_FULL_NAME "wui1-5-2"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_2_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_2_CHILD_IDX 78

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_2_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_2_ORD 232
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_2_ORD_STR_SORTABLE 00232

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_2_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_2_EXISTS 1
#define DT_N_NODELABEL_wui_mswc DT_N_S_npcx_miwus_wui_map_S_wui1_5_2

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_2_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_2_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_2_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_2_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_2_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_2_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_2_P_miwus_IDX_0_VAL_group 4
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_2_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_2_P_miwus_IDX_0_VAL_bit 2
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_2_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_2_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_5_2, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_2_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_5_2, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_2_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_5_2, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_2_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_5_2, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_2_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_2_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-8-0
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_8_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_0_PATH "/npcx-miwus-wui-map/wui1-8-0"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_0_FULL_NAME "wui1-8-0"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_0_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_0_CHILD_IDX 93

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_0_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_0_ORD 233
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_0_ORD_STR_SORTABLE 00233

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_0_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_0_EXISTS 1
#define DT_N_NODELABEL_wui_mtc DT_N_S_npcx_miwus_wui_map_S_wui1_8_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_0_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_0_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_0_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_0_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_0_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_0_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_0_P_miwus_IDX_0_VAL_group 7
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_0_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_0_P_miwus_IDX_0_VAL_bit 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_0_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_0_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_0, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_0_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_0, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_0_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_0, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_0_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_0, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_0_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_0_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-8-1
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_8_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_1_PATH "/npcx-miwus-wui-map/wui1-8-1"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_1_FULL_NAME "wui1-8-1"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_1_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_1_CHILD_IDX 94

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_1_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_1_ORD 234
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_1_ORD_STR_SORTABLE 00234

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_1_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_1_EXISTS 1
#define DT_N_NODELABEL_wui_smb1 DT_N_S_npcx_miwus_wui_map_S_wui1_8_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_1_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_1_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_1_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_1_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_1_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_1_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_1_P_miwus_IDX_0_VAL_group 7
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_1_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_1_P_miwus_IDX_0_VAL_bit 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_1_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_1_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_1, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_1_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_1, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_1_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_1, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_1_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_1, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_1_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_1_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-8-2
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_8_2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_2_PATH "/npcx-miwus-wui-map/wui1-8-2"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_2_FULL_NAME "wui1-8-2"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_2_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_2_CHILD_IDX 95

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_2_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_2_ORD 235
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_2_ORD_STR_SORTABLE 00235

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_2_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_2_EXISTS 1
#define DT_N_NODELABEL_wui_smb2 DT_N_S_npcx_miwus_wui_map_S_wui1_8_2

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_2_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_2_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_2_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_2_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_2_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_2_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_2_P_miwus_IDX_0_VAL_group 7
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_2_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_2_P_miwus_IDX_0_VAL_bit 2
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_2_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_2_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_2, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_2_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_2, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_2_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_2, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_2_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_2, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_2_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_2_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-8-3
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_8_3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_3_PATH "/npcx-miwus-wui-map/wui1-8-3"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_3_FULL_NAME "wui1-8-3"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_3_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_3_CHILD_IDX 96

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_3_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_3_ORD 236
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_3_ORD_STR_SORTABLE 00236

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_3_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_3_EXISTS 1
#define DT_N_NODELABEL_wui_smb3 DT_N_S_npcx_miwus_wui_map_S_wui1_8_3

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_3_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_3_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_3_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_3_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_3_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_3_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_3_P_miwus_IDX_0_VAL_group 7
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_3_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_3_P_miwus_IDX_0_VAL_bit 3
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_3_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_3_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_3, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_3_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_3, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_3_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_3, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_3_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_3, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_3_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_3_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-8-4
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_8_4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_4_PATH "/npcx-miwus-wui-map/wui1-8-4"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_4_FULL_NAME "wui1-8-4"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_4_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_4_CHILD_IDX 97

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_4_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_4_ORD 237
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_4_ORD_STR_SORTABLE 00237

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_4_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_4_EXISTS 1
#define DT_N_NODELABEL_wui_smb4 DT_N_S_npcx_miwus_wui_map_S_wui1_8_4

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_4_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_4_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_4_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_4_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_4_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_4_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_4_P_miwus_IDX_0_VAL_group 7
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_4_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_4_P_miwus_IDX_0_VAL_bit 4
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_4_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_4_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_4, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_4_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_4, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_4_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_4, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_4_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_4, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_4_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_4_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-8-5
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_8_5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_5_PATH "/npcx-miwus-wui-map/wui1-8-5"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_5_FULL_NAME "wui1-8-5"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_5_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_5_CHILD_IDX 98

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_5_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_5_ORD 238
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_5_ORD_STR_SORTABLE 00238

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_5_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_5_EXISTS 1
#define DT_N_NODELABEL_wui_smb5 DT_N_S_npcx_miwus_wui_map_S_wui1_8_5

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_5_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_5_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_5_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_5_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_5_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_5_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_5_P_miwus_IDX_0_VAL_group 7
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_5_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_5_P_miwus_IDX_0_VAL_bit 5
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_5_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_5_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_5, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_5_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_5, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_5_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_5, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_5_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_5, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_5_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_5_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-8-6
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_8_6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_6_PATH "/npcx-miwus-wui-map/wui1-8-6"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_6_FULL_NAME "wui1-8-6"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_6_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_6_CHILD_IDX 99

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_6_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_6_ORD 239
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_6_ORD_STR_SORTABLE 00239

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_6_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_6_EXISTS 1
#define DT_N_NODELABEL_wui_smb6 DT_N_S_npcx_miwus_wui_map_S_wui1_8_6

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_6_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_6_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_6_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_6_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_6_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_6_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_6_P_miwus_IDX_0_VAL_group 7
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_6_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_6_P_miwus_IDX_0_VAL_bit 6
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_6_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_6_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_6, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_6_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_6, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_6_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_6, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_6_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_6, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_6_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_8_6_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui2-3-4
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui2_3_4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_4_PATH "/npcx-miwus-wui-map/wui2-3-4"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_4_FULL_NAME "wui2-3-4"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_4_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_4_CHILD_IDX 112

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_4_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_4_ORD 240
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_4_ORD_STR_SORTABLE 00240

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_4_REQUIRES_ORDS \
	164, /* /soc/miwu@400bf000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_4_EXISTS 1
#define DT_N_NODELABEL_wui_vw_pch_to_ec_gen_0 DT_N_S_npcx_miwus_wui_map_S_wui2_3_4

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_4_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_4_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_4_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_4_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_4_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_4_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bf000
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_4_P_miwus_IDX_0_VAL_group 2
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_4_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_4_P_miwus_IDX_0_VAL_bit 4
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_4_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_4_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_4, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_4_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_4, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_4_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_4, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_4_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_4, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_4_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_4_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui2-3-5
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui2_3_5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_5_PATH "/npcx-miwus-wui-map/wui2-3-5"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_5_FULL_NAME "wui2-3-5"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_5_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_5_CHILD_IDX 113

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_5_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_5_ORD 241
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_5_ORD_STR_SORTABLE 00241

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_5_REQUIRES_ORDS \
	164, /* /soc/miwu@400bf000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_5_EXISTS 1
#define DT_N_NODELABEL_wui_vw_pch_to_ec_gen_1 DT_N_S_npcx_miwus_wui_map_S_wui2_3_5

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_5_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_5_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_5_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_5_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_5_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_5_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bf000
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_5_P_miwus_IDX_0_VAL_group 2
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_5_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_5_P_miwus_IDX_0_VAL_bit 5
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_5_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_5_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_5, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_5_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_5, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_5_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_5, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_5_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_5, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_5_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_5_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui2-3-6
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui2_3_6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_6_PATH "/npcx-miwus-wui-map/wui2-3-6"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_6_FULL_NAME "wui2-3-6"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_6_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_6_CHILD_IDX 114

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_6_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_6_ORD 242
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_6_ORD_STR_SORTABLE 00242

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_6_REQUIRES_ORDS \
	164, /* /soc/miwu@400bf000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_6_EXISTS 1
#define DT_N_NODELABEL_wui_vw_pch_to_ec_gen_2 DT_N_S_npcx_miwus_wui_map_S_wui2_3_6

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_6_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_6_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_6_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_6_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_6_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_6_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bf000
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_6_P_miwus_IDX_0_VAL_group 2
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_6_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_6_P_miwus_IDX_0_VAL_bit 6
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_6_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_6_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_6, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_6_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_6, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_6_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_6, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_6_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_6, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_6_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_6_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui2-3-7
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui2_3_7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_7_PATH "/npcx-miwus-wui-map/wui2-3-7"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_7_FULL_NAME "wui2-3-7"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_7_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_7_CHILD_IDX 115

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_7_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_7_ORD 243
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_7_ORD_STR_SORTABLE 00243

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_7_REQUIRES_ORDS \
	164, /* /soc/miwu@400bf000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_7_EXISTS 1
#define DT_N_NODELABEL_wui_vw_pch_to_ec_gen_3 DT_N_S_npcx_miwus_wui_map_S_wui2_3_7

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_7_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_7_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_7_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_7_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_7_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_7_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bf000
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_7_P_miwus_IDX_0_VAL_group 2
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_7_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_7_P_miwus_IDX_0_VAL_bit 7
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_7_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_7_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_7, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_7_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_7, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_7_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_7, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_7_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_7, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_7_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_3_7_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui2-4-0
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui2_4_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_0_PATH "/npcx-miwus-wui-map/wui2-4-0"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_0_FULL_NAME "wui2-4-0"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_0_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_0_CHILD_IDX 116

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_0_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_0_ORD 244
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_0_ORD_STR_SORTABLE 00244

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_0_REQUIRES_ORDS \
	164, /* /soc/miwu@400bf000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_0_EXISTS 1
#define DT_N_NODELABEL_wui_vw_pch_to_ec_gen_4 DT_N_S_npcx_miwus_wui_map_S_wui2_4_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_0_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_0_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_0_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_0_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_0_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_0_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bf000
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_0_P_miwus_IDX_0_VAL_group 3
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_0_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_0_P_miwus_IDX_0_VAL_bit 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_0_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_0_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_0, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_0_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_0, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_0_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_0, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_0_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_0, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_0_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_0_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui2-4-1
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui2_4_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_1_PATH "/npcx-miwus-wui-map/wui2-4-1"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_1_FULL_NAME "wui2-4-1"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_1_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_1_CHILD_IDX 117

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_1_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_1_ORD 245
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_1_ORD_STR_SORTABLE 00245

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_1_REQUIRES_ORDS \
	164, /* /soc/miwu@400bf000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_1_EXISTS 1
#define DT_N_NODELABEL_wui_vw_pch_to_ec_gen_5 DT_N_S_npcx_miwus_wui_map_S_wui2_4_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_1_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_1_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_1_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_1_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_1_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_1_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bf000
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_1_P_miwus_IDX_0_VAL_group 3
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_1_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_1_P_miwus_IDX_0_VAL_bit 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_1_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_1_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_1, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_1_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_1, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_1_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_1, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_1_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_1, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_1_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_1_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui2-4-2
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui2_4_2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_2_PATH "/npcx-miwus-wui-map/wui2-4-2"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_2_FULL_NAME "wui2-4-2"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_2_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_2_CHILD_IDX 118

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_2_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_2_ORD 246
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_2_ORD_STR_SORTABLE 00246

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_2_REQUIRES_ORDS \
	164, /* /soc/miwu@400bf000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_2_EXISTS 1
#define DT_N_NODELABEL_wui_vw_pch_to_ec_gen_6 DT_N_S_npcx_miwus_wui_map_S_wui2_4_2

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_2_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_2_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_2_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_2_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_2_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_2_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bf000
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_2_P_miwus_IDX_0_VAL_group 3
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_2_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_2_P_miwus_IDX_0_VAL_bit 2
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_2_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_2_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_2, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_2_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_2, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_2_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_2, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_2_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_2, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_2_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_2_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui2-4-3
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui2_4_3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_3_PATH "/npcx-miwus-wui-map/wui2-4-3"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_3_FULL_NAME "wui2-4-3"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_3_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_3_CHILD_IDX 119

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_3_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_3_ORD 247
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_3_ORD_STR_SORTABLE 00247

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_3_REQUIRES_ORDS \
	164, /* /soc/miwu@400bf000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_3_EXISTS 1
#define DT_N_NODELABEL_wui_vw_pch_to_ec_gen_7 DT_N_S_npcx_miwus_wui_map_S_wui2_4_3

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_3_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_3_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_3_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_3_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_3_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_3_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bf000
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_3_P_miwus_IDX_0_VAL_group 3
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_3_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_3_P_miwus_IDX_0_VAL_bit 3
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_3_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_3_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_3, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_3_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_3, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_3_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_3, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_3_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_3, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_3_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_3_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui2-4-4
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui2_4_4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_4_PATH "/npcx-miwus-wui-map/wui2-4-4"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_4_FULL_NAME "wui2-4-4"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_4_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_4_CHILD_IDX 120

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_4_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_4_ORD 248
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_4_ORD_STR_SORTABLE 00248

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_4_REQUIRES_ORDS \
	164, /* /soc/miwu@400bf000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_4_EXISTS 1
#define DT_N_NODELABEL_wui_vw_host_c10 DT_N_S_npcx_miwus_wui_map_S_wui2_4_4

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_4_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_4_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_4_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_4_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_4_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_4_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bf000
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_4_P_miwus_IDX_0_VAL_group 3
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_4_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_4_P_miwus_IDX_0_VAL_bit 4
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_4_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_4_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_4, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_4_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_4, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_4_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_4, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_4_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_4, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_4_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_4_4_P_miwus_EXISTS 1

/*
 * Devicetree node: /def-lvol-conf-list
 *
 * Node identifier: DT_N_S_def_lvol_conf_list
 *
 * Binding (compatible = nuvoton,npcx-lvolctrl-conf):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/nuvoton,npcx-lvolctrl-conf.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_def_lvol_conf_list_PATH "/def-lvol-conf-list"

/* Node's name with unit-address: */
#define DT_N_S_def_lvol_conf_list_FULL_NAME "def-lvol-conf-list"

/* Node parent (/) identifier: */
#define DT_N_S_def_lvol_conf_list_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_def_lvol_conf_list_CHILD_IDX 5

/* Helper macros for child nodes of this node. */
#define DT_N_S_def_lvol_conf_list_FOREACH_CHILD(fn) fn(DT_N_S_def_lvol_conf_list_S_lvol00) fn(DT_N_S_def_lvol_conf_list_S_lvol01) fn(DT_N_S_def_lvol_conf_list_S_lvol02) fn(DT_N_S_def_lvol_conf_list_S_lvol03) fn(DT_N_S_def_lvol_conf_list_S_lvol05) fn(DT_N_S_def_lvol_conf_list_S_lvol06) fn(DT_N_S_def_lvol_conf_list_S_lvol07) fn(DT_N_S_def_lvol_conf_list_S_lvol10) fn(DT_N_S_def_lvol_conf_list_S_lvol11) fn(DT_N_S_def_lvol_conf_list_S_lvol12) fn(DT_N_S_def_lvol_conf_list_S_lvol13) fn(DT_N_S_def_lvol_conf_list_S_lvol14) fn(DT_N_S_def_lvol_conf_list_S_lvol15) fn(DT_N_S_def_lvol_conf_list_S_lvol16) fn(DT_N_S_def_lvol_conf_list_S_lvol17) fn(DT_N_S_def_lvol_conf_list_S_lvol20) fn(DT_N_S_def_lvol_conf_list_S_lvol21) fn(DT_N_S_def_lvol_conf_list_S_lvol22) fn(DT_N_S_def_lvol_conf_list_S_lvol23) fn(DT_N_S_def_lvol_conf_list_S_lvol24) fn(DT_N_S_def_lvol_conf_list_S_lvol25) fn(DT_N_S_def_lvol_conf_list_S_lvol26) fn(DT_N_S_def_lvol_conf_list_S_lvol27) fn(DT_N_S_def_lvol_conf_list_S_lvol30) fn(DT_N_S_def_lvol_conf_list_S_lvol31) fn(DT_N_S_def_lvol_conf_list_S_lvol32) fn(DT_N_S_def_lvol_conf_list_S_lvol33) fn(DT_N_S_def_lvol_conf_list_S_lvol34) fn(DT_N_S_def_lvol_conf_list_S_lvol35) fn(DT_N_S_def_lvol_conf_list_S_lvol36) fn(DT_N_S_def_lvol_conf_list_S_lvol37) fn(DT_N_S_def_lvol_conf_list_S_lvol40) fn(DT_N_S_def_lvol_conf_list_S_lvol41) fn(DT_N_S_def_lvol_conf_list_S_lvol42) fn(DT_N_S_def_lvol_conf_list_S_lvol43) fn(DT_N_S_def_lvol_conf_list_S_lvol_pseudo)
#define DT_N_S_def_lvol_conf_list_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_def_lvol_conf_list_S_lvol00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol01) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol02) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol03) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol05) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol06) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol07) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol15) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol16) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol17) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol20) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol21) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol22) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol23) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol24) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol25) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol26) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol27) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol30) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol31) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol32) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol33) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol34) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol35) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol36) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol37) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol40) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol41) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol42) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol43) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol_pseudo)
#define DT_N_S_def_lvol_conf_list_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol00, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol01, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol02, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol03, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol05, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol06, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol07, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol10, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol11, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol12, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol13, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol14, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol15, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol16, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol17, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol20, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol21, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol22, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol23, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol24, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol25, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol26, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol27, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol30, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol31, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol32, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol33, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol34, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol35, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol36, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol37, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol40, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol41, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol42, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol43, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol_pseudo, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol01, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol02, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol03, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol05, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol06, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol07, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol16, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol17, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol20, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol21, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol22, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol23, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol24, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol25, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol26, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol27, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol30, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol31, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol32, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol33, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol34, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol35, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol36, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol37, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol40, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol41, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol42, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol43, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol_pseudo, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_def_lvol_conf_list_S_lvol00) fn(DT_N_S_def_lvol_conf_list_S_lvol01) fn(DT_N_S_def_lvol_conf_list_S_lvol02) fn(DT_N_S_def_lvol_conf_list_S_lvol03) fn(DT_N_S_def_lvol_conf_list_S_lvol05) fn(DT_N_S_def_lvol_conf_list_S_lvol06) fn(DT_N_S_def_lvol_conf_list_S_lvol07) fn(DT_N_S_def_lvol_conf_list_S_lvol10) fn(DT_N_S_def_lvol_conf_list_S_lvol11) fn(DT_N_S_def_lvol_conf_list_S_lvol12) fn(DT_N_S_def_lvol_conf_list_S_lvol13) fn(DT_N_S_def_lvol_conf_list_S_lvol14) fn(DT_N_S_def_lvol_conf_list_S_lvol15) fn(DT_N_S_def_lvol_conf_list_S_lvol16) fn(DT_N_S_def_lvol_conf_list_S_lvol17) fn(DT_N_S_def_lvol_conf_list_S_lvol20) fn(DT_N_S_def_lvol_conf_list_S_lvol21) fn(DT_N_S_def_lvol_conf_list_S_lvol22) fn(DT_N_S_def_lvol_conf_list_S_lvol23) fn(DT_N_S_def_lvol_conf_list_S_lvol24) fn(DT_N_S_def_lvol_conf_list_S_lvol25) fn(DT_N_S_def_lvol_conf_list_S_lvol26) fn(DT_N_S_def_lvol_conf_list_S_lvol27) fn(DT_N_S_def_lvol_conf_list_S_lvol30) fn(DT_N_S_def_lvol_conf_list_S_lvol31) fn(DT_N_S_def_lvol_conf_list_S_lvol32) fn(DT_N_S_def_lvol_conf_list_S_lvol33) fn(DT_N_S_def_lvol_conf_list_S_lvol34) fn(DT_N_S_def_lvol_conf_list_S_lvol35) fn(DT_N_S_def_lvol_conf_list_S_lvol36) fn(DT_N_S_def_lvol_conf_list_S_lvol37) fn(DT_N_S_def_lvol_conf_list_S_lvol40) fn(DT_N_S_def_lvol_conf_list_S_lvol41) fn(DT_N_S_def_lvol_conf_list_S_lvol42) fn(DT_N_S_def_lvol_conf_list_S_lvol43) fn(DT_N_S_def_lvol_conf_list_S_lvol_pseudo)
#define DT_N_S_def_lvol_conf_list_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_def_lvol_conf_list_S_lvol00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol01) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol02) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol03) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol05) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol06) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol07) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol15) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol16) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol17) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol20) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol21) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol22) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol23) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol24) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol25) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol26) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol27) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol30) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol31) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol32) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol33) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol34) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol35) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol36) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol37) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol40) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol41) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol42) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol43) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol_pseudo)
#define DT_N_S_def_lvol_conf_list_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol00, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol01, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol02, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol03, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol05, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol06, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol07, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol10, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol11, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol12, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol13, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol14, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol15, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol16, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol17, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol20, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol21, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol22, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol23, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol24, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol25, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol26, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol27, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol30, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol31, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol32, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol33, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol34, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol35, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol36, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol37, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol40, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol41, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol42, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol43, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol_pseudo, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol01, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol02, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol03, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol05, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol06, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol07, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol16, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol17, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol20, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol21, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol22, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol23, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol24, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol25, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol26, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol27, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol30, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol31, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol32, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol33, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol34, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol35, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol36, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol37, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol40, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol41, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol42, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol43, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_def_lvol_conf_list_S_lvol_pseudo, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_def_lvol_conf_list_ORD 249
#define DT_N_S_def_lvol_conf_list_ORD_STR_SORTABLE 00249

/* Ordinals for what this node depends on directly: */
#define DT_N_S_def_lvol_conf_list_REQUIRES_ORDS \
	0, /* / */ \
	5, /* /soc/scfg@400c3000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_def_lvol_conf_list_SUPPORTS_ORDS \
	250, /* /def-lvol-conf-list/lvol-pseudo */ \
	260, /* /def-lvol-conf-list/lvol42 */ \
	278, /* /def-lvol-conf-list/lvol20 */ \
	279, /* /def-lvol-conf-list/lvol21 */ \
	287, /* /def-lvol-conf-list/lvol22 */ \
	288, /* /def-lvol-conf-list/lvol23 */ \
	289, /* /def-lvol-conf-list/lvol31 */ \
	297, /* /def-lvol-conf-list/lvol00 */ \
	298, /* /def-lvol-conf-list/lvol01 */ \
	299, /* /def-lvol-conf-list/lvol30 */ \
	300, /* /def-lvol-conf-list/lvol35 */ \
	301, /* /def-lvol-conf-list/lvol40 */ \
	310, /* /def-lvol-conf-list/lvol34 */ \
	318, /* /def-lvol-conf-list/lvol02 */ \
	319, /* /def-lvol-conf-list/lvol12 */ \
	320, /* /def-lvol-conf-list/lvol13 */ \
	321, /* /def-lvol-conf-list/lvol24 */ \
	322, /* /def-lvol-conf-list/lvol37 */ \
	329, /* /def-lvol-conf-list/lvol03 */ \
	330, /* /def-lvol-conf-list/lvol14 */ \
	331, /* /def-lvol-conf-list/lvol15 */ \
	332, /* /def-lvol-conf-list/lvol25 */ \
	333, /* /def-lvol-conf-list/lvol36 */ \
	352, /* /def-lvol-conf-list/lvol32 */ \
	353, /* /def-lvol-conf-list/lvol33 */ \
	362, /* /def-lvol-conf-list/lvol05 */ \
	363, /* /def-lvol-conf-list/lvol06 */ \
	370, /* /def-lvol-conf-list/lvol07 */ \
	377, /* /def-lvol-conf-list/lvol43 */ \
	380, /* /def-lvol-conf-list/lvol10 */ \
	381, /* /def-lvol-conf-list/lvol11 */ \
	389, /* /def-lvol-conf-list/lvol16 */ \
	390, /* /def-lvol-conf-list/lvol17 */ \
	391, /* /def-lvol-conf-list/lvol26 */ \
	392, /* /def-lvol-conf-list/lvol27 */ \
	393, /* /def-lvol-conf-list/lvol41 */

/* Existence and alternate IDs: */
#define DT_N_S_def_lvol_conf_list_EXISTS 1
#define DT_N_INST_0_nuvoton_npcx_lvolctrl_conf DT_N_S_def_lvol_conf_list

/* Macros for properties that are special in the specification: */
#define DT_N_S_def_lvol_conf_list_REG_NUM 0
#define DT_N_S_def_lvol_conf_list_RANGES_NUM 0
#define DT_N_S_def_lvol_conf_list_FOREACH_RANGE(fn) 
#define DT_N_S_def_lvol_conf_list_IRQ_NUM 0
#define DT_N_S_def_lvol_conf_list_COMPAT_MATCHES_nuvoton_npcx_lvolctrl_conf 1
#define DT_N_S_def_lvol_conf_list_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_def_lvol_conf_list_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_def_lvol_conf_list_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_def_lvol_conf_list_COMPAT_MODEL_IDX_0 "npcx-lvolctrl-conf"
#define DT_N_S_def_lvol_conf_list_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_def_lvol_conf_list_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_def_lvol_conf_list_P_compatible {"nuvoton,npcx-lvolctrl-conf"}
#define DT_N_S_def_lvol_conf_list_P_compatible_IDX_0 "nuvoton,npcx-lvolctrl-conf"
#define DT_N_S_def_lvol_conf_list_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-lvolctrl-conf
#define DT_N_S_def_lvol_conf_list_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_lvolctrl_conf
#define DT_N_S_def_lvol_conf_list_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_LVOLCTRL_CONF
#define DT_N_S_def_lvol_conf_list_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_def_lvol_conf_list_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_def_lvol_conf_list, compatible, 0)
#define DT_N_S_def_lvol_conf_list_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_def_lvol_conf_list, compatible, 0)
#define DT_N_S_def_lvol_conf_list_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_def_lvol_conf_list, compatible, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_def_lvol_conf_list, compatible, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_P_compatible_LEN 1
#define DT_N_S_def_lvol_conf_list_P_compatible_EXISTS 1

/*
 * Devicetree node: /def-lvol-conf-list/lvol-pseudo
 *
 * Node identifier: DT_N_S_def_lvol_conf_list_S_lvol_pseudo
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_def_lvol_conf_list_S_lvol_pseudo_PATH "/def-lvol-conf-list/lvol-pseudo"

/* Node's name with unit-address: */
#define DT_N_S_def_lvol_conf_list_S_lvol_pseudo_FULL_NAME "lvol-pseudo"

/* Node parent (/def-lvol-conf-list) identifier: */
#define DT_N_S_def_lvol_conf_list_S_lvol_pseudo_PARENT DT_N_S_def_lvol_conf_list

/* Node's index in its parent's list of children: */
#define DT_N_S_def_lvol_conf_list_S_lvol_pseudo_CHILD_IDX 35

/* Helper macros for child nodes of this node. */
#define DT_N_S_def_lvol_conf_list_S_lvol_pseudo_FOREACH_CHILD(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol_pseudo_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol_pseudo_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol_pseudo_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol_pseudo_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol_pseudo_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol_pseudo_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol_pseudo_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_def_lvol_conf_list_S_lvol_pseudo_ORD 250
#define DT_N_S_def_lvol_conf_list_S_lvol_pseudo_ORD_STR_SORTABLE 00250

/* Ordinals for what this node depends on directly: */
#define DT_N_S_def_lvol_conf_list_S_lvol_pseudo_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	249, /* /def-lvol-conf-list */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_def_lvol_conf_list_S_lvol_pseudo_SUPPORTS_ORDS \
	259, /* /soc/gpio@40095000 */ \
	262, /* /soc/gpio@40099000 */ \
	286, /* /soc/gpio@40081000 */ \
	296, /* /soc/gpio@40083000 */ \
	309, /* /soc/gpio@40085000 */ \
	317, /* /soc/gpio@40087000 */ \
	328, /* /soc/gpio@40089000 */ \
	342, /* /soc/gpio@4008b000 */ \
	351, /* /soc/gpio@4008d000 */ \
	361, /* /soc/gpio@4008f000 */ \
	369, /* /soc/gpio@40091000 */ \
	376, /* /soc/gpio@40093000 */ \
	379, /* /soc/gpio@40097000 */ \
	388, /* /soc/gpio@4009b000 */ \
	401, /* /soc/gpio@4009d000 */ \
	402, /* /soc/gpio@4009f000 */ \
	406, /* /soc/gpio@400a7000 */ \
	411, /* /soc/gpio@400a9000 */ \
	417, /* /soc/gpio@400ab000 */ \
	424, /* /soc/gpio@400ad000 */

/* Existence and alternate IDs: */
#define DT_N_S_def_lvol_conf_list_S_lvol_pseudo_EXISTS 1
#define DT_N_NODELABEL_lvol_none DT_N_S_def_lvol_conf_list_S_lvol_pseudo

/* Macros for properties that are special in the specification: */
#define DT_N_S_def_lvol_conf_list_S_lvol_pseudo_REG_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol_pseudo_RANGES_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol_pseudo_FOREACH_RANGE(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol_pseudo_IRQ_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol_pseudo_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_def_lvol_conf_list_S_lvol_pseudo_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_def_lvol_conf_list_S_lvol_pseudo_P_lvols_IDX_0_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol_pseudo_P_lvols_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_def_lvol_conf_list_S_lvol_pseudo_P_lvols_IDX_0_VAL_ctrl 31
#define DT_N_S_def_lvol_conf_list_S_lvol_pseudo_P_lvols_IDX_0_VAL_ctrl_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol_pseudo_P_lvols_IDX_0_VAL_bit 0
#define DT_N_S_def_lvol_conf_list_S_lvol_pseudo_P_lvols_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol_pseudo_P_lvols_FOREACH_PROP_ELEM(fn) fn(DT_N_S_def_lvol_conf_list_S_lvol_pseudo, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol_pseudo_P_lvols_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_def_lvol_conf_list_S_lvol_pseudo, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol_pseudo_P_lvols_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol_pseudo, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol_pseudo_P_lvols_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol_pseudo, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol_pseudo_P_lvols_LEN 1
#define DT_N_S_def_lvol_conf_list_S_lvol_pseudo_P_lvols_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-3-0
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_3_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_0_PATH "/npcx-miwus-wui-map/wui1-3-0"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_0_FULL_NAME "wui1-3-0"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_0_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_0_CHILD_IDX 64

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_0_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_0_ORD 251
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_0_ORD_STR_SORTABLE 00251

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_0_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_0_SUPPORTS_ORDS \
	259, /* /soc/gpio@40095000 */ \
	425, /* /soc/kscan@400a3000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_0_EXISTS 1
#define DT_N_NODELABEL_wui_ioa0 DT_N_S_npcx_miwus_wui_map_S_wui1_3_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_0_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_0_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_0_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_0_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_0_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_0_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_0_P_miwus_IDX_0_VAL_group 2
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_0_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_0_P_miwus_IDX_0_VAL_bit 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_0_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_0_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_0, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_0_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_0, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_0_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_0, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_0_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_0, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_0_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_0_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-3-1
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_3_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_1_PATH "/npcx-miwus-wui-map/wui1-3-1"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_1_FULL_NAME "wui1-3-1"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_1_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_1_CHILD_IDX 65

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_1_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_1_ORD 252
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_1_ORD_STR_SORTABLE 00252

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_1_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_1_SUPPORTS_ORDS \
	259, /* /soc/gpio@40095000 */ \
	425, /* /soc/kscan@400a3000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_1_EXISTS 1
#define DT_N_NODELABEL_wui_ioa1 DT_N_S_npcx_miwus_wui_map_S_wui1_3_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_1_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_1_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_1_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_1_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_1_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_1_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_1_P_miwus_IDX_0_VAL_group 2
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_1_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_1_P_miwus_IDX_0_VAL_bit 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_1_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_1_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_1, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_1_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_1, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_1_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_1, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_1_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_1, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_1_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_1_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-3-2
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_3_2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_2_PATH "/npcx-miwus-wui-map/wui1-3-2"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_2_FULL_NAME "wui1-3-2"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_2_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_2_CHILD_IDX 66

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_2_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_2_ORD 253
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_2_ORD_STR_SORTABLE 00253

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_2_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_2_SUPPORTS_ORDS \
	259, /* /soc/gpio@40095000 */ \
	425, /* /soc/kscan@400a3000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_2_EXISTS 1
#define DT_N_NODELABEL_wui_ioa2 DT_N_S_npcx_miwus_wui_map_S_wui1_3_2

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_2_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_2_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_2_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_2_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_2_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_2_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_2_P_miwus_IDX_0_VAL_group 2
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_2_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_2_P_miwus_IDX_0_VAL_bit 2
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_2_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_2_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_2, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_2_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_2, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_2_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_2, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_2_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_2, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_2_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_2_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-3-3
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_3_3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_3_PATH "/npcx-miwus-wui-map/wui1-3-3"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_3_FULL_NAME "wui1-3-3"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_3_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_3_CHILD_IDX 67

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_3_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_3_ORD 254
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_3_ORD_STR_SORTABLE 00254

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_3_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_3_SUPPORTS_ORDS \
	259, /* /soc/gpio@40095000 */ \
	425, /* /soc/kscan@400a3000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_3_EXISTS 1
#define DT_N_NODELABEL_wui_ioa3 DT_N_S_npcx_miwus_wui_map_S_wui1_3_3

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_3_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_3_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_3_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_3_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_3_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_3_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_3_P_miwus_IDX_0_VAL_group 2
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_3_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_3_P_miwus_IDX_0_VAL_bit 3
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_3_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_3_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_3, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_3_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_3, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_3_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_3, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_3_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_3, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_3_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_3_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-3-4
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_3_4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_4_PATH "/npcx-miwus-wui-map/wui1-3-4"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_4_FULL_NAME "wui1-3-4"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_4_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_4_CHILD_IDX 68

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_4_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_4_ORD 255
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_4_ORD_STR_SORTABLE 00255

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_4_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_4_SUPPORTS_ORDS \
	259, /* /soc/gpio@40095000 */ \
	425, /* /soc/kscan@400a3000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_4_EXISTS 1
#define DT_N_NODELABEL_wui_ioa4 DT_N_S_npcx_miwus_wui_map_S_wui1_3_4

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_4_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_4_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_4_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_4_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_4_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_4_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_4_P_miwus_IDX_0_VAL_group 2
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_4_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_4_P_miwus_IDX_0_VAL_bit 4
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_4_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_4_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_4, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_4_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_4, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_4_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_4, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_4_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_4, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_4_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_4_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-3-5
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_3_5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_5_PATH "/npcx-miwus-wui-map/wui1-3-5"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_5_FULL_NAME "wui1-3-5"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_5_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_5_CHILD_IDX 69

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_5_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_5_ORD 256
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_5_ORD_STR_SORTABLE 00256

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_5_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_5_SUPPORTS_ORDS \
	259, /* /soc/gpio@40095000 */ \
	425, /* /soc/kscan@400a3000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_5_EXISTS 1
#define DT_N_NODELABEL_wui_ioa5 DT_N_S_npcx_miwus_wui_map_S_wui1_3_5

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_5_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_5_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_5_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_5_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_5_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_5_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_5_P_miwus_IDX_0_VAL_group 2
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_5_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_5_P_miwus_IDX_0_VAL_bit 5
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_5_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_5_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_5, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_5_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_5, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_5_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_5, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_5_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_5, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_5_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_5_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-3-6
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_3_6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_6_PATH "/npcx-miwus-wui-map/wui1-3-6"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_6_FULL_NAME "wui1-3-6"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_6_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_6_CHILD_IDX 70

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_6_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_6_ORD 257
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_6_ORD_STR_SORTABLE 00257

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_6_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_6_SUPPORTS_ORDS \
	259, /* /soc/gpio@40095000 */ \
	425, /* /soc/kscan@400a3000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_6_EXISTS 1
#define DT_N_NODELABEL_wui_ioa6 DT_N_S_npcx_miwus_wui_map_S_wui1_3_6

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_6_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_6_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_6_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_6_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_6_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_6_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_6_P_miwus_IDX_0_VAL_group 2
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_6_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_6_P_miwus_IDX_0_VAL_bit 6
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_6_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_6_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_6, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_6_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_6, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_6_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_6, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_6_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_6, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_6_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_6_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-3-7
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_3_7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_7_PATH "/npcx-miwus-wui-map/wui1-3-7"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_7_FULL_NAME "wui1-3-7"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_7_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_7_CHILD_IDX 71

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_7_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_7_ORD 258
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_7_ORD_STR_SORTABLE 00258

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_7_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_7_SUPPORTS_ORDS \
	259, /* /soc/gpio@40095000 */ \
	425, /* /soc/kscan@400a3000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_7_EXISTS 1
#define DT_N_NODELABEL_wui_ioa7 DT_N_S_npcx_miwus_wui_map_S_wui1_3_7

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_7_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_7_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_7_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_7_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_7_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_7_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_7_P_miwus_IDX_0_VAL_group 2
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_7_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_7_P_miwus_IDX_0_VAL_bit 7
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_7_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_7_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_7, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_7_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_7, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_7_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_7, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_7_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_7, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_7_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_3_7_P_miwus_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40095000
 *
 * Node identifier: DT_N_S_soc_S_gpio_40095000
 *
 * Binding (compatible = nuvoton,npcx-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nuvoton,npcx-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40095000_PATH "/soc/gpio@40095000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40095000_FULL_NAME "gpio@40095000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40095000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40095000_CHILD_IDX 20

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40095000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40095000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40095000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40095000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40095000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40095000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40095000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40095000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40095000_ORD 259
#define DT_N_S_soc_S_gpio_40095000_ORD_STR_SORTABLE 00259

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40095000_REQUIRES_ORDS \
	4, /* /soc */ \
	250, /* /def-lvol-conf-list/lvol-pseudo */ \
	251, /* /npcx-miwus-wui-map/wui1-3-0 */ \
	252, /* /npcx-miwus-wui-map/wui1-3-1 */ \
	253, /* /npcx-miwus-wui-map/wui1-3-2 */ \
	254, /* /npcx-miwus-wui-map/wui1-3-3 */ \
	255, /* /npcx-miwus-wui-map/wui1-3-4 */ \
	256, /* /npcx-miwus-wui-map/wui1-3-5 */ \
	257, /* /npcx-miwus-wui-map/wui1-3-6 */ \
	258, /* /npcx-miwus-wui-map/wui1-3-7 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40095000_SUPPORTS_ORDS \
	263, /* /poc-gpio */ \
	265, /* /poc-gpio/pulse_in */ \
	266, /* /poc-gpio/pulse_out */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40095000_EXISTS 1
#define DT_N_INST_10_nuvoton_npcx_gpio DT_N_S_soc_S_gpio_40095000
#define DT_N_NODELABEL_gpioa           DT_N_S_soc_S_gpio_40095000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40095000_REG_NUM 1
#define DT_N_S_soc_S_gpio_40095000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40095000_REG_IDX_0_VAL_ADDRESS 1074352128 /* 0x40095000 */
#define DT_N_S_soc_S_gpio_40095000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_gpio_40095000_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40095000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40095000_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40095000_COMPAT_MATCHES_nuvoton_npcx_gpio 1
#define DT_N_S_soc_S_gpio_40095000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40095000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_gpio_40095000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40095000_COMPAT_MODEL_IDX_0 "npcx-gpio"
#define DT_N_S_soc_S_gpio_40095000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40095000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40095000_P_reg {1074352128 /* 0x40095000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_gpio_40095000_P_reg_IDX_0 1074352128
#define DT_N_S_soc_S_gpio_40095000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40095000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_gpio_40095000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40095000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40095000_P_index 10
#define DT_N_S_soc_S_gpio_40095000_P_index_EXISTS 1
#define DT_N_S_soc_S_gpio_40095000_P_wui_maps_IDX_0 DT_N_S_npcx_miwus_wui_map_S_wui1_3_0
#define DT_N_S_soc_S_gpio_40095000_P_wui_maps_IDX_0_PH DT_N_S_npcx_miwus_wui_map_S_wui1_3_0
#define DT_N_S_soc_S_gpio_40095000_P_wui_maps_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40095000_P_wui_maps_IDX_1 DT_N_S_npcx_miwus_wui_map_S_wui1_3_1
#define DT_N_S_soc_S_gpio_40095000_P_wui_maps_IDX_1_PH DT_N_S_npcx_miwus_wui_map_S_wui1_3_1
#define DT_N_S_soc_S_gpio_40095000_P_wui_maps_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40095000_P_wui_maps_IDX_2 DT_N_S_npcx_miwus_wui_map_S_wui1_3_2
#define DT_N_S_soc_S_gpio_40095000_P_wui_maps_IDX_2_PH DT_N_S_npcx_miwus_wui_map_S_wui1_3_2
#define DT_N_S_soc_S_gpio_40095000_P_wui_maps_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40095000_P_wui_maps_IDX_3 DT_N_S_npcx_miwus_wui_map_S_wui1_3_3
#define DT_N_S_soc_S_gpio_40095000_P_wui_maps_IDX_3_PH DT_N_S_npcx_miwus_wui_map_S_wui1_3_3
#define DT_N_S_soc_S_gpio_40095000_P_wui_maps_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40095000_P_wui_maps_IDX_4 DT_N_S_npcx_miwus_wui_map_S_wui1_3_4
#define DT_N_S_soc_S_gpio_40095000_P_wui_maps_IDX_4_PH DT_N_S_npcx_miwus_wui_map_S_wui1_3_4
#define DT_N_S_soc_S_gpio_40095000_P_wui_maps_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_40095000_P_wui_maps_IDX_5 DT_N_S_npcx_miwus_wui_map_S_wui1_3_5
#define DT_N_S_soc_S_gpio_40095000_P_wui_maps_IDX_5_PH DT_N_S_npcx_miwus_wui_map_S_wui1_3_5
#define DT_N_S_soc_S_gpio_40095000_P_wui_maps_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_40095000_P_wui_maps_IDX_6 DT_N_S_npcx_miwus_wui_map_S_wui1_3_6
#define DT_N_S_soc_S_gpio_40095000_P_wui_maps_IDX_6_PH DT_N_S_npcx_miwus_wui_map_S_wui1_3_6
#define DT_N_S_soc_S_gpio_40095000_P_wui_maps_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_40095000_P_wui_maps_IDX_7 DT_N_S_npcx_miwus_wui_map_S_wui1_3_7
#define DT_N_S_soc_S_gpio_40095000_P_wui_maps_IDX_7_PH DT_N_S_npcx_miwus_wui_map_S_wui1_3_7
#define DT_N_S_soc_S_gpio_40095000_P_wui_maps_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_40095000_P_wui_maps_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40095000, wui_maps, 0) \
	fn(DT_N_S_soc_S_gpio_40095000, wui_maps, 1) \
	fn(DT_N_S_soc_S_gpio_40095000, wui_maps, 2) \
	fn(DT_N_S_soc_S_gpio_40095000, wui_maps, 3) \
	fn(DT_N_S_soc_S_gpio_40095000, wui_maps, 4) \
	fn(DT_N_S_soc_S_gpio_40095000, wui_maps, 5) \
	fn(DT_N_S_soc_S_gpio_40095000, wui_maps, 6) \
	fn(DT_N_S_soc_S_gpio_40095000, wui_maps, 7)
#define DT_N_S_soc_S_gpio_40095000_P_wui_maps_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40095000, wui_maps, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40095000, wui_maps, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40095000, wui_maps, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40095000, wui_maps, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40095000, wui_maps, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40095000, wui_maps, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40095000, wui_maps, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40095000, wui_maps, 7)
#define DT_N_S_soc_S_gpio_40095000_P_wui_maps_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40095000, wui_maps, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40095000, wui_maps, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40095000, wui_maps, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40095000, wui_maps, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40095000, wui_maps, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40095000, wui_maps, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40095000, wui_maps, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40095000, wui_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40095000_P_wui_maps_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40095000, wui_maps, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40095000, wui_maps, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40095000, wui_maps, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40095000, wui_maps, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40095000, wui_maps, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40095000, wui_maps, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40095000, wui_maps, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40095000, wui_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40095000_P_wui_maps_LEN 8
#define DT_N_S_soc_S_gpio_40095000_P_wui_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_40095000_P_lvol_maps_IDX_0 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40095000_P_lvol_maps_IDX_0_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40095000_P_lvol_maps_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40095000_P_lvol_maps_IDX_1 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40095000_P_lvol_maps_IDX_1_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40095000_P_lvol_maps_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40095000_P_lvol_maps_IDX_2 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40095000_P_lvol_maps_IDX_2_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40095000_P_lvol_maps_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40095000_P_lvol_maps_IDX_3 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40095000_P_lvol_maps_IDX_3_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40095000_P_lvol_maps_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40095000_P_lvol_maps_IDX_4 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40095000_P_lvol_maps_IDX_4_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40095000_P_lvol_maps_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_40095000_P_lvol_maps_IDX_5 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40095000_P_lvol_maps_IDX_5_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40095000_P_lvol_maps_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_40095000_P_lvol_maps_IDX_6 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40095000_P_lvol_maps_IDX_6_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40095000_P_lvol_maps_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_40095000_P_lvol_maps_IDX_7 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40095000_P_lvol_maps_IDX_7_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40095000_P_lvol_maps_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_40095000_P_lvol_maps_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40095000, lvol_maps, 0) \
	fn(DT_N_S_soc_S_gpio_40095000, lvol_maps, 1) \
	fn(DT_N_S_soc_S_gpio_40095000, lvol_maps, 2) \
	fn(DT_N_S_soc_S_gpio_40095000, lvol_maps, 3) \
	fn(DT_N_S_soc_S_gpio_40095000, lvol_maps, 4) \
	fn(DT_N_S_soc_S_gpio_40095000, lvol_maps, 5) \
	fn(DT_N_S_soc_S_gpio_40095000, lvol_maps, 6) \
	fn(DT_N_S_soc_S_gpio_40095000, lvol_maps, 7)
#define DT_N_S_soc_S_gpio_40095000_P_lvol_maps_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40095000, lvol_maps, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40095000, lvol_maps, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40095000, lvol_maps, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40095000, lvol_maps, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40095000, lvol_maps, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40095000, lvol_maps, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40095000, lvol_maps, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40095000, lvol_maps, 7)
#define DT_N_S_soc_S_gpio_40095000_P_lvol_maps_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40095000, lvol_maps, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40095000, lvol_maps, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40095000, lvol_maps, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40095000, lvol_maps, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40095000, lvol_maps, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40095000, lvol_maps, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40095000, lvol_maps, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40095000, lvol_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40095000_P_lvol_maps_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40095000, lvol_maps, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40095000, lvol_maps, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40095000, lvol_maps, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40095000, lvol_maps, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40095000, lvol_maps, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40095000, lvol_maps, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40095000, lvol_maps, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40095000, lvol_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40095000_P_lvol_maps_LEN 8
#define DT_N_S_soc_S_gpio_40095000_P_lvol_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_40095000_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40095000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40095000_P_ngpios 32
#define DT_N_S_soc_S_gpio_40095000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40095000_P_compatible {"nuvoton,npcx-gpio"}
#define DT_N_S_soc_S_gpio_40095000_P_compatible_IDX_0 "nuvoton,npcx-gpio"
#define DT_N_S_soc_S_gpio_40095000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-gpio
#define DT_N_S_soc_S_gpio_40095000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_gpio
#define DT_N_S_soc_S_gpio_40095000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_GPIO
#define DT_N_S_soc_S_gpio_40095000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40095000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40095000, compatible, 0)
#define DT_N_S_soc_S_gpio_40095000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40095000, compatible, 0)
#define DT_N_S_soc_S_gpio_40095000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40095000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40095000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40095000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40095000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40095000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40095000_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40095000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40095000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40095000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /def-lvol-conf-list/lvol42
 *
 * Node identifier: DT_N_S_def_lvol_conf_list_S_lvol42
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_def_lvol_conf_list_S_lvol42_PATH "/def-lvol-conf-list/lvol42"

/* Node's name with unit-address: */
#define DT_N_S_def_lvol_conf_list_S_lvol42_FULL_NAME "lvol42"

/* Node parent (/def-lvol-conf-list) identifier: */
#define DT_N_S_def_lvol_conf_list_S_lvol42_PARENT DT_N_S_def_lvol_conf_list

/* Node's index in its parent's list of children: */
#define DT_N_S_def_lvol_conf_list_S_lvol42_CHILD_IDX 33

/* Helper macros for child nodes of this node. */
#define DT_N_S_def_lvol_conf_list_S_lvol42_FOREACH_CHILD(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol42_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol42_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol42_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol42_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol42_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol42_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol42_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_def_lvol_conf_list_S_lvol42_ORD 260
#define DT_N_S_def_lvol_conf_list_S_lvol42_ORD_STR_SORTABLE 00260

/* Ordinals for what this node depends on directly: */
#define DT_N_S_def_lvol_conf_list_S_lvol42_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	249, /* /def-lvol-conf-list */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_def_lvol_conf_list_S_lvol42_SUPPORTS_ORDS \
	262, /* /soc/gpio@40099000 */

/* Existence and alternate IDs: */
#define DT_N_S_def_lvol_conf_list_S_lvol42_EXISTS 1
#define DT_N_NODELABEL_lvol_ioc0 DT_N_S_def_lvol_conf_list_S_lvol42

/* Macros for properties that are special in the specification: */
#define DT_N_S_def_lvol_conf_list_S_lvol42_REG_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol42_RANGES_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol42_FOREACH_RANGE(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol42_IRQ_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol42_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_def_lvol_conf_list_S_lvol42_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_def_lvol_conf_list_S_lvol42_P_lvols_IDX_0_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol42_P_lvols_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_def_lvol_conf_list_S_lvol42_P_lvols_IDX_0_VAL_ctrl 4
#define DT_N_S_def_lvol_conf_list_S_lvol42_P_lvols_IDX_0_VAL_ctrl_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol42_P_lvols_IDX_0_VAL_bit 2
#define DT_N_S_def_lvol_conf_list_S_lvol42_P_lvols_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol42_P_lvols_FOREACH_PROP_ELEM(fn) fn(DT_N_S_def_lvol_conf_list_S_lvol42, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol42_P_lvols_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_def_lvol_conf_list_S_lvol42, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol42_P_lvols_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol42, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol42_P_lvols_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol42, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol42_P_lvols_LEN 1
#define DT_N_S_def_lvol_conf_list_S_lvol42_P_lvols_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui-pseudo
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui_pseudo_PATH "/npcx-miwus-wui-map/wui-pseudo"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui_pseudo_FULL_NAME "wui-pseudo"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui_pseudo_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui_pseudo_CHILD_IDX 139

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui_pseudo_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui_pseudo_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui_pseudo_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui_pseudo_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui_pseudo_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui_pseudo_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui_pseudo_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui_pseudo_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui_pseudo_ORD 261
#define DT_N_S_npcx_miwus_wui_map_S_wui_pseudo_ORD_STR_SORTABLE 00261

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui_pseudo_REQUIRES_ORDS \
	161, /* /miwu-pseudo */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui_pseudo_SUPPORTS_ORDS \
	262, /* /soc/gpio@40099000 */ \
	286, /* /soc/gpio@40081000 */ \
	296, /* /soc/gpio@40083000 */ \
	309, /* /soc/gpio@40085000 */ \
	317, /* /soc/gpio@40087000 */ \
	328, /* /soc/gpio@40089000 */ \
	361, /* /soc/gpio@4008f000 */ \
	369, /* /soc/gpio@40091000 */ \
	376, /* /soc/gpio@40093000 */ \
	379, /* /soc/gpio@40097000 */ \
	388, /* /soc/gpio@4009b000 */ \
	401, /* /soc/gpio@4009d000 */ \
	402, /* /soc/gpio@4009f000 */ \
	406, /* /soc/gpio@400a7000 */ \
	411, /* /soc/gpio@400a9000 */ \
	417, /* /soc/gpio@400ab000 */ \
	424, /* /soc/gpio@400ad000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui_pseudo_EXISTS 1
#define DT_N_NODELABEL_wui_none DT_N_S_npcx_miwus_wui_map_S_wui_pseudo

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui_pseudo_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui_pseudo_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui_pseudo_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui_pseudo_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui_pseudo_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui_pseudo_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui_pseudo_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui_pseudo_P_miwus_IDX_0_PH DT_N_S_miwu_pseudo
#define DT_N_S_npcx_miwus_wui_map_S_wui_pseudo_P_miwus_IDX_0_VAL_group 7
#define DT_N_S_npcx_miwus_wui_map_S_wui_pseudo_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui_pseudo_P_miwus_IDX_0_VAL_bit 7
#define DT_N_S_npcx_miwus_wui_map_S_wui_pseudo_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui_pseudo_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui_pseudo, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui_pseudo_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui_pseudo, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui_pseudo_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui_pseudo, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui_pseudo_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui_pseudo, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui_pseudo_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui_pseudo_P_miwus_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40099000
 *
 * Node identifier: DT_N_S_soc_S_gpio_40099000
 *
 * Binding (compatible = nuvoton,npcx-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nuvoton,npcx-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40099000_PATH "/soc/gpio@40099000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40099000_FULL_NAME "gpio@40099000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40099000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40099000_CHILD_IDX 22

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40099000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40099000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40099000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40099000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40099000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40099000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40099000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40099000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40099000_ORD 262
#define DT_N_S_soc_S_gpio_40099000_ORD_STR_SORTABLE 00262

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40099000_REQUIRES_ORDS \
	4, /* /soc */ \
	250, /* /def-lvol-conf-list/lvol-pseudo */ \
	260, /* /def-lvol-conf-list/lvol42 */ \
	261, /* /npcx-miwus-wui-map/wui-pseudo */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40099000_SUPPORTS_ORDS \
	263, /* /poc-gpio */ \
	264, /* /poc-gpio/observe_out */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40099000_EXISTS 1
#define DT_N_INST_12_nuvoton_npcx_gpio DT_N_S_soc_S_gpio_40099000
#define DT_N_NODELABEL_gpioc           DT_N_S_soc_S_gpio_40099000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40099000_REG_NUM 1
#define DT_N_S_soc_S_gpio_40099000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40099000_REG_IDX_0_VAL_ADDRESS 1074368512 /* 0x40099000 */
#define DT_N_S_soc_S_gpio_40099000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_gpio_40099000_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40099000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40099000_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40099000_COMPAT_MATCHES_nuvoton_npcx_gpio 1
#define DT_N_S_soc_S_gpio_40099000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40099000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_gpio_40099000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40099000_COMPAT_MODEL_IDX_0 "npcx-gpio"
#define DT_N_S_soc_S_gpio_40099000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40099000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40099000_P_reg {1074368512 /* 0x40099000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_gpio_40099000_P_reg_IDX_0 1074368512
#define DT_N_S_soc_S_gpio_40099000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40099000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_gpio_40099000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40099000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40099000_P_index 12
#define DT_N_S_soc_S_gpio_40099000_P_index_EXISTS 1
#define DT_N_S_soc_S_gpio_40099000_P_wui_maps_IDX_0 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40099000_P_wui_maps_IDX_0_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40099000_P_wui_maps_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40099000_P_wui_maps_IDX_1 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40099000_P_wui_maps_IDX_1_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40099000_P_wui_maps_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40099000_P_wui_maps_IDX_2 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40099000_P_wui_maps_IDX_2_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40099000_P_wui_maps_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40099000_P_wui_maps_IDX_3 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40099000_P_wui_maps_IDX_3_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40099000_P_wui_maps_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40099000_P_wui_maps_IDX_4 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40099000_P_wui_maps_IDX_4_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40099000_P_wui_maps_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_40099000_P_wui_maps_IDX_5 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40099000_P_wui_maps_IDX_5_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40099000_P_wui_maps_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_40099000_P_wui_maps_IDX_6 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40099000_P_wui_maps_IDX_6_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40099000_P_wui_maps_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_40099000_P_wui_maps_IDX_7 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40099000_P_wui_maps_IDX_7_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40099000_P_wui_maps_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_40099000_P_wui_maps_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40099000, wui_maps, 0) \
	fn(DT_N_S_soc_S_gpio_40099000, wui_maps, 1) \
	fn(DT_N_S_soc_S_gpio_40099000, wui_maps, 2) \
	fn(DT_N_S_soc_S_gpio_40099000, wui_maps, 3) \
	fn(DT_N_S_soc_S_gpio_40099000, wui_maps, 4) \
	fn(DT_N_S_soc_S_gpio_40099000, wui_maps, 5) \
	fn(DT_N_S_soc_S_gpio_40099000, wui_maps, 6) \
	fn(DT_N_S_soc_S_gpio_40099000, wui_maps, 7)
#define DT_N_S_soc_S_gpio_40099000_P_wui_maps_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40099000, wui_maps, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40099000, wui_maps, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40099000, wui_maps, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40099000, wui_maps, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40099000, wui_maps, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40099000, wui_maps, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40099000, wui_maps, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40099000, wui_maps, 7)
#define DT_N_S_soc_S_gpio_40099000_P_wui_maps_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40099000, wui_maps, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40099000, wui_maps, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40099000, wui_maps, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40099000, wui_maps, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40099000, wui_maps, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40099000, wui_maps, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40099000, wui_maps, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40099000, wui_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40099000_P_wui_maps_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40099000, wui_maps, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40099000, wui_maps, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40099000, wui_maps, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40099000, wui_maps, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40099000, wui_maps, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40099000, wui_maps, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40099000, wui_maps, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40099000, wui_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40099000_P_wui_maps_LEN 8
#define DT_N_S_soc_S_gpio_40099000_P_wui_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_40099000_P_lvol_maps_IDX_0 DT_N_S_def_lvol_conf_list_S_lvol42
#define DT_N_S_soc_S_gpio_40099000_P_lvol_maps_IDX_0_PH DT_N_S_def_lvol_conf_list_S_lvol42
#define DT_N_S_soc_S_gpio_40099000_P_lvol_maps_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40099000_P_lvol_maps_IDX_1 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40099000_P_lvol_maps_IDX_1_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40099000_P_lvol_maps_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40099000_P_lvol_maps_IDX_2 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40099000_P_lvol_maps_IDX_2_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40099000_P_lvol_maps_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40099000_P_lvol_maps_IDX_3 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40099000_P_lvol_maps_IDX_3_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40099000_P_lvol_maps_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40099000_P_lvol_maps_IDX_4 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40099000_P_lvol_maps_IDX_4_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40099000_P_lvol_maps_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_40099000_P_lvol_maps_IDX_5 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40099000_P_lvol_maps_IDX_5_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40099000_P_lvol_maps_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_40099000_P_lvol_maps_IDX_6 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40099000_P_lvol_maps_IDX_6_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40099000_P_lvol_maps_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_40099000_P_lvol_maps_IDX_7 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40099000_P_lvol_maps_IDX_7_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40099000_P_lvol_maps_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_40099000_P_lvol_maps_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40099000, lvol_maps, 0) \
	fn(DT_N_S_soc_S_gpio_40099000, lvol_maps, 1) \
	fn(DT_N_S_soc_S_gpio_40099000, lvol_maps, 2) \
	fn(DT_N_S_soc_S_gpio_40099000, lvol_maps, 3) \
	fn(DT_N_S_soc_S_gpio_40099000, lvol_maps, 4) \
	fn(DT_N_S_soc_S_gpio_40099000, lvol_maps, 5) \
	fn(DT_N_S_soc_S_gpio_40099000, lvol_maps, 6) \
	fn(DT_N_S_soc_S_gpio_40099000, lvol_maps, 7)
#define DT_N_S_soc_S_gpio_40099000_P_lvol_maps_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40099000, lvol_maps, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40099000, lvol_maps, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40099000, lvol_maps, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40099000, lvol_maps, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40099000, lvol_maps, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40099000, lvol_maps, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40099000, lvol_maps, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40099000, lvol_maps, 7)
#define DT_N_S_soc_S_gpio_40099000_P_lvol_maps_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40099000, lvol_maps, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40099000, lvol_maps, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40099000, lvol_maps, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40099000, lvol_maps, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40099000, lvol_maps, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40099000, lvol_maps, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40099000, lvol_maps, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40099000, lvol_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40099000_P_lvol_maps_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40099000, lvol_maps, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40099000, lvol_maps, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40099000, lvol_maps, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40099000, lvol_maps, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40099000, lvol_maps, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40099000, lvol_maps, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40099000, lvol_maps, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40099000, lvol_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40099000_P_lvol_maps_LEN 8
#define DT_N_S_soc_S_gpio_40099000_P_lvol_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_40099000_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40099000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40099000_P_ngpios 32
#define DT_N_S_soc_S_gpio_40099000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40099000_P_compatible {"nuvoton,npcx-gpio"}
#define DT_N_S_soc_S_gpio_40099000_P_compatible_IDX_0 "nuvoton,npcx-gpio"
#define DT_N_S_soc_S_gpio_40099000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-gpio
#define DT_N_S_soc_S_gpio_40099000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_gpio
#define DT_N_S_soc_S_gpio_40099000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_GPIO
#define DT_N_S_soc_S_gpio_40099000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40099000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40099000, compatible, 0)
#define DT_N_S_soc_S_gpio_40099000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40099000, compatible, 0)
#define DT_N_S_soc_S_gpio_40099000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40099000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40099000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40099000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40099000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40099000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40099000_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40099000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40099000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40099000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /poc-gpio
 *
 * Node identifier: DT_N_S_poc_gpio
 *
 * Binding (compatible = poc-gpios):
 *   /home/bk911/projects/nvt/lenovo/lnv-npcx-zephyr/dts/bindings/gpio/poc-gpios.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_poc_gpio_PATH "/poc-gpio"

/* Node's name with unit-address: */
#define DT_N_S_poc_gpio_FULL_NAME "poc-gpio"

/* Node parent (/) identifier: */
#define DT_N_S_poc_gpio_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_poc_gpio_CHILD_IDX 20

/* Helper macros for child nodes of this node. */
#define DT_N_S_poc_gpio_FOREACH_CHILD(fn) fn(DT_N_S_poc_gpio_S_pulse_out) fn(DT_N_S_poc_gpio_S_pulse_in) fn(DT_N_S_poc_gpio_S_observe_out)
#define DT_N_S_poc_gpio_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_poc_gpio_S_pulse_out) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_poc_gpio_S_pulse_in) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_poc_gpio_S_observe_out)
#define DT_N_S_poc_gpio_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_poc_gpio_S_pulse_out, __VA_ARGS__) fn(DT_N_S_poc_gpio_S_pulse_in, __VA_ARGS__) fn(DT_N_S_poc_gpio_S_observe_out, __VA_ARGS__)
#define DT_N_S_poc_gpio_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_poc_gpio_S_pulse_out, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_poc_gpio_S_pulse_in, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_poc_gpio_S_observe_out, __VA_ARGS__)
#define DT_N_S_poc_gpio_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_poc_gpio_S_pulse_out) fn(DT_N_S_poc_gpio_S_pulse_in) fn(DT_N_S_poc_gpio_S_observe_out)
#define DT_N_S_poc_gpio_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_poc_gpio_S_pulse_out) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_poc_gpio_S_pulse_in) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_poc_gpio_S_observe_out)
#define DT_N_S_poc_gpio_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_poc_gpio_S_pulse_out, __VA_ARGS__) fn(DT_N_S_poc_gpio_S_pulse_in, __VA_ARGS__) fn(DT_N_S_poc_gpio_S_observe_out, __VA_ARGS__)
#define DT_N_S_poc_gpio_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_poc_gpio_S_pulse_out, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_poc_gpio_S_pulse_in, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_poc_gpio_S_observe_out, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_poc_gpio_ORD 263
#define DT_N_S_poc_gpio_ORD_STR_SORTABLE 00263

/* Ordinals for what this node depends on directly: */
#define DT_N_S_poc_gpio_REQUIRES_ORDS \
	0, /* / */ \
	259, /* /soc/gpio@40095000 */ \
	262, /* /soc/gpio@40099000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_poc_gpio_SUPPORTS_ORDS \
	264, /* /poc-gpio/observe_out */ \
	265, /* /poc-gpio/pulse_in */ \
	266, /* /poc-gpio/pulse_out */

/* Existence and alternate IDs: */
#define DT_N_S_poc_gpio_EXISTS 1
#define DT_N_INST_0_poc_gpios DT_N_S_poc_gpio

/* Macros for properties that are special in the specification: */
#define DT_N_S_poc_gpio_REG_NUM 0
#define DT_N_S_poc_gpio_RANGES_NUM 0
#define DT_N_S_poc_gpio_FOREACH_RANGE(fn) 
#define DT_N_S_poc_gpio_IRQ_NUM 0
#define DT_N_S_poc_gpio_COMPAT_MATCHES_poc_gpios 1
#define DT_N_S_poc_gpio_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_poc_gpio_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_poc_gpio_P_compatible {"poc-gpios"}
#define DT_N_S_poc_gpio_P_compatible_IDX_0 "poc-gpios"
#define DT_N_S_poc_gpio_P_compatible_IDX_0_STRING_UNQUOTED poc-gpios
#define DT_N_S_poc_gpio_P_compatible_IDX_0_STRING_TOKEN poc_gpios
#define DT_N_S_poc_gpio_P_compatible_IDX_0_STRING_UPPER_TOKEN POC_GPIOS
#define DT_N_S_poc_gpio_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_poc_gpio_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_poc_gpio, compatible, 0)
#define DT_N_S_poc_gpio_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_poc_gpio, compatible, 0)
#define DT_N_S_poc_gpio_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_poc_gpio, compatible, 0, __VA_ARGS__)
#define DT_N_S_poc_gpio_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_poc_gpio, compatible, 0, __VA_ARGS__)
#define DT_N_S_poc_gpio_P_compatible_LEN 1
#define DT_N_S_poc_gpio_P_compatible_EXISTS 1

/*
 * Devicetree node: /poc-gpio/observe_out
 *
 * Node identifier: DT_N_S_poc_gpio_S_observe_out
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_poc_gpio_S_observe_out_PATH "/poc-gpio/observe_out"

/* Node's name with unit-address: */
#define DT_N_S_poc_gpio_S_observe_out_FULL_NAME "observe_out"

/* Node parent (/poc-gpio) identifier: */
#define DT_N_S_poc_gpio_S_observe_out_PARENT DT_N_S_poc_gpio

/* Node's index in its parent's list of children: */
#define DT_N_S_poc_gpio_S_observe_out_CHILD_IDX 2

/* Helper macros for child nodes of this node. */
#define DT_N_S_poc_gpio_S_observe_out_FOREACH_CHILD(fn) 
#define DT_N_S_poc_gpio_S_observe_out_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_poc_gpio_S_observe_out_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_poc_gpio_S_observe_out_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_poc_gpio_S_observe_out_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_poc_gpio_S_observe_out_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_poc_gpio_S_observe_out_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_poc_gpio_S_observe_out_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_poc_gpio_S_observe_out_ORD 264
#define DT_N_S_poc_gpio_S_observe_out_ORD_STR_SORTABLE 00264

/* Ordinals for what this node depends on directly: */
#define DT_N_S_poc_gpio_S_observe_out_REQUIRES_ORDS \
	262, /* /soc/gpio@40099000 */ \
	263, /* /poc-gpio */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_poc_gpio_S_observe_out_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_poc_gpio_S_observe_out_EXISTS 1
#define DT_N_ALIAS_gpio_obs             DT_N_S_poc_gpio_S_observe_out
#define DT_N_NODELABEL_gpio_observe_out DT_N_S_poc_gpio_S_observe_out

/* Macros for properties that are special in the specification: */
#define DT_N_S_poc_gpio_S_observe_out_REG_NUM 0
#define DT_N_S_poc_gpio_S_observe_out_RANGES_NUM 0
#define DT_N_S_poc_gpio_S_observe_out_FOREACH_RANGE(fn) 
#define DT_N_S_poc_gpio_S_observe_out_IRQ_NUM 0
#define DT_N_S_poc_gpio_S_observe_out_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_poc_gpio_S_observe_out_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_poc_gpio_S_observe_out_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_poc_gpio_S_observe_out_P_gpios_IDX_0_PH DT_N_S_soc_S_gpio_40099000
#define DT_N_S_poc_gpio_S_observe_out_P_gpios_IDX_0_VAL_pin 5
#define DT_N_S_poc_gpio_S_observe_out_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_poc_gpio_S_observe_out_P_gpios_IDX_0_VAL_flags 655360
#define DT_N_S_poc_gpio_S_observe_out_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_poc_gpio_S_observe_out_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_poc_gpio_S_observe_out, gpios, 0)
#define DT_N_S_poc_gpio_S_observe_out_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_poc_gpio_S_observe_out, gpios, 0)
#define DT_N_S_poc_gpio_S_observe_out_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_poc_gpio_S_observe_out, gpios, 0, __VA_ARGS__)
#define DT_N_S_poc_gpio_S_observe_out_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_poc_gpio_S_observe_out, gpios, 0, __VA_ARGS__)
#define DT_N_S_poc_gpio_S_observe_out_P_gpios_LEN 1
#define DT_N_S_poc_gpio_S_observe_out_P_gpios_EXISTS 1

/*
 * Devicetree node: /poc-gpio/pulse_in
 *
 * Node identifier: DT_N_S_poc_gpio_S_pulse_in
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_poc_gpio_S_pulse_in_PATH "/poc-gpio/pulse_in"

/* Node's name with unit-address: */
#define DT_N_S_poc_gpio_S_pulse_in_FULL_NAME "pulse_in"

/* Node parent (/poc-gpio) identifier: */
#define DT_N_S_poc_gpio_S_pulse_in_PARENT DT_N_S_poc_gpio

/* Node's index in its parent's list of children: */
#define DT_N_S_poc_gpio_S_pulse_in_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_poc_gpio_S_pulse_in_FOREACH_CHILD(fn) 
#define DT_N_S_poc_gpio_S_pulse_in_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_poc_gpio_S_pulse_in_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_poc_gpio_S_pulse_in_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_poc_gpio_S_pulse_in_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_poc_gpio_S_pulse_in_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_poc_gpio_S_pulse_in_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_poc_gpio_S_pulse_in_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_poc_gpio_S_pulse_in_ORD 265
#define DT_N_S_poc_gpio_S_pulse_in_ORD_STR_SORTABLE 00265

/* Ordinals for what this node depends on directly: */
#define DT_N_S_poc_gpio_S_pulse_in_REQUIRES_ORDS \
	259, /* /soc/gpio@40095000 */ \
	263, /* /poc-gpio */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_poc_gpio_S_pulse_in_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_poc_gpio_S_pulse_in_EXISTS 1
#define DT_N_ALIAS_gpio_in           DT_N_S_poc_gpio_S_pulse_in
#define DT_N_NODELABEL_gpio_pulse_in DT_N_S_poc_gpio_S_pulse_in

/* Macros for properties that are special in the specification: */
#define DT_N_S_poc_gpio_S_pulse_in_REG_NUM 0
#define DT_N_S_poc_gpio_S_pulse_in_RANGES_NUM 0
#define DT_N_S_poc_gpio_S_pulse_in_FOREACH_RANGE(fn) 
#define DT_N_S_poc_gpio_S_pulse_in_IRQ_NUM 0
#define DT_N_S_poc_gpio_S_pulse_in_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_poc_gpio_S_pulse_in_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_poc_gpio_S_pulse_in_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_poc_gpio_S_pulse_in_P_gpios_IDX_0_PH DT_N_S_soc_S_gpio_40095000
#define DT_N_S_poc_gpio_S_pulse_in_P_gpios_IDX_0_VAL_pin 0
#define DT_N_S_poc_gpio_S_pulse_in_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_poc_gpio_S_pulse_in_P_gpios_IDX_0_VAL_flags 65536
#define DT_N_S_poc_gpio_S_pulse_in_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_poc_gpio_S_pulse_in_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_poc_gpio_S_pulse_in, gpios, 0)
#define DT_N_S_poc_gpio_S_pulse_in_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_poc_gpio_S_pulse_in, gpios, 0)
#define DT_N_S_poc_gpio_S_pulse_in_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_poc_gpio_S_pulse_in, gpios, 0, __VA_ARGS__)
#define DT_N_S_poc_gpio_S_pulse_in_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_poc_gpio_S_pulse_in, gpios, 0, __VA_ARGS__)
#define DT_N_S_poc_gpio_S_pulse_in_P_gpios_LEN 1
#define DT_N_S_poc_gpio_S_pulse_in_P_gpios_EXISTS 1

/*
 * Devicetree node: /poc-gpio/pulse_out
 *
 * Node identifier: DT_N_S_poc_gpio_S_pulse_out
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_poc_gpio_S_pulse_out_PATH "/poc-gpio/pulse_out"

/* Node's name with unit-address: */
#define DT_N_S_poc_gpio_S_pulse_out_FULL_NAME "pulse_out"

/* Node parent (/poc-gpio) identifier: */
#define DT_N_S_poc_gpio_S_pulse_out_PARENT DT_N_S_poc_gpio

/* Node's index in its parent's list of children: */
#define DT_N_S_poc_gpio_S_pulse_out_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_poc_gpio_S_pulse_out_FOREACH_CHILD(fn) 
#define DT_N_S_poc_gpio_S_pulse_out_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_poc_gpio_S_pulse_out_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_poc_gpio_S_pulse_out_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_poc_gpio_S_pulse_out_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_poc_gpio_S_pulse_out_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_poc_gpio_S_pulse_out_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_poc_gpio_S_pulse_out_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_poc_gpio_S_pulse_out_ORD 266
#define DT_N_S_poc_gpio_S_pulse_out_ORD_STR_SORTABLE 00266

/* Ordinals for what this node depends on directly: */
#define DT_N_S_poc_gpio_S_pulse_out_REQUIRES_ORDS \
	259, /* /soc/gpio@40095000 */ \
	263, /* /poc-gpio */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_poc_gpio_S_pulse_out_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_poc_gpio_S_pulse_out_EXISTS 1
#define DT_N_ALIAS_gpio_out           DT_N_S_poc_gpio_S_pulse_out
#define DT_N_NODELABEL_gpio_pulse_out DT_N_S_poc_gpio_S_pulse_out

/* Macros for properties that are special in the specification: */
#define DT_N_S_poc_gpio_S_pulse_out_REG_NUM 0
#define DT_N_S_poc_gpio_S_pulse_out_RANGES_NUM 0
#define DT_N_S_poc_gpio_S_pulse_out_FOREACH_RANGE(fn) 
#define DT_N_S_poc_gpio_S_pulse_out_IRQ_NUM 0
#define DT_N_S_poc_gpio_S_pulse_out_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_poc_gpio_S_pulse_out_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_poc_gpio_S_pulse_out_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_poc_gpio_S_pulse_out_P_gpios_IDX_0_PH DT_N_S_soc_S_gpio_40095000
#define DT_N_S_poc_gpio_S_pulse_out_P_gpios_IDX_0_VAL_pin 5
#define DT_N_S_poc_gpio_S_pulse_out_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_poc_gpio_S_pulse_out_P_gpios_IDX_0_VAL_flags 655360
#define DT_N_S_poc_gpio_S_pulse_out_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_poc_gpio_S_pulse_out_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_poc_gpio_S_pulse_out, gpios, 0)
#define DT_N_S_poc_gpio_S_pulse_out_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_poc_gpio_S_pulse_out, gpios, 0)
#define DT_N_S_poc_gpio_S_pulse_out_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_poc_gpio_S_pulse_out, gpios, 0, __VA_ARGS__)
#define DT_N_S_poc_gpio_S_pulse_out_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_poc_gpio_S_pulse_out, gpios, 0, __VA_ARGS__)
#define DT_N_S_poc_gpio_S_pulse_out_P_gpios_LEN 1
#define DT_N_S_poc_gpio_S_pulse_out_P_gpios_EXISTS 1

/*
 * Devicetree node: /pinctrl/periph-pwm1
 *
 * Node identifier: DT_N_S_pinctrl_S_periph_pwm1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_periph_pwm1_PATH "/pinctrl/periph-pwm1"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_periph_pwm1_FULL_NAME "periph-pwm1"

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_periph_pwm1_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_periph_pwm1_CHILD_IDX 6

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_periph_pwm1_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_periph_pwm1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_periph_pwm1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_periph_pwm1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_periph_pwm1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_periph_pwm1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_periph_pwm1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_periph_pwm1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_periph_pwm1_ORD 267
#define DT_N_S_pinctrl_S_periph_pwm1_ORD_STR_SORTABLE 00267

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_periph_pwm1_REQUIRES_ORDS \
	38, /* /npcx-alts-map/alt51 */ \
	39, /* /pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_periph_pwm1_SUPPORTS_ORDS \
	269, /* /soc/pwm@40082000 */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_periph_pwm1_EXISTS 1
#define DT_N_NODELABEL_pwmb_gp21 DT_N_S_pinctrl_S_periph_pwm1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_periph_pwm1_REG_NUM 0
#define DT_N_S_pinctrl_S_periph_pwm1_RANGES_NUM 0
#define DT_N_S_pinctrl_S_periph_pwm1_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_periph_pwm1_IRQ_NUM 0
#define DT_N_S_pinctrl_S_periph_pwm1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_periph_pwm1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_periph_pwm1_P_pinmux DT_N_S_npcx_alts_map_S_alt51
#define DT_N_S_pinctrl_S_periph_pwm1_P_pinmux_IDX_0 DT_N_S_npcx_alts_map_S_alt51
#define DT_N_S_pinctrl_S_periph_pwm1_P_pinmux_IDX_0_PH DT_N_S_npcx_alts_map_S_alt51
#define DT_N_S_pinctrl_S_periph_pwm1_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_periph_pwm1_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_periph_pwm1, pinmux, 0)
#define DT_N_S_pinctrl_S_periph_pwm1_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_periph_pwm1, pinmux, 0)
#define DT_N_S_pinctrl_S_periph_pwm1_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_periph_pwm1, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_periph_pwm1_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_periph_pwm1, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_periph_pwm1_P_pinmux_LEN 1
#define DT_N_S_pinctrl_S_periph_pwm1_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_periph_pwm1_P_pinmux_locked 0
#define DT_N_S_pinctrl_S_periph_pwm1_P_pinmux_locked_EXISTS 1
#define DT_N_S_pinctrl_S_periph_pwm1_P_pinmux_gpio 0
#define DT_N_S_pinctrl_S_periph_pwm1_P_pinmux_gpio_EXISTS 1
#define DT_N_S_pinctrl_S_periph_pwm1_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_periph_pwm1_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_periph_pwm1_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_periph_pwm1_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_periph_pwm1_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_periph_pwm1_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/clock-controller@4000d000
 *
 * Node identifier: DT_N_S_soc_S_clock_controller_4000d000
 *
 * Binding (compatible = nuvoton,npcx-pcc):
 *   $ZEPHYR_BASE/dts/bindings/clock/nuvoton,npcx-pcc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_clock_controller_4000d000_PATH "/soc/clock-controller@4000d000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_clock_controller_4000d000_FULL_NAME "clock-controller@4000d000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_clock_controller_4000d000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_clock_controller_4000d000_CHILD_IDX 3

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_clock_controller_4000d000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_clock_controller_4000d000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_clock_controller_4000d000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_clock_controller_4000d000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_clock_controller_4000d000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_clock_controller_4000d000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_clock_controller_4000d000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_clock_controller_4000d000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_clock_controller_4000d000_ORD 268
#define DT_N_S_soc_S_clock_controller_4000d000_ORD_STR_SORTABLE 00268

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_clock_controller_4000d000_REQUIRES_ORDS \
	4, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_clock_controller_4000d000_SUPPORTS_ORDS \
	269, /* /soc/pwm@40082000 */ \
	273, /* /soc/adc@400d1000 */ \
	277, /* /soc/espi@4000a000 */ \
	425, /* /soc/kscan@400a3000 */ \
	427, /* /soc/lpc@400c1000 */ \
	430, /* /soc/peci@400d4000 */ \
	431, /* /soc/pwm@40080000 */ \
	432, /* /soc/pwm@40084000 */ \
	433, /* /soc/pwm@40086000 */ \
	434, /* /soc/pwm@4008a000 */ \
	435, /* /soc/pwm@40090000 */ \
	436, /* /soc/pwm@40092000 */ \
	437, /* /soc/pwm@40094000 */ \
	441, /* /soc/serial@400c4000 */ \
	442, /* /soc/tach@400e1000 */ \
	443, /* /soc/tach@400e3000 */ \
	444, /* /soc/tach@400e5000 */ \
	445, /* /soc/tach@400e7000 */ \
	446, /* /soc/tach@400e9000 */ \
	447, /* /soc/timer@400b0000 */ \
	453, /* /soc/i2c@40003000 */ \
	456, /* /soc/i2c@40004000 */ \
	459, /* /soc/i2c@40005000 */ \
	462, /* /soc/i2c@40006000 */ \
	465, /* /soc/i2c@40007000 */ \
	467, /* /soc/i2c@40008000 */ \
	470, /* /soc/ps2@400b1000 */ \
	478, /* /soc/quadspi@40020000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_clock_controller_4000d000_EXISTS 1
#define DT_N_INST_0_nuvoton_npcx_pcc DT_N_S_soc_S_clock_controller_4000d000
#define DT_N_NODELABEL_pcc           DT_N_S_soc_S_clock_controller_4000d000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_clock_controller_4000d000_REG_NUM 2
#define DT_N_S_soc_S_clock_controller_4000d000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_controller_4000d000_REG_IDX_0_VAL_ADDRESS 1073795072 /* 0x4000d000 */
#define DT_N_S_soc_S_clock_controller_4000d000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_clock_controller_4000d000_REG_IDX_1_EXISTS 1
#define DT_N_S_soc_S_clock_controller_4000d000_REG_IDX_1_VAL_ADDRESS 1074483200 /* 0x400b5000 */
#define DT_N_S_soc_S_clock_controller_4000d000_REG_IDX_1_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_clock_controller_4000d000_REG_NAME_pmc_VAL_ADDRESS DT_N_S_soc_S_clock_controller_4000d000_REG_IDX_0_VAL_ADDRESS
#define DT_N_S_soc_S_clock_controller_4000d000_REG_NAME_pmc_VAL_SIZE DT_N_S_soc_S_clock_controller_4000d000_REG_IDX_0_VAL_SIZE
#define DT_N_S_soc_S_clock_controller_4000d000_REG_NAME_cdcg_VAL_ADDRESS DT_N_S_soc_S_clock_controller_4000d000_REG_IDX_1_VAL_ADDRESS
#define DT_N_S_soc_S_clock_controller_4000d000_REG_NAME_cdcg_VAL_SIZE DT_N_S_soc_S_clock_controller_4000d000_REG_IDX_1_VAL_SIZE
#define DT_N_S_soc_S_clock_controller_4000d000_RANGES_NUM 0
#define DT_N_S_soc_S_clock_controller_4000d000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_clock_controller_4000d000_IRQ_NUM 0
#define DT_N_S_soc_S_clock_controller_4000d000_COMPAT_MATCHES_nuvoton_npcx_pcc 1
#define DT_N_S_soc_S_clock_controller_4000d000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_controller_4000d000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_clock_controller_4000d000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_controller_4000d000_COMPAT_MODEL_IDX_0 "npcx-pcc"
#define DT_N_S_soc_S_clock_controller_4000d000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_clock_controller_4000d000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_clock_controller_4000d000_P_reg {1073795072 /* 0x4000d000 */, 8192 /* 0x2000 */, 1074483200 /* 0x400b5000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_clock_controller_4000d000_P_reg_IDX_0 1073795072
#define DT_N_S_soc_S_clock_controller_4000d000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_controller_4000d000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_clock_controller_4000d000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_clock_controller_4000d000_P_reg_IDX_2 1074483200
#define DT_N_S_soc_S_clock_controller_4000d000_P_reg_IDX_2_EXISTS 1
#define DT_N_S_soc_S_clock_controller_4000d000_P_reg_IDX_3 8192
#define DT_N_S_soc_S_clock_controller_4000d000_P_reg_IDX_3_EXISTS 1
#define DT_N_S_soc_S_clock_controller_4000d000_P_reg_EXISTS 1
#define DT_N_S_soc_S_clock_controller_4000d000_P_clock_frequency 90000000
#define DT_N_S_soc_S_clock_controller_4000d000_P_clock_frequency_ENUM_IDX 3
#define DT_N_S_soc_S_clock_controller_4000d000_P_clock_frequency_ENUM_VAL_90000000_EXISTS 1
#define DT_N_S_soc_S_clock_controller_4000d000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_clock_controller_4000d000_P_core_prescaler 6
#define DT_N_S_soc_S_clock_controller_4000d000_P_core_prescaler_ENUM_IDX 5
#define DT_N_S_soc_S_clock_controller_4000d000_P_core_prescaler_ENUM_VAL_6_EXISTS 1
#define DT_N_S_soc_S_clock_controller_4000d000_P_core_prescaler_EXISTS 1
#define DT_N_S_soc_S_clock_controller_4000d000_P_apb1_prescaler 6
#define DT_N_S_soc_S_clock_controller_4000d000_P_apb1_prescaler_ENUM_IDX 5
#define DT_N_S_soc_S_clock_controller_4000d000_P_apb1_prescaler_ENUM_VAL_6_EXISTS 1
#define DT_N_S_soc_S_clock_controller_4000d000_P_apb1_prescaler_EXISTS 1
#define DT_N_S_soc_S_clock_controller_4000d000_P_apb2_prescaler 6
#define DT_N_S_soc_S_clock_controller_4000d000_P_apb2_prescaler_ENUM_IDX 5
#define DT_N_S_soc_S_clock_controller_4000d000_P_apb2_prescaler_ENUM_VAL_6_EXISTS 1
#define DT_N_S_soc_S_clock_controller_4000d000_P_apb2_prescaler_EXISTS 1
#define DT_N_S_soc_S_clock_controller_4000d000_P_apb3_prescaler 6
#define DT_N_S_soc_S_clock_controller_4000d000_P_apb3_prescaler_ENUM_IDX 5
#define DT_N_S_soc_S_clock_controller_4000d000_P_apb3_prescaler_ENUM_VAL_6_EXISTS 1
#define DT_N_S_soc_S_clock_controller_4000d000_P_apb3_prescaler_EXISTS 1
#define DT_N_S_soc_S_clock_controller_4000d000_P_ram_pd_depth 15
#define DT_N_S_soc_S_clock_controller_4000d000_P_ram_pd_depth_ENUM_IDX 2
#define DT_N_S_soc_S_clock_controller_4000d000_P_ram_pd_depth_ENUM_VAL_15_EXISTS 1
#define DT_N_S_soc_S_clock_controller_4000d000_P_ram_pd_depth_EXISTS 1
#define DT_N_S_soc_S_clock_controller_4000d000_P_pwdwn_ctl_val {231 /* 0xe7 */, 251 /* 0xfb */, 255 /* 0xff */, 127 /* 0x7f */, 183 /* 0xb7 */, 250 /* 0xfa */, 127 /* 0x7f */}
#define DT_N_S_soc_S_clock_controller_4000d000_P_pwdwn_ctl_val_IDX_0 231
#define DT_N_S_soc_S_clock_controller_4000d000_P_pwdwn_ctl_val_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_controller_4000d000_P_pwdwn_ctl_val_IDX_1 251
#define DT_N_S_soc_S_clock_controller_4000d000_P_pwdwn_ctl_val_IDX_1_EXISTS 1
#define DT_N_S_soc_S_clock_controller_4000d000_P_pwdwn_ctl_val_IDX_2 255
#define DT_N_S_soc_S_clock_controller_4000d000_P_pwdwn_ctl_val_IDX_2_EXISTS 1
#define DT_N_S_soc_S_clock_controller_4000d000_P_pwdwn_ctl_val_IDX_3 127
#define DT_N_S_soc_S_clock_controller_4000d000_P_pwdwn_ctl_val_IDX_3_EXISTS 1
#define DT_N_S_soc_S_clock_controller_4000d000_P_pwdwn_ctl_val_IDX_4 183
#define DT_N_S_soc_S_clock_controller_4000d000_P_pwdwn_ctl_val_IDX_4_EXISTS 1
#define DT_N_S_soc_S_clock_controller_4000d000_P_pwdwn_ctl_val_IDX_5 250
#define DT_N_S_soc_S_clock_controller_4000d000_P_pwdwn_ctl_val_IDX_5_EXISTS 1
#define DT_N_S_soc_S_clock_controller_4000d000_P_pwdwn_ctl_val_IDX_6 127
#define DT_N_S_soc_S_clock_controller_4000d000_P_pwdwn_ctl_val_IDX_6_EXISTS 1
#define DT_N_S_soc_S_clock_controller_4000d000_P_pwdwn_ctl_val_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_clock_controller_4000d000, pwdwn_ctl_val, 0) \
	fn(DT_N_S_soc_S_clock_controller_4000d000, pwdwn_ctl_val, 1) \
	fn(DT_N_S_soc_S_clock_controller_4000d000, pwdwn_ctl_val, 2) \
	fn(DT_N_S_soc_S_clock_controller_4000d000, pwdwn_ctl_val, 3) \
	fn(DT_N_S_soc_S_clock_controller_4000d000, pwdwn_ctl_val, 4) \
	fn(DT_N_S_soc_S_clock_controller_4000d000, pwdwn_ctl_val, 5) \
	fn(DT_N_S_soc_S_clock_controller_4000d000, pwdwn_ctl_val, 6)
#define DT_N_S_soc_S_clock_controller_4000d000_P_pwdwn_ctl_val_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_clock_controller_4000d000, pwdwn_ctl_val, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_clock_controller_4000d000, pwdwn_ctl_val, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_clock_controller_4000d000, pwdwn_ctl_val, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_clock_controller_4000d000, pwdwn_ctl_val, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_clock_controller_4000d000, pwdwn_ctl_val, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_clock_controller_4000d000, pwdwn_ctl_val, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_clock_controller_4000d000, pwdwn_ctl_val, 6)
#define DT_N_S_soc_S_clock_controller_4000d000_P_pwdwn_ctl_val_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_clock_controller_4000d000, pwdwn_ctl_val, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_clock_controller_4000d000, pwdwn_ctl_val, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_clock_controller_4000d000, pwdwn_ctl_val, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_clock_controller_4000d000, pwdwn_ctl_val, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_clock_controller_4000d000, pwdwn_ctl_val, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_clock_controller_4000d000, pwdwn_ctl_val, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_clock_controller_4000d000, pwdwn_ctl_val, 6, __VA_ARGS__)
#define DT_N_S_soc_S_clock_controller_4000d000_P_pwdwn_ctl_val_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_clock_controller_4000d000, pwdwn_ctl_val, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_clock_controller_4000d000, pwdwn_ctl_val, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_clock_controller_4000d000, pwdwn_ctl_val, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_clock_controller_4000d000, pwdwn_ctl_val, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_clock_controller_4000d000, pwdwn_ctl_val, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_clock_controller_4000d000, pwdwn_ctl_val, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_clock_controller_4000d000, pwdwn_ctl_val, 6, __VA_ARGS__)
#define DT_N_S_soc_S_clock_controller_4000d000_P_pwdwn_ctl_val_LEN 7
#define DT_N_S_soc_S_clock_controller_4000d000_P_pwdwn_ctl_val_EXISTS 1
#define DT_N_S_soc_S_clock_controller_4000d000_P_compatible {"nuvoton,npcx-pcc"}
#define DT_N_S_soc_S_clock_controller_4000d000_P_compatible_IDX_0 "nuvoton,npcx-pcc"
#define DT_N_S_soc_S_clock_controller_4000d000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-pcc
#define DT_N_S_soc_S_clock_controller_4000d000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_pcc
#define DT_N_S_soc_S_clock_controller_4000d000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_PCC
#define DT_N_S_soc_S_clock_controller_4000d000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_controller_4000d000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_clock_controller_4000d000, compatible, 0)
#define DT_N_S_soc_S_clock_controller_4000d000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_clock_controller_4000d000, compatible, 0)
#define DT_N_S_soc_S_clock_controller_4000d000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_clock_controller_4000d000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_clock_controller_4000d000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_clock_controller_4000d000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_clock_controller_4000d000_P_compatible_LEN 1
#define DT_N_S_soc_S_clock_controller_4000d000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_clock_controller_4000d000_P_reg_names {"pmc", "cdcg"}
#define DT_N_S_soc_S_clock_controller_4000d000_P_reg_names_IDX_0 "pmc"
#define DT_N_S_soc_S_clock_controller_4000d000_P_reg_names_IDX_0_STRING_UNQUOTED pmc
#define DT_N_S_soc_S_clock_controller_4000d000_P_reg_names_IDX_0_STRING_TOKEN pmc
#define DT_N_S_soc_S_clock_controller_4000d000_P_reg_names_IDX_0_STRING_UPPER_TOKEN PMC
#define DT_N_S_soc_S_clock_controller_4000d000_P_reg_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_controller_4000d000_P_reg_names_IDX_1 "cdcg"
#define DT_N_S_soc_S_clock_controller_4000d000_P_reg_names_IDX_1_STRING_UNQUOTED cdcg
#define DT_N_S_soc_S_clock_controller_4000d000_P_reg_names_IDX_1_STRING_TOKEN cdcg
#define DT_N_S_soc_S_clock_controller_4000d000_P_reg_names_IDX_1_STRING_UPPER_TOKEN CDCG
#define DT_N_S_soc_S_clock_controller_4000d000_P_reg_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_clock_controller_4000d000_P_reg_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_clock_controller_4000d000, reg_names, 0) \
	fn(DT_N_S_soc_S_clock_controller_4000d000, reg_names, 1)
#define DT_N_S_soc_S_clock_controller_4000d000_P_reg_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_clock_controller_4000d000, reg_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_clock_controller_4000d000, reg_names, 1)
#define DT_N_S_soc_S_clock_controller_4000d000_P_reg_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_clock_controller_4000d000, reg_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_clock_controller_4000d000, reg_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_clock_controller_4000d000_P_reg_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_clock_controller_4000d000, reg_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_clock_controller_4000d000, reg_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_clock_controller_4000d000_P_reg_names_LEN 2
#define DT_N_S_soc_S_clock_controller_4000d000_P_reg_names_EXISTS 1
#define DT_N_S_soc_S_clock_controller_4000d000_P_wakeup_source 0
#define DT_N_S_soc_S_clock_controller_4000d000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_clock_controller_4000d000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_clock_controller_4000d000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pwm@40082000
 *
 * Node identifier: DT_N_S_soc_S_pwm_40082000
 *
 * Binding (compatible = nuvoton,npcx-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/nuvoton,npcx-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm_40082000_PATH "/soc/pwm@40082000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm_40082000_FULL_NAME "pwm@40082000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm_40082000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pwm_40082000_CHILD_IDX 31

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pwm_40082000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm_40082000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm_40082000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm_40082000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pwm_40082000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm_40082000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm_40082000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm_40082000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm_40082000_ORD 269
#define DT_N_S_soc_S_pwm_40082000_ORD_STR_SORTABLE 00269

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm_40082000_REQUIRES_ORDS \
	4, /* /soc */ \
	267, /* /pinctrl/periph-pwm1 */ \
	268, /* /soc/clock-controller@4000d000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm_40082000_SUPPORTS_ORDS \
	270, /* /poc-leds-pwm */ \
	271, /* /poc-leds-pwm/pwm_led_0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm_40082000_EXISTS 1
#define DT_N_INST_0_nuvoton_npcx_pwm DT_N_S_soc_S_pwm_40082000
#define DT_N_NODELABEL_pwmb          DT_N_S_soc_S_pwm_40082000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm_40082000_REG_NUM 1
#define DT_N_S_soc_S_pwm_40082000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40082000_REG_IDX_0_VAL_ADDRESS 1074274304 /* 0x40082000 */
#define DT_N_S_soc_S_pwm_40082000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_pwm_40082000_RANGES_NUM 0
#define DT_N_S_soc_S_pwm_40082000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm_40082000_IRQ_NUM 0
#define DT_N_S_soc_S_pwm_40082000_COMPAT_MATCHES_nuvoton_npcx_pwm 1
#define DT_N_S_soc_S_pwm_40082000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40082000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_pwm_40082000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40082000_COMPAT_MODEL_IDX_0 "npcx-pwm"
#define DT_N_S_soc_S_pwm_40082000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm_40082000_PINCTRL_NUM 1
#define DT_N_S_soc_S_pwm_40082000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40082000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_pwm_40082000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_pwm_40082000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_pwm_40082000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_pwm_40082000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_periph_pwm1

/* Generic property macros: */
#define DT_N_S_soc_S_pwm_40082000_P_reg {1074274304 /* 0x40082000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_pwm_40082000_P_reg_IDX_0 1074274304
#define DT_N_S_soc_S_pwm_40082000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40082000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_pwm_40082000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm_40082000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm_40082000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40082000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_4000d000
#define DT_N_S_soc_S_pwm_40082000_P_clocks_IDX_0_VAL_bus 6
#define DT_N_S_soc_S_pwm_40082000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pwm_40082000_P_clocks_IDX_0_VAL_ctl 2
#define DT_N_S_soc_S_pwm_40082000_P_clocks_IDX_0_VAL_ctl_EXISTS 1
#define DT_N_S_soc_S_pwm_40082000_P_clocks_IDX_0_VAL_bit 1
#define DT_N_S_soc_S_pwm_40082000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_pwm_40082000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm_40082000, clocks, 0)
#define DT_N_S_soc_S_pwm_40082000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm_40082000, clocks, 0)
#define DT_N_S_soc_S_pwm_40082000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm_40082000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_40082000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm_40082000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_40082000_P_clocks_LEN 1
#define DT_N_S_soc_S_pwm_40082000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pwm_40082000_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_periph_pwm1
#define DT_N_S_soc_S_pwm_40082000_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_periph_pwm1
#define DT_N_S_soc_S_pwm_40082000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40082000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm_40082000, pinctrl_0, 0)
#define DT_N_S_soc_S_pwm_40082000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm_40082000, pinctrl_0, 0)
#define DT_N_S_soc_S_pwm_40082000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm_40082000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_40082000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm_40082000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_40082000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_pwm_40082000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40082000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_pwm_40082000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_pwm_40082000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_pwm_40082000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_pwm_40082000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_pwm_40082000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40082000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm_40082000, pinctrl_names, 0)
#define DT_N_S_soc_S_pwm_40082000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm_40082000, pinctrl_names, 0)
#define DT_N_S_soc_S_pwm_40082000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm_40082000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_40082000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm_40082000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_40082000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_pwm_40082000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_pwm_40082000_P_pwm_channel 1
#define DT_N_S_soc_S_pwm_40082000_P_pwm_channel_EXISTS 1
#define DT_N_S_soc_S_pwm_40082000_P_status "okay"
#define DT_N_S_soc_S_pwm_40082000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_pwm_40082000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_pwm_40082000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_pwm_40082000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_pwm_40082000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40082000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_pwm_40082000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_pwm_40082000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_pwm_40082000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_pwm_40082000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm_40082000, status, 0)
#define DT_N_S_soc_S_pwm_40082000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm_40082000, status, 0)
#define DT_N_S_soc_S_pwm_40082000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm_40082000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_40082000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm_40082000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_40082000_P_status_LEN 1
#define DT_N_S_soc_S_pwm_40082000_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm_40082000_P_compatible {"nuvoton,npcx-pwm"}
#define DT_N_S_soc_S_pwm_40082000_P_compatible_IDX_0 "nuvoton,npcx-pwm"
#define DT_N_S_soc_S_pwm_40082000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-pwm
#define DT_N_S_soc_S_pwm_40082000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_pwm
#define DT_N_S_soc_S_pwm_40082000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_PWM
#define DT_N_S_soc_S_pwm_40082000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40082000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm_40082000, compatible, 0)
#define DT_N_S_soc_S_pwm_40082000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm_40082000, compatible, 0)
#define DT_N_S_soc_S_pwm_40082000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm_40082000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_40082000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm_40082000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_40082000_P_compatible_LEN 1
#define DT_N_S_soc_S_pwm_40082000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm_40082000_P_wakeup_source 0
#define DT_N_S_soc_S_pwm_40082000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pwm_40082000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pwm_40082000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /poc-leds-pwm
 *
 * Node identifier: DT_N_S_poc_leds_pwm
 *
 * Binding (compatible = pwm-leds):
 *   $ZEPHYR_BASE/dts/bindings/led/pwm-leds.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_poc_leds_pwm_PATH "/poc-leds-pwm"

/* Node's name with unit-address: */
#define DT_N_S_poc_leds_pwm_FULL_NAME "poc-leds-pwm"

/* Node parent (/) identifier: */
#define DT_N_S_poc_leds_pwm_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_poc_leds_pwm_CHILD_IDX 21

/* Helper macros for child nodes of this node. */
#define DT_N_S_poc_leds_pwm_FOREACH_CHILD(fn) fn(DT_N_S_poc_leds_pwm_S_pwm_led_0)
#define DT_N_S_poc_leds_pwm_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_poc_leds_pwm_S_pwm_led_0)
#define DT_N_S_poc_leds_pwm_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_poc_leds_pwm_S_pwm_led_0, __VA_ARGS__)
#define DT_N_S_poc_leds_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_poc_leds_pwm_S_pwm_led_0, __VA_ARGS__)
#define DT_N_S_poc_leds_pwm_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_poc_leds_pwm_S_pwm_led_0)
#define DT_N_S_poc_leds_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_poc_leds_pwm_S_pwm_led_0)
#define DT_N_S_poc_leds_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_poc_leds_pwm_S_pwm_led_0, __VA_ARGS__)
#define DT_N_S_poc_leds_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_poc_leds_pwm_S_pwm_led_0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_poc_leds_pwm_ORD 270
#define DT_N_S_poc_leds_pwm_ORD_STR_SORTABLE 00270

/* Ordinals for what this node depends on directly: */
#define DT_N_S_poc_leds_pwm_REQUIRES_ORDS \
	0, /* / */ \
	269, /* /soc/pwm@40082000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_poc_leds_pwm_SUPPORTS_ORDS \
	271, /* /poc-leds-pwm/pwm_led_0 */

/* Existence and alternate IDs: */
#define DT_N_S_poc_leds_pwm_EXISTS 1
#define DT_N_INST_0_pwm_leds DT_N_S_poc_leds_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_poc_leds_pwm_REG_NUM 0
#define DT_N_S_poc_leds_pwm_RANGES_NUM 0
#define DT_N_S_poc_leds_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_poc_leds_pwm_IRQ_NUM 0
#define DT_N_S_poc_leds_pwm_COMPAT_MATCHES_pwm_leds 1
#define DT_N_S_poc_leds_pwm_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_poc_leds_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_poc_leds_pwm_P_compatible {"pwm-leds"}
#define DT_N_S_poc_leds_pwm_P_compatible_IDX_0 "pwm-leds"
#define DT_N_S_poc_leds_pwm_P_compatible_IDX_0_STRING_UNQUOTED pwm-leds
#define DT_N_S_poc_leds_pwm_P_compatible_IDX_0_STRING_TOKEN pwm_leds
#define DT_N_S_poc_leds_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN PWM_LEDS
#define DT_N_S_poc_leds_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_poc_leds_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_poc_leds_pwm, compatible, 0)
#define DT_N_S_poc_leds_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_poc_leds_pwm, compatible, 0)
#define DT_N_S_poc_leds_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_poc_leds_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_poc_leds_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_poc_leds_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_poc_leds_pwm_P_compatible_LEN 1
#define DT_N_S_poc_leds_pwm_P_compatible_EXISTS 1

/*
 * Devicetree node: /poc-leds-pwm/pwm_led_0
 *
 * Node identifier: DT_N_S_poc_leds_pwm_S_pwm_led_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_PATH "/poc-leds-pwm/pwm_led_0"

/* Node's name with unit-address: */
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_FULL_NAME "pwm_led_0"

/* Node parent (/poc-leds-pwm) identifier: */
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_PARENT DT_N_S_poc_leds_pwm

/* Node's index in its parent's list of children: */
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_FOREACH_CHILD(fn) 
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_ORD 271
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_ORD_STR_SORTABLE 00271

/* Ordinals for what this node depends on directly: */
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_REQUIRES_ORDS \
	269, /* /soc/pwm@40082000 */ \
	270, /* /poc-leds-pwm */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_EXISTS 1
#define DT_N_NODELABEL_pwm_led0_green DT_N_S_poc_leds_pwm_S_pwm_led_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_REG_NUM 0
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_RANGES_NUM 0
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_FOREACH_RANGE(fn) 
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_IRQ_NUM 0
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_P_pwms_IDX_0_EXISTS 1
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_P_pwms_IDX_0_PH DT_N_S_soc_S_pwm_40082000
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_P_pwms_IDX_0_VAL_channel 0
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_P_pwms_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_P_pwms_IDX_0_VAL_period 20000000
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_P_pwms_IDX_0_VAL_period_EXISTS 1
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_P_pwms_IDX_0_VAL_flags 1
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_P_pwms_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_P_pwms_FOREACH_PROP_ELEM(fn) fn(DT_N_S_poc_leds_pwm_S_pwm_led_0, pwms, 0)
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_P_pwms_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_poc_leds_pwm_S_pwm_led_0, pwms, 0)
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_P_pwms_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_poc_leds_pwm_S_pwm_led_0, pwms, 0, __VA_ARGS__)
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_P_pwms_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_poc_leds_pwm_S_pwm_led_0, pwms, 0, __VA_ARGS__)
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_P_pwms_LEN 1
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_P_pwms_EXISTS 1
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_P_label "User D7 green"
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_P_label_STRING_UNQUOTED User D7 green
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_P_label_STRING_TOKEN User_D7_green
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_P_label_STRING_UPPER_TOKEN USER_D7_GREEN
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_P_label_IDX_0 "User D7 green"
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_P_label_IDX_0_EXISTS 1
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_poc_leds_pwm_S_pwm_led_0, label, 0)
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_poc_leds_pwm_S_pwm_led_0, label, 0)
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_poc_leds_pwm_S_pwm_led_0, label, 0, __VA_ARGS__)
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_poc_leds_pwm_S_pwm_led_0, label, 0, __VA_ARGS__)
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_P_label_LEN 1
#define DT_N_S_poc_leds_pwm_S_pwm_led_0_P_label_EXISTS 1

/*
 * Devicetree node: /soc/interrupt-controller@e000e100
 *
 * Node identifier: DT_N_S_soc_S_interrupt_controller_e000e100
 *
 * Binding (compatible = arm,v7m-nvic):
 *   $ZEPHYR_BASE/dts/bindings/interrupt-controller/arm,v7m-nvic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PATH "/soc/interrupt-controller@e000e100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME "interrupt-controller@e000e100"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD 272
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD_STR_SORTABLE 00272

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REQUIRES_ORDS \
	4, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_SUPPORTS_ORDS \
	273, /* /soc/adc@400d1000 */ \
	277, /* /soc/espi@4000a000 */ \
	425, /* /soc/kscan@400a3000 */ \
	427, /* /soc/lpc@400c1000 */ \
	430, /* /soc/peci@400d4000 */ \
	441, /* /soc/serial@400c4000 */ \
	447, /* /soc/timer@400b0000 */ \
	453, /* /soc/i2c@40003000 */ \
	456, /* /soc/i2c@40004000 */ \
	459, /* /soc/i2c@40005000 */ \
	462, /* /soc/i2c@40006000 */ \
	465, /* /soc/i2c@40007000 */ \
	467, /* /soc/i2c@40008000 */ \
	470, /* /soc/ps2@400b1000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_EXISTS 1
#define DT_N_INST_0_arm_v7m_nvic DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_NODELABEL_nvic      DT_N_S_soc_S_interrupt_controller_e000e100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_NUM 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_ADDRESS 3758153984 /* 0xe000e100 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_SIZE 3072 /* 0xc00 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_RANGES_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_IRQ_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MATCHES_arm_v7m_nvic 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MODEL_IDX_0 "v7m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg {3758153984 /* 0xe000e100 */, 3072 /* 0xc00 */}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0 3758153984
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1 3072
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits 3
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible {"arm,v7m-nvic"}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0 "arm,v7m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_UNQUOTED arm,v7m-nvic
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_TOKEN arm_v7m_nvic
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_V7M_NVIC
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_LEN 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/adc@400d1000
 *
 * Node identifier: DT_N_S_soc_S_adc_400d1000
 *
 * Binding (compatible = nuvoton,npcx-adc):
 *   $ZEPHYR_BASE/dts/bindings/adc/nuvoton,npcx-adc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_adc_400d1000_PATH "/soc/adc@400d1000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_adc_400d1000_FULL_NAME "adc@400d1000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_adc_400d1000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_adc_400d1000_CHILD_IDX 38

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_adc_400d1000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_adc_400d1000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_400d1000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_400d1000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_adc_400d1000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_adc_400d1000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_400d1000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_400d1000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_400d1000_ORD 273
#define DT_N_S_soc_S_adc_400d1000_ORD_STR_SORTABLE 00273

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_400d1000_REQUIRES_ORDS \
	4, /* /soc */ \
	268, /* /soc/clock-controller@4000d000 */ \
	272, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_400d1000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_400d1000_EXISTS 1
#define DT_N_INST_0_nuvoton_npcx_adc DT_N_S_soc_S_adc_400d1000
#define DT_N_NODELABEL_adc0          DT_N_S_soc_S_adc_400d1000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_adc_400d1000_REG_NUM 1
#define DT_N_S_soc_S_adc_400d1000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_400d1000_REG_IDX_0_VAL_ADDRESS 1074597888 /* 0x400d1000 */
#define DT_N_S_soc_S_adc_400d1000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_adc_400d1000_RANGES_NUM 0
#define DT_N_S_soc_S_adc_400d1000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_adc_400d1000_IRQ_NUM 1
#define DT_N_S_soc_S_adc_400d1000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_400d1000_IRQ_IDX_0_VAL_irq 21
#define DT_N_S_soc_S_adc_400d1000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_adc_400d1000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_400d1000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_adc_400d1000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_adc_400d1000_COMPAT_MATCHES_nuvoton_npcx_adc 1
#define DT_N_S_soc_S_adc_400d1000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_400d1000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_adc_400d1000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_400d1000_COMPAT_MODEL_IDX_0 "npcx-adc"
#define DT_N_S_soc_S_adc_400d1000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_adc_400d1000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_adc_400d1000_P_reg {1074597888 /* 0x400d1000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_adc_400d1000_P_reg_IDX_0 1074597888
#define DT_N_S_soc_S_adc_400d1000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_400d1000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_adc_400d1000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_400d1000_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_400d1000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_400d1000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_4000d000
#define DT_N_S_soc_S_adc_400d1000_P_clocks_IDX_0_VAL_bus 5
#define DT_N_S_soc_S_adc_400d1000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_adc_400d1000_P_clocks_IDX_0_VAL_ctl 4
#define DT_N_S_soc_S_adc_400d1000_P_clocks_IDX_0_VAL_ctl_EXISTS 1
#define DT_N_S_soc_S_adc_400d1000_P_clocks_IDX_0_VAL_bit 4
#define DT_N_S_soc_S_adc_400d1000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_adc_400d1000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_400d1000, clocks, 0)
#define DT_N_S_soc_S_adc_400d1000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_400d1000, clocks, 0)
#define DT_N_S_soc_S_adc_400d1000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_400d1000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_400d1000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_400d1000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_400d1000_P_clocks_LEN 1
#define DT_N_S_soc_S_adc_400d1000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_adc_400d1000_P_vref_mv 3300
#define DT_N_S_soc_S_adc_400d1000_P_vref_mv_EXISTS 1
#define DT_N_S_soc_S_adc_400d1000_P_channel_count 12
#define DT_N_S_soc_S_adc_400d1000_P_channel_count_EXISTS 1
#define DT_N_S_soc_S_adc_400d1000_P_threshold_count 6
#define DT_N_S_soc_S_adc_400d1000_P_threshold_count_EXISTS 1
#define DT_N_S_soc_S_adc_400d1000_P_status "disabled"
#define DT_N_S_soc_S_adc_400d1000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_adc_400d1000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_adc_400d1000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_adc_400d1000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_adc_400d1000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_400d1000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_adc_400d1000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_adc_400d1000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_adc_400d1000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_adc_400d1000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_400d1000, status, 0)
#define DT_N_S_soc_S_adc_400d1000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_400d1000, status, 0)
#define DT_N_S_soc_S_adc_400d1000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_400d1000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_400d1000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_400d1000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_400d1000_P_status_LEN 1
#define DT_N_S_soc_S_adc_400d1000_P_status_EXISTS 1
#define DT_N_S_soc_S_adc_400d1000_P_compatible {"nuvoton,npcx-adc"}
#define DT_N_S_soc_S_adc_400d1000_P_compatible_IDX_0 "nuvoton,npcx-adc"
#define DT_N_S_soc_S_adc_400d1000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-adc
#define DT_N_S_soc_S_adc_400d1000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_adc
#define DT_N_S_soc_S_adc_400d1000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_ADC
#define DT_N_S_soc_S_adc_400d1000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_400d1000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_400d1000, compatible, 0)
#define DT_N_S_soc_S_adc_400d1000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_400d1000, compatible, 0)
#define DT_N_S_soc_S_adc_400d1000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_400d1000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_400d1000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_400d1000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_400d1000_P_compatible_LEN 1
#define DT_N_S_soc_S_adc_400d1000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_adc_400d1000_P_interrupts {21 /* 0x15 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_adc_400d1000_P_interrupts_IDX_0 21
#define DT_N_S_soc_S_adc_400d1000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_400d1000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_adc_400d1000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_400d1000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_adc_400d1000_P_wakeup_source 0
#define DT_N_S_soc_S_adc_400d1000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_adc_400d1000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_adc_400d1000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/bb-ram@400af000
 *
 * Node identifier: DT_N_S_soc_S_bb_ram_400af000
 *
 * Binding (compatible = nuvoton,npcx-bbram):
 *   $ZEPHYR_BASE/dts/bindings/memory-controllers/nuvoton,npcx-bbram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_bb_ram_400af000_PATH "/soc/bb-ram@400af000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_bb_ram_400af000_FULL_NAME "bb-ram@400af000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_bb_ram_400af000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_bb_ram_400af000_CHILD_IDX 2

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_bb_ram_400af000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_bb_ram_400af000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_bb_ram_400af000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_bb_ram_400af000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_bb_ram_400af000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_bb_ram_400af000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_bb_ram_400af000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_bb_ram_400af000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_bb_ram_400af000_ORD 274
#define DT_N_S_soc_S_bb_ram_400af000_ORD_STR_SORTABLE 00274

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_bb_ram_400af000_REQUIRES_ORDS \
	4, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_bb_ram_400af000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_bb_ram_400af000_EXISTS 1
#define DT_N_INST_0_nuvoton_npcx_bbram DT_N_S_soc_S_bb_ram_400af000
#define DT_N_NODELABEL_bbram           DT_N_S_soc_S_bb_ram_400af000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_bb_ram_400af000_REG_NUM 2
#define DT_N_S_soc_S_bb_ram_400af000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bb_ram_400af000_REG_IDX_0_VAL_ADDRESS 1074458624 /* 0x400af000 */
#define DT_N_S_soc_S_bb_ram_400af000_REG_IDX_0_VAL_SIZE 128 /* 0x80 */
#define DT_N_S_soc_S_bb_ram_400af000_REG_IDX_1_EXISTS 1
#define DT_N_S_soc_S_bb_ram_400af000_REG_IDX_1_VAL_ADDRESS 1074458880 /* 0x400af100 */
#define DT_N_S_soc_S_bb_ram_400af000_REG_IDX_1_VAL_SIZE 1 /* 0x1 */
#define DT_N_S_soc_S_bb_ram_400af000_REG_NAME_memory_VAL_ADDRESS DT_N_S_soc_S_bb_ram_400af000_REG_IDX_0_VAL_ADDRESS
#define DT_N_S_soc_S_bb_ram_400af000_REG_NAME_memory_VAL_SIZE DT_N_S_soc_S_bb_ram_400af000_REG_IDX_0_VAL_SIZE
#define DT_N_S_soc_S_bb_ram_400af000_REG_NAME_status_VAL_ADDRESS DT_N_S_soc_S_bb_ram_400af000_REG_IDX_1_VAL_ADDRESS
#define DT_N_S_soc_S_bb_ram_400af000_REG_NAME_status_VAL_SIZE DT_N_S_soc_S_bb_ram_400af000_REG_IDX_1_VAL_SIZE
#define DT_N_S_soc_S_bb_ram_400af000_RANGES_NUM 0
#define DT_N_S_soc_S_bb_ram_400af000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_bb_ram_400af000_IRQ_NUM 0
#define DT_N_S_soc_S_bb_ram_400af000_COMPAT_MATCHES_nuvoton_npcx_bbram 1
#define DT_N_S_soc_S_bb_ram_400af000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bb_ram_400af000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_bb_ram_400af000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bb_ram_400af000_COMPAT_MODEL_IDX_0 "npcx-bbram"
#define DT_N_S_soc_S_bb_ram_400af000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_bb_ram_400af000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_bb_ram_400af000_P_reg {1074458624 /* 0x400af000 */, 128 /* 0x80 */, 1074458880 /* 0x400af100 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_bb_ram_400af000_P_reg_IDX_0 1074458624
#define DT_N_S_soc_S_bb_ram_400af000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bb_ram_400af000_P_reg_IDX_1 128
#define DT_N_S_soc_S_bb_ram_400af000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_bb_ram_400af000_P_reg_IDX_2 1074458880
#define DT_N_S_soc_S_bb_ram_400af000_P_reg_IDX_2_EXISTS 1
#define DT_N_S_soc_S_bb_ram_400af000_P_reg_IDX_3 1
#define DT_N_S_soc_S_bb_ram_400af000_P_reg_IDX_3_EXISTS 1
#define DT_N_S_soc_S_bb_ram_400af000_P_reg_EXISTS 1
#define DT_N_S_soc_S_bb_ram_400af000_P_compatible {"nuvoton,npcx-bbram"}
#define DT_N_S_soc_S_bb_ram_400af000_P_compatible_IDX_0 "nuvoton,npcx-bbram"
#define DT_N_S_soc_S_bb_ram_400af000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-bbram
#define DT_N_S_soc_S_bb_ram_400af000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_bbram
#define DT_N_S_soc_S_bb_ram_400af000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_BBRAM
#define DT_N_S_soc_S_bb_ram_400af000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bb_ram_400af000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bb_ram_400af000, compatible, 0)
#define DT_N_S_soc_S_bb_ram_400af000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_bb_ram_400af000, compatible, 0)
#define DT_N_S_soc_S_bb_ram_400af000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_bb_ram_400af000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_bb_ram_400af000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_bb_ram_400af000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_bb_ram_400af000_P_compatible_LEN 1
#define DT_N_S_soc_S_bb_ram_400af000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_bb_ram_400af000_P_reg_names {"memory", "status"}
#define DT_N_S_soc_S_bb_ram_400af000_P_reg_names_IDX_0 "memory"
#define DT_N_S_soc_S_bb_ram_400af000_P_reg_names_IDX_0_STRING_UNQUOTED memory
#define DT_N_S_soc_S_bb_ram_400af000_P_reg_names_IDX_0_STRING_TOKEN memory
#define DT_N_S_soc_S_bb_ram_400af000_P_reg_names_IDX_0_STRING_UPPER_TOKEN MEMORY
#define DT_N_S_soc_S_bb_ram_400af000_P_reg_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bb_ram_400af000_P_reg_names_IDX_1 "status"
#define DT_N_S_soc_S_bb_ram_400af000_P_reg_names_IDX_1_STRING_UNQUOTED status
#define DT_N_S_soc_S_bb_ram_400af000_P_reg_names_IDX_1_STRING_TOKEN status
#define DT_N_S_soc_S_bb_ram_400af000_P_reg_names_IDX_1_STRING_UPPER_TOKEN STATUS
#define DT_N_S_soc_S_bb_ram_400af000_P_reg_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_bb_ram_400af000_P_reg_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bb_ram_400af000, reg_names, 0) \
	fn(DT_N_S_soc_S_bb_ram_400af000, reg_names, 1)
#define DT_N_S_soc_S_bb_ram_400af000_P_reg_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_bb_ram_400af000, reg_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_bb_ram_400af000, reg_names, 1)
#define DT_N_S_soc_S_bb_ram_400af000_P_reg_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_bb_ram_400af000, reg_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_bb_ram_400af000, reg_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_bb_ram_400af000_P_reg_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_bb_ram_400af000, reg_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_bb_ram_400af000, reg_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_bb_ram_400af000_P_reg_names_LEN 2
#define DT_N_S_soc_S_bb_ram_400af000_P_reg_names_EXISTS 1
#define DT_N_S_soc_S_bb_ram_400af000_P_wakeup_source 0
#define DT_N_S_soc_S_bb_ram_400af000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_bb_ram_400af000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_bb_ram_400af000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-4-7
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_4_7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_7_PATH "/npcx-miwus-wui-map/wui1-4-7"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_7_FULL_NAME "wui1-4-7"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_7_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_7_CHILD_IDX 77

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_7_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_7_ORD 275
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_7_ORD_STR_SORTABLE 00275

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_7_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_7_SUPPORTS_ORDS \
	277, /* /soc/espi@4000a000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_7_EXISTS 1
#define DT_N_NODELABEL_wui_espi_rst DT_N_S_npcx_miwus_wui_map_S_wui1_4_7

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_7_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_7_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_7_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_7_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_7_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_7_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_7_P_miwus_IDX_0_VAL_group 3
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_7_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_7_P_miwus_IDX_0_VAL_bit 7
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_7_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_7_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_7, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_7_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_7, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_7_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_7, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_7_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_7, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_7_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_7_P_miwus_EXISTS 1

/*
 * Devicetree node: /pinctrl/periph-lpc-espi
 *
 * Node identifier: DT_N_S_pinctrl_S_periph_lpc_espi
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_periph_lpc_espi_PATH "/pinctrl/periph-lpc-espi"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_periph_lpc_espi_FULL_NAME "periph-lpc-espi"

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_periph_lpc_espi_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_periph_lpc_espi_CHILD_IDX 5

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_periph_lpc_espi_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_periph_lpc_espi_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_periph_lpc_espi_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_periph_lpc_espi_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_periph_lpc_espi_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_periph_lpc_espi_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_periph_lpc_espi_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_periph_lpc_espi_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_periph_lpc_espi_ORD 276
#define DT_N_S_pinctrl_S_periph_lpc_espi_ORD_STR_SORTABLE 00276

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_periph_lpc_espi_REQUIRES_ORDS \
	9, /* /npcx-alts-map/alt17 */ \
	39, /* /pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_periph_lpc_espi_SUPPORTS_ORDS \
	277, /* /soc/espi@4000a000 */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_periph_lpc_espi_EXISTS 1
#define DT_N_NODELABEL_espi_lpc_gp10_f7 DT_N_S_pinctrl_S_periph_lpc_espi

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_periph_lpc_espi_REG_NUM 0
#define DT_N_S_pinctrl_S_periph_lpc_espi_RANGES_NUM 0
#define DT_N_S_pinctrl_S_periph_lpc_espi_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_periph_lpc_espi_IRQ_NUM 0
#define DT_N_S_pinctrl_S_periph_lpc_espi_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_periph_lpc_espi_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_periph_lpc_espi_P_pinmux DT_N_S_npcx_alts_map_S_alt17
#define DT_N_S_pinctrl_S_periph_lpc_espi_P_pinmux_IDX_0 DT_N_S_npcx_alts_map_S_alt17
#define DT_N_S_pinctrl_S_periph_lpc_espi_P_pinmux_IDX_0_PH DT_N_S_npcx_alts_map_S_alt17
#define DT_N_S_pinctrl_S_periph_lpc_espi_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_periph_lpc_espi_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_periph_lpc_espi, pinmux, 0)
#define DT_N_S_pinctrl_S_periph_lpc_espi_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_periph_lpc_espi, pinmux, 0)
#define DT_N_S_pinctrl_S_periph_lpc_espi_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_periph_lpc_espi, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_periph_lpc_espi_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_periph_lpc_espi, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_periph_lpc_espi_P_pinmux_LEN 1
#define DT_N_S_pinctrl_S_periph_lpc_espi_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_periph_lpc_espi_P_pinmux_locked 0
#define DT_N_S_pinctrl_S_periph_lpc_espi_P_pinmux_locked_EXISTS 1
#define DT_N_S_pinctrl_S_periph_lpc_espi_P_pinmux_gpio 0
#define DT_N_S_pinctrl_S_periph_lpc_espi_P_pinmux_gpio_EXISTS 1
#define DT_N_S_pinctrl_S_periph_lpc_espi_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_periph_lpc_espi_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_periph_lpc_espi_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_periph_lpc_espi_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_periph_lpc_espi_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_periph_lpc_espi_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/espi@4000a000
 *
 * Node identifier: DT_N_S_soc_S_espi_4000a000
 *
 * Binding (compatible = nuvoton,npcx-espi):
 *   $ZEPHYR_BASE/dts/bindings/espi/nuvoton,npcx-espi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_espi_4000a000_PATH "/soc/espi@4000a000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_espi_4000a000_FULL_NAME "espi@4000a000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_espi_4000a000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_espi_4000a000_CHILD_IDX 40

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_espi_4000a000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_espi_4000a000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_espi_4000a000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_espi_4000a000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_espi_4000a000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_espi_4000a000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_espi_4000a000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_espi_4000a000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_espi_4000a000_ORD 277
#define DT_N_S_soc_S_espi_4000a000_ORD_STR_SORTABLE 00277

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_espi_4000a000_REQUIRES_ORDS \
	4, /* /soc */ \
	268, /* /soc/clock-controller@4000d000 */ \
	272, /* /soc/interrupt-controller@e000e100 */ \
	275, /* /npcx-miwus-wui-map/wui1-4-7 */ \
	276, /* /pinctrl/periph-lpc-espi */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_espi_4000a000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_espi_4000a000_EXISTS 1
#define DT_N_INST_0_nuvoton_npcx_espi DT_N_S_soc_S_espi_4000a000
#define DT_N_NODELABEL_espi0          DT_N_S_soc_S_espi_4000a000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_espi_4000a000_REG_NUM 1
#define DT_N_S_soc_S_espi_4000a000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_espi_4000a000_REG_IDX_0_VAL_ADDRESS 1073782784 /* 0x4000a000 */
#define DT_N_S_soc_S_espi_4000a000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_espi_4000a000_RANGES_NUM 0
#define DT_N_S_soc_S_espi_4000a000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_espi_4000a000_IRQ_NUM 1
#define DT_N_S_soc_S_espi_4000a000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_espi_4000a000_IRQ_IDX_0_VAL_irq 11
#define DT_N_S_soc_S_espi_4000a000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_espi_4000a000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_espi_4000a000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_espi_4000a000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_espi_4000a000_COMPAT_MATCHES_nuvoton_npcx_espi 1
#define DT_N_S_soc_S_espi_4000a000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_espi_4000a000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_espi_4000a000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_espi_4000a000_COMPAT_MODEL_IDX_0 "npcx-espi"
#define DT_N_S_soc_S_espi_4000a000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_espi_4000a000_PINCTRL_NUM 1
#define DT_N_S_soc_S_espi_4000a000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_espi_4000a000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_espi_4000a000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_espi_4000a000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_espi_4000a000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_espi_4000a000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_periph_lpc_espi

/* Generic property macros: */
#define DT_N_S_soc_S_espi_4000a000_P_reg {1073782784 /* 0x4000a000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_espi_4000a000_P_reg_IDX_0 1073782784
#define DT_N_S_soc_S_espi_4000a000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_espi_4000a000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_espi_4000a000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_espi_4000a000_P_reg_EXISTS 1
#define DT_N_S_soc_S_espi_4000a000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_espi_4000a000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_4000d000
#define DT_N_S_soc_S_espi_4000a000_P_clocks_IDX_0_VAL_bus 7
#define DT_N_S_soc_S_espi_4000a000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_espi_4000a000_P_clocks_IDX_0_VAL_ctl 6
#define DT_N_S_soc_S_espi_4000a000_P_clocks_IDX_0_VAL_ctl_EXISTS 1
#define DT_N_S_soc_S_espi_4000a000_P_clocks_IDX_0_VAL_bit 7
#define DT_N_S_soc_S_espi_4000a000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_espi_4000a000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_espi_4000a000, clocks, 0)
#define DT_N_S_soc_S_espi_4000a000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_espi_4000a000, clocks, 0)
#define DT_N_S_soc_S_espi_4000a000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_espi_4000a000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_espi_4000a000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_espi_4000a000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_espi_4000a000_P_clocks_LEN 1
#define DT_N_S_soc_S_espi_4000a000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_espi_4000a000_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_periph_lpc_espi
#define DT_N_S_soc_S_espi_4000a000_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_periph_lpc_espi
#define DT_N_S_soc_S_espi_4000a000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_espi_4000a000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_espi_4000a000, pinctrl_0, 0)
#define DT_N_S_soc_S_espi_4000a000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_espi_4000a000, pinctrl_0, 0)
#define DT_N_S_soc_S_espi_4000a000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_espi_4000a000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_espi_4000a000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_espi_4000a000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_espi_4000a000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_espi_4000a000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_espi_4000a000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_espi_4000a000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_espi_4000a000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_espi_4000a000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_espi_4000a000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_espi_4000a000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_espi_4000a000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_espi_4000a000, pinctrl_names, 0)
#define DT_N_S_soc_S_espi_4000a000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_espi_4000a000, pinctrl_names, 0)
#define DT_N_S_soc_S_espi_4000a000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_espi_4000a000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_espi_4000a000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_espi_4000a000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_espi_4000a000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_espi_4000a000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_espi_4000a000_P_espi_rst_wui DT_N_S_npcx_miwus_wui_map_S_wui1_4_7
#define DT_N_S_soc_S_espi_4000a000_P_espi_rst_wui_IDX_0 DT_N_S_npcx_miwus_wui_map_S_wui1_4_7
#define DT_N_S_soc_S_espi_4000a000_P_espi_rst_wui_IDX_0_PH DT_N_S_npcx_miwus_wui_map_S_wui1_4_7
#define DT_N_S_soc_S_espi_4000a000_P_espi_rst_wui_IDX_0_EXISTS 1
#define DT_N_S_soc_S_espi_4000a000_P_espi_rst_wui_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_espi_4000a000, espi_rst_wui, 0)
#define DT_N_S_soc_S_espi_4000a000_P_espi_rst_wui_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_espi_4000a000, espi_rst_wui, 0)
#define DT_N_S_soc_S_espi_4000a000_P_espi_rst_wui_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_espi_4000a000, espi_rst_wui, 0, __VA_ARGS__)
#define DT_N_S_soc_S_espi_4000a000_P_espi_rst_wui_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_espi_4000a000, espi_rst_wui, 0, __VA_ARGS__)
#define DT_N_S_soc_S_espi_4000a000_P_espi_rst_wui_LEN 1
#define DT_N_S_soc_S_espi_4000a000_P_espi_rst_wui_EXISTS 1
#define DT_N_S_soc_S_espi_4000a000_P_rx_plsize 64
#define DT_N_S_soc_S_espi_4000a000_P_rx_plsize_EXISTS 1
#define DT_N_S_soc_S_espi_4000a000_P_tx_plsize 64
#define DT_N_S_soc_S_espi_4000a000_P_tx_plsize_EXISTS 1
#define DT_N_S_soc_S_espi_4000a000_P_status "okay"
#define DT_N_S_soc_S_espi_4000a000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_espi_4000a000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_espi_4000a000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_espi_4000a000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_espi_4000a000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_espi_4000a000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_espi_4000a000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_espi_4000a000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_espi_4000a000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_espi_4000a000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_espi_4000a000, status, 0)
#define DT_N_S_soc_S_espi_4000a000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_espi_4000a000, status, 0)
#define DT_N_S_soc_S_espi_4000a000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_espi_4000a000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_espi_4000a000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_espi_4000a000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_espi_4000a000_P_status_LEN 1
#define DT_N_S_soc_S_espi_4000a000_P_status_EXISTS 1
#define DT_N_S_soc_S_espi_4000a000_P_compatible {"nuvoton,npcx-espi"}
#define DT_N_S_soc_S_espi_4000a000_P_compatible_IDX_0 "nuvoton,npcx-espi"
#define DT_N_S_soc_S_espi_4000a000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-espi
#define DT_N_S_soc_S_espi_4000a000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_espi
#define DT_N_S_soc_S_espi_4000a000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_ESPI
#define DT_N_S_soc_S_espi_4000a000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_espi_4000a000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_espi_4000a000, compatible, 0)
#define DT_N_S_soc_S_espi_4000a000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_espi_4000a000, compatible, 0)
#define DT_N_S_soc_S_espi_4000a000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_espi_4000a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_espi_4000a000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_espi_4000a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_espi_4000a000_P_compatible_LEN 1
#define DT_N_S_soc_S_espi_4000a000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_espi_4000a000_P_interrupts {11 /* 0xb */, 3 /* 0x3 */}
#define DT_N_S_soc_S_espi_4000a000_P_interrupts_IDX_0 11
#define DT_N_S_soc_S_espi_4000a000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_espi_4000a000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_espi_4000a000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_espi_4000a000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_espi_4000a000_P_wakeup_source 0
#define DT_N_S_soc_S_espi_4000a000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_espi_4000a000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_espi_4000a000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /def-lvol-conf-list/lvol20
 *
 * Node identifier: DT_N_S_def_lvol_conf_list_S_lvol20
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_def_lvol_conf_list_S_lvol20_PATH "/def-lvol-conf-list/lvol20"

/* Node's name with unit-address: */
#define DT_N_S_def_lvol_conf_list_S_lvol20_FULL_NAME "lvol20"

/* Node parent (/def-lvol-conf-list) identifier: */
#define DT_N_S_def_lvol_conf_list_S_lvol20_PARENT DT_N_S_def_lvol_conf_list

/* Node's index in its parent's list of children: */
#define DT_N_S_def_lvol_conf_list_S_lvol20_CHILD_IDX 15

/* Helper macros for child nodes of this node. */
#define DT_N_S_def_lvol_conf_list_S_lvol20_FOREACH_CHILD(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol20_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol20_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol20_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol20_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol20_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol20_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol20_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_def_lvol_conf_list_S_lvol20_ORD 278
#define DT_N_S_def_lvol_conf_list_S_lvol20_ORD_STR_SORTABLE 00278

/* Ordinals for what this node depends on directly: */
#define DT_N_S_def_lvol_conf_list_S_lvol20_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	249, /* /def-lvol-conf-list */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_def_lvol_conf_list_S_lvol20_SUPPORTS_ORDS \
	286, /* /soc/gpio@40081000 */

/* Existence and alternate IDs: */
#define DT_N_S_def_lvol_conf_list_S_lvol20_EXISTS 1
#define DT_N_NODELABEL_lvol_io01 DT_N_S_def_lvol_conf_list_S_lvol20

/* Macros for properties that are special in the specification: */
#define DT_N_S_def_lvol_conf_list_S_lvol20_REG_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol20_RANGES_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol20_FOREACH_RANGE(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol20_IRQ_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol20_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_def_lvol_conf_list_S_lvol20_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_def_lvol_conf_list_S_lvol20_P_lvols_IDX_0_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol20_P_lvols_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_def_lvol_conf_list_S_lvol20_P_lvols_IDX_0_VAL_ctrl 2
#define DT_N_S_def_lvol_conf_list_S_lvol20_P_lvols_IDX_0_VAL_ctrl_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol20_P_lvols_IDX_0_VAL_bit 0
#define DT_N_S_def_lvol_conf_list_S_lvol20_P_lvols_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol20_P_lvols_FOREACH_PROP_ELEM(fn) fn(DT_N_S_def_lvol_conf_list_S_lvol20, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol20_P_lvols_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_def_lvol_conf_list_S_lvol20, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol20_P_lvols_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol20, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol20_P_lvols_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol20, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol20_P_lvols_LEN 1
#define DT_N_S_def_lvol_conf_list_S_lvol20_P_lvols_EXISTS 1

/*
 * Devicetree node: /def-lvol-conf-list/lvol21
 *
 * Node identifier: DT_N_S_def_lvol_conf_list_S_lvol21
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_def_lvol_conf_list_S_lvol21_PATH "/def-lvol-conf-list/lvol21"

/* Node's name with unit-address: */
#define DT_N_S_def_lvol_conf_list_S_lvol21_FULL_NAME "lvol21"

/* Node parent (/def-lvol-conf-list) identifier: */
#define DT_N_S_def_lvol_conf_list_S_lvol21_PARENT DT_N_S_def_lvol_conf_list

/* Node's index in its parent's list of children: */
#define DT_N_S_def_lvol_conf_list_S_lvol21_CHILD_IDX 16

/* Helper macros for child nodes of this node. */
#define DT_N_S_def_lvol_conf_list_S_lvol21_FOREACH_CHILD(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol21_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol21_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol21_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol21_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol21_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol21_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol21_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_def_lvol_conf_list_S_lvol21_ORD 279
#define DT_N_S_def_lvol_conf_list_S_lvol21_ORD_STR_SORTABLE 00279

/* Ordinals for what this node depends on directly: */
#define DT_N_S_def_lvol_conf_list_S_lvol21_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	249, /* /def-lvol-conf-list */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_def_lvol_conf_list_S_lvol21_SUPPORTS_ORDS \
	286, /* /soc/gpio@40081000 */

/* Existence and alternate IDs: */
#define DT_N_S_def_lvol_conf_list_S_lvol21_EXISTS 1
#define DT_N_NODELABEL_lvol_io03 DT_N_S_def_lvol_conf_list_S_lvol21

/* Macros for properties that are special in the specification: */
#define DT_N_S_def_lvol_conf_list_S_lvol21_REG_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol21_RANGES_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol21_FOREACH_RANGE(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol21_IRQ_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol21_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_def_lvol_conf_list_S_lvol21_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_def_lvol_conf_list_S_lvol21_P_lvols_IDX_0_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol21_P_lvols_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_def_lvol_conf_list_S_lvol21_P_lvols_IDX_0_VAL_ctrl 2
#define DT_N_S_def_lvol_conf_list_S_lvol21_P_lvols_IDX_0_VAL_ctrl_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol21_P_lvols_IDX_0_VAL_bit 1
#define DT_N_S_def_lvol_conf_list_S_lvol21_P_lvols_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol21_P_lvols_FOREACH_PROP_ELEM(fn) fn(DT_N_S_def_lvol_conf_list_S_lvol21, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol21_P_lvols_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_def_lvol_conf_list_S_lvol21, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol21_P_lvols_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol21, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol21_P_lvols_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol21, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol21_P_lvols_LEN 1
#define DT_N_S_def_lvol_conf_list_S_lvol21_P_lvols_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-1-1
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_1_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_1_PATH "/npcx-miwus-wui-map/wui0-1-1"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_1_FULL_NAME "wui0-1-1"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_1_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_1_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_1_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_1_ORD 280
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_1_ORD_STR_SORTABLE 00280

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_1_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_1_SUPPORTS_ORDS \
	286, /* /soc/gpio@40081000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_1_EXISTS 1
#define DT_N_NODELABEL_wui_io01 DT_N_S_npcx_miwus_wui_map_S_wui0_1_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_1_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_1_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_1_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_1_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_1_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_1_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_1_P_miwus_IDX_0_VAL_group 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_1_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_1_P_miwus_IDX_0_VAL_bit 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_1_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_1_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_1, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_1_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_1, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_1_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_1, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_1_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_1, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_1_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_1_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-1-2
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_1_2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_2_PATH "/npcx-miwus-wui-map/wui0-1-2"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_2_FULL_NAME "wui0-1-2"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_2_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_2_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_2_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_2_ORD 281
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_2_ORD_STR_SORTABLE 00281

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_2_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_2_SUPPORTS_ORDS \
	286, /* /soc/gpio@40081000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_2_EXISTS 1
#define DT_N_NODELABEL_wui_io02 DT_N_S_npcx_miwus_wui_map_S_wui0_1_2

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_2_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_2_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_2_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_2_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_2_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_2_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_2_P_miwus_IDX_0_VAL_group 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_2_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_2_P_miwus_IDX_0_VAL_bit 2
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_2_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_2_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_2, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_2_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_2, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_2_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_2, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_2_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_2, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_2_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_2_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-1-3
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_1_3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_3_PATH "/npcx-miwus-wui-map/wui0-1-3"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_3_FULL_NAME "wui0-1-3"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_3_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_3_CHILD_IDX 2

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_3_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_3_ORD 282
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_3_ORD_STR_SORTABLE 00282

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_3_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_3_SUPPORTS_ORDS \
	286, /* /soc/gpio@40081000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_3_EXISTS 1
#define DT_N_NODELABEL_wui_io03 DT_N_S_npcx_miwus_wui_map_S_wui0_1_3

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_3_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_3_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_3_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_3_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_3_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_3_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_3_P_miwus_IDX_0_VAL_group 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_3_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_3_P_miwus_IDX_0_VAL_bit 3
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_3_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_3_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_3, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_3_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_3, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_3_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_3, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_3_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_3, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_3_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_3_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-1-4
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_1_4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_4_PATH "/npcx-miwus-wui-map/wui0-1-4"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_4_FULL_NAME "wui0-1-4"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_4_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_4_CHILD_IDX 3

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_4_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_4_ORD 283
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_4_ORD_STR_SORTABLE 00283

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_4_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_4_SUPPORTS_ORDS \
	286, /* /soc/gpio@40081000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_4_EXISTS 1
#define DT_N_NODELABEL_wui_io04 DT_N_S_npcx_miwus_wui_map_S_wui0_1_4

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_4_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_4_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_4_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_4_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_4_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_4_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_4_P_miwus_IDX_0_VAL_group 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_4_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_4_P_miwus_IDX_0_VAL_bit 4
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_4_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_4_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_4, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_4_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_4, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_4_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_4, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_4_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_4, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_4_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_4_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-1-5
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_1_5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_5_PATH "/npcx-miwus-wui-map/wui0-1-5"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_5_FULL_NAME "wui0-1-5"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_5_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_5_CHILD_IDX 4

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_5_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_5_ORD 284
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_5_ORD_STR_SORTABLE 00284

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_5_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_5_SUPPORTS_ORDS \
	286, /* /soc/gpio@40081000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_5_EXISTS 1
#define DT_N_NODELABEL_wui_io05 DT_N_S_npcx_miwus_wui_map_S_wui0_1_5

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_5_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_5_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_5_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_5_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_5_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_5_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_5_P_miwus_IDX_0_VAL_group 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_5_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_5_P_miwus_IDX_0_VAL_bit 5
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_5_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_5_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_5, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_5_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_5, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_5_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_5, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_5_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_5, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_5_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_5_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-1-7
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_1_7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_7_PATH "/npcx-miwus-wui-map/wui0-1-7"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_7_FULL_NAME "wui0-1-7"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_7_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_7_CHILD_IDX 5

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_7_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_7_ORD 285
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_7_ORD_STR_SORTABLE 00285

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_7_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_7_SUPPORTS_ORDS \
	286, /* /soc/gpio@40081000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_7_EXISTS 1
#define DT_N_NODELABEL_wui_io07 DT_N_S_npcx_miwus_wui_map_S_wui0_1_7

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_7_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_7_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_7_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_7_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_7_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_7_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_7_P_miwus_IDX_0_VAL_group 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_7_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_7_P_miwus_IDX_0_VAL_bit 7
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_7_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_7_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_7, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_7_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_7, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_7_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_7, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_7_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_7, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_7_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_1_7_P_miwus_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40081000
 *
 * Node identifier: DT_N_S_soc_S_gpio_40081000
 *
 * Binding (compatible = nuvoton,npcx-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nuvoton,npcx-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40081000_PATH "/soc/gpio@40081000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40081000_FULL_NAME "gpio@40081000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40081000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40081000_CHILD_IDX 10

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40081000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40081000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40081000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40081000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40081000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40081000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40081000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40081000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40081000_ORD 286
#define DT_N_S_soc_S_gpio_40081000_ORD_STR_SORTABLE 00286

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40081000_REQUIRES_ORDS \
	4, /* /soc */ \
	250, /* /def-lvol-conf-list/lvol-pseudo */ \
	261, /* /npcx-miwus-wui-map/wui-pseudo */ \
	278, /* /def-lvol-conf-list/lvol20 */ \
	279, /* /def-lvol-conf-list/lvol21 */ \
	280, /* /npcx-miwus-wui-map/wui0-1-1 */ \
	281, /* /npcx-miwus-wui-map/wui0-1-2 */ \
	282, /* /npcx-miwus-wui-map/wui0-1-3 */ \
	283, /* /npcx-miwus-wui-map/wui0-1-4 */ \
	284, /* /npcx-miwus-wui-map/wui0-1-5 */ \
	285, /* /npcx-miwus-wui-map/wui0-1-7 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40081000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40081000_EXISTS 1
#define DT_N_INST_0_nuvoton_npcx_gpio DT_N_S_soc_S_gpio_40081000
#define DT_N_NODELABEL_gpio0          DT_N_S_soc_S_gpio_40081000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40081000_REG_NUM 1
#define DT_N_S_soc_S_gpio_40081000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40081000_REG_IDX_0_VAL_ADDRESS 1074270208 /* 0x40081000 */
#define DT_N_S_soc_S_gpio_40081000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_gpio_40081000_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40081000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40081000_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40081000_COMPAT_MATCHES_nuvoton_npcx_gpio 1
#define DT_N_S_soc_S_gpio_40081000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40081000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_gpio_40081000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40081000_COMPAT_MODEL_IDX_0 "npcx-gpio"
#define DT_N_S_soc_S_gpio_40081000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40081000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40081000_P_reg {1074270208 /* 0x40081000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_gpio_40081000_P_reg_IDX_0 1074270208
#define DT_N_S_soc_S_gpio_40081000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40081000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_gpio_40081000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40081000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40081000_P_index 0
#define DT_N_S_soc_S_gpio_40081000_P_index_EXISTS 1
#define DT_N_S_soc_S_gpio_40081000_P_wui_maps_IDX_0 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40081000_P_wui_maps_IDX_0_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40081000_P_wui_maps_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40081000_P_wui_maps_IDX_1 DT_N_S_npcx_miwus_wui_map_S_wui0_1_1
#define DT_N_S_soc_S_gpio_40081000_P_wui_maps_IDX_1_PH DT_N_S_npcx_miwus_wui_map_S_wui0_1_1
#define DT_N_S_soc_S_gpio_40081000_P_wui_maps_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40081000_P_wui_maps_IDX_2 DT_N_S_npcx_miwus_wui_map_S_wui0_1_2
#define DT_N_S_soc_S_gpio_40081000_P_wui_maps_IDX_2_PH DT_N_S_npcx_miwus_wui_map_S_wui0_1_2
#define DT_N_S_soc_S_gpio_40081000_P_wui_maps_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40081000_P_wui_maps_IDX_3 DT_N_S_npcx_miwus_wui_map_S_wui0_1_3
#define DT_N_S_soc_S_gpio_40081000_P_wui_maps_IDX_3_PH DT_N_S_npcx_miwus_wui_map_S_wui0_1_3
#define DT_N_S_soc_S_gpio_40081000_P_wui_maps_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40081000_P_wui_maps_IDX_4 DT_N_S_npcx_miwus_wui_map_S_wui0_1_4
#define DT_N_S_soc_S_gpio_40081000_P_wui_maps_IDX_4_PH DT_N_S_npcx_miwus_wui_map_S_wui0_1_4
#define DT_N_S_soc_S_gpio_40081000_P_wui_maps_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_40081000_P_wui_maps_IDX_5 DT_N_S_npcx_miwus_wui_map_S_wui0_1_5
#define DT_N_S_soc_S_gpio_40081000_P_wui_maps_IDX_5_PH DT_N_S_npcx_miwus_wui_map_S_wui0_1_5
#define DT_N_S_soc_S_gpio_40081000_P_wui_maps_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_40081000_P_wui_maps_IDX_6 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40081000_P_wui_maps_IDX_6_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40081000_P_wui_maps_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_40081000_P_wui_maps_IDX_7 DT_N_S_npcx_miwus_wui_map_S_wui0_1_7
#define DT_N_S_soc_S_gpio_40081000_P_wui_maps_IDX_7_PH DT_N_S_npcx_miwus_wui_map_S_wui0_1_7
#define DT_N_S_soc_S_gpio_40081000_P_wui_maps_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_40081000_P_wui_maps_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40081000, wui_maps, 0) \
	fn(DT_N_S_soc_S_gpio_40081000, wui_maps, 1) \
	fn(DT_N_S_soc_S_gpio_40081000, wui_maps, 2) \
	fn(DT_N_S_soc_S_gpio_40081000, wui_maps, 3) \
	fn(DT_N_S_soc_S_gpio_40081000, wui_maps, 4) \
	fn(DT_N_S_soc_S_gpio_40081000, wui_maps, 5) \
	fn(DT_N_S_soc_S_gpio_40081000, wui_maps, 6) \
	fn(DT_N_S_soc_S_gpio_40081000, wui_maps, 7)
#define DT_N_S_soc_S_gpio_40081000_P_wui_maps_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40081000, wui_maps, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40081000, wui_maps, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40081000, wui_maps, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40081000, wui_maps, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40081000, wui_maps, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40081000, wui_maps, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40081000, wui_maps, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40081000, wui_maps, 7)
#define DT_N_S_soc_S_gpio_40081000_P_wui_maps_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40081000, wui_maps, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40081000, wui_maps, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40081000, wui_maps, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40081000, wui_maps, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40081000, wui_maps, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40081000, wui_maps, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40081000, wui_maps, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40081000, wui_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40081000_P_wui_maps_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40081000, wui_maps, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40081000, wui_maps, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40081000, wui_maps, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40081000, wui_maps, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40081000, wui_maps, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40081000, wui_maps, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40081000, wui_maps, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40081000, wui_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40081000_P_wui_maps_LEN 8
#define DT_N_S_soc_S_gpio_40081000_P_wui_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_40081000_P_lvol_maps_IDX_0 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40081000_P_lvol_maps_IDX_0_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40081000_P_lvol_maps_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40081000_P_lvol_maps_IDX_1 DT_N_S_def_lvol_conf_list_S_lvol20
#define DT_N_S_soc_S_gpio_40081000_P_lvol_maps_IDX_1_PH DT_N_S_def_lvol_conf_list_S_lvol20
#define DT_N_S_soc_S_gpio_40081000_P_lvol_maps_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40081000_P_lvol_maps_IDX_2 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40081000_P_lvol_maps_IDX_2_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40081000_P_lvol_maps_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40081000_P_lvol_maps_IDX_3 DT_N_S_def_lvol_conf_list_S_lvol21
#define DT_N_S_soc_S_gpio_40081000_P_lvol_maps_IDX_3_PH DT_N_S_def_lvol_conf_list_S_lvol21
#define DT_N_S_soc_S_gpio_40081000_P_lvol_maps_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40081000_P_lvol_maps_IDX_4 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40081000_P_lvol_maps_IDX_4_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40081000_P_lvol_maps_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_40081000_P_lvol_maps_IDX_5 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40081000_P_lvol_maps_IDX_5_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40081000_P_lvol_maps_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_40081000_P_lvol_maps_IDX_6 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40081000_P_lvol_maps_IDX_6_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40081000_P_lvol_maps_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_40081000_P_lvol_maps_IDX_7 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40081000_P_lvol_maps_IDX_7_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40081000_P_lvol_maps_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_40081000_P_lvol_maps_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40081000, lvol_maps, 0) \
	fn(DT_N_S_soc_S_gpio_40081000, lvol_maps, 1) \
	fn(DT_N_S_soc_S_gpio_40081000, lvol_maps, 2) \
	fn(DT_N_S_soc_S_gpio_40081000, lvol_maps, 3) \
	fn(DT_N_S_soc_S_gpio_40081000, lvol_maps, 4) \
	fn(DT_N_S_soc_S_gpio_40081000, lvol_maps, 5) \
	fn(DT_N_S_soc_S_gpio_40081000, lvol_maps, 6) \
	fn(DT_N_S_soc_S_gpio_40081000, lvol_maps, 7)
#define DT_N_S_soc_S_gpio_40081000_P_lvol_maps_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40081000, lvol_maps, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40081000, lvol_maps, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40081000, lvol_maps, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40081000, lvol_maps, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40081000, lvol_maps, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40081000, lvol_maps, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40081000, lvol_maps, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40081000, lvol_maps, 7)
#define DT_N_S_soc_S_gpio_40081000_P_lvol_maps_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40081000, lvol_maps, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40081000, lvol_maps, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40081000, lvol_maps, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40081000, lvol_maps, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40081000, lvol_maps, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40081000, lvol_maps, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40081000, lvol_maps, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40081000, lvol_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40081000_P_lvol_maps_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40081000, lvol_maps, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40081000, lvol_maps, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40081000, lvol_maps, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40081000, lvol_maps, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40081000, lvol_maps, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40081000, lvol_maps, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40081000, lvol_maps, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40081000, lvol_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40081000_P_lvol_maps_LEN 8
#define DT_N_S_soc_S_gpio_40081000_P_lvol_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_40081000_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40081000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40081000_P_ngpios 32
#define DT_N_S_soc_S_gpio_40081000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40081000_P_compatible {"nuvoton,npcx-gpio"}
#define DT_N_S_soc_S_gpio_40081000_P_compatible_IDX_0 "nuvoton,npcx-gpio"
#define DT_N_S_soc_S_gpio_40081000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-gpio
#define DT_N_S_soc_S_gpio_40081000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_gpio
#define DT_N_S_soc_S_gpio_40081000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_GPIO
#define DT_N_S_soc_S_gpio_40081000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40081000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40081000, compatible, 0)
#define DT_N_S_soc_S_gpio_40081000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40081000, compatible, 0)
#define DT_N_S_soc_S_gpio_40081000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40081000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40081000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40081000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40081000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40081000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40081000_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40081000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40081000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40081000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /def-lvol-conf-list/lvol22
 *
 * Node identifier: DT_N_S_def_lvol_conf_list_S_lvol22
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_def_lvol_conf_list_S_lvol22_PATH "/def-lvol-conf-list/lvol22"

/* Node's name with unit-address: */
#define DT_N_S_def_lvol_conf_list_S_lvol22_FULL_NAME "lvol22"

/* Node parent (/def-lvol-conf-list) identifier: */
#define DT_N_S_def_lvol_conf_list_S_lvol22_PARENT DT_N_S_def_lvol_conf_list

/* Node's index in its parent's list of children: */
#define DT_N_S_def_lvol_conf_list_S_lvol22_CHILD_IDX 17

/* Helper macros for child nodes of this node. */
#define DT_N_S_def_lvol_conf_list_S_lvol22_FOREACH_CHILD(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol22_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol22_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol22_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol22_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol22_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol22_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol22_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_def_lvol_conf_list_S_lvol22_ORD 287
#define DT_N_S_def_lvol_conf_list_S_lvol22_ORD_STR_SORTABLE 00287

/* Ordinals for what this node depends on directly: */
#define DT_N_S_def_lvol_conf_list_S_lvol22_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	249, /* /def-lvol-conf-list */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_def_lvol_conf_list_S_lvol22_SUPPORTS_ORDS \
	296, /* /soc/gpio@40083000 */

/* Existence and alternate IDs: */
#define DT_N_S_def_lvol_conf_list_S_lvol22_EXISTS 1
#define DT_N_NODELABEL_lvol_io13 DT_N_S_def_lvol_conf_list_S_lvol22

/* Macros for properties that are special in the specification: */
#define DT_N_S_def_lvol_conf_list_S_lvol22_REG_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol22_RANGES_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol22_FOREACH_RANGE(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol22_IRQ_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol22_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_def_lvol_conf_list_S_lvol22_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_def_lvol_conf_list_S_lvol22_P_lvols_IDX_0_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol22_P_lvols_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_def_lvol_conf_list_S_lvol22_P_lvols_IDX_0_VAL_ctrl 2
#define DT_N_S_def_lvol_conf_list_S_lvol22_P_lvols_IDX_0_VAL_ctrl_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol22_P_lvols_IDX_0_VAL_bit 2
#define DT_N_S_def_lvol_conf_list_S_lvol22_P_lvols_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol22_P_lvols_FOREACH_PROP_ELEM(fn) fn(DT_N_S_def_lvol_conf_list_S_lvol22, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol22_P_lvols_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_def_lvol_conf_list_S_lvol22, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol22_P_lvols_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol22, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol22_P_lvols_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol22, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol22_P_lvols_LEN 1
#define DT_N_S_def_lvol_conf_list_S_lvol22_P_lvols_EXISTS 1

/*
 * Devicetree node: /def-lvol-conf-list/lvol23
 *
 * Node identifier: DT_N_S_def_lvol_conf_list_S_lvol23
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_def_lvol_conf_list_S_lvol23_PATH "/def-lvol-conf-list/lvol23"

/* Node's name with unit-address: */
#define DT_N_S_def_lvol_conf_list_S_lvol23_FULL_NAME "lvol23"

/* Node parent (/def-lvol-conf-list) identifier: */
#define DT_N_S_def_lvol_conf_list_S_lvol23_PARENT DT_N_S_def_lvol_conf_list

/* Node's index in its parent's list of children: */
#define DT_N_S_def_lvol_conf_list_S_lvol23_CHILD_IDX 18

/* Helper macros for child nodes of this node. */
#define DT_N_S_def_lvol_conf_list_S_lvol23_FOREACH_CHILD(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol23_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol23_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol23_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol23_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol23_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol23_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol23_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_def_lvol_conf_list_S_lvol23_ORD 288
#define DT_N_S_def_lvol_conf_list_S_lvol23_ORD_STR_SORTABLE 00288

/* Ordinals for what this node depends on directly: */
#define DT_N_S_def_lvol_conf_list_S_lvol23_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	249, /* /def-lvol-conf-list */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_def_lvol_conf_list_S_lvol23_SUPPORTS_ORDS \
	296, /* /soc/gpio@40083000 */

/* Existence and alternate IDs: */
#define DT_N_S_def_lvol_conf_list_S_lvol23_EXISTS 1
#define DT_N_NODELABEL_lvol_io15 DT_N_S_def_lvol_conf_list_S_lvol23

/* Macros for properties that are special in the specification: */
#define DT_N_S_def_lvol_conf_list_S_lvol23_REG_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol23_RANGES_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol23_FOREACH_RANGE(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol23_IRQ_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol23_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_def_lvol_conf_list_S_lvol23_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_def_lvol_conf_list_S_lvol23_P_lvols_IDX_0_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol23_P_lvols_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_def_lvol_conf_list_S_lvol23_P_lvols_IDX_0_VAL_ctrl 2
#define DT_N_S_def_lvol_conf_list_S_lvol23_P_lvols_IDX_0_VAL_ctrl_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol23_P_lvols_IDX_0_VAL_bit 3
#define DT_N_S_def_lvol_conf_list_S_lvol23_P_lvols_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol23_P_lvols_FOREACH_PROP_ELEM(fn) fn(DT_N_S_def_lvol_conf_list_S_lvol23, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol23_P_lvols_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_def_lvol_conf_list_S_lvol23, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol23_P_lvols_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol23, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol23_P_lvols_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol23, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol23_P_lvols_LEN 1
#define DT_N_S_def_lvol_conf_list_S_lvol23_P_lvols_EXISTS 1

/*
 * Devicetree node: /def-lvol-conf-list/lvol31
 *
 * Node identifier: DT_N_S_def_lvol_conf_list_S_lvol31
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_def_lvol_conf_list_S_lvol31_PATH "/def-lvol-conf-list/lvol31"

/* Node's name with unit-address: */
#define DT_N_S_def_lvol_conf_list_S_lvol31_FULL_NAME "lvol31"

/* Node parent (/def-lvol-conf-list) identifier: */
#define DT_N_S_def_lvol_conf_list_S_lvol31_PARENT DT_N_S_def_lvol_conf_list

/* Node's index in its parent's list of children: */
#define DT_N_S_def_lvol_conf_list_S_lvol31_CHILD_IDX 24

/* Helper macros for child nodes of this node. */
#define DT_N_S_def_lvol_conf_list_S_lvol31_FOREACH_CHILD(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol31_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol31_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol31_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol31_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol31_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol31_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol31_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_def_lvol_conf_list_S_lvol31_ORD 289
#define DT_N_S_def_lvol_conf_list_S_lvol31_ORD_STR_SORTABLE 00289

/* Ordinals for what this node depends on directly: */
#define DT_N_S_def_lvol_conf_list_S_lvol31_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	249, /* /def-lvol-conf-list */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_def_lvol_conf_list_S_lvol31_SUPPORTS_ORDS \
	296, /* /soc/gpio@40083000 */

/* Existence and alternate IDs: */
#define DT_N_S_def_lvol_conf_list_S_lvol31_EXISTS 1
#define DT_N_NODELABEL_lvol_io17 DT_N_S_def_lvol_conf_list_S_lvol31

/* Macros for properties that are special in the specification: */
#define DT_N_S_def_lvol_conf_list_S_lvol31_REG_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol31_RANGES_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol31_FOREACH_RANGE(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol31_IRQ_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol31_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_def_lvol_conf_list_S_lvol31_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_def_lvol_conf_list_S_lvol31_P_lvols_IDX_0_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol31_P_lvols_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_def_lvol_conf_list_S_lvol31_P_lvols_IDX_0_VAL_ctrl 3
#define DT_N_S_def_lvol_conf_list_S_lvol31_P_lvols_IDX_0_VAL_ctrl_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol31_P_lvols_IDX_0_VAL_bit 1
#define DT_N_S_def_lvol_conf_list_S_lvol31_P_lvols_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol31_P_lvols_FOREACH_PROP_ELEM(fn) fn(DT_N_S_def_lvol_conf_list_S_lvol31, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol31_P_lvols_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_def_lvol_conf_list_S_lvol31, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol31_P_lvols_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol31, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol31_P_lvols_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol31, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol31_P_lvols_LEN 1
#define DT_N_S_def_lvol_conf_list_S_lvol31_P_lvols_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-2-0
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_2_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_0_PATH "/npcx-miwus-wui-map/wui0-2-0"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_0_FULL_NAME "wui0-2-0"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_0_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_0_CHILD_IDX 6

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_0_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_0_ORD 290
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_0_ORD_STR_SORTABLE 00290

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_0_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_0_SUPPORTS_ORDS \
	296, /* /soc/gpio@40083000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_0_EXISTS 1
#define DT_N_NODELABEL_wui_io10 DT_N_S_npcx_miwus_wui_map_S_wui0_2_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_0_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_0_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_0_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_0_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_0_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_0_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_0_P_miwus_IDX_0_VAL_group 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_0_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_0_P_miwus_IDX_0_VAL_bit 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_0_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_0_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_0, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_0_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_0, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_0_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_0, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_0_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_0, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_0_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_0_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-2-1
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_2_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_1_PATH "/npcx-miwus-wui-map/wui0-2-1"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_1_FULL_NAME "wui0-2-1"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_1_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_1_CHILD_IDX 7

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_1_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_1_ORD 291
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_1_ORD_STR_SORTABLE 00291

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_1_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_1_SUPPORTS_ORDS \
	296, /* /soc/gpio@40083000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_1_EXISTS 1
#define DT_N_NODELABEL_wui_io11 DT_N_S_npcx_miwus_wui_map_S_wui0_2_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_1_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_1_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_1_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_1_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_1_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_1_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_1_P_miwus_IDX_0_VAL_group 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_1_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_1_P_miwus_IDX_0_VAL_bit 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_1_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_1_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_1, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_1_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_1, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_1_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_1, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_1_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_1, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_1_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_1_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-2-3
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_2_3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_3_PATH "/npcx-miwus-wui-map/wui0-2-3"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_3_FULL_NAME "wui0-2-3"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_3_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_3_CHILD_IDX 8

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_3_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_3_ORD 292
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_3_ORD_STR_SORTABLE 00292

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_3_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_3_SUPPORTS_ORDS \
	296, /* /soc/gpio@40083000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_3_EXISTS 1
#define DT_N_NODELABEL_wui_io13 DT_N_S_npcx_miwus_wui_map_S_wui0_2_3

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_3_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_3_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_3_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_3_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_3_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_3_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_3_P_miwus_IDX_0_VAL_group 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_3_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_3_P_miwus_IDX_0_VAL_bit 3
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_3_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_3_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_3, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_3_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_3, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_3_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_3, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_3_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_3, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_3_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_3_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-2-4
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_2_4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_4_PATH "/npcx-miwus-wui-map/wui0-2-4"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_4_FULL_NAME "wui0-2-4"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_4_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_4_CHILD_IDX 9

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_4_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_4_ORD 293
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_4_ORD_STR_SORTABLE 00293

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_4_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_4_SUPPORTS_ORDS \
	296, /* /soc/gpio@40083000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_4_EXISTS 1
#define DT_N_NODELABEL_wui_io14 DT_N_S_npcx_miwus_wui_map_S_wui0_2_4

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_4_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_4_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_4_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_4_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_4_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_4_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_4_P_miwus_IDX_0_VAL_group 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_4_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_4_P_miwus_IDX_0_VAL_bit 4
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_4_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_4_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_4, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_4_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_4, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_4_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_4, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_4_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_4, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_4_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_4_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-2-5
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_2_5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_5_PATH "/npcx-miwus-wui-map/wui0-2-5"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_5_FULL_NAME "wui0-2-5"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_5_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_5_CHILD_IDX 10

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_5_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_5_ORD 294
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_5_ORD_STR_SORTABLE 00294

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_5_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_5_SUPPORTS_ORDS \
	296, /* /soc/gpio@40083000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_5_EXISTS 1
#define DT_N_NODELABEL_wui_io15 DT_N_S_npcx_miwus_wui_map_S_wui0_2_5

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_5_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_5_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_5_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_5_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_5_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_5_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_5_P_miwus_IDX_0_VAL_group 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_5_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_5_P_miwus_IDX_0_VAL_bit 5
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_5_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_5_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_5, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_5_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_5, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_5_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_5, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_5_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_5, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_5_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_5_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-2-7
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_2_7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_7_PATH "/npcx-miwus-wui-map/wui0-2-7"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_7_FULL_NAME "wui0-2-7"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_7_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_7_CHILD_IDX 11

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_7_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_7_ORD 295
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_7_ORD_STR_SORTABLE 00295

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_7_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_7_SUPPORTS_ORDS \
	296, /* /soc/gpio@40083000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_7_EXISTS 1
#define DT_N_NODELABEL_wui_io17 DT_N_S_npcx_miwus_wui_map_S_wui0_2_7

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_7_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_7_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_7_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_7_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_7_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_7_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_7_P_miwus_IDX_0_VAL_group 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_7_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_7_P_miwus_IDX_0_VAL_bit 7
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_7_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_7_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_7, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_7_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_7, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_7_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_7, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_7_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_7, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_7_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_2_7_P_miwus_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40083000
 *
 * Node identifier: DT_N_S_soc_S_gpio_40083000
 *
 * Binding (compatible = nuvoton,npcx-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nuvoton,npcx-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40083000_PATH "/soc/gpio@40083000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40083000_FULL_NAME "gpio@40083000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40083000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40083000_CHILD_IDX 11

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40083000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40083000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40083000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40083000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40083000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40083000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40083000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40083000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40083000_ORD 296
#define DT_N_S_soc_S_gpio_40083000_ORD_STR_SORTABLE 00296

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40083000_REQUIRES_ORDS \
	4, /* /soc */ \
	250, /* /def-lvol-conf-list/lvol-pseudo */ \
	261, /* /npcx-miwus-wui-map/wui-pseudo */ \
	287, /* /def-lvol-conf-list/lvol22 */ \
	288, /* /def-lvol-conf-list/lvol23 */ \
	289, /* /def-lvol-conf-list/lvol31 */ \
	290, /* /npcx-miwus-wui-map/wui0-2-0 */ \
	291, /* /npcx-miwus-wui-map/wui0-2-1 */ \
	292, /* /npcx-miwus-wui-map/wui0-2-3 */ \
	293, /* /npcx-miwus-wui-map/wui0-2-4 */ \
	294, /* /npcx-miwus-wui-map/wui0-2-5 */ \
	295, /* /npcx-miwus-wui-map/wui0-2-7 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40083000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40083000_EXISTS 1
#define DT_N_INST_1_nuvoton_npcx_gpio DT_N_S_soc_S_gpio_40083000
#define DT_N_NODELABEL_gpio1          DT_N_S_soc_S_gpio_40083000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40083000_REG_NUM 1
#define DT_N_S_soc_S_gpio_40083000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40083000_REG_IDX_0_VAL_ADDRESS 1074278400 /* 0x40083000 */
#define DT_N_S_soc_S_gpio_40083000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_gpio_40083000_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40083000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40083000_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40083000_COMPAT_MATCHES_nuvoton_npcx_gpio 1
#define DT_N_S_soc_S_gpio_40083000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40083000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_gpio_40083000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40083000_COMPAT_MODEL_IDX_0 "npcx-gpio"
#define DT_N_S_soc_S_gpio_40083000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40083000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40083000_P_reg {1074278400 /* 0x40083000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_gpio_40083000_P_reg_IDX_0 1074278400
#define DT_N_S_soc_S_gpio_40083000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40083000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_gpio_40083000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40083000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40083000_P_index 1
#define DT_N_S_soc_S_gpio_40083000_P_index_EXISTS 1
#define DT_N_S_soc_S_gpio_40083000_P_wui_maps_IDX_0 DT_N_S_npcx_miwus_wui_map_S_wui0_2_0
#define DT_N_S_soc_S_gpio_40083000_P_wui_maps_IDX_0_PH DT_N_S_npcx_miwus_wui_map_S_wui0_2_0
#define DT_N_S_soc_S_gpio_40083000_P_wui_maps_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40083000_P_wui_maps_IDX_1 DT_N_S_npcx_miwus_wui_map_S_wui0_2_1
#define DT_N_S_soc_S_gpio_40083000_P_wui_maps_IDX_1_PH DT_N_S_npcx_miwus_wui_map_S_wui0_2_1
#define DT_N_S_soc_S_gpio_40083000_P_wui_maps_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40083000_P_wui_maps_IDX_2 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40083000_P_wui_maps_IDX_2_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40083000_P_wui_maps_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40083000_P_wui_maps_IDX_3 DT_N_S_npcx_miwus_wui_map_S_wui0_2_3
#define DT_N_S_soc_S_gpio_40083000_P_wui_maps_IDX_3_PH DT_N_S_npcx_miwus_wui_map_S_wui0_2_3
#define DT_N_S_soc_S_gpio_40083000_P_wui_maps_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40083000_P_wui_maps_IDX_4 DT_N_S_npcx_miwus_wui_map_S_wui0_2_4
#define DT_N_S_soc_S_gpio_40083000_P_wui_maps_IDX_4_PH DT_N_S_npcx_miwus_wui_map_S_wui0_2_4
#define DT_N_S_soc_S_gpio_40083000_P_wui_maps_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_40083000_P_wui_maps_IDX_5 DT_N_S_npcx_miwus_wui_map_S_wui0_2_5
#define DT_N_S_soc_S_gpio_40083000_P_wui_maps_IDX_5_PH DT_N_S_npcx_miwus_wui_map_S_wui0_2_5
#define DT_N_S_soc_S_gpio_40083000_P_wui_maps_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_40083000_P_wui_maps_IDX_6 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40083000_P_wui_maps_IDX_6_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40083000_P_wui_maps_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_40083000_P_wui_maps_IDX_7 DT_N_S_npcx_miwus_wui_map_S_wui0_2_7
#define DT_N_S_soc_S_gpio_40083000_P_wui_maps_IDX_7_PH DT_N_S_npcx_miwus_wui_map_S_wui0_2_7
#define DT_N_S_soc_S_gpio_40083000_P_wui_maps_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_40083000_P_wui_maps_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40083000, wui_maps, 0) \
	fn(DT_N_S_soc_S_gpio_40083000, wui_maps, 1) \
	fn(DT_N_S_soc_S_gpio_40083000, wui_maps, 2) \
	fn(DT_N_S_soc_S_gpio_40083000, wui_maps, 3) \
	fn(DT_N_S_soc_S_gpio_40083000, wui_maps, 4) \
	fn(DT_N_S_soc_S_gpio_40083000, wui_maps, 5) \
	fn(DT_N_S_soc_S_gpio_40083000, wui_maps, 6) \
	fn(DT_N_S_soc_S_gpio_40083000, wui_maps, 7)
#define DT_N_S_soc_S_gpio_40083000_P_wui_maps_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40083000, wui_maps, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40083000, wui_maps, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40083000, wui_maps, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40083000, wui_maps, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40083000, wui_maps, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40083000, wui_maps, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40083000, wui_maps, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40083000, wui_maps, 7)
#define DT_N_S_soc_S_gpio_40083000_P_wui_maps_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40083000, wui_maps, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40083000, wui_maps, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40083000, wui_maps, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40083000, wui_maps, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40083000, wui_maps, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40083000, wui_maps, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40083000, wui_maps, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40083000, wui_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40083000_P_wui_maps_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40083000, wui_maps, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40083000, wui_maps, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40083000, wui_maps, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40083000, wui_maps, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40083000, wui_maps, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40083000, wui_maps, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40083000, wui_maps, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40083000, wui_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40083000_P_wui_maps_LEN 8
#define DT_N_S_soc_S_gpio_40083000_P_wui_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_40083000_P_lvol_maps_IDX_0 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40083000_P_lvol_maps_IDX_0_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40083000_P_lvol_maps_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40083000_P_lvol_maps_IDX_1 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40083000_P_lvol_maps_IDX_1_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40083000_P_lvol_maps_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40083000_P_lvol_maps_IDX_2 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40083000_P_lvol_maps_IDX_2_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40083000_P_lvol_maps_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40083000_P_lvol_maps_IDX_3 DT_N_S_def_lvol_conf_list_S_lvol22
#define DT_N_S_soc_S_gpio_40083000_P_lvol_maps_IDX_3_PH DT_N_S_def_lvol_conf_list_S_lvol22
#define DT_N_S_soc_S_gpio_40083000_P_lvol_maps_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40083000_P_lvol_maps_IDX_4 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40083000_P_lvol_maps_IDX_4_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40083000_P_lvol_maps_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_40083000_P_lvol_maps_IDX_5 DT_N_S_def_lvol_conf_list_S_lvol23
#define DT_N_S_soc_S_gpio_40083000_P_lvol_maps_IDX_5_PH DT_N_S_def_lvol_conf_list_S_lvol23
#define DT_N_S_soc_S_gpio_40083000_P_lvol_maps_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_40083000_P_lvol_maps_IDX_6 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40083000_P_lvol_maps_IDX_6_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40083000_P_lvol_maps_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_40083000_P_lvol_maps_IDX_7 DT_N_S_def_lvol_conf_list_S_lvol31
#define DT_N_S_soc_S_gpio_40083000_P_lvol_maps_IDX_7_PH DT_N_S_def_lvol_conf_list_S_lvol31
#define DT_N_S_soc_S_gpio_40083000_P_lvol_maps_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_40083000_P_lvol_maps_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40083000, lvol_maps, 0) \
	fn(DT_N_S_soc_S_gpio_40083000, lvol_maps, 1) \
	fn(DT_N_S_soc_S_gpio_40083000, lvol_maps, 2) \
	fn(DT_N_S_soc_S_gpio_40083000, lvol_maps, 3) \
	fn(DT_N_S_soc_S_gpio_40083000, lvol_maps, 4) \
	fn(DT_N_S_soc_S_gpio_40083000, lvol_maps, 5) \
	fn(DT_N_S_soc_S_gpio_40083000, lvol_maps, 6) \
	fn(DT_N_S_soc_S_gpio_40083000, lvol_maps, 7)
#define DT_N_S_soc_S_gpio_40083000_P_lvol_maps_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40083000, lvol_maps, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40083000, lvol_maps, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40083000, lvol_maps, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40083000, lvol_maps, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40083000, lvol_maps, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40083000, lvol_maps, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40083000, lvol_maps, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40083000, lvol_maps, 7)
#define DT_N_S_soc_S_gpio_40083000_P_lvol_maps_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40083000, lvol_maps, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40083000, lvol_maps, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40083000, lvol_maps, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40083000, lvol_maps, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40083000, lvol_maps, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40083000, lvol_maps, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40083000, lvol_maps, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40083000, lvol_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40083000_P_lvol_maps_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40083000, lvol_maps, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40083000, lvol_maps, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40083000, lvol_maps, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40083000, lvol_maps, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40083000, lvol_maps, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40083000, lvol_maps, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40083000, lvol_maps, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40083000, lvol_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40083000_P_lvol_maps_LEN 8
#define DT_N_S_soc_S_gpio_40083000_P_lvol_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_40083000_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40083000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40083000_P_ngpios 32
#define DT_N_S_soc_S_gpio_40083000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40083000_P_compatible {"nuvoton,npcx-gpio"}
#define DT_N_S_soc_S_gpio_40083000_P_compatible_IDX_0 "nuvoton,npcx-gpio"
#define DT_N_S_soc_S_gpio_40083000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-gpio
#define DT_N_S_soc_S_gpio_40083000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_gpio
#define DT_N_S_soc_S_gpio_40083000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_GPIO
#define DT_N_S_soc_S_gpio_40083000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40083000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40083000, compatible, 0)
#define DT_N_S_soc_S_gpio_40083000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40083000, compatible, 0)
#define DT_N_S_soc_S_gpio_40083000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40083000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40083000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40083000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40083000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40083000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40083000_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40083000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40083000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40083000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /def-lvol-conf-list/lvol00
 *
 * Node identifier: DT_N_S_def_lvol_conf_list_S_lvol00
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_def_lvol_conf_list_S_lvol00_PATH "/def-lvol-conf-list/lvol00"

/* Node's name with unit-address: */
#define DT_N_S_def_lvol_conf_list_S_lvol00_FULL_NAME "lvol00"

/* Node parent (/def-lvol-conf-list) identifier: */
#define DT_N_S_def_lvol_conf_list_S_lvol00_PARENT DT_N_S_def_lvol_conf_list

/* Node's index in its parent's list of children: */
#define DT_N_S_def_lvol_conf_list_S_lvol00_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_def_lvol_conf_list_S_lvol00_FOREACH_CHILD(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol00_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_def_lvol_conf_list_S_lvol00_ORD 297
#define DT_N_S_def_lvol_conf_list_S_lvol00_ORD_STR_SORTABLE 00297

/* Ordinals for what this node depends on directly: */
#define DT_N_S_def_lvol_conf_list_S_lvol00_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	249, /* /def-lvol-conf-list */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_def_lvol_conf_list_S_lvol00_SUPPORTS_ORDS \
	309, /* /soc/gpio@40085000 */

/* Existence and alternate IDs: */
#define DT_N_S_def_lvol_conf_list_S_lvol00_EXISTS 1
#define DT_N_NODELABEL_lvol_io20 DT_N_S_def_lvol_conf_list_S_lvol00

/* Macros for properties that are special in the specification: */
#define DT_N_S_def_lvol_conf_list_S_lvol00_REG_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol00_RANGES_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol00_FOREACH_RANGE(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol00_IRQ_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol00_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_def_lvol_conf_list_S_lvol00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_def_lvol_conf_list_S_lvol00_P_lvols_IDX_0_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol00_P_lvols_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_def_lvol_conf_list_S_lvol00_P_lvols_IDX_0_VAL_ctrl 0
#define DT_N_S_def_lvol_conf_list_S_lvol00_P_lvols_IDX_0_VAL_ctrl_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol00_P_lvols_IDX_0_VAL_bit 0
#define DT_N_S_def_lvol_conf_list_S_lvol00_P_lvols_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol00_P_lvols_FOREACH_PROP_ELEM(fn) fn(DT_N_S_def_lvol_conf_list_S_lvol00, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol00_P_lvols_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_def_lvol_conf_list_S_lvol00, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol00_P_lvols_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol00, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol00_P_lvols_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol00, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol00_P_lvols_LEN 1
#define DT_N_S_def_lvol_conf_list_S_lvol00_P_lvols_EXISTS 1

/*
 * Devicetree node: /def-lvol-conf-list/lvol01
 *
 * Node identifier: DT_N_S_def_lvol_conf_list_S_lvol01
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_def_lvol_conf_list_S_lvol01_PATH "/def-lvol-conf-list/lvol01"

/* Node's name with unit-address: */
#define DT_N_S_def_lvol_conf_list_S_lvol01_FULL_NAME "lvol01"

/* Node parent (/def-lvol-conf-list) identifier: */
#define DT_N_S_def_lvol_conf_list_S_lvol01_PARENT DT_N_S_def_lvol_conf_list

/* Node's index in its parent's list of children: */
#define DT_N_S_def_lvol_conf_list_S_lvol01_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_def_lvol_conf_list_S_lvol01_FOREACH_CHILD(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol01_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol01_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol01_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol01_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol01_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol01_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol01_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_def_lvol_conf_list_S_lvol01_ORD 298
#define DT_N_S_def_lvol_conf_list_S_lvol01_ORD_STR_SORTABLE 00298

/* Ordinals for what this node depends on directly: */
#define DT_N_S_def_lvol_conf_list_S_lvol01_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	249, /* /def-lvol-conf-list */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_def_lvol_conf_list_S_lvol01_SUPPORTS_ORDS \
	309, /* /soc/gpio@40085000 */

/* Existence and alternate IDs: */
#define DT_N_S_def_lvol_conf_list_S_lvol01_EXISTS 1
#define DT_N_NODELABEL_lvol_io21 DT_N_S_def_lvol_conf_list_S_lvol01

/* Macros for properties that are special in the specification: */
#define DT_N_S_def_lvol_conf_list_S_lvol01_REG_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol01_RANGES_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol01_FOREACH_RANGE(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol01_IRQ_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol01_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_def_lvol_conf_list_S_lvol01_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_def_lvol_conf_list_S_lvol01_P_lvols_IDX_0_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol01_P_lvols_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_def_lvol_conf_list_S_lvol01_P_lvols_IDX_0_VAL_ctrl 0
#define DT_N_S_def_lvol_conf_list_S_lvol01_P_lvols_IDX_0_VAL_ctrl_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol01_P_lvols_IDX_0_VAL_bit 1
#define DT_N_S_def_lvol_conf_list_S_lvol01_P_lvols_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol01_P_lvols_FOREACH_PROP_ELEM(fn) fn(DT_N_S_def_lvol_conf_list_S_lvol01, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol01_P_lvols_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_def_lvol_conf_list_S_lvol01, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol01_P_lvols_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol01, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol01_P_lvols_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol01, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol01_P_lvols_LEN 1
#define DT_N_S_def_lvol_conf_list_S_lvol01_P_lvols_EXISTS 1

/*
 * Devicetree node: /def-lvol-conf-list/lvol30
 *
 * Node identifier: DT_N_S_def_lvol_conf_list_S_lvol30
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_def_lvol_conf_list_S_lvol30_PATH "/def-lvol-conf-list/lvol30"

/* Node's name with unit-address: */
#define DT_N_S_def_lvol_conf_list_S_lvol30_FULL_NAME "lvol30"

/* Node parent (/def-lvol-conf-list) identifier: */
#define DT_N_S_def_lvol_conf_list_S_lvol30_PARENT DT_N_S_def_lvol_conf_list

/* Node's index in its parent's list of children: */
#define DT_N_S_def_lvol_conf_list_S_lvol30_CHILD_IDX 23

/* Helper macros for child nodes of this node. */
#define DT_N_S_def_lvol_conf_list_S_lvol30_FOREACH_CHILD(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol30_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol30_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol30_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol30_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol30_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol30_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol30_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_def_lvol_conf_list_S_lvol30_ORD 299
#define DT_N_S_def_lvol_conf_list_S_lvol30_ORD_STR_SORTABLE 00299

/* Ordinals for what this node depends on directly: */
#define DT_N_S_def_lvol_conf_list_S_lvol30_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	249, /* /def-lvol-conf-list */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_def_lvol_conf_list_S_lvol30_SUPPORTS_ORDS \
	309, /* /soc/gpio@40085000 */

/* Existence and alternate IDs: */
#define DT_N_S_def_lvol_conf_list_S_lvol30_EXISTS 1
#define DT_N_NODELABEL_lvol_io22 DT_N_S_def_lvol_conf_list_S_lvol30

/* Macros for properties that are special in the specification: */
#define DT_N_S_def_lvol_conf_list_S_lvol30_REG_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol30_RANGES_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol30_FOREACH_RANGE(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol30_IRQ_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol30_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_def_lvol_conf_list_S_lvol30_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_def_lvol_conf_list_S_lvol30_P_lvols_IDX_0_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol30_P_lvols_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_def_lvol_conf_list_S_lvol30_P_lvols_IDX_0_VAL_ctrl 3
#define DT_N_S_def_lvol_conf_list_S_lvol30_P_lvols_IDX_0_VAL_ctrl_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol30_P_lvols_IDX_0_VAL_bit 0
#define DT_N_S_def_lvol_conf_list_S_lvol30_P_lvols_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol30_P_lvols_FOREACH_PROP_ELEM(fn) fn(DT_N_S_def_lvol_conf_list_S_lvol30, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol30_P_lvols_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_def_lvol_conf_list_S_lvol30, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol30_P_lvols_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol30, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol30_P_lvols_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol30, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol30_P_lvols_LEN 1
#define DT_N_S_def_lvol_conf_list_S_lvol30_P_lvols_EXISTS 1

/*
 * Devicetree node: /def-lvol-conf-list/lvol35
 *
 * Node identifier: DT_N_S_def_lvol_conf_list_S_lvol35
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_def_lvol_conf_list_S_lvol35_PATH "/def-lvol-conf-list/lvol35"

/* Node's name with unit-address: */
#define DT_N_S_def_lvol_conf_list_S_lvol35_FULL_NAME "lvol35"

/* Node parent (/def-lvol-conf-list) identifier: */
#define DT_N_S_def_lvol_conf_list_S_lvol35_PARENT DT_N_S_def_lvol_conf_list

/* Node's index in its parent's list of children: */
#define DT_N_S_def_lvol_conf_list_S_lvol35_CHILD_IDX 28

/* Helper macros for child nodes of this node. */
#define DT_N_S_def_lvol_conf_list_S_lvol35_FOREACH_CHILD(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol35_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol35_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol35_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol35_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol35_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol35_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol35_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_def_lvol_conf_list_S_lvol35_ORD 300
#define DT_N_S_def_lvol_conf_list_S_lvol35_ORD_STR_SORTABLE 00300

/* Ordinals for what this node depends on directly: */
#define DT_N_S_def_lvol_conf_list_S_lvol35_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	249, /* /def-lvol-conf-list */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_def_lvol_conf_list_S_lvol35_SUPPORTS_ORDS \
	309, /* /soc/gpio@40085000 */

/* Existence and alternate IDs: */
#define DT_N_S_def_lvol_conf_list_S_lvol35_EXISTS 1
#define DT_N_NODELABEL_lvol_io23 DT_N_S_def_lvol_conf_list_S_lvol35

/* Macros for properties that are special in the specification: */
#define DT_N_S_def_lvol_conf_list_S_lvol35_REG_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol35_RANGES_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol35_FOREACH_RANGE(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol35_IRQ_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol35_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_def_lvol_conf_list_S_lvol35_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_def_lvol_conf_list_S_lvol35_P_lvols_IDX_0_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol35_P_lvols_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_def_lvol_conf_list_S_lvol35_P_lvols_IDX_0_VAL_ctrl 3
#define DT_N_S_def_lvol_conf_list_S_lvol35_P_lvols_IDX_0_VAL_ctrl_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol35_P_lvols_IDX_0_VAL_bit 5
#define DT_N_S_def_lvol_conf_list_S_lvol35_P_lvols_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol35_P_lvols_FOREACH_PROP_ELEM(fn) fn(DT_N_S_def_lvol_conf_list_S_lvol35, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol35_P_lvols_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_def_lvol_conf_list_S_lvol35, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol35_P_lvols_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol35, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol35_P_lvols_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol35, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol35_P_lvols_LEN 1
#define DT_N_S_def_lvol_conf_list_S_lvol35_P_lvols_EXISTS 1

/*
 * Devicetree node: /def-lvol-conf-list/lvol40
 *
 * Node identifier: DT_N_S_def_lvol_conf_list_S_lvol40
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_def_lvol_conf_list_S_lvol40_PATH "/def-lvol-conf-list/lvol40"

/* Node's name with unit-address: */
#define DT_N_S_def_lvol_conf_list_S_lvol40_FULL_NAME "lvol40"

/* Node parent (/def-lvol-conf-list) identifier: */
#define DT_N_S_def_lvol_conf_list_S_lvol40_PARENT DT_N_S_def_lvol_conf_list

/* Node's index in its parent's list of children: */
#define DT_N_S_def_lvol_conf_list_S_lvol40_CHILD_IDX 31

/* Helper macros for child nodes of this node. */
#define DT_N_S_def_lvol_conf_list_S_lvol40_FOREACH_CHILD(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol40_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol40_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol40_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol40_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol40_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol40_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol40_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_def_lvol_conf_list_S_lvol40_ORD 301
#define DT_N_S_def_lvol_conf_list_S_lvol40_ORD_STR_SORTABLE 00301

/* Ordinals for what this node depends on directly: */
#define DT_N_S_def_lvol_conf_list_S_lvol40_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	249, /* /def-lvol-conf-list */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_def_lvol_conf_list_S_lvol40_SUPPORTS_ORDS \
	309, /* /soc/gpio@40085000 */

/* Existence and alternate IDs: */
#define DT_N_S_def_lvol_conf_list_S_lvol40_EXISTS 1
#define DT_N_NODELABEL_lvol_io25 DT_N_S_def_lvol_conf_list_S_lvol40

/* Macros for properties that are special in the specification: */
#define DT_N_S_def_lvol_conf_list_S_lvol40_REG_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol40_RANGES_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol40_FOREACH_RANGE(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol40_IRQ_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol40_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_def_lvol_conf_list_S_lvol40_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_def_lvol_conf_list_S_lvol40_P_lvols_IDX_0_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol40_P_lvols_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_def_lvol_conf_list_S_lvol40_P_lvols_IDX_0_VAL_ctrl 4
#define DT_N_S_def_lvol_conf_list_S_lvol40_P_lvols_IDX_0_VAL_ctrl_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol40_P_lvols_IDX_0_VAL_bit 0
#define DT_N_S_def_lvol_conf_list_S_lvol40_P_lvols_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol40_P_lvols_FOREACH_PROP_ELEM(fn) fn(DT_N_S_def_lvol_conf_list_S_lvol40, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol40_P_lvols_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_def_lvol_conf_list_S_lvol40, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol40_P_lvols_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol40, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol40_P_lvols_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol40, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol40_P_lvols_LEN 1
#define DT_N_S_def_lvol_conf_list_S_lvol40_P_lvols_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-3-0
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_3_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_0_PATH "/npcx-miwus-wui-map/wui0-3-0"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_0_FULL_NAME "wui0-3-0"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_0_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_0_CHILD_IDX 12

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_0_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_0_ORD 302
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_0_ORD_STR_SORTABLE 00302

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_0_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_0_SUPPORTS_ORDS \
	309, /* /soc/gpio@40085000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_0_EXISTS 1
#define DT_N_NODELABEL_wui_io20 DT_N_S_npcx_miwus_wui_map_S_wui0_3_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_0_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_0_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_0_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_0_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_0_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_0_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_0_P_miwus_IDX_0_VAL_group 2
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_0_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_0_P_miwus_IDX_0_VAL_bit 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_0_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_0_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_0, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_0_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_0, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_0_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_0, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_0_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_0, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_0_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_0_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-3-1
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_3_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_1_PATH "/npcx-miwus-wui-map/wui0-3-1"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_1_FULL_NAME "wui0-3-1"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_1_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_1_CHILD_IDX 13

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_1_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_1_ORD 303
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_1_ORD_STR_SORTABLE 00303

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_1_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_1_SUPPORTS_ORDS \
	309, /* /soc/gpio@40085000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_1_EXISTS 1
#define DT_N_NODELABEL_wui_io21 DT_N_S_npcx_miwus_wui_map_S_wui0_3_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_1_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_1_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_1_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_1_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_1_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_1_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_1_P_miwus_IDX_0_VAL_group 2
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_1_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_1_P_miwus_IDX_0_VAL_bit 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_1_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_1_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_1, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_1_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_1, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_1_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_1, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_1_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_1, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_1_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_1_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-3-2
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_3_2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_2_PATH "/npcx-miwus-wui-map/wui0-3-2"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_2_FULL_NAME "wui0-3-2"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_2_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_2_CHILD_IDX 14

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_2_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_2_ORD 304
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_2_ORD_STR_SORTABLE 00304

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_2_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_2_SUPPORTS_ORDS \
	309, /* /soc/gpio@40085000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_2_EXISTS 1
#define DT_N_NODELABEL_wui_io22 DT_N_S_npcx_miwus_wui_map_S_wui0_3_2

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_2_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_2_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_2_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_2_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_2_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_2_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_2_P_miwus_IDX_0_VAL_group 2
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_2_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_2_P_miwus_IDX_0_VAL_bit 2
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_2_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_2_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_2, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_2_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_2, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_2_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_2, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_2_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_2, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_2_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_2_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-3-3
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_3_3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_3_PATH "/npcx-miwus-wui-map/wui0-3-3"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_3_FULL_NAME "wui0-3-3"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_3_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_3_CHILD_IDX 15

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_3_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_3_ORD 305
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_3_ORD_STR_SORTABLE 00305

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_3_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_3_SUPPORTS_ORDS \
	309, /* /soc/gpio@40085000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_3_EXISTS 1
#define DT_N_NODELABEL_wui_io23 DT_N_S_npcx_miwus_wui_map_S_wui0_3_3

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_3_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_3_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_3_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_3_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_3_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_3_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_3_P_miwus_IDX_0_VAL_group 2
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_3_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_3_P_miwus_IDX_0_VAL_bit 3
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_3_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_3_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_3, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_3_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_3, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_3_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_3, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_3_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_3, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_3_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_3_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-3-5
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_3_5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_5_PATH "/npcx-miwus-wui-map/wui0-3-5"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_5_FULL_NAME "wui0-3-5"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_5_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_5_CHILD_IDX 16

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_5_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_5_ORD 306
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_5_ORD_STR_SORTABLE 00306

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_5_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_5_SUPPORTS_ORDS \
	309, /* /soc/gpio@40085000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_5_EXISTS 1
#define DT_N_NODELABEL_wui_io25 DT_N_S_npcx_miwus_wui_map_S_wui0_3_5

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_5_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_5_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_5_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_5_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_5_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_5_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_5_P_miwus_IDX_0_VAL_group 2
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_5_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_5_P_miwus_IDX_0_VAL_bit 5
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_5_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_5_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_5, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_5_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_5, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_5_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_5, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_5_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_5, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_5_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_5_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-3-6
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_3_6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_6_PATH "/npcx-miwus-wui-map/wui0-3-6"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_6_FULL_NAME "wui0-3-6"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_6_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_6_CHILD_IDX 17

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_6_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_6_ORD 307
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_6_ORD_STR_SORTABLE 00307

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_6_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_6_SUPPORTS_ORDS \
	309, /* /soc/gpio@40085000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_6_EXISTS 1
#define DT_N_NODELABEL_wui_io26 DT_N_S_npcx_miwus_wui_map_S_wui0_3_6

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_6_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_6_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_6_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_6_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_6_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_6_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_6_P_miwus_IDX_0_VAL_group 2
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_6_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_6_P_miwus_IDX_0_VAL_bit 6
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_6_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_6_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_6, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_6_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_6, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_6_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_6, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_6_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_6, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_6_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_6_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-3-7
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_3_7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_7_PATH "/npcx-miwus-wui-map/wui0-3-7"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_7_FULL_NAME "wui0-3-7"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_7_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_7_CHILD_IDX 18

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_7_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_7_ORD 308
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_7_ORD_STR_SORTABLE 00308

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_7_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_7_SUPPORTS_ORDS \
	309, /* /soc/gpio@40085000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_7_EXISTS 1
#define DT_N_NODELABEL_wui_io27 DT_N_S_npcx_miwus_wui_map_S_wui0_3_7

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_7_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_7_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_7_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_7_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_7_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_7_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_7_P_miwus_IDX_0_VAL_group 2
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_7_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_7_P_miwus_IDX_0_VAL_bit 7
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_7_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_7_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_7, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_7_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_7, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_7_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_7, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_7_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_7, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_7_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_3_7_P_miwus_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40085000
 *
 * Node identifier: DT_N_S_soc_S_gpio_40085000
 *
 * Binding (compatible = nuvoton,npcx-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nuvoton,npcx-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40085000_PATH "/soc/gpio@40085000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40085000_FULL_NAME "gpio@40085000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40085000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40085000_CHILD_IDX 12

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40085000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40085000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40085000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40085000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40085000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40085000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40085000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40085000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40085000_ORD 309
#define DT_N_S_soc_S_gpio_40085000_ORD_STR_SORTABLE 00309

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40085000_REQUIRES_ORDS \
	4, /* /soc */ \
	250, /* /def-lvol-conf-list/lvol-pseudo */ \
	261, /* /npcx-miwus-wui-map/wui-pseudo */ \
	297, /* /def-lvol-conf-list/lvol00 */ \
	298, /* /def-lvol-conf-list/lvol01 */ \
	299, /* /def-lvol-conf-list/lvol30 */ \
	300, /* /def-lvol-conf-list/lvol35 */ \
	301, /* /def-lvol-conf-list/lvol40 */ \
	302, /* /npcx-miwus-wui-map/wui0-3-0 */ \
	303, /* /npcx-miwus-wui-map/wui0-3-1 */ \
	304, /* /npcx-miwus-wui-map/wui0-3-2 */ \
	305, /* /npcx-miwus-wui-map/wui0-3-3 */ \
	306, /* /npcx-miwus-wui-map/wui0-3-5 */ \
	307, /* /npcx-miwus-wui-map/wui0-3-6 */ \
	308, /* /npcx-miwus-wui-map/wui0-3-7 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40085000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40085000_EXISTS 1
#define DT_N_INST_2_nuvoton_npcx_gpio DT_N_S_soc_S_gpio_40085000
#define DT_N_NODELABEL_gpio2          DT_N_S_soc_S_gpio_40085000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40085000_REG_NUM 1
#define DT_N_S_soc_S_gpio_40085000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40085000_REG_IDX_0_VAL_ADDRESS 1074286592 /* 0x40085000 */
#define DT_N_S_soc_S_gpio_40085000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_gpio_40085000_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40085000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40085000_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40085000_COMPAT_MATCHES_nuvoton_npcx_gpio 1
#define DT_N_S_soc_S_gpio_40085000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40085000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_gpio_40085000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40085000_COMPAT_MODEL_IDX_0 "npcx-gpio"
#define DT_N_S_soc_S_gpio_40085000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40085000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40085000_P_reg {1074286592 /* 0x40085000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_gpio_40085000_P_reg_IDX_0 1074286592
#define DT_N_S_soc_S_gpio_40085000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40085000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_gpio_40085000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40085000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40085000_P_index 2
#define DT_N_S_soc_S_gpio_40085000_P_index_EXISTS 1
#define DT_N_S_soc_S_gpio_40085000_P_wui_maps_IDX_0 DT_N_S_npcx_miwus_wui_map_S_wui0_3_0
#define DT_N_S_soc_S_gpio_40085000_P_wui_maps_IDX_0_PH DT_N_S_npcx_miwus_wui_map_S_wui0_3_0
#define DT_N_S_soc_S_gpio_40085000_P_wui_maps_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40085000_P_wui_maps_IDX_1 DT_N_S_npcx_miwus_wui_map_S_wui0_3_1
#define DT_N_S_soc_S_gpio_40085000_P_wui_maps_IDX_1_PH DT_N_S_npcx_miwus_wui_map_S_wui0_3_1
#define DT_N_S_soc_S_gpio_40085000_P_wui_maps_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40085000_P_wui_maps_IDX_2 DT_N_S_npcx_miwus_wui_map_S_wui0_3_2
#define DT_N_S_soc_S_gpio_40085000_P_wui_maps_IDX_2_PH DT_N_S_npcx_miwus_wui_map_S_wui0_3_2
#define DT_N_S_soc_S_gpio_40085000_P_wui_maps_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40085000_P_wui_maps_IDX_3 DT_N_S_npcx_miwus_wui_map_S_wui0_3_3
#define DT_N_S_soc_S_gpio_40085000_P_wui_maps_IDX_3_PH DT_N_S_npcx_miwus_wui_map_S_wui0_3_3
#define DT_N_S_soc_S_gpio_40085000_P_wui_maps_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40085000_P_wui_maps_IDX_4 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40085000_P_wui_maps_IDX_4_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40085000_P_wui_maps_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_40085000_P_wui_maps_IDX_5 DT_N_S_npcx_miwus_wui_map_S_wui0_3_5
#define DT_N_S_soc_S_gpio_40085000_P_wui_maps_IDX_5_PH DT_N_S_npcx_miwus_wui_map_S_wui0_3_5
#define DT_N_S_soc_S_gpio_40085000_P_wui_maps_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_40085000_P_wui_maps_IDX_6 DT_N_S_npcx_miwus_wui_map_S_wui0_3_6
#define DT_N_S_soc_S_gpio_40085000_P_wui_maps_IDX_6_PH DT_N_S_npcx_miwus_wui_map_S_wui0_3_6
#define DT_N_S_soc_S_gpio_40085000_P_wui_maps_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_40085000_P_wui_maps_IDX_7 DT_N_S_npcx_miwus_wui_map_S_wui0_3_7
#define DT_N_S_soc_S_gpio_40085000_P_wui_maps_IDX_7_PH DT_N_S_npcx_miwus_wui_map_S_wui0_3_7
#define DT_N_S_soc_S_gpio_40085000_P_wui_maps_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_40085000_P_wui_maps_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40085000, wui_maps, 0) \
	fn(DT_N_S_soc_S_gpio_40085000, wui_maps, 1) \
	fn(DT_N_S_soc_S_gpio_40085000, wui_maps, 2) \
	fn(DT_N_S_soc_S_gpio_40085000, wui_maps, 3) \
	fn(DT_N_S_soc_S_gpio_40085000, wui_maps, 4) \
	fn(DT_N_S_soc_S_gpio_40085000, wui_maps, 5) \
	fn(DT_N_S_soc_S_gpio_40085000, wui_maps, 6) \
	fn(DT_N_S_soc_S_gpio_40085000, wui_maps, 7)
#define DT_N_S_soc_S_gpio_40085000_P_wui_maps_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40085000, wui_maps, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40085000, wui_maps, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40085000, wui_maps, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40085000, wui_maps, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40085000, wui_maps, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40085000, wui_maps, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40085000, wui_maps, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40085000, wui_maps, 7)
#define DT_N_S_soc_S_gpio_40085000_P_wui_maps_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40085000, wui_maps, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40085000, wui_maps, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40085000, wui_maps, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40085000, wui_maps, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40085000, wui_maps, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40085000, wui_maps, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40085000, wui_maps, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40085000, wui_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40085000_P_wui_maps_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40085000, wui_maps, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40085000, wui_maps, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40085000, wui_maps, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40085000, wui_maps, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40085000, wui_maps, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40085000, wui_maps, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40085000, wui_maps, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40085000, wui_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40085000_P_wui_maps_LEN 8
#define DT_N_S_soc_S_gpio_40085000_P_wui_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_40085000_P_lvol_maps_IDX_0 DT_N_S_def_lvol_conf_list_S_lvol00
#define DT_N_S_soc_S_gpio_40085000_P_lvol_maps_IDX_0_PH DT_N_S_def_lvol_conf_list_S_lvol00
#define DT_N_S_soc_S_gpio_40085000_P_lvol_maps_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40085000_P_lvol_maps_IDX_1 DT_N_S_def_lvol_conf_list_S_lvol01
#define DT_N_S_soc_S_gpio_40085000_P_lvol_maps_IDX_1_PH DT_N_S_def_lvol_conf_list_S_lvol01
#define DT_N_S_soc_S_gpio_40085000_P_lvol_maps_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40085000_P_lvol_maps_IDX_2 DT_N_S_def_lvol_conf_list_S_lvol30
#define DT_N_S_soc_S_gpio_40085000_P_lvol_maps_IDX_2_PH DT_N_S_def_lvol_conf_list_S_lvol30
#define DT_N_S_soc_S_gpio_40085000_P_lvol_maps_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40085000_P_lvol_maps_IDX_3 DT_N_S_def_lvol_conf_list_S_lvol35
#define DT_N_S_soc_S_gpio_40085000_P_lvol_maps_IDX_3_PH DT_N_S_def_lvol_conf_list_S_lvol35
#define DT_N_S_soc_S_gpio_40085000_P_lvol_maps_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40085000_P_lvol_maps_IDX_4 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40085000_P_lvol_maps_IDX_4_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40085000_P_lvol_maps_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_40085000_P_lvol_maps_IDX_5 DT_N_S_def_lvol_conf_list_S_lvol40
#define DT_N_S_soc_S_gpio_40085000_P_lvol_maps_IDX_5_PH DT_N_S_def_lvol_conf_list_S_lvol40
#define DT_N_S_soc_S_gpio_40085000_P_lvol_maps_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_40085000_P_lvol_maps_IDX_6 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40085000_P_lvol_maps_IDX_6_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40085000_P_lvol_maps_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_40085000_P_lvol_maps_IDX_7 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40085000_P_lvol_maps_IDX_7_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40085000_P_lvol_maps_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_40085000_P_lvol_maps_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40085000, lvol_maps, 0) \
	fn(DT_N_S_soc_S_gpio_40085000, lvol_maps, 1) \
	fn(DT_N_S_soc_S_gpio_40085000, lvol_maps, 2) \
	fn(DT_N_S_soc_S_gpio_40085000, lvol_maps, 3) \
	fn(DT_N_S_soc_S_gpio_40085000, lvol_maps, 4) \
	fn(DT_N_S_soc_S_gpio_40085000, lvol_maps, 5) \
	fn(DT_N_S_soc_S_gpio_40085000, lvol_maps, 6) \
	fn(DT_N_S_soc_S_gpio_40085000, lvol_maps, 7)
#define DT_N_S_soc_S_gpio_40085000_P_lvol_maps_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40085000, lvol_maps, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40085000, lvol_maps, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40085000, lvol_maps, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40085000, lvol_maps, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40085000, lvol_maps, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40085000, lvol_maps, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40085000, lvol_maps, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40085000, lvol_maps, 7)
#define DT_N_S_soc_S_gpio_40085000_P_lvol_maps_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40085000, lvol_maps, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40085000, lvol_maps, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40085000, lvol_maps, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40085000, lvol_maps, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40085000, lvol_maps, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40085000, lvol_maps, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40085000, lvol_maps, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40085000, lvol_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40085000_P_lvol_maps_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40085000, lvol_maps, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40085000, lvol_maps, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40085000, lvol_maps, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40085000, lvol_maps, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40085000, lvol_maps, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40085000, lvol_maps, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40085000, lvol_maps, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40085000, lvol_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40085000_P_lvol_maps_LEN 8
#define DT_N_S_soc_S_gpio_40085000_P_lvol_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_40085000_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40085000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40085000_P_ngpios 32
#define DT_N_S_soc_S_gpio_40085000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40085000_P_compatible {"nuvoton,npcx-gpio"}
#define DT_N_S_soc_S_gpio_40085000_P_compatible_IDX_0 "nuvoton,npcx-gpio"
#define DT_N_S_soc_S_gpio_40085000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-gpio
#define DT_N_S_soc_S_gpio_40085000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_gpio
#define DT_N_S_soc_S_gpio_40085000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_GPIO
#define DT_N_S_soc_S_gpio_40085000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40085000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40085000, compatible, 0)
#define DT_N_S_soc_S_gpio_40085000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40085000, compatible, 0)
#define DT_N_S_soc_S_gpio_40085000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40085000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40085000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40085000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40085000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40085000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40085000_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40085000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40085000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40085000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /def-lvol-conf-list/lvol34
 *
 * Node identifier: DT_N_S_def_lvol_conf_list_S_lvol34
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_def_lvol_conf_list_S_lvol34_PATH "/def-lvol-conf-list/lvol34"

/* Node's name with unit-address: */
#define DT_N_S_def_lvol_conf_list_S_lvol34_FULL_NAME "lvol34"

/* Node parent (/def-lvol-conf-list) identifier: */
#define DT_N_S_def_lvol_conf_list_S_lvol34_PARENT DT_N_S_def_lvol_conf_list

/* Node's index in its parent's list of children: */
#define DT_N_S_def_lvol_conf_list_S_lvol34_CHILD_IDX 27

/* Helper macros for child nodes of this node. */
#define DT_N_S_def_lvol_conf_list_S_lvol34_FOREACH_CHILD(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol34_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol34_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol34_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol34_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol34_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol34_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol34_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_def_lvol_conf_list_S_lvol34_ORD 310
#define DT_N_S_def_lvol_conf_list_S_lvol34_ORD_STR_SORTABLE 00310

/* Ordinals for what this node depends on directly: */
#define DT_N_S_def_lvol_conf_list_S_lvol34_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	249, /* /def-lvol-conf-list */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_def_lvol_conf_list_S_lvol34_SUPPORTS_ORDS \
	317, /* /soc/gpio@40087000 */

/* Existence and alternate IDs: */
#define DT_N_S_def_lvol_conf_list_S_lvol34_EXISTS 1
#define DT_N_NODELABEL_lvol_io31 DT_N_S_def_lvol_conf_list_S_lvol34

/* Macros for properties that are special in the specification: */
#define DT_N_S_def_lvol_conf_list_S_lvol34_REG_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol34_RANGES_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol34_FOREACH_RANGE(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol34_IRQ_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol34_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_def_lvol_conf_list_S_lvol34_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_def_lvol_conf_list_S_lvol34_P_lvols_IDX_0_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol34_P_lvols_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_def_lvol_conf_list_S_lvol34_P_lvols_IDX_0_VAL_ctrl 3
#define DT_N_S_def_lvol_conf_list_S_lvol34_P_lvols_IDX_0_VAL_ctrl_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol34_P_lvols_IDX_0_VAL_bit 4
#define DT_N_S_def_lvol_conf_list_S_lvol34_P_lvols_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol34_P_lvols_FOREACH_PROP_ELEM(fn) fn(DT_N_S_def_lvol_conf_list_S_lvol34, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol34_P_lvols_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_def_lvol_conf_list_S_lvol34, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol34_P_lvols_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol34, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol34_P_lvols_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol34, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol34_P_lvols_LEN 1
#define DT_N_S_def_lvol_conf_list_S_lvol34_P_lvols_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-4-0
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_4_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_0_PATH "/npcx-miwus-wui-map/wui0-4-0"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_0_FULL_NAME "wui0-4-0"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_0_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_0_CHILD_IDX 19

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_0_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_0_ORD 311
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_0_ORD_STR_SORTABLE 00311

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_0_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_0_SUPPORTS_ORDS \
	317, /* /soc/gpio@40087000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_0_EXISTS 1
#define DT_N_NODELABEL_wui_io30 DT_N_S_npcx_miwus_wui_map_S_wui0_4_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_0_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_0_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_0_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_0_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_0_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_0_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_0_P_miwus_IDX_0_VAL_group 3
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_0_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_0_P_miwus_IDX_0_VAL_bit 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_0_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_0_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_0, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_0_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_0, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_0_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_0, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_0_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_0, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_0_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_0_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-4-1
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_4_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_1_PATH "/npcx-miwus-wui-map/wui0-4-1"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_1_FULL_NAME "wui0-4-1"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_1_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_1_CHILD_IDX 20

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_1_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_1_ORD 312
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_1_ORD_STR_SORTABLE 00312

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_1_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_1_SUPPORTS_ORDS \
	317, /* /soc/gpio@40087000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_1_EXISTS 1
#define DT_N_NODELABEL_wui_io31 DT_N_S_npcx_miwus_wui_map_S_wui0_4_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_1_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_1_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_1_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_1_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_1_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_1_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_1_P_miwus_IDX_0_VAL_group 3
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_1_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_1_P_miwus_IDX_0_VAL_bit 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_1_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_1_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_1, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_1_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_1, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_1_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_1, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_1_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_1, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_1_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_1_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-4-2
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_4_2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_2_PATH "/npcx-miwus-wui-map/wui0-4-2"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_2_FULL_NAME "wui0-4-2"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_2_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_2_CHILD_IDX 21

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_2_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_2_ORD 313
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_2_ORD_STR_SORTABLE 00313

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_2_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_2_SUPPORTS_ORDS \
	317, /* /soc/gpio@40087000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_2_EXISTS 1
#define DT_N_NODELABEL_wui_io32 DT_N_S_npcx_miwus_wui_map_S_wui0_4_2

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_2_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_2_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_2_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_2_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_2_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_2_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_2_P_miwus_IDX_0_VAL_group 3
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_2_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_2_P_miwus_IDX_0_VAL_bit 2
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_2_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_2_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_2, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_2_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_2, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_2_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_2, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_2_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_2, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_2_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_2_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-4-3
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_4_3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_3_PATH "/npcx-miwus-wui-map/wui0-4-3"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_3_FULL_NAME "wui0-4-3"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_3_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_3_CHILD_IDX 22

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_3_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_3_ORD 314
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_3_ORD_STR_SORTABLE 00314

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_3_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_3_SUPPORTS_ORDS \
	317, /* /soc/gpio@40087000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_3_EXISTS 1
#define DT_N_NODELABEL_wui_io33 DT_N_S_npcx_miwus_wui_map_S_wui0_4_3

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_3_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_3_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_3_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_3_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_3_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_3_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_3_P_miwus_IDX_0_VAL_group 3
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_3_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_3_P_miwus_IDX_0_VAL_bit 3
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_3_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_3_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_3, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_3_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_3, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_3_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_3, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_3_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_3, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_3_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_3_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-4-4
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_4_4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_4_PATH "/npcx-miwus-wui-map/wui0-4-4"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_4_FULL_NAME "wui0-4-4"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_4_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_4_CHILD_IDX 23

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_4_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_4_ORD 315
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_4_ORD_STR_SORTABLE 00315

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_4_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_4_SUPPORTS_ORDS \
	317, /* /soc/gpio@40087000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_4_EXISTS 1
#define DT_N_NODELABEL_wui_io34 DT_N_S_npcx_miwus_wui_map_S_wui0_4_4

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_4_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_4_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_4_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_4_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_4_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_4_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_4_P_miwus_IDX_0_VAL_group 3
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_4_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_4_P_miwus_IDX_0_VAL_bit 4
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_4_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_4_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_4, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_4_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_4, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_4_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_4, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_4_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_4, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_4_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_4_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-4-6
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_4_6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_6_PATH "/npcx-miwus-wui-map/wui0-4-6"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_6_FULL_NAME "wui0-4-6"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_6_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_6_CHILD_IDX 24

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_6_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_6_ORD 316
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_6_ORD_STR_SORTABLE 00316

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_6_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_6_SUPPORTS_ORDS \
	317, /* /soc/gpio@40087000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_6_EXISTS 1
#define DT_N_NODELABEL_wui_io36 DT_N_S_npcx_miwus_wui_map_S_wui0_4_6

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_6_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_6_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_6_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_6_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_6_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_6_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_6_P_miwus_IDX_0_VAL_group 3
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_6_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_6_P_miwus_IDX_0_VAL_bit 6
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_6_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_6_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_6, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_6_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_6, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_6_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_6, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_6_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_6, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_6_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_4_6_P_miwus_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40087000
 *
 * Node identifier: DT_N_S_soc_S_gpio_40087000
 *
 * Binding (compatible = nuvoton,npcx-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nuvoton,npcx-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40087000_PATH "/soc/gpio@40087000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40087000_FULL_NAME "gpio@40087000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40087000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40087000_CHILD_IDX 13

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40087000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40087000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40087000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40087000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40087000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40087000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40087000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40087000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40087000_ORD 317
#define DT_N_S_soc_S_gpio_40087000_ORD_STR_SORTABLE 00317

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40087000_REQUIRES_ORDS \
	4, /* /soc */ \
	250, /* /def-lvol-conf-list/lvol-pseudo */ \
	261, /* /npcx-miwus-wui-map/wui-pseudo */ \
	310, /* /def-lvol-conf-list/lvol34 */ \
	311, /* /npcx-miwus-wui-map/wui0-4-0 */ \
	312, /* /npcx-miwus-wui-map/wui0-4-1 */ \
	313, /* /npcx-miwus-wui-map/wui0-4-2 */ \
	314, /* /npcx-miwus-wui-map/wui0-4-3 */ \
	315, /* /npcx-miwus-wui-map/wui0-4-4 */ \
	316, /* /npcx-miwus-wui-map/wui0-4-6 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40087000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40087000_EXISTS 1
#define DT_N_INST_3_nuvoton_npcx_gpio DT_N_S_soc_S_gpio_40087000
#define DT_N_NODELABEL_gpio3          DT_N_S_soc_S_gpio_40087000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40087000_REG_NUM 1
#define DT_N_S_soc_S_gpio_40087000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40087000_REG_IDX_0_VAL_ADDRESS 1074294784 /* 0x40087000 */
#define DT_N_S_soc_S_gpio_40087000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_gpio_40087000_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40087000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40087000_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40087000_COMPAT_MATCHES_nuvoton_npcx_gpio 1
#define DT_N_S_soc_S_gpio_40087000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40087000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_gpio_40087000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40087000_COMPAT_MODEL_IDX_0 "npcx-gpio"
#define DT_N_S_soc_S_gpio_40087000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40087000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40087000_P_reg {1074294784 /* 0x40087000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_gpio_40087000_P_reg_IDX_0 1074294784
#define DT_N_S_soc_S_gpio_40087000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40087000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_gpio_40087000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40087000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40087000_P_index 3
#define DT_N_S_soc_S_gpio_40087000_P_index_EXISTS 1
#define DT_N_S_soc_S_gpio_40087000_P_wui_maps_IDX_0 DT_N_S_npcx_miwus_wui_map_S_wui0_4_0
#define DT_N_S_soc_S_gpio_40087000_P_wui_maps_IDX_0_PH DT_N_S_npcx_miwus_wui_map_S_wui0_4_0
#define DT_N_S_soc_S_gpio_40087000_P_wui_maps_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40087000_P_wui_maps_IDX_1 DT_N_S_npcx_miwus_wui_map_S_wui0_4_1
#define DT_N_S_soc_S_gpio_40087000_P_wui_maps_IDX_1_PH DT_N_S_npcx_miwus_wui_map_S_wui0_4_1
#define DT_N_S_soc_S_gpio_40087000_P_wui_maps_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40087000_P_wui_maps_IDX_2 DT_N_S_npcx_miwus_wui_map_S_wui0_4_2
#define DT_N_S_soc_S_gpio_40087000_P_wui_maps_IDX_2_PH DT_N_S_npcx_miwus_wui_map_S_wui0_4_2
#define DT_N_S_soc_S_gpio_40087000_P_wui_maps_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40087000_P_wui_maps_IDX_3 DT_N_S_npcx_miwus_wui_map_S_wui0_4_3
#define DT_N_S_soc_S_gpio_40087000_P_wui_maps_IDX_3_PH DT_N_S_npcx_miwus_wui_map_S_wui0_4_3
#define DT_N_S_soc_S_gpio_40087000_P_wui_maps_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40087000_P_wui_maps_IDX_4 DT_N_S_npcx_miwus_wui_map_S_wui0_4_4
#define DT_N_S_soc_S_gpio_40087000_P_wui_maps_IDX_4_PH DT_N_S_npcx_miwus_wui_map_S_wui0_4_4
#define DT_N_S_soc_S_gpio_40087000_P_wui_maps_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_40087000_P_wui_maps_IDX_5 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40087000_P_wui_maps_IDX_5_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40087000_P_wui_maps_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_40087000_P_wui_maps_IDX_6 DT_N_S_npcx_miwus_wui_map_S_wui0_4_6
#define DT_N_S_soc_S_gpio_40087000_P_wui_maps_IDX_6_PH DT_N_S_npcx_miwus_wui_map_S_wui0_4_6
#define DT_N_S_soc_S_gpio_40087000_P_wui_maps_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_40087000_P_wui_maps_IDX_7 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40087000_P_wui_maps_IDX_7_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40087000_P_wui_maps_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_40087000_P_wui_maps_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40087000, wui_maps, 0) \
	fn(DT_N_S_soc_S_gpio_40087000, wui_maps, 1) \
	fn(DT_N_S_soc_S_gpio_40087000, wui_maps, 2) \
	fn(DT_N_S_soc_S_gpio_40087000, wui_maps, 3) \
	fn(DT_N_S_soc_S_gpio_40087000, wui_maps, 4) \
	fn(DT_N_S_soc_S_gpio_40087000, wui_maps, 5) \
	fn(DT_N_S_soc_S_gpio_40087000, wui_maps, 6) \
	fn(DT_N_S_soc_S_gpio_40087000, wui_maps, 7)
#define DT_N_S_soc_S_gpio_40087000_P_wui_maps_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40087000, wui_maps, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40087000, wui_maps, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40087000, wui_maps, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40087000, wui_maps, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40087000, wui_maps, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40087000, wui_maps, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40087000, wui_maps, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40087000, wui_maps, 7)
#define DT_N_S_soc_S_gpio_40087000_P_wui_maps_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40087000, wui_maps, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40087000, wui_maps, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40087000, wui_maps, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40087000, wui_maps, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40087000, wui_maps, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40087000, wui_maps, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40087000, wui_maps, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40087000, wui_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40087000_P_wui_maps_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40087000, wui_maps, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40087000, wui_maps, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40087000, wui_maps, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40087000, wui_maps, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40087000, wui_maps, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40087000, wui_maps, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40087000, wui_maps, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40087000, wui_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40087000_P_wui_maps_LEN 8
#define DT_N_S_soc_S_gpio_40087000_P_wui_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_40087000_P_lvol_maps_IDX_0 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40087000_P_lvol_maps_IDX_0_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40087000_P_lvol_maps_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40087000_P_lvol_maps_IDX_1 DT_N_S_def_lvol_conf_list_S_lvol34
#define DT_N_S_soc_S_gpio_40087000_P_lvol_maps_IDX_1_PH DT_N_S_def_lvol_conf_list_S_lvol34
#define DT_N_S_soc_S_gpio_40087000_P_lvol_maps_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40087000_P_lvol_maps_IDX_2 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40087000_P_lvol_maps_IDX_2_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40087000_P_lvol_maps_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40087000_P_lvol_maps_IDX_3 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40087000_P_lvol_maps_IDX_3_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40087000_P_lvol_maps_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40087000_P_lvol_maps_IDX_4 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40087000_P_lvol_maps_IDX_4_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40087000_P_lvol_maps_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_40087000_P_lvol_maps_IDX_5 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40087000_P_lvol_maps_IDX_5_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40087000_P_lvol_maps_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_40087000_P_lvol_maps_IDX_6 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40087000_P_lvol_maps_IDX_6_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40087000_P_lvol_maps_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_40087000_P_lvol_maps_IDX_7 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40087000_P_lvol_maps_IDX_7_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40087000_P_lvol_maps_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_40087000_P_lvol_maps_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40087000, lvol_maps, 0) \
	fn(DT_N_S_soc_S_gpio_40087000, lvol_maps, 1) \
	fn(DT_N_S_soc_S_gpio_40087000, lvol_maps, 2) \
	fn(DT_N_S_soc_S_gpio_40087000, lvol_maps, 3) \
	fn(DT_N_S_soc_S_gpio_40087000, lvol_maps, 4) \
	fn(DT_N_S_soc_S_gpio_40087000, lvol_maps, 5) \
	fn(DT_N_S_soc_S_gpio_40087000, lvol_maps, 6) \
	fn(DT_N_S_soc_S_gpio_40087000, lvol_maps, 7)
#define DT_N_S_soc_S_gpio_40087000_P_lvol_maps_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40087000, lvol_maps, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40087000, lvol_maps, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40087000, lvol_maps, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40087000, lvol_maps, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40087000, lvol_maps, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40087000, lvol_maps, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40087000, lvol_maps, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40087000, lvol_maps, 7)
#define DT_N_S_soc_S_gpio_40087000_P_lvol_maps_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40087000, lvol_maps, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40087000, lvol_maps, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40087000, lvol_maps, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40087000, lvol_maps, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40087000, lvol_maps, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40087000, lvol_maps, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40087000, lvol_maps, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40087000, lvol_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40087000_P_lvol_maps_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40087000, lvol_maps, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40087000, lvol_maps, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40087000, lvol_maps, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40087000, lvol_maps, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40087000, lvol_maps, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40087000, lvol_maps, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40087000, lvol_maps, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40087000, lvol_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40087000_P_lvol_maps_LEN 8
#define DT_N_S_soc_S_gpio_40087000_P_lvol_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_40087000_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40087000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40087000_P_ngpios 32
#define DT_N_S_soc_S_gpio_40087000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40087000_P_compatible {"nuvoton,npcx-gpio"}
#define DT_N_S_soc_S_gpio_40087000_P_compatible_IDX_0 "nuvoton,npcx-gpio"
#define DT_N_S_soc_S_gpio_40087000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-gpio
#define DT_N_S_soc_S_gpio_40087000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_gpio
#define DT_N_S_soc_S_gpio_40087000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_GPIO
#define DT_N_S_soc_S_gpio_40087000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40087000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40087000, compatible, 0)
#define DT_N_S_soc_S_gpio_40087000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40087000, compatible, 0)
#define DT_N_S_soc_S_gpio_40087000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40087000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40087000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40087000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40087000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40087000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40087000_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40087000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40087000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40087000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /def-lvol-conf-list/lvol02
 *
 * Node identifier: DT_N_S_def_lvol_conf_list_S_lvol02
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_def_lvol_conf_list_S_lvol02_PATH "/def-lvol-conf-list/lvol02"

/* Node's name with unit-address: */
#define DT_N_S_def_lvol_conf_list_S_lvol02_FULL_NAME "lvol02"

/* Node parent (/def-lvol-conf-list) identifier: */
#define DT_N_S_def_lvol_conf_list_S_lvol02_PARENT DT_N_S_def_lvol_conf_list

/* Node's index in its parent's list of children: */
#define DT_N_S_def_lvol_conf_list_S_lvol02_CHILD_IDX 2

/* Helper macros for child nodes of this node. */
#define DT_N_S_def_lvol_conf_list_S_lvol02_FOREACH_CHILD(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol02_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol02_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol02_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol02_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol02_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol02_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol02_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_def_lvol_conf_list_S_lvol02_ORD 318
#define DT_N_S_def_lvol_conf_list_S_lvol02_ORD_STR_SORTABLE 00318

/* Ordinals for what this node depends on directly: */
#define DT_N_S_def_lvol_conf_list_S_lvol02_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	249, /* /def-lvol-conf-list */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_def_lvol_conf_list_S_lvol02_SUPPORTS_ORDS \
	328, /* /soc/gpio@40089000 */

/* Existence and alternate IDs: */
#define DT_N_S_def_lvol_conf_list_S_lvol02_EXISTS 1
#define DT_N_NODELABEL_lvol_io40 DT_N_S_def_lvol_conf_list_S_lvol02

/* Macros for properties that are special in the specification: */
#define DT_N_S_def_lvol_conf_list_S_lvol02_REG_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol02_RANGES_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol02_FOREACH_RANGE(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol02_IRQ_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol02_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_def_lvol_conf_list_S_lvol02_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_def_lvol_conf_list_S_lvol02_P_lvols_IDX_0_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol02_P_lvols_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_def_lvol_conf_list_S_lvol02_P_lvols_IDX_0_VAL_ctrl 0
#define DT_N_S_def_lvol_conf_list_S_lvol02_P_lvols_IDX_0_VAL_ctrl_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol02_P_lvols_IDX_0_VAL_bit 2
#define DT_N_S_def_lvol_conf_list_S_lvol02_P_lvols_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol02_P_lvols_FOREACH_PROP_ELEM(fn) fn(DT_N_S_def_lvol_conf_list_S_lvol02, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol02_P_lvols_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_def_lvol_conf_list_S_lvol02, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol02_P_lvols_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol02, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol02_P_lvols_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol02, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol02_P_lvols_LEN 1
#define DT_N_S_def_lvol_conf_list_S_lvol02_P_lvols_EXISTS 1

/*
 * Devicetree node: /def-lvol-conf-list/lvol12
 *
 * Node identifier: DT_N_S_def_lvol_conf_list_S_lvol12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_def_lvol_conf_list_S_lvol12_PATH "/def-lvol-conf-list/lvol12"

/* Node's name with unit-address: */
#define DT_N_S_def_lvol_conf_list_S_lvol12_FULL_NAME "lvol12"

/* Node parent (/def-lvol-conf-list) identifier: */
#define DT_N_S_def_lvol_conf_list_S_lvol12_PARENT DT_N_S_def_lvol_conf_list

/* Node's index in its parent's list of children: */
#define DT_N_S_def_lvol_conf_list_S_lvol12_CHILD_IDX 9

/* Helper macros for child nodes of this node. */
#define DT_N_S_def_lvol_conf_list_S_lvol12_FOREACH_CHILD(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol12_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol12_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol12_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol12_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_def_lvol_conf_list_S_lvol12_ORD 319
#define DT_N_S_def_lvol_conf_list_S_lvol12_ORD_STR_SORTABLE 00319

/* Ordinals for what this node depends on directly: */
#define DT_N_S_def_lvol_conf_list_S_lvol12_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	249, /* /def-lvol-conf-list */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_def_lvol_conf_list_S_lvol12_SUPPORTS_ORDS \
	328, /* /soc/gpio@40089000 */

/* Existence and alternate IDs: */
#define DT_N_S_def_lvol_conf_list_S_lvol12_EXISTS 1
#define DT_N_NODELABEL_lvol_io46 DT_N_S_def_lvol_conf_list_S_lvol12

/* Macros for properties that are special in the specification: */
#define DT_N_S_def_lvol_conf_list_S_lvol12_REG_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol12_RANGES_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol12_FOREACH_RANGE(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol12_IRQ_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_def_lvol_conf_list_S_lvol12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_def_lvol_conf_list_S_lvol12_P_lvols_IDX_0_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol12_P_lvols_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_def_lvol_conf_list_S_lvol12_P_lvols_IDX_0_VAL_ctrl 1
#define DT_N_S_def_lvol_conf_list_S_lvol12_P_lvols_IDX_0_VAL_ctrl_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol12_P_lvols_IDX_0_VAL_bit 2
#define DT_N_S_def_lvol_conf_list_S_lvol12_P_lvols_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol12_P_lvols_FOREACH_PROP_ELEM(fn) fn(DT_N_S_def_lvol_conf_list_S_lvol12, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol12_P_lvols_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_def_lvol_conf_list_S_lvol12, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol12_P_lvols_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol12, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol12_P_lvols_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol12, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol12_P_lvols_LEN 1
#define DT_N_S_def_lvol_conf_list_S_lvol12_P_lvols_EXISTS 1

/*
 * Devicetree node: /def-lvol-conf-list/lvol13
 *
 * Node identifier: DT_N_S_def_lvol_conf_list_S_lvol13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_def_lvol_conf_list_S_lvol13_PATH "/def-lvol-conf-list/lvol13"

/* Node's name with unit-address: */
#define DT_N_S_def_lvol_conf_list_S_lvol13_FULL_NAME "lvol13"

/* Node parent (/def-lvol-conf-list) identifier: */
#define DT_N_S_def_lvol_conf_list_S_lvol13_PARENT DT_N_S_def_lvol_conf_list

/* Node's index in its parent's list of children: */
#define DT_N_S_def_lvol_conf_list_S_lvol13_CHILD_IDX 10

/* Helper macros for child nodes of this node. */
#define DT_N_S_def_lvol_conf_list_S_lvol13_FOREACH_CHILD(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol13_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol13_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol13_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol13_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_def_lvol_conf_list_S_lvol13_ORD 320
#define DT_N_S_def_lvol_conf_list_S_lvol13_ORD_STR_SORTABLE 00320

/* Ordinals for what this node depends on directly: */
#define DT_N_S_def_lvol_conf_list_S_lvol13_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	249, /* /def-lvol-conf-list */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_def_lvol_conf_list_S_lvol13_SUPPORTS_ORDS \
	328, /* /soc/gpio@40089000 */

/* Existence and alternate IDs: */
#define DT_N_S_def_lvol_conf_list_S_lvol13_EXISTS 1
#define DT_N_NODELABEL_lvol_io44 DT_N_S_def_lvol_conf_list_S_lvol13

/* Macros for properties that are special in the specification: */
#define DT_N_S_def_lvol_conf_list_S_lvol13_REG_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol13_RANGES_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol13_FOREACH_RANGE(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol13_IRQ_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_def_lvol_conf_list_S_lvol13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_def_lvol_conf_list_S_lvol13_P_lvols_IDX_0_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol13_P_lvols_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_def_lvol_conf_list_S_lvol13_P_lvols_IDX_0_VAL_ctrl 1
#define DT_N_S_def_lvol_conf_list_S_lvol13_P_lvols_IDX_0_VAL_ctrl_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol13_P_lvols_IDX_0_VAL_bit 3
#define DT_N_S_def_lvol_conf_list_S_lvol13_P_lvols_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol13_P_lvols_FOREACH_PROP_ELEM(fn) fn(DT_N_S_def_lvol_conf_list_S_lvol13, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol13_P_lvols_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_def_lvol_conf_list_S_lvol13, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol13_P_lvols_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol13, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol13_P_lvols_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol13, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol13_P_lvols_LEN 1
#define DT_N_S_def_lvol_conf_list_S_lvol13_P_lvols_EXISTS 1

/*
 * Devicetree node: /def-lvol-conf-list/lvol24
 *
 * Node identifier: DT_N_S_def_lvol_conf_list_S_lvol24
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_def_lvol_conf_list_S_lvol24_PATH "/def-lvol-conf-list/lvol24"

/* Node's name with unit-address: */
#define DT_N_S_def_lvol_conf_list_S_lvol24_FULL_NAME "lvol24"

/* Node parent (/def-lvol-conf-list) identifier: */
#define DT_N_S_def_lvol_conf_list_S_lvol24_PARENT DT_N_S_def_lvol_conf_list

/* Node's index in its parent's list of children: */
#define DT_N_S_def_lvol_conf_list_S_lvol24_CHILD_IDX 19

/* Helper macros for child nodes of this node. */
#define DT_N_S_def_lvol_conf_list_S_lvol24_FOREACH_CHILD(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol24_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol24_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol24_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol24_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol24_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol24_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol24_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_def_lvol_conf_list_S_lvol24_ORD 321
#define DT_N_S_def_lvol_conf_list_S_lvol24_ORD_STR_SORTABLE 00321

/* Ordinals for what this node depends on directly: */
#define DT_N_S_def_lvol_conf_list_S_lvol24_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	249, /* /def-lvol-conf-list */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_def_lvol_conf_list_S_lvol24_SUPPORTS_ORDS \
	328, /* /soc/gpio@40089000 */

/* Existence and alternate IDs: */
#define DT_N_S_def_lvol_conf_list_S_lvol24_EXISTS 1
#define DT_N_NODELABEL_lvol_io45 DT_N_S_def_lvol_conf_list_S_lvol24

/* Macros for properties that are special in the specification: */
#define DT_N_S_def_lvol_conf_list_S_lvol24_REG_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol24_RANGES_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol24_FOREACH_RANGE(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol24_IRQ_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol24_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_def_lvol_conf_list_S_lvol24_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_def_lvol_conf_list_S_lvol24_P_lvols_IDX_0_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol24_P_lvols_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_def_lvol_conf_list_S_lvol24_P_lvols_IDX_0_VAL_ctrl 2
#define DT_N_S_def_lvol_conf_list_S_lvol24_P_lvols_IDX_0_VAL_ctrl_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol24_P_lvols_IDX_0_VAL_bit 4
#define DT_N_S_def_lvol_conf_list_S_lvol24_P_lvols_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol24_P_lvols_FOREACH_PROP_ELEM(fn) fn(DT_N_S_def_lvol_conf_list_S_lvol24, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol24_P_lvols_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_def_lvol_conf_list_S_lvol24, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol24_P_lvols_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol24, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol24_P_lvols_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol24, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol24_P_lvols_LEN 1
#define DT_N_S_def_lvol_conf_list_S_lvol24_P_lvols_EXISTS 1

/*
 * Devicetree node: /def-lvol-conf-list/lvol37
 *
 * Node identifier: DT_N_S_def_lvol_conf_list_S_lvol37
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_def_lvol_conf_list_S_lvol37_PATH "/def-lvol-conf-list/lvol37"

/* Node's name with unit-address: */
#define DT_N_S_def_lvol_conf_list_S_lvol37_FULL_NAME "lvol37"

/* Node parent (/def-lvol-conf-list) identifier: */
#define DT_N_S_def_lvol_conf_list_S_lvol37_PARENT DT_N_S_def_lvol_conf_list

/* Node's index in its parent's list of children: */
#define DT_N_S_def_lvol_conf_list_S_lvol37_CHILD_IDX 30

/* Helper macros for child nodes of this node. */
#define DT_N_S_def_lvol_conf_list_S_lvol37_FOREACH_CHILD(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol37_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol37_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol37_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol37_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol37_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol37_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol37_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_def_lvol_conf_list_S_lvol37_ORD 322
#define DT_N_S_def_lvol_conf_list_S_lvol37_ORD_STR_SORTABLE 00322

/* Ordinals for what this node depends on directly: */
#define DT_N_S_def_lvol_conf_list_S_lvol37_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	249, /* /def-lvol-conf-list */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_def_lvol_conf_list_S_lvol37_SUPPORTS_ORDS \
	328, /* /soc/gpio@40089000 */

/* Existence and alternate IDs: */
#define DT_N_S_def_lvol_conf_list_S_lvol37_EXISTS 1
#define DT_N_NODELABEL_lvol_io47 DT_N_S_def_lvol_conf_list_S_lvol37

/* Macros for properties that are special in the specification: */
#define DT_N_S_def_lvol_conf_list_S_lvol37_REG_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol37_RANGES_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol37_FOREACH_RANGE(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol37_IRQ_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol37_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_def_lvol_conf_list_S_lvol37_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_def_lvol_conf_list_S_lvol37_P_lvols_IDX_0_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol37_P_lvols_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_def_lvol_conf_list_S_lvol37_P_lvols_IDX_0_VAL_ctrl 3
#define DT_N_S_def_lvol_conf_list_S_lvol37_P_lvols_IDX_0_VAL_ctrl_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol37_P_lvols_IDX_0_VAL_bit 7
#define DT_N_S_def_lvol_conf_list_S_lvol37_P_lvols_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol37_P_lvols_FOREACH_PROP_ELEM(fn) fn(DT_N_S_def_lvol_conf_list_S_lvol37, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol37_P_lvols_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_def_lvol_conf_list_S_lvol37, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol37_P_lvols_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol37, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol37_P_lvols_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol37, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol37_P_lvols_LEN 1
#define DT_N_S_def_lvol_conf_list_S_lvol37_P_lvols_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-5-0
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_5_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_0_PATH "/npcx-miwus-wui-map/wui0-5-0"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_0_FULL_NAME "wui0-5-0"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_0_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_0_CHILD_IDX 25

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_0_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_0_ORD 323
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_0_ORD_STR_SORTABLE 00323

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_0_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_0_SUPPORTS_ORDS \
	328, /* /soc/gpio@40089000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_0_EXISTS 1
#define DT_N_NODELABEL_wui_io40 DT_N_S_npcx_miwus_wui_map_S_wui0_5_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_0_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_0_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_0_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_0_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_0_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_0_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_0_P_miwus_IDX_0_VAL_group 4
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_0_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_0_P_miwus_IDX_0_VAL_bit 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_0_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_0_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_0, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_0_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_0, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_0_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_0, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_0_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_0, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_0_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_0_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-5-4
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_5_4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_4_PATH "/npcx-miwus-wui-map/wui0-5-4"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_4_FULL_NAME "wui0-5-4"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_4_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_4_CHILD_IDX 26

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_4_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_4_ORD 324
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_4_ORD_STR_SORTABLE 00324

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_4_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_4_SUPPORTS_ORDS \
	328, /* /soc/gpio@40089000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_4_EXISTS 1
#define DT_N_NODELABEL_wui_io44 DT_N_S_npcx_miwus_wui_map_S_wui0_5_4

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_4_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_4_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_4_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_4_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_4_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_4_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_4_P_miwus_IDX_0_VAL_group 4
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_4_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_4_P_miwus_IDX_0_VAL_bit 4
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_4_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_4_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_4, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_4_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_4, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_4_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_4, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_4_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_4, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_4_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_4_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-5-5
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_5_5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_5_PATH "/npcx-miwus-wui-map/wui0-5-5"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_5_FULL_NAME "wui0-5-5"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_5_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_5_CHILD_IDX 27

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_5_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_5_ORD 325
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_5_ORD_STR_SORTABLE 00325

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_5_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_5_SUPPORTS_ORDS \
	328, /* /soc/gpio@40089000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_5_EXISTS 1
#define DT_N_NODELABEL_wui_io45 DT_N_S_npcx_miwus_wui_map_S_wui0_5_5

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_5_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_5_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_5_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_5_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_5_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_5_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_5_P_miwus_IDX_0_VAL_group 4
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_5_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_5_P_miwus_IDX_0_VAL_bit 5
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_5_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_5_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_5, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_5_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_5, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_5_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_5, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_5_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_5, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_5_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_5_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-5-6
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_5_6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_6_PATH "/npcx-miwus-wui-map/wui0-5-6"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_6_FULL_NAME "wui0-5-6"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_6_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_6_CHILD_IDX 28

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_6_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_6_ORD 326
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_6_ORD_STR_SORTABLE 00326

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_6_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_6_SUPPORTS_ORDS \
	328, /* /soc/gpio@40089000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_6_EXISTS 1
#define DT_N_NODELABEL_wui_io46 DT_N_S_npcx_miwus_wui_map_S_wui0_5_6

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_6_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_6_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_6_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_6_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_6_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_6_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_6_P_miwus_IDX_0_VAL_group 4
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_6_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_6_P_miwus_IDX_0_VAL_bit 6
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_6_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_6_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_6, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_6_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_6, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_6_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_6, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_6_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_6, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_6_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_6_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-5-7
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_5_7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_7_PATH "/npcx-miwus-wui-map/wui0-5-7"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_7_FULL_NAME "wui0-5-7"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_7_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_7_CHILD_IDX 29

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_7_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_7_ORD 327
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_7_ORD_STR_SORTABLE 00327

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_7_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_7_SUPPORTS_ORDS \
	328, /* /soc/gpio@40089000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_7_EXISTS 1
#define DT_N_NODELABEL_wui_io47 DT_N_S_npcx_miwus_wui_map_S_wui0_5_7

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_7_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_7_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_7_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_7_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_7_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_7_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_7_P_miwus_IDX_0_VAL_group 4
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_7_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_7_P_miwus_IDX_0_VAL_bit 7
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_7_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_7_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_7, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_7_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_7, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_7_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_7, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_7_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_7, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_7_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_5_7_P_miwus_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40089000
 *
 * Node identifier: DT_N_S_soc_S_gpio_40089000
 *
 * Binding (compatible = nuvoton,npcx-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nuvoton,npcx-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40089000_PATH "/soc/gpio@40089000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40089000_FULL_NAME "gpio@40089000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40089000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40089000_CHILD_IDX 14

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40089000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40089000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40089000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40089000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40089000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40089000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40089000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40089000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40089000_ORD 328
#define DT_N_S_soc_S_gpio_40089000_ORD_STR_SORTABLE 00328

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40089000_REQUIRES_ORDS \
	4, /* /soc */ \
	250, /* /def-lvol-conf-list/lvol-pseudo */ \
	261, /* /npcx-miwus-wui-map/wui-pseudo */ \
	318, /* /def-lvol-conf-list/lvol02 */ \
	319, /* /def-lvol-conf-list/lvol12 */ \
	320, /* /def-lvol-conf-list/lvol13 */ \
	321, /* /def-lvol-conf-list/lvol24 */ \
	322, /* /def-lvol-conf-list/lvol37 */ \
	323, /* /npcx-miwus-wui-map/wui0-5-0 */ \
	324, /* /npcx-miwus-wui-map/wui0-5-4 */ \
	325, /* /npcx-miwus-wui-map/wui0-5-5 */ \
	326, /* /npcx-miwus-wui-map/wui0-5-6 */ \
	327, /* /npcx-miwus-wui-map/wui0-5-7 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40089000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40089000_EXISTS 1
#define DT_N_INST_4_nuvoton_npcx_gpio DT_N_S_soc_S_gpio_40089000
#define DT_N_NODELABEL_gpio4          DT_N_S_soc_S_gpio_40089000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40089000_REG_NUM 1
#define DT_N_S_soc_S_gpio_40089000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40089000_REG_IDX_0_VAL_ADDRESS 1074302976 /* 0x40089000 */
#define DT_N_S_soc_S_gpio_40089000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_gpio_40089000_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40089000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40089000_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40089000_COMPAT_MATCHES_nuvoton_npcx_gpio 1
#define DT_N_S_soc_S_gpio_40089000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40089000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_gpio_40089000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40089000_COMPAT_MODEL_IDX_0 "npcx-gpio"
#define DT_N_S_soc_S_gpio_40089000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40089000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40089000_P_reg {1074302976 /* 0x40089000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_gpio_40089000_P_reg_IDX_0 1074302976
#define DT_N_S_soc_S_gpio_40089000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40089000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_gpio_40089000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40089000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40089000_P_index 4
#define DT_N_S_soc_S_gpio_40089000_P_index_EXISTS 1
#define DT_N_S_soc_S_gpio_40089000_P_wui_maps_IDX_0 DT_N_S_npcx_miwus_wui_map_S_wui0_5_0
#define DT_N_S_soc_S_gpio_40089000_P_wui_maps_IDX_0_PH DT_N_S_npcx_miwus_wui_map_S_wui0_5_0
#define DT_N_S_soc_S_gpio_40089000_P_wui_maps_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40089000_P_wui_maps_IDX_1 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40089000_P_wui_maps_IDX_1_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40089000_P_wui_maps_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40089000_P_wui_maps_IDX_2 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40089000_P_wui_maps_IDX_2_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40089000_P_wui_maps_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40089000_P_wui_maps_IDX_3 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40089000_P_wui_maps_IDX_3_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40089000_P_wui_maps_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40089000_P_wui_maps_IDX_4 DT_N_S_npcx_miwus_wui_map_S_wui0_5_4
#define DT_N_S_soc_S_gpio_40089000_P_wui_maps_IDX_4_PH DT_N_S_npcx_miwus_wui_map_S_wui0_5_4
#define DT_N_S_soc_S_gpio_40089000_P_wui_maps_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_40089000_P_wui_maps_IDX_5 DT_N_S_npcx_miwus_wui_map_S_wui0_5_5
#define DT_N_S_soc_S_gpio_40089000_P_wui_maps_IDX_5_PH DT_N_S_npcx_miwus_wui_map_S_wui0_5_5
#define DT_N_S_soc_S_gpio_40089000_P_wui_maps_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_40089000_P_wui_maps_IDX_6 DT_N_S_npcx_miwus_wui_map_S_wui0_5_6
#define DT_N_S_soc_S_gpio_40089000_P_wui_maps_IDX_6_PH DT_N_S_npcx_miwus_wui_map_S_wui0_5_6
#define DT_N_S_soc_S_gpio_40089000_P_wui_maps_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_40089000_P_wui_maps_IDX_7 DT_N_S_npcx_miwus_wui_map_S_wui0_5_7
#define DT_N_S_soc_S_gpio_40089000_P_wui_maps_IDX_7_PH DT_N_S_npcx_miwus_wui_map_S_wui0_5_7
#define DT_N_S_soc_S_gpio_40089000_P_wui_maps_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_40089000_P_wui_maps_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40089000, wui_maps, 0) \
	fn(DT_N_S_soc_S_gpio_40089000, wui_maps, 1) \
	fn(DT_N_S_soc_S_gpio_40089000, wui_maps, 2) \
	fn(DT_N_S_soc_S_gpio_40089000, wui_maps, 3) \
	fn(DT_N_S_soc_S_gpio_40089000, wui_maps, 4) \
	fn(DT_N_S_soc_S_gpio_40089000, wui_maps, 5) \
	fn(DT_N_S_soc_S_gpio_40089000, wui_maps, 6) \
	fn(DT_N_S_soc_S_gpio_40089000, wui_maps, 7)
#define DT_N_S_soc_S_gpio_40089000_P_wui_maps_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40089000, wui_maps, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40089000, wui_maps, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40089000, wui_maps, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40089000, wui_maps, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40089000, wui_maps, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40089000, wui_maps, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40089000, wui_maps, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40089000, wui_maps, 7)
#define DT_N_S_soc_S_gpio_40089000_P_wui_maps_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40089000, wui_maps, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40089000, wui_maps, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40089000, wui_maps, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40089000, wui_maps, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40089000, wui_maps, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40089000, wui_maps, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40089000, wui_maps, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40089000, wui_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40089000_P_wui_maps_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40089000, wui_maps, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40089000, wui_maps, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40089000, wui_maps, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40089000, wui_maps, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40089000, wui_maps, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40089000, wui_maps, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40089000, wui_maps, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40089000, wui_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40089000_P_wui_maps_LEN 8
#define DT_N_S_soc_S_gpio_40089000_P_wui_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_40089000_P_lvol_maps_IDX_0 DT_N_S_def_lvol_conf_list_S_lvol02
#define DT_N_S_soc_S_gpio_40089000_P_lvol_maps_IDX_0_PH DT_N_S_def_lvol_conf_list_S_lvol02
#define DT_N_S_soc_S_gpio_40089000_P_lvol_maps_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40089000_P_lvol_maps_IDX_1 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40089000_P_lvol_maps_IDX_1_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40089000_P_lvol_maps_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40089000_P_lvol_maps_IDX_2 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40089000_P_lvol_maps_IDX_2_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40089000_P_lvol_maps_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40089000_P_lvol_maps_IDX_3 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40089000_P_lvol_maps_IDX_3_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40089000_P_lvol_maps_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40089000_P_lvol_maps_IDX_4 DT_N_S_def_lvol_conf_list_S_lvol13
#define DT_N_S_soc_S_gpio_40089000_P_lvol_maps_IDX_4_PH DT_N_S_def_lvol_conf_list_S_lvol13
#define DT_N_S_soc_S_gpio_40089000_P_lvol_maps_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_40089000_P_lvol_maps_IDX_5 DT_N_S_def_lvol_conf_list_S_lvol24
#define DT_N_S_soc_S_gpio_40089000_P_lvol_maps_IDX_5_PH DT_N_S_def_lvol_conf_list_S_lvol24
#define DT_N_S_soc_S_gpio_40089000_P_lvol_maps_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_40089000_P_lvol_maps_IDX_6 DT_N_S_def_lvol_conf_list_S_lvol12
#define DT_N_S_soc_S_gpio_40089000_P_lvol_maps_IDX_6_PH DT_N_S_def_lvol_conf_list_S_lvol12
#define DT_N_S_soc_S_gpio_40089000_P_lvol_maps_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_40089000_P_lvol_maps_IDX_7 DT_N_S_def_lvol_conf_list_S_lvol37
#define DT_N_S_soc_S_gpio_40089000_P_lvol_maps_IDX_7_PH DT_N_S_def_lvol_conf_list_S_lvol37
#define DT_N_S_soc_S_gpio_40089000_P_lvol_maps_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_40089000_P_lvol_maps_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40089000, lvol_maps, 0) \
	fn(DT_N_S_soc_S_gpio_40089000, lvol_maps, 1) \
	fn(DT_N_S_soc_S_gpio_40089000, lvol_maps, 2) \
	fn(DT_N_S_soc_S_gpio_40089000, lvol_maps, 3) \
	fn(DT_N_S_soc_S_gpio_40089000, lvol_maps, 4) \
	fn(DT_N_S_soc_S_gpio_40089000, lvol_maps, 5) \
	fn(DT_N_S_soc_S_gpio_40089000, lvol_maps, 6) \
	fn(DT_N_S_soc_S_gpio_40089000, lvol_maps, 7)
#define DT_N_S_soc_S_gpio_40089000_P_lvol_maps_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40089000, lvol_maps, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40089000, lvol_maps, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40089000, lvol_maps, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40089000, lvol_maps, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40089000, lvol_maps, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40089000, lvol_maps, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40089000, lvol_maps, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40089000, lvol_maps, 7)
#define DT_N_S_soc_S_gpio_40089000_P_lvol_maps_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40089000, lvol_maps, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40089000, lvol_maps, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40089000, lvol_maps, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40089000, lvol_maps, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40089000, lvol_maps, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40089000, lvol_maps, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40089000, lvol_maps, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40089000, lvol_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40089000_P_lvol_maps_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40089000, lvol_maps, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40089000, lvol_maps, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40089000, lvol_maps, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40089000, lvol_maps, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40089000, lvol_maps, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40089000, lvol_maps, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40089000, lvol_maps, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40089000, lvol_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40089000_P_lvol_maps_LEN 8
#define DT_N_S_soc_S_gpio_40089000_P_lvol_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_40089000_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40089000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40089000_P_ngpios 32
#define DT_N_S_soc_S_gpio_40089000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40089000_P_compatible {"nuvoton,npcx-gpio"}
#define DT_N_S_soc_S_gpio_40089000_P_compatible_IDX_0 "nuvoton,npcx-gpio"
#define DT_N_S_soc_S_gpio_40089000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-gpio
#define DT_N_S_soc_S_gpio_40089000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_gpio
#define DT_N_S_soc_S_gpio_40089000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_GPIO
#define DT_N_S_soc_S_gpio_40089000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40089000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40089000, compatible, 0)
#define DT_N_S_soc_S_gpio_40089000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40089000, compatible, 0)
#define DT_N_S_soc_S_gpio_40089000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40089000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40089000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40089000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40089000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40089000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40089000_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40089000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40089000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40089000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /def-lvol-conf-list/lvol03
 *
 * Node identifier: DT_N_S_def_lvol_conf_list_S_lvol03
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_def_lvol_conf_list_S_lvol03_PATH "/def-lvol-conf-list/lvol03"

/* Node's name with unit-address: */
#define DT_N_S_def_lvol_conf_list_S_lvol03_FULL_NAME "lvol03"

/* Node parent (/def-lvol-conf-list) identifier: */
#define DT_N_S_def_lvol_conf_list_S_lvol03_PARENT DT_N_S_def_lvol_conf_list

/* Node's index in its parent's list of children: */
#define DT_N_S_def_lvol_conf_list_S_lvol03_CHILD_IDX 3

/* Helper macros for child nodes of this node. */
#define DT_N_S_def_lvol_conf_list_S_lvol03_FOREACH_CHILD(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol03_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol03_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol03_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol03_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol03_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol03_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol03_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_def_lvol_conf_list_S_lvol03_ORD 329
#define DT_N_S_def_lvol_conf_list_S_lvol03_ORD_STR_SORTABLE 00329

/* Ordinals for what this node depends on directly: */
#define DT_N_S_def_lvol_conf_list_S_lvol03_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	249, /* /def-lvol-conf-list */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_def_lvol_conf_list_S_lvol03_SUPPORTS_ORDS \
	342, /* /soc/gpio@4008b000 */

/* Existence and alternate IDs: */
#define DT_N_S_def_lvol_conf_list_S_lvol03_EXISTS 1
#define DT_N_NODELABEL_lvol_io54 DT_N_S_def_lvol_conf_list_S_lvol03

/* Macros for properties that are special in the specification: */
#define DT_N_S_def_lvol_conf_list_S_lvol03_REG_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol03_RANGES_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol03_FOREACH_RANGE(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol03_IRQ_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol03_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_def_lvol_conf_list_S_lvol03_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_def_lvol_conf_list_S_lvol03_P_lvols_IDX_0_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol03_P_lvols_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_def_lvol_conf_list_S_lvol03_P_lvols_IDX_0_VAL_ctrl 0
#define DT_N_S_def_lvol_conf_list_S_lvol03_P_lvols_IDX_0_VAL_ctrl_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol03_P_lvols_IDX_0_VAL_bit 3
#define DT_N_S_def_lvol_conf_list_S_lvol03_P_lvols_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol03_P_lvols_FOREACH_PROP_ELEM(fn) fn(DT_N_S_def_lvol_conf_list_S_lvol03, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol03_P_lvols_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_def_lvol_conf_list_S_lvol03, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol03_P_lvols_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol03, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol03_P_lvols_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol03, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol03_P_lvols_LEN 1
#define DT_N_S_def_lvol_conf_list_S_lvol03_P_lvols_EXISTS 1

/*
 * Devicetree node: /def-lvol-conf-list/lvol14
 *
 * Node identifier: DT_N_S_def_lvol_conf_list_S_lvol14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_def_lvol_conf_list_S_lvol14_PATH "/def-lvol-conf-list/lvol14"

/* Node's name with unit-address: */
#define DT_N_S_def_lvol_conf_list_S_lvol14_FULL_NAME "lvol14"

/* Node parent (/def-lvol-conf-list) identifier: */
#define DT_N_S_def_lvol_conf_list_S_lvol14_PARENT DT_N_S_def_lvol_conf_list

/* Node's index in its parent's list of children: */
#define DT_N_S_def_lvol_conf_list_S_lvol14_CHILD_IDX 11

/* Helper macros for child nodes of this node. */
#define DT_N_S_def_lvol_conf_list_S_lvol14_FOREACH_CHILD(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol14_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol14_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol14_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol14_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_def_lvol_conf_list_S_lvol14_ORD 330
#define DT_N_S_def_lvol_conf_list_S_lvol14_ORD_STR_SORTABLE 00330

/* Ordinals for what this node depends on directly: */
#define DT_N_S_def_lvol_conf_list_S_lvol14_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	249, /* /def-lvol-conf-list */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_def_lvol_conf_list_S_lvol14_SUPPORTS_ORDS \
	342, /* /soc/gpio@4008b000 */

/* Existence and alternate IDs: */
#define DT_N_S_def_lvol_conf_list_S_lvol14_EXISTS 1
#define DT_N_NODELABEL_lvol_io50 DT_N_S_def_lvol_conf_list_S_lvol14

/* Macros for properties that are special in the specification: */
#define DT_N_S_def_lvol_conf_list_S_lvol14_REG_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol14_RANGES_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol14_FOREACH_RANGE(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol14_IRQ_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_def_lvol_conf_list_S_lvol14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_def_lvol_conf_list_S_lvol14_P_lvols_IDX_0_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol14_P_lvols_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_def_lvol_conf_list_S_lvol14_P_lvols_IDX_0_VAL_ctrl 1
#define DT_N_S_def_lvol_conf_list_S_lvol14_P_lvols_IDX_0_VAL_ctrl_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol14_P_lvols_IDX_0_VAL_bit 4
#define DT_N_S_def_lvol_conf_list_S_lvol14_P_lvols_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol14_P_lvols_FOREACH_PROP_ELEM(fn) fn(DT_N_S_def_lvol_conf_list_S_lvol14, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol14_P_lvols_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_def_lvol_conf_list_S_lvol14, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol14_P_lvols_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol14, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol14_P_lvols_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol14, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol14_P_lvols_LEN 1
#define DT_N_S_def_lvol_conf_list_S_lvol14_P_lvols_EXISTS 1

/*
 * Devicetree node: /def-lvol-conf-list/lvol15
 *
 * Node identifier: DT_N_S_def_lvol_conf_list_S_lvol15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_def_lvol_conf_list_S_lvol15_PATH "/def-lvol-conf-list/lvol15"

/* Node's name with unit-address: */
#define DT_N_S_def_lvol_conf_list_S_lvol15_FULL_NAME "lvol15"

/* Node parent (/def-lvol-conf-list) identifier: */
#define DT_N_S_def_lvol_conf_list_S_lvol15_PARENT DT_N_S_def_lvol_conf_list

/* Node's index in its parent's list of children: */
#define DT_N_S_def_lvol_conf_list_S_lvol15_CHILD_IDX 12

/* Helper macros for child nodes of this node. */
#define DT_N_S_def_lvol_conf_list_S_lvol15_FOREACH_CHILD(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol15_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol15_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol15_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol15_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_def_lvol_conf_list_S_lvol15_ORD 331
#define DT_N_S_def_lvol_conf_list_S_lvol15_ORD_STR_SORTABLE 00331

/* Ordinals for what this node depends on directly: */
#define DT_N_S_def_lvol_conf_list_S_lvol15_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	249, /* /def-lvol-conf-list */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_def_lvol_conf_list_S_lvol15_SUPPORTS_ORDS \
	342, /* /soc/gpio@4008b000 */

/* Existence and alternate IDs: */
#define DT_N_S_def_lvol_conf_list_S_lvol15_EXISTS 1
#define DT_N_NODELABEL_lvol_io52 DT_N_S_def_lvol_conf_list_S_lvol15

/* Macros for properties that are special in the specification: */
#define DT_N_S_def_lvol_conf_list_S_lvol15_REG_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol15_RANGES_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol15_FOREACH_RANGE(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol15_IRQ_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_def_lvol_conf_list_S_lvol15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_def_lvol_conf_list_S_lvol15_P_lvols_IDX_0_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol15_P_lvols_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_def_lvol_conf_list_S_lvol15_P_lvols_IDX_0_VAL_ctrl 1
#define DT_N_S_def_lvol_conf_list_S_lvol15_P_lvols_IDX_0_VAL_ctrl_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol15_P_lvols_IDX_0_VAL_bit 5
#define DT_N_S_def_lvol_conf_list_S_lvol15_P_lvols_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol15_P_lvols_FOREACH_PROP_ELEM(fn) fn(DT_N_S_def_lvol_conf_list_S_lvol15, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol15_P_lvols_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_def_lvol_conf_list_S_lvol15, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol15_P_lvols_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol15, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol15_P_lvols_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol15, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol15_P_lvols_LEN 1
#define DT_N_S_def_lvol_conf_list_S_lvol15_P_lvols_EXISTS 1

/*
 * Devicetree node: /def-lvol-conf-list/lvol25
 *
 * Node identifier: DT_N_S_def_lvol_conf_list_S_lvol25
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_def_lvol_conf_list_S_lvol25_PATH "/def-lvol-conf-list/lvol25"

/* Node's name with unit-address: */
#define DT_N_S_def_lvol_conf_list_S_lvol25_FULL_NAME "lvol25"

/* Node parent (/def-lvol-conf-list) identifier: */
#define DT_N_S_def_lvol_conf_list_S_lvol25_PARENT DT_N_S_def_lvol_conf_list

/* Node's index in its parent's list of children: */
#define DT_N_S_def_lvol_conf_list_S_lvol25_CHILD_IDX 20

/* Helper macros for child nodes of this node. */
#define DT_N_S_def_lvol_conf_list_S_lvol25_FOREACH_CHILD(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol25_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol25_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol25_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol25_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol25_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol25_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol25_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_def_lvol_conf_list_S_lvol25_ORD 332
#define DT_N_S_def_lvol_conf_list_S_lvol25_ORD_STR_SORTABLE 00332

/* Ordinals for what this node depends on directly: */
#define DT_N_S_def_lvol_conf_list_S_lvol25_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	249, /* /def-lvol-conf-list */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_def_lvol_conf_list_S_lvol25_SUPPORTS_ORDS \
	342, /* /soc/gpio@4008b000 */

/* Existence and alternate IDs: */
#define DT_N_S_def_lvol_conf_list_S_lvol25_EXISTS 1
#define DT_N_NODELABEL_lvol_io51 DT_N_S_def_lvol_conf_list_S_lvol25

/* Macros for properties that are special in the specification: */
#define DT_N_S_def_lvol_conf_list_S_lvol25_REG_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol25_RANGES_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol25_FOREACH_RANGE(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol25_IRQ_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol25_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_def_lvol_conf_list_S_lvol25_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_def_lvol_conf_list_S_lvol25_P_lvols_IDX_0_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol25_P_lvols_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_def_lvol_conf_list_S_lvol25_P_lvols_IDX_0_VAL_ctrl 2
#define DT_N_S_def_lvol_conf_list_S_lvol25_P_lvols_IDX_0_VAL_ctrl_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol25_P_lvols_IDX_0_VAL_bit 5
#define DT_N_S_def_lvol_conf_list_S_lvol25_P_lvols_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol25_P_lvols_FOREACH_PROP_ELEM(fn) fn(DT_N_S_def_lvol_conf_list_S_lvol25, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol25_P_lvols_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_def_lvol_conf_list_S_lvol25, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol25_P_lvols_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol25, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol25_P_lvols_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol25, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol25_P_lvols_LEN 1
#define DT_N_S_def_lvol_conf_list_S_lvol25_P_lvols_EXISTS 1

/*
 * Devicetree node: /def-lvol-conf-list/lvol36
 *
 * Node identifier: DT_N_S_def_lvol_conf_list_S_lvol36
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_def_lvol_conf_list_S_lvol36_PATH "/def-lvol-conf-list/lvol36"

/* Node's name with unit-address: */
#define DT_N_S_def_lvol_conf_list_S_lvol36_FULL_NAME "lvol36"

/* Node parent (/def-lvol-conf-list) identifier: */
#define DT_N_S_def_lvol_conf_list_S_lvol36_PARENT DT_N_S_def_lvol_conf_list

/* Node's index in its parent's list of children: */
#define DT_N_S_def_lvol_conf_list_S_lvol36_CHILD_IDX 29

/* Helper macros for child nodes of this node. */
#define DT_N_S_def_lvol_conf_list_S_lvol36_FOREACH_CHILD(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol36_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol36_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol36_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol36_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol36_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol36_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol36_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_def_lvol_conf_list_S_lvol36_ORD 333
#define DT_N_S_def_lvol_conf_list_S_lvol36_ORD_STR_SORTABLE 00333

/* Ordinals for what this node depends on directly: */
#define DT_N_S_def_lvol_conf_list_S_lvol36_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	249, /* /def-lvol-conf-list */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_def_lvol_conf_list_S_lvol36_SUPPORTS_ORDS \
	342, /* /soc/gpio@4008b000 */

/* Existence and alternate IDs: */
#define DT_N_S_def_lvol_conf_list_S_lvol36_EXISTS 1
#define DT_N_NODELABEL_lvol_io53 DT_N_S_def_lvol_conf_list_S_lvol36

/* Macros for properties that are special in the specification: */
#define DT_N_S_def_lvol_conf_list_S_lvol36_REG_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol36_RANGES_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol36_FOREACH_RANGE(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol36_IRQ_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol36_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_def_lvol_conf_list_S_lvol36_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_def_lvol_conf_list_S_lvol36_P_lvols_IDX_0_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol36_P_lvols_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_def_lvol_conf_list_S_lvol36_P_lvols_IDX_0_VAL_ctrl 3
#define DT_N_S_def_lvol_conf_list_S_lvol36_P_lvols_IDX_0_VAL_ctrl_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol36_P_lvols_IDX_0_VAL_bit 6
#define DT_N_S_def_lvol_conf_list_S_lvol36_P_lvols_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol36_P_lvols_FOREACH_PROP_ELEM(fn) fn(DT_N_S_def_lvol_conf_list_S_lvol36, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol36_P_lvols_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_def_lvol_conf_list_S_lvol36, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol36_P_lvols_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol36, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol36_P_lvols_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol36, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol36_P_lvols_LEN 1
#define DT_N_S_def_lvol_conf_list_S_lvol36_P_lvols_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-6-0
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_6_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_0_PATH "/npcx-miwus-wui-map/wui0-6-0"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_0_FULL_NAME "wui0-6-0"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_0_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_0_CHILD_IDX 30

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_0_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_0_ORD 334
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_0_ORD_STR_SORTABLE 00334

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_0_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_0_SUPPORTS_ORDS \
	342, /* /soc/gpio@4008b000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_0_EXISTS 1
#define DT_N_NODELABEL_wui_io50 DT_N_S_npcx_miwus_wui_map_S_wui0_6_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_0_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_0_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_0_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_0_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_0_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_0_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_0_P_miwus_IDX_0_VAL_group 5
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_0_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_0_P_miwus_IDX_0_VAL_bit 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_0_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_0_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_0, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_0_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_0, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_0_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_0, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_0_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_0, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_0_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_0_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-6-1
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_6_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_1_PATH "/npcx-miwus-wui-map/wui0-6-1"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_1_FULL_NAME "wui0-6-1"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_1_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_1_CHILD_IDX 31

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_1_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_1_ORD 335
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_1_ORD_STR_SORTABLE 00335

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_1_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_1_SUPPORTS_ORDS \
	342, /* /soc/gpio@4008b000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_1_EXISTS 1
#define DT_N_NODELABEL_wui_io51 DT_N_S_npcx_miwus_wui_map_S_wui0_6_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_1_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_1_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_1_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_1_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_1_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_1_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_1_P_miwus_IDX_0_VAL_group 5
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_1_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_1_P_miwus_IDX_0_VAL_bit 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_1_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_1_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_1, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_1_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_1, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_1_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_1, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_1_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_1, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_1_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_1_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-6-2
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_6_2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_2_PATH "/npcx-miwus-wui-map/wui0-6-2"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_2_FULL_NAME "wui0-6-2"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_2_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_2_CHILD_IDX 32

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_2_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_2_ORD 336
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_2_ORD_STR_SORTABLE 00336

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_2_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_2_SUPPORTS_ORDS \
	342, /* /soc/gpio@4008b000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_2_EXISTS 1
#define DT_N_NODELABEL_wui_io52 DT_N_S_npcx_miwus_wui_map_S_wui0_6_2

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_2_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_2_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_2_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_2_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_2_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_2_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_2_P_miwus_IDX_0_VAL_group 5
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_2_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_2_P_miwus_IDX_0_VAL_bit 2
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_2_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_2_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_2, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_2_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_2, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_2_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_2, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_2_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_2, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_2_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_2_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-6-3
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_6_3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_3_PATH "/npcx-miwus-wui-map/wui0-6-3"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_3_FULL_NAME "wui0-6-3"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_3_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_3_CHILD_IDX 33

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_3_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_3_ORD 337
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_3_ORD_STR_SORTABLE 00337

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_3_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_3_SUPPORTS_ORDS \
	342, /* /soc/gpio@4008b000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_3_EXISTS 1
#define DT_N_NODELABEL_wui_io53 DT_N_S_npcx_miwus_wui_map_S_wui0_6_3

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_3_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_3_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_3_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_3_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_3_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_3_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_3_P_miwus_IDX_0_VAL_group 5
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_3_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_3_P_miwus_IDX_0_VAL_bit 3
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_3_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_3_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_3, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_3_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_3, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_3_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_3, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_3_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_3, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_3_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_3_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-6-4
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_6_4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_4_PATH "/npcx-miwus-wui-map/wui0-6-4"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_4_FULL_NAME "wui0-6-4"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_4_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_4_CHILD_IDX 34

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_4_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_4_ORD 338
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_4_ORD_STR_SORTABLE 00338

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_4_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_4_SUPPORTS_ORDS \
	342, /* /soc/gpio@4008b000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_4_EXISTS 1
#define DT_N_NODELABEL_wui_io54 DT_N_S_npcx_miwus_wui_map_S_wui0_6_4

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_4_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_4_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_4_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_4_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_4_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_4_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_4_P_miwus_IDX_0_VAL_group 5
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_4_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_4_P_miwus_IDX_0_VAL_bit 4
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_4_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_4_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_4, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_4_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_4, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_4_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_4, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_4_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_4, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_4_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_4_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-6-5
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_6_5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_5_PATH "/npcx-miwus-wui-map/wui0-6-5"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_5_FULL_NAME "wui0-6-5"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_5_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_5_CHILD_IDX 35

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_5_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_5_ORD 339
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_5_ORD_STR_SORTABLE 00339

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_5_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_5_SUPPORTS_ORDS \
	342, /* /soc/gpio@4008b000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_5_EXISTS 1
#define DT_N_NODELABEL_wui_io55 DT_N_S_npcx_miwus_wui_map_S_wui0_6_5

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_5_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_5_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_5_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_5_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_5_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_5_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_5_P_miwus_IDX_0_VAL_group 5
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_5_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_5_P_miwus_IDX_0_VAL_bit 5
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_5_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_5_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_5, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_5_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_5, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_5_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_5, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_5_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_5, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_5_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_5_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-6-6
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_6_6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_6_PATH "/npcx-miwus-wui-map/wui0-6-6"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_6_FULL_NAME "wui0-6-6"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_6_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_6_CHILD_IDX 36

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_6_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_6_ORD 340
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_6_ORD_STR_SORTABLE 00340

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_6_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_6_SUPPORTS_ORDS \
	342, /* /soc/gpio@4008b000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_6_EXISTS 1
#define DT_N_NODELABEL_wui_io56 DT_N_S_npcx_miwus_wui_map_S_wui0_6_6

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_6_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_6_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_6_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_6_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_6_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_6_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_6_P_miwus_IDX_0_VAL_group 5
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_6_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_6_P_miwus_IDX_0_VAL_bit 6
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_6_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_6_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_6, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_6_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_6, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_6_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_6, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_6_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_6, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_6_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_6_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-6-7
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_6_7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_7_PATH "/npcx-miwus-wui-map/wui0-6-7"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_7_FULL_NAME "wui0-6-7"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_7_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_7_CHILD_IDX 37

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_7_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_7_ORD 341
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_7_ORD_STR_SORTABLE 00341

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_7_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_7_SUPPORTS_ORDS \
	342, /* /soc/gpio@4008b000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_7_EXISTS 1
#define DT_N_NODELABEL_wui_io57 DT_N_S_npcx_miwus_wui_map_S_wui0_6_7

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_7_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_7_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_7_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_7_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_7_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_7_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_7_P_miwus_IDX_0_VAL_group 5
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_7_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_7_P_miwus_IDX_0_VAL_bit 7
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_7_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_7_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_7, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_7_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_7, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_7_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_7, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_7_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_7, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_7_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_6_7_P_miwus_EXISTS 1

/*
 * Devicetree node: /soc/gpio@4008b000
 *
 * Node identifier: DT_N_S_soc_S_gpio_4008b000
 *
 * Binding (compatible = nuvoton,npcx-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nuvoton,npcx-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_4008b000_PATH "/soc/gpio@4008b000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_4008b000_FULL_NAME "gpio@4008b000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_4008b000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_4008b000_CHILD_IDX 15

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_4008b000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_4008b000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_4008b000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_4008b000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_4008b000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_4008b000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_4008b000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_4008b000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_4008b000_ORD 342
#define DT_N_S_soc_S_gpio_4008b000_ORD_STR_SORTABLE 00342

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_4008b000_REQUIRES_ORDS \
	4, /* /soc */ \
	250, /* /def-lvol-conf-list/lvol-pseudo */ \
	329, /* /def-lvol-conf-list/lvol03 */ \
	330, /* /def-lvol-conf-list/lvol14 */ \
	331, /* /def-lvol-conf-list/lvol15 */ \
	332, /* /def-lvol-conf-list/lvol25 */ \
	333, /* /def-lvol-conf-list/lvol36 */ \
	334, /* /npcx-miwus-wui-map/wui0-6-0 */ \
	335, /* /npcx-miwus-wui-map/wui0-6-1 */ \
	336, /* /npcx-miwus-wui-map/wui0-6-2 */ \
	337, /* /npcx-miwus-wui-map/wui0-6-3 */ \
	338, /* /npcx-miwus-wui-map/wui0-6-4 */ \
	339, /* /npcx-miwus-wui-map/wui0-6-5 */ \
	340, /* /npcx-miwus-wui-map/wui0-6-6 */ \
	341, /* /npcx-miwus-wui-map/wui0-6-7 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_4008b000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_4008b000_EXISTS 1
#define DT_N_INST_5_nuvoton_npcx_gpio DT_N_S_soc_S_gpio_4008b000
#define DT_N_NODELABEL_gpio5          DT_N_S_soc_S_gpio_4008b000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_4008b000_REG_NUM 1
#define DT_N_S_soc_S_gpio_4008b000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_4008b000_REG_IDX_0_VAL_ADDRESS 1074311168 /* 0x4008b000 */
#define DT_N_S_soc_S_gpio_4008b000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_gpio_4008b000_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_4008b000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_4008b000_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_4008b000_COMPAT_MATCHES_nuvoton_npcx_gpio 1
#define DT_N_S_soc_S_gpio_4008b000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_4008b000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_gpio_4008b000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_4008b000_COMPAT_MODEL_IDX_0 "npcx-gpio"
#define DT_N_S_soc_S_gpio_4008b000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_4008b000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_4008b000_P_reg {1074311168 /* 0x4008b000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_gpio_4008b000_P_reg_IDX_0 1074311168
#define DT_N_S_soc_S_gpio_4008b000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_4008b000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_gpio_4008b000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_4008b000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_4008b000_P_index 5
#define DT_N_S_soc_S_gpio_4008b000_P_index_EXISTS 1
#define DT_N_S_soc_S_gpio_4008b000_P_wui_maps_IDX_0 DT_N_S_npcx_miwus_wui_map_S_wui0_6_0
#define DT_N_S_soc_S_gpio_4008b000_P_wui_maps_IDX_0_PH DT_N_S_npcx_miwus_wui_map_S_wui0_6_0
#define DT_N_S_soc_S_gpio_4008b000_P_wui_maps_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_4008b000_P_wui_maps_IDX_1 DT_N_S_npcx_miwus_wui_map_S_wui0_6_1
#define DT_N_S_soc_S_gpio_4008b000_P_wui_maps_IDX_1_PH DT_N_S_npcx_miwus_wui_map_S_wui0_6_1
#define DT_N_S_soc_S_gpio_4008b000_P_wui_maps_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_4008b000_P_wui_maps_IDX_2 DT_N_S_npcx_miwus_wui_map_S_wui0_6_2
#define DT_N_S_soc_S_gpio_4008b000_P_wui_maps_IDX_2_PH DT_N_S_npcx_miwus_wui_map_S_wui0_6_2
#define DT_N_S_soc_S_gpio_4008b000_P_wui_maps_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_4008b000_P_wui_maps_IDX_3 DT_N_S_npcx_miwus_wui_map_S_wui0_6_3
#define DT_N_S_soc_S_gpio_4008b000_P_wui_maps_IDX_3_PH DT_N_S_npcx_miwus_wui_map_S_wui0_6_3
#define DT_N_S_soc_S_gpio_4008b000_P_wui_maps_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_4008b000_P_wui_maps_IDX_4 DT_N_S_npcx_miwus_wui_map_S_wui0_6_4
#define DT_N_S_soc_S_gpio_4008b000_P_wui_maps_IDX_4_PH DT_N_S_npcx_miwus_wui_map_S_wui0_6_4
#define DT_N_S_soc_S_gpio_4008b000_P_wui_maps_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_4008b000_P_wui_maps_IDX_5 DT_N_S_npcx_miwus_wui_map_S_wui0_6_5
#define DT_N_S_soc_S_gpio_4008b000_P_wui_maps_IDX_5_PH DT_N_S_npcx_miwus_wui_map_S_wui0_6_5
#define DT_N_S_soc_S_gpio_4008b000_P_wui_maps_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_4008b000_P_wui_maps_IDX_6 DT_N_S_npcx_miwus_wui_map_S_wui0_6_6
#define DT_N_S_soc_S_gpio_4008b000_P_wui_maps_IDX_6_PH DT_N_S_npcx_miwus_wui_map_S_wui0_6_6
#define DT_N_S_soc_S_gpio_4008b000_P_wui_maps_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_4008b000_P_wui_maps_IDX_7 DT_N_S_npcx_miwus_wui_map_S_wui0_6_7
#define DT_N_S_soc_S_gpio_4008b000_P_wui_maps_IDX_7_PH DT_N_S_npcx_miwus_wui_map_S_wui0_6_7
#define DT_N_S_soc_S_gpio_4008b000_P_wui_maps_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_4008b000_P_wui_maps_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_4008b000, wui_maps, 0) \
	fn(DT_N_S_soc_S_gpio_4008b000, wui_maps, 1) \
	fn(DT_N_S_soc_S_gpio_4008b000, wui_maps, 2) \
	fn(DT_N_S_soc_S_gpio_4008b000, wui_maps, 3) \
	fn(DT_N_S_soc_S_gpio_4008b000, wui_maps, 4) \
	fn(DT_N_S_soc_S_gpio_4008b000, wui_maps, 5) \
	fn(DT_N_S_soc_S_gpio_4008b000, wui_maps, 6) \
	fn(DT_N_S_soc_S_gpio_4008b000, wui_maps, 7)
#define DT_N_S_soc_S_gpio_4008b000_P_wui_maps_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_4008b000, wui_maps, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008b000, wui_maps, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008b000, wui_maps, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008b000, wui_maps, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008b000, wui_maps, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008b000, wui_maps, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008b000, wui_maps, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008b000, wui_maps, 7)
#define DT_N_S_soc_S_gpio_4008b000_P_wui_maps_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_4008b000, wui_maps, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4008b000, wui_maps, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4008b000, wui_maps, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4008b000, wui_maps, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4008b000, wui_maps, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4008b000, wui_maps, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4008b000, wui_maps, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4008b000, wui_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_4008b000_P_wui_maps_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_4008b000, wui_maps, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008b000, wui_maps, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008b000, wui_maps, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008b000, wui_maps, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008b000, wui_maps, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008b000, wui_maps, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008b000, wui_maps, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008b000, wui_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_4008b000_P_wui_maps_LEN 8
#define DT_N_S_soc_S_gpio_4008b000_P_wui_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_4008b000_P_lvol_maps_IDX_0 DT_N_S_def_lvol_conf_list_S_lvol14
#define DT_N_S_soc_S_gpio_4008b000_P_lvol_maps_IDX_0_PH DT_N_S_def_lvol_conf_list_S_lvol14
#define DT_N_S_soc_S_gpio_4008b000_P_lvol_maps_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_4008b000_P_lvol_maps_IDX_1 DT_N_S_def_lvol_conf_list_S_lvol25
#define DT_N_S_soc_S_gpio_4008b000_P_lvol_maps_IDX_1_PH DT_N_S_def_lvol_conf_list_S_lvol25
#define DT_N_S_soc_S_gpio_4008b000_P_lvol_maps_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_4008b000_P_lvol_maps_IDX_2 DT_N_S_def_lvol_conf_list_S_lvol15
#define DT_N_S_soc_S_gpio_4008b000_P_lvol_maps_IDX_2_PH DT_N_S_def_lvol_conf_list_S_lvol15
#define DT_N_S_soc_S_gpio_4008b000_P_lvol_maps_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_4008b000_P_lvol_maps_IDX_3 DT_N_S_def_lvol_conf_list_S_lvol36
#define DT_N_S_soc_S_gpio_4008b000_P_lvol_maps_IDX_3_PH DT_N_S_def_lvol_conf_list_S_lvol36
#define DT_N_S_soc_S_gpio_4008b000_P_lvol_maps_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_4008b000_P_lvol_maps_IDX_4 DT_N_S_def_lvol_conf_list_S_lvol03
#define DT_N_S_soc_S_gpio_4008b000_P_lvol_maps_IDX_4_PH DT_N_S_def_lvol_conf_list_S_lvol03
#define DT_N_S_soc_S_gpio_4008b000_P_lvol_maps_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_4008b000_P_lvol_maps_IDX_5 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4008b000_P_lvol_maps_IDX_5_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4008b000_P_lvol_maps_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_4008b000_P_lvol_maps_IDX_6 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4008b000_P_lvol_maps_IDX_6_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4008b000_P_lvol_maps_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_4008b000_P_lvol_maps_IDX_7 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4008b000_P_lvol_maps_IDX_7_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4008b000_P_lvol_maps_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_4008b000_P_lvol_maps_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_4008b000, lvol_maps, 0) \
	fn(DT_N_S_soc_S_gpio_4008b000, lvol_maps, 1) \
	fn(DT_N_S_soc_S_gpio_4008b000, lvol_maps, 2) \
	fn(DT_N_S_soc_S_gpio_4008b000, lvol_maps, 3) \
	fn(DT_N_S_soc_S_gpio_4008b000, lvol_maps, 4) \
	fn(DT_N_S_soc_S_gpio_4008b000, lvol_maps, 5) \
	fn(DT_N_S_soc_S_gpio_4008b000, lvol_maps, 6) \
	fn(DT_N_S_soc_S_gpio_4008b000, lvol_maps, 7)
#define DT_N_S_soc_S_gpio_4008b000_P_lvol_maps_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_4008b000, lvol_maps, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008b000, lvol_maps, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008b000, lvol_maps, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008b000, lvol_maps, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008b000, lvol_maps, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008b000, lvol_maps, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008b000, lvol_maps, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008b000, lvol_maps, 7)
#define DT_N_S_soc_S_gpio_4008b000_P_lvol_maps_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_4008b000, lvol_maps, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4008b000, lvol_maps, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4008b000, lvol_maps, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4008b000, lvol_maps, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4008b000, lvol_maps, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4008b000, lvol_maps, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4008b000, lvol_maps, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4008b000, lvol_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_4008b000_P_lvol_maps_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_4008b000, lvol_maps, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008b000, lvol_maps, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008b000, lvol_maps, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008b000, lvol_maps, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008b000, lvol_maps, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008b000, lvol_maps, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008b000, lvol_maps, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008b000, lvol_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_4008b000_P_lvol_maps_LEN 8
#define DT_N_S_soc_S_gpio_4008b000_P_lvol_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_4008b000_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_4008b000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_4008b000_P_ngpios 32
#define DT_N_S_soc_S_gpio_4008b000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_4008b000_P_compatible {"nuvoton,npcx-gpio"}
#define DT_N_S_soc_S_gpio_4008b000_P_compatible_IDX_0 "nuvoton,npcx-gpio"
#define DT_N_S_soc_S_gpio_4008b000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-gpio
#define DT_N_S_soc_S_gpio_4008b000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_gpio
#define DT_N_S_soc_S_gpio_4008b000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_GPIO
#define DT_N_S_soc_S_gpio_4008b000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_4008b000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_4008b000, compatible, 0)
#define DT_N_S_soc_S_gpio_4008b000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_4008b000, compatible, 0)
#define DT_N_S_soc_S_gpio_4008b000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_4008b000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_4008b000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_4008b000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_4008b000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_4008b000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_4008b000_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_4008b000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_4008b000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_4008b000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-7-0
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_7_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_0_PATH "/npcx-miwus-wui-map/wui0-7-0"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_0_FULL_NAME "wui0-7-0"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_0_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_0_CHILD_IDX 38

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_0_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_0_ORD 343
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_0_ORD_STR_SORTABLE 00343

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_0_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_0_SUPPORTS_ORDS \
	351, /* /soc/gpio@4008d000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_0_EXISTS 1
#define DT_N_NODELABEL_wui_io60 DT_N_S_npcx_miwus_wui_map_S_wui0_7_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_0_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_0_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_0_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_0_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_0_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_0_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_0_P_miwus_IDX_0_VAL_group 6
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_0_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_0_P_miwus_IDX_0_VAL_bit 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_0_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_0_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_0, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_0_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_0, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_0_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_0, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_0_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_0, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_0_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_0_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-7-1
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_7_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_1_PATH "/npcx-miwus-wui-map/wui0-7-1"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_1_FULL_NAME "wui0-7-1"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_1_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_1_CHILD_IDX 39

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_1_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_1_ORD 344
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_1_ORD_STR_SORTABLE 00344

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_1_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_1_SUPPORTS_ORDS \
	351, /* /soc/gpio@4008d000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_1_EXISTS 1
#define DT_N_NODELABEL_wui_io61 DT_N_S_npcx_miwus_wui_map_S_wui0_7_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_1_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_1_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_1_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_1_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_1_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_1_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_1_P_miwus_IDX_0_VAL_group 6
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_1_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_1_P_miwus_IDX_0_VAL_bit 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_1_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_1_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_1, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_1_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_1, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_1_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_1, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_1_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_1, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_1_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_1_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-7-2
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_7_2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_2_PATH "/npcx-miwus-wui-map/wui0-7-2"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_2_FULL_NAME "wui0-7-2"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_2_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_2_CHILD_IDX 40

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_2_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_2_ORD 345
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_2_ORD_STR_SORTABLE 00345

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_2_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_2_SUPPORTS_ORDS \
	351, /* /soc/gpio@4008d000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_2_EXISTS 1
#define DT_N_NODELABEL_wui_io62 DT_N_S_npcx_miwus_wui_map_S_wui0_7_2

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_2_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_2_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_2_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_2_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_2_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_2_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_2_P_miwus_IDX_0_VAL_group 6
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_2_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_2_P_miwus_IDX_0_VAL_bit 2
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_2_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_2_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_2, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_2_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_2, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_2_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_2, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_2_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_2, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_2_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_2_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-7-3
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_7_3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_3_PATH "/npcx-miwus-wui-map/wui0-7-3"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_3_FULL_NAME "wui0-7-3"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_3_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_3_CHILD_IDX 41

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_3_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_3_ORD 346
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_3_ORD_STR_SORTABLE 00346

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_3_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_3_SUPPORTS_ORDS \
	351, /* /soc/gpio@4008d000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_3_EXISTS 1
#define DT_N_NODELABEL_wui_io63 DT_N_S_npcx_miwus_wui_map_S_wui0_7_3

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_3_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_3_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_3_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_3_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_3_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_3_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_3_P_miwus_IDX_0_VAL_group 6
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_3_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_3_P_miwus_IDX_0_VAL_bit 3
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_3_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_3_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_3, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_3_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_3, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_3_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_3, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_3_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_3, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_3_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_3_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-7-4
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_7_4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_4_PATH "/npcx-miwus-wui-map/wui0-7-4"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_4_FULL_NAME "wui0-7-4"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_4_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_4_CHILD_IDX 42

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_4_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_4_ORD 347
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_4_ORD_STR_SORTABLE 00347

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_4_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_4_SUPPORTS_ORDS \
	351, /* /soc/gpio@4008d000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_4_EXISTS 1
#define DT_N_NODELABEL_wui_io64 DT_N_S_npcx_miwus_wui_map_S_wui0_7_4

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_4_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_4_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_4_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_4_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_4_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_4_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_4_P_miwus_IDX_0_VAL_group 6
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_4_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_4_P_miwus_IDX_0_VAL_bit 4
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_4_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_4_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_4, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_4_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_4, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_4_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_4, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_4_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_4, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_4_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_4_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-7-5
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_7_5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_5_PATH "/npcx-miwus-wui-map/wui0-7-5"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_5_FULL_NAME "wui0-7-5"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_5_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_5_CHILD_IDX 43

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_5_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_5_ORD 348
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_5_ORD_STR_SORTABLE 00348

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_5_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_5_SUPPORTS_ORDS \
	351, /* /soc/gpio@4008d000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_5_EXISTS 1
#define DT_N_NODELABEL_wui_io65 DT_N_S_npcx_miwus_wui_map_S_wui0_7_5

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_5_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_5_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_5_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_5_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_5_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_5_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_5_P_miwus_IDX_0_VAL_group 6
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_5_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_5_P_miwus_IDX_0_VAL_bit 5
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_5_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_5_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_5, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_5_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_5, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_5_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_5, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_5_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_5, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_5_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_5_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-7-6
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_7_6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_6_PATH "/npcx-miwus-wui-map/wui0-7-6"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_6_FULL_NAME "wui0-7-6"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_6_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_6_CHILD_IDX 44

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_6_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_6_ORD 349
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_6_ORD_STR_SORTABLE 00349

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_6_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_6_SUPPORTS_ORDS \
	351, /* /soc/gpio@4008d000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_6_EXISTS 1
#define DT_N_NODELABEL_wui_io66 DT_N_S_npcx_miwus_wui_map_S_wui0_7_6

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_6_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_6_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_6_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_6_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_6_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_6_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_6_P_miwus_IDX_0_VAL_group 6
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_6_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_6_P_miwus_IDX_0_VAL_bit 6
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_6_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_6_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_6, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_6_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_6, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_6_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_6, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_6_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_6, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_6_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_6_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-7-7
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_7_7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_7_PATH "/npcx-miwus-wui-map/wui0-7-7"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_7_FULL_NAME "wui0-7-7"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_7_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_7_CHILD_IDX 45

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_7_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_7_ORD 350
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_7_ORD_STR_SORTABLE 00350

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_7_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_7_SUPPORTS_ORDS \
	351, /* /soc/gpio@4008d000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_7_EXISTS 1
#define DT_N_NODELABEL_wui_io67 DT_N_S_npcx_miwus_wui_map_S_wui0_7_7

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_7_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_7_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_7_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_7_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_7_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_7_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_7_P_miwus_IDX_0_VAL_group 6
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_7_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_7_P_miwus_IDX_0_VAL_bit 7
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_7_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_7_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_7, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_7_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_7, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_7_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_7, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_7_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_7, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_7_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_7_7_P_miwus_EXISTS 1

/*
 * Devicetree node: /soc/gpio@4008d000
 *
 * Node identifier: DT_N_S_soc_S_gpio_4008d000
 *
 * Binding (compatible = nuvoton,npcx-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nuvoton,npcx-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_4008d000_PATH "/soc/gpio@4008d000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_4008d000_FULL_NAME "gpio@4008d000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_4008d000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_4008d000_CHILD_IDX 16

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_4008d000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_4008d000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_4008d000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_4008d000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_4008d000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_4008d000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_4008d000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_4008d000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_4008d000_ORD 351
#define DT_N_S_soc_S_gpio_4008d000_ORD_STR_SORTABLE 00351

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_4008d000_REQUIRES_ORDS \
	4, /* /soc */ \
	250, /* /def-lvol-conf-list/lvol-pseudo */ \
	343, /* /npcx-miwus-wui-map/wui0-7-0 */ \
	344, /* /npcx-miwus-wui-map/wui0-7-1 */ \
	345, /* /npcx-miwus-wui-map/wui0-7-2 */ \
	346, /* /npcx-miwus-wui-map/wui0-7-3 */ \
	347, /* /npcx-miwus-wui-map/wui0-7-4 */ \
	348, /* /npcx-miwus-wui-map/wui0-7-5 */ \
	349, /* /npcx-miwus-wui-map/wui0-7-6 */ \
	350, /* /npcx-miwus-wui-map/wui0-7-7 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_4008d000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_4008d000_EXISTS 1
#define DT_N_INST_6_nuvoton_npcx_gpio DT_N_S_soc_S_gpio_4008d000
#define DT_N_NODELABEL_gpio6          DT_N_S_soc_S_gpio_4008d000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_4008d000_REG_NUM 1
#define DT_N_S_soc_S_gpio_4008d000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_4008d000_REG_IDX_0_VAL_ADDRESS 1074319360 /* 0x4008d000 */
#define DT_N_S_soc_S_gpio_4008d000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_gpio_4008d000_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_4008d000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_4008d000_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_4008d000_COMPAT_MATCHES_nuvoton_npcx_gpio 1
#define DT_N_S_soc_S_gpio_4008d000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_4008d000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_gpio_4008d000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_4008d000_COMPAT_MODEL_IDX_0 "npcx-gpio"
#define DT_N_S_soc_S_gpio_4008d000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_4008d000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_4008d000_P_reg {1074319360 /* 0x4008d000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_gpio_4008d000_P_reg_IDX_0 1074319360
#define DT_N_S_soc_S_gpio_4008d000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_4008d000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_gpio_4008d000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_4008d000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_4008d000_P_index 6
#define DT_N_S_soc_S_gpio_4008d000_P_index_EXISTS 1
#define DT_N_S_soc_S_gpio_4008d000_P_wui_maps_IDX_0 DT_N_S_npcx_miwus_wui_map_S_wui0_7_0
#define DT_N_S_soc_S_gpio_4008d000_P_wui_maps_IDX_0_PH DT_N_S_npcx_miwus_wui_map_S_wui0_7_0
#define DT_N_S_soc_S_gpio_4008d000_P_wui_maps_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_4008d000_P_wui_maps_IDX_1 DT_N_S_npcx_miwus_wui_map_S_wui0_7_1
#define DT_N_S_soc_S_gpio_4008d000_P_wui_maps_IDX_1_PH DT_N_S_npcx_miwus_wui_map_S_wui0_7_1
#define DT_N_S_soc_S_gpio_4008d000_P_wui_maps_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_4008d000_P_wui_maps_IDX_2 DT_N_S_npcx_miwus_wui_map_S_wui0_7_2
#define DT_N_S_soc_S_gpio_4008d000_P_wui_maps_IDX_2_PH DT_N_S_npcx_miwus_wui_map_S_wui0_7_2
#define DT_N_S_soc_S_gpio_4008d000_P_wui_maps_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_4008d000_P_wui_maps_IDX_3 DT_N_S_npcx_miwus_wui_map_S_wui0_7_3
#define DT_N_S_soc_S_gpio_4008d000_P_wui_maps_IDX_3_PH DT_N_S_npcx_miwus_wui_map_S_wui0_7_3
#define DT_N_S_soc_S_gpio_4008d000_P_wui_maps_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_4008d000_P_wui_maps_IDX_4 DT_N_S_npcx_miwus_wui_map_S_wui0_7_4
#define DT_N_S_soc_S_gpio_4008d000_P_wui_maps_IDX_4_PH DT_N_S_npcx_miwus_wui_map_S_wui0_7_4
#define DT_N_S_soc_S_gpio_4008d000_P_wui_maps_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_4008d000_P_wui_maps_IDX_5 DT_N_S_npcx_miwus_wui_map_S_wui0_7_5
#define DT_N_S_soc_S_gpio_4008d000_P_wui_maps_IDX_5_PH DT_N_S_npcx_miwus_wui_map_S_wui0_7_5
#define DT_N_S_soc_S_gpio_4008d000_P_wui_maps_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_4008d000_P_wui_maps_IDX_6 DT_N_S_npcx_miwus_wui_map_S_wui0_7_6
#define DT_N_S_soc_S_gpio_4008d000_P_wui_maps_IDX_6_PH DT_N_S_npcx_miwus_wui_map_S_wui0_7_6
#define DT_N_S_soc_S_gpio_4008d000_P_wui_maps_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_4008d000_P_wui_maps_IDX_7 DT_N_S_npcx_miwus_wui_map_S_wui0_7_7
#define DT_N_S_soc_S_gpio_4008d000_P_wui_maps_IDX_7_PH DT_N_S_npcx_miwus_wui_map_S_wui0_7_7
#define DT_N_S_soc_S_gpio_4008d000_P_wui_maps_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_4008d000_P_wui_maps_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_4008d000, wui_maps, 0) \
	fn(DT_N_S_soc_S_gpio_4008d000, wui_maps, 1) \
	fn(DT_N_S_soc_S_gpio_4008d000, wui_maps, 2) \
	fn(DT_N_S_soc_S_gpio_4008d000, wui_maps, 3) \
	fn(DT_N_S_soc_S_gpio_4008d000, wui_maps, 4) \
	fn(DT_N_S_soc_S_gpio_4008d000, wui_maps, 5) \
	fn(DT_N_S_soc_S_gpio_4008d000, wui_maps, 6) \
	fn(DT_N_S_soc_S_gpio_4008d000, wui_maps, 7)
#define DT_N_S_soc_S_gpio_4008d000_P_wui_maps_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_4008d000, wui_maps, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008d000, wui_maps, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008d000, wui_maps, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008d000, wui_maps, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008d000, wui_maps, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008d000, wui_maps, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008d000, wui_maps, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008d000, wui_maps, 7)
#define DT_N_S_soc_S_gpio_4008d000_P_wui_maps_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_4008d000, wui_maps, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4008d000, wui_maps, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4008d000, wui_maps, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4008d000, wui_maps, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4008d000, wui_maps, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4008d000, wui_maps, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4008d000, wui_maps, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4008d000, wui_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_4008d000_P_wui_maps_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_4008d000, wui_maps, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008d000, wui_maps, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008d000, wui_maps, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008d000, wui_maps, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008d000, wui_maps, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008d000, wui_maps, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008d000, wui_maps, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008d000, wui_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_4008d000_P_wui_maps_LEN 8
#define DT_N_S_soc_S_gpio_4008d000_P_wui_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_4008d000_P_lvol_maps_IDX_0 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4008d000_P_lvol_maps_IDX_0_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4008d000_P_lvol_maps_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_4008d000_P_lvol_maps_IDX_1 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4008d000_P_lvol_maps_IDX_1_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4008d000_P_lvol_maps_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_4008d000_P_lvol_maps_IDX_2 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4008d000_P_lvol_maps_IDX_2_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4008d000_P_lvol_maps_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_4008d000_P_lvol_maps_IDX_3 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4008d000_P_lvol_maps_IDX_3_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4008d000_P_lvol_maps_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_4008d000_P_lvol_maps_IDX_4 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4008d000_P_lvol_maps_IDX_4_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4008d000_P_lvol_maps_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_4008d000_P_lvol_maps_IDX_5 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4008d000_P_lvol_maps_IDX_5_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4008d000_P_lvol_maps_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_4008d000_P_lvol_maps_IDX_6 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4008d000_P_lvol_maps_IDX_6_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4008d000_P_lvol_maps_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_4008d000_P_lvol_maps_IDX_7 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4008d000_P_lvol_maps_IDX_7_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4008d000_P_lvol_maps_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_4008d000_P_lvol_maps_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_4008d000, lvol_maps, 0) \
	fn(DT_N_S_soc_S_gpio_4008d000, lvol_maps, 1) \
	fn(DT_N_S_soc_S_gpio_4008d000, lvol_maps, 2) \
	fn(DT_N_S_soc_S_gpio_4008d000, lvol_maps, 3) \
	fn(DT_N_S_soc_S_gpio_4008d000, lvol_maps, 4) \
	fn(DT_N_S_soc_S_gpio_4008d000, lvol_maps, 5) \
	fn(DT_N_S_soc_S_gpio_4008d000, lvol_maps, 6) \
	fn(DT_N_S_soc_S_gpio_4008d000, lvol_maps, 7)
#define DT_N_S_soc_S_gpio_4008d000_P_lvol_maps_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_4008d000, lvol_maps, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008d000, lvol_maps, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008d000, lvol_maps, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008d000, lvol_maps, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008d000, lvol_maps, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008d000, lvol_maps, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008d000, lvol_maps, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008d000, lvol_maps, 7)
#define DT_N_S_soc_S_gpio_4008d000_P_lvol_maps_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_4008d000, lvol_maps, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4008d000, lvol_maps, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4008d000, lvol_maps, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4008d000, lvol_maps, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4008d000, lvol_maps, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4008d000, lvol_maps, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4008d000, lvol_maps, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4008d000, lvol_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_4008d000_P_lvol_maps_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_4008d000, lvol_maps, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008d000, lvol_maps, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008d000, lvol_maps, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008d000, lvol_maps, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008d000, lvol_maps, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008d000, lvol_maps, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008d000, lvol_maps, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008d000, lvol_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_4008d000_P_lvol_maps_LEN 8
#define DT_N_S_soc_S_gpio_4008d000_P_lvol_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_4008d000_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_4008d000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_4008d000_P_ngpios 32
#define DT_N_S_soc_S_gpio_4008d000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_4008d000_P_compatible {"nuvoton,npcx-gpio"}
#define DT_N_S_soc_S_gpio_4008d000_P_compatible_IDX_0 "nuvoton,npcx-gpio"
#define DT_N_S_soc_S_gpio_4008d000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-gpio
#define DT_N_S_soc_S_gpio_4008d000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_gpio
#define DT_N_S_soc_S_gpio_4008d000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_GPIO
#define DT_N_S_soc_S_gpio_4008d000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_4008d000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_4008d000, compatible, 0)
#define DT_N_S_soc_S_gpio_4008d000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_4008d000, compatible, 0)
#define DT_N_S_soc_S_gpio_4008d000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_4008d000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_4008d000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_4008d000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_4008d000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_4008d000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_4008d000_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_4008d000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_4008d000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_4008d000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /def-lvol-conf-list/lvol32
 *
 * Node identifier: DT_N_S_def_lvol_conf_list_S_lvol32
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_def_lvol_conf_list_S_lvol32_PATH "/def-lvol-conf-list/lvol32"

/* Node's name with unit-address: */
#define DT_N_S_def_lvol_conf_list_S_lvol32_FULL_NAME "lvol32"

/* Node parent (/def-lvol-conf-list) identifier: */
#define DT_N_S_def_lvol_conf_list_S_lvol32_PARENT DT_N_S_def_lvol_conf_list

/* Node's index in its parent's list of children: */
#define DT_N_S_def_lvol_conf_list_S_lvol32_CHILD_IDX 25

/* Helper macros for child nodes of this node. */
#define DT_N_S_def_lvol_conf_list_S_lvol32_FOREACH_CHILD(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol32_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol32_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol32_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol32_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol32_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol32_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol32_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_def_lvol_conf_list_S_lvol32_ORD 352
#define DT_N_S_def_lvol_conf_list_S_lvol32_ORD_STR_SORTABLE 00352

/* Ordinals for what this node depends on directly: */
#define DT_N_S_def_lvol_conf_list_S_lvol32_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	249, /* /def-lvol-conf-list */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_def_lvol_conf_list_S_lvol32_SUPPORTS_ORDS \
	361, /* /soc/gpio@4008f000 */

/* Existence and alternate IDs: */
#define DT_N_S_def_lvol_conf_list_S_lvol32_EXISTS 1
#define DT_N_NODELABEL_lvol_io74 DT_N_S_def_lvol_conf_list_S_lvol32

/* Macros for properties that are special in the specification: */
#define DT_N_S_def_lvol_conf_list_S_lvol32_REG_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol32_RANGES_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol32_FOREACH_RANGE(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol32_IRQ_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol32_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_def_lvol_conf_list_S_lvol32_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_def_lvol_conf_list_S_lvol32_P_lvols_IDX_0_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol32_P_lvols_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_def_lvol_conf_list_S_lvol32_P_lvols_IDX_0_VAL_ctrl 3
#define DT_N_S_def_lvol_conf_list_S_lvol32_P_lvols_IDX_0_VAL_ctrl_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol32_P_lvols_IDX_0_VAL_bit 2
#define DT_N_S_def_lvol_conf_list_S_lvol32_P_lvols_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol32_P_lvols_FOREACH_PROP_ELEM(fn) fn(DT_N_S_def_lvol_conf_list_S_lvol32, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol32_P_lvols_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_def_lvol_conf_list_S_lvol32, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol32_P_lvols_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol32, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol32_P_lvols_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol32, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol32_P_lvols_LEN 1
#define DT_N_S_def_lvol_conf_list_S_lvol32_P_lvols_EXISTS 1

/*
 * Devicetree node: /def-lvol-conf-list/lvol33
 *
 * Node identifier: DT_N_S_def_lvol_conf_list_S_lvol33
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_def_lvol_conf_list_S_lvol33_PATH "/def-lvol-conf-list/lvol33"

/* Node's name with unit-address: */
#define DT_N_S_def_lvol_conf_list_S_lvol33_FULL_NAME "lvol33"

/* Node parent (/def-lvol-conf-list) identifier: */
#define DT_N_S_def_lvol_conf_list_S_lvol33_PARENT DT_N_S_def_lvol_conf_list

/* Node's index in its parent's list of children: */
#define DT_N_S_def_lvol_conf_list_S_lvol33_CHILD_IDX 26

/* Helper macros for child nodes of this node. */
#define DT_N_S_def_lvol_conf_list_S_lvol33_FOREACH_CHILD(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol33_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol33_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol33_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol33_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol33_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol33_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol33_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_def_lvol_conf_list_S_lvol33_ORD 353
#define DT_N_S_def_lvol_conf_list_S_lvol33_ORD_STR_SORTABLE 00353

/* Ordinals for what this node depends on directly: */
#define DT_N_S_def_lvol_conf_list_S_lvol33_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	249, /* /def-lvol-conf-list */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_def_lvol_conf_list_S_lvol33_SUPPORTS_ORDS \
	361, /* /soc/gpio@4008f000 */

/* Existence and alternate IDs: */
#define DT_N_S_def_lvol_conf_list_S_lvol33_EXISTS 1
#define DT_N_NODELABEL_lvol_io73 DT_N_S_def_lvol_conf_list_S_lvol33

/* Macros for properties that are special in the specification: */
#define DT_N_S_def_lvol_conf_list_S_lvol33_REG_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol33_RANGES_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol33_FOREACH_RANGE(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol33_IRQ_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol33_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_def_lvol_conf_list_S_lvol33_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_def_lvol_conf_list_S_lvol33_P_lvols_IDX_0_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol33_P_lvols_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_def_lvol_conf_list_S_lvol33_P_lvols_IDX_0_VAL_ctrl 3
#define DT_N_S_def_lvol_conf_list_S_lvol33_P_lvols_IDX_0_VAL_ctrl_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol33_P_lvols_IDX_0_VAL_bit 3
#define DT_N_S_def_lvol_conf_list_S_lvol33_P_lvols_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol33_P_lvols_FOREACH_PROP_ELEM(fn) fn(DT_N_S_def_lvol_conf_list_S_lvol33, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol33_P_lvols_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_def_lvol_conf_list_S_lvol33, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol33_P_lvols_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol33, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol33_P_lvols_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol33, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol33_P_lvols_LEN 1
#define DT_N_S_def_lvol_conf_list_S_lvol33_P_lvols_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-8-0
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_8_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_0_PATH "/npcx-miwus-wui-map/wui0-8-0"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_0_FULL_NAME "wui0-8-0"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_0_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_0_CHILD_IDX 46

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_0_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_0_ORD 354
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_0_ORD_STR_SORTABLE 00354

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_0_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_0_SUPPORTS_ORDS \
	361, /* /soc/gpio@4008f000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_0_EXISTS 1
#define DT_N_NODELABEL_wui_io70 DT_N_S_npcx_miwus_wui_map_S_wui0_8_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_0_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_0_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_0_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_0_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_0_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_0_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_0_P_miwus_IDX_0_VAL_group 7
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_0_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_0_P_miwus_IDX_0_VAL_bit 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_0_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_0_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_0, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_0_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_0, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_0_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_0, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_0_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_0, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_0_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_0_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-8-2
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_8_2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_2_PATH "/npcx-miwus-wui-map/wui0-8-2"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_2_FULL_NAME "wui0-8-2"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_2_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_2_CHILD_IDX 47

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_2_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_2_ORD 355
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_2_ORD_STR_SORTABLE 00355

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_2_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_2_SUPPORTS_ORDS \
	361, /* /soc/gpio@4008f000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_2_EXISTS 1
#define DT_N_NODELABEL_wui_io72 DT_N_S_npcx_miwus_wui_map_S_wui0_8_2

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_2_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_2_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_2_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_2_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_2_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_2_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_2_P_miwus_IDX_0_VAL_group 7
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_2_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_2_P_miwus_IDX_0_VAL_bit 2
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_2_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_2_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_2, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_2_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_2, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_2_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_2, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_2_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_2, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_2_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_2_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-8-3
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_8_3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_3_PATH "/npcx-miwus-wui-map/wui0-8-3"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_3_FULL_NAME "wui0-8-3"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_3_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_3_CHILD_IDX 48

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_3_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_3_ORD 356
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_3_ORD_STR_SORTABLE 00356

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_3_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_3_SUPPORTS_ORDS \
	361, /* /soc/gpio@4008f000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_3_EXISTS 1
#define DT_N_NODELABEL_wui_io73 DT_N_S_npcx_miwus_wui_map_S_wui0_8_3

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_3_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_3_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_3_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_3_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_3_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_3_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_3_P_miwus_IDX_0_VAL_group 7
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_3_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_3_P_miwus_IDX_0_VAL_bit 3
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_3_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_3_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_3, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_3_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_3, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_3_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_3, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_3_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_3, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_3_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_3_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-8-4
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_8_4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_4_PATH "/npcx-miwus-wui-map/wui0-8-4"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_4_FULL_NAME "wui0-8-4"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_4_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_4_CHILD_IDX 49

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_4_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_4_ORD 357
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_4_ORD_STR_SORTABLE 00357

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_4_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_4_SUPPORTS_ORDS \
	361, /* /soc/gpio@4008f000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_4_EXISTS 1
#define DT_N_NODELABEL_wui_io74 DT_N_S_npcx_miwus_wui_map_S_wui0_8_4

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_4_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_4_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_4_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_4_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_4_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_4_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_4_P_miwus_IDX_0_VAL_group 7
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_4_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_4_P_miwus_IDX_0_VAL_bit 4
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_4_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_4_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_4, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_4_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_4, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_4_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_4, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_4_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_4, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_4_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_4_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-8-5
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_8_5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_5_PATH "/npcx-miwus-wui-map/wui0-8-5"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_5_FULL_NAME "wui0-8-5"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_5_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_5_CHILD_IDX 50

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_5_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_5_ORD 358
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_5_ORD_STR_SORTABLE 00358

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_5_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_5_SUPPORTS_ORDS \
	361, /* /soc/gpio@4008f000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_5_EXISTS 1
#define DT_N_NODELABEL_wui_io75 DT_N_S_npcx_miwus_wui_map_S_wui0_8_5

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_5_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_5_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_5_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_5_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_5_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_5_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_5_P_miwus_IDX_0_VAL_group 7
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_5_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_5_P_miwus_IDX_0_VAL_bit 5
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_5_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_5_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_5, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_5_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_5, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_5_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_5, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_5_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_5, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_5_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_5_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-8-6
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_8_6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_6_PATH "/npcx-miwus-wui-map/wui0-8-6"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_6_FULL_NAME "wui0-8-6"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_6_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_6_CHILD_IDX 51

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_6_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_6_ORD 359
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_6_ORD_STR_SORTABLE 00359

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_6_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_6_SUPPORTS_ORDS \
	361, /* /soc/gpio@4008f000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_6_EXISTS 1
#define DT_N_NODELABEL_wui_io76 DT_N_S_npcx_miwus_wui_map_S_wui0_8_6

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_6_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_6_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_6_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_6_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_6_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_6_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_6_P_miwus_IDX_0_VAL_group 7
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_6_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_6_P_miwus_IDX_0_VAL_bit 6
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_6_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_6_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_6, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_6_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_6, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_6_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_6, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_6_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_6, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_6_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_6_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui0-8-7
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui0_8_7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_7_PATH "/npcx-miwus-wui-map/wui0-8-7"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_7_FULL_NAME "wui0-8-7"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_7_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_7_CHILD_IDX 52

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_7_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_7_ORD 360
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_7_ORD_STR_SORTABLE 00360

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_7_REQUIRES_ORDS \
	162, /* /soc/miwu@400bb000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_7_SUPPORTS_ORDS \
	361, /* /soc/gpio@4008f000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_7_EXISTS 1
#define DT_N_NODELABEL_wui_io77 DT_N_S_npcx_miwus_wui_map_S_wui0_8_7

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_7_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_7_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_7_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_7_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_7_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_7_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bb000
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_7_P_miwus_IDX_0_VAL_group 7
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_7_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_7_P_miwus_IDX_0_VAL_bit 7
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_7_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_7_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_7, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_7_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_7, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_7_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_7, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_7_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_7, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_7_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui0_8_7_P_miwus_EXISTS 1

/*
 * Devicetree node: /soc/gpio@4008f000
 *
 * Node identifier: DT_N_S_soc_S_gpio_4008f000
 *
 * Binding (compatible = nuvoton,npcx-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nuvoton,npcx-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_4008f000_PATH "/soc/gpio@4008f000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_4008f000_FULL_NAME "gpio@4008f000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_4008f000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_4008f000_CHILD_IDX 17

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_4008f000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_4008f000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_4008f000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_4008f000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_4008f000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_4008f000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_4008f000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_4008f000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_4008f000_ORD 361
#define DT_N_S_soc_S_gpio_4008f000_ORD_STR_SORTABLE 00361

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_4008f000_REQUIRES_ORDS \
	4, /* /soc */ \
	250, /* /def-lvol-conf-list/lvol-pseudo */ \
	261, /* /npcx-miwus-wui-map/wui-pseudo */ \
	352, /* /def-lvol-conf-list/lvol32 */ \
	353, /* /def-lvol-conf-list/lvol33 */ \
	354, /* /npcx-miwus-wui-map/wui0-8-0 */ \
	355, /* /npcx-miwus-wui-map/wui0-8-2 */ \
	356, /* /npcx-miwus-wui-map/wui0-8-3 */ \
	357, /* /npcx-miwus-wui-map/wui0-8-4 */ \
	358, /* /npcx-miwus-wui-map/wui0-8-5 */ \
	359, /* /npcx-miwus-wui-map/wui0-8-6 */ \
	360, /* /npcx-miwus-wui-map/wui0-8-7 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_4008f000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_4008f000_EXISTS 1
#define DT_N_INST_7_nuvoton_npcx_gpio DT_N_S_soc_S_gpio_4008f000
#define DT_N_NODELABEL_gpio7          DT_N_S_soc_S_gpio_4008f000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_4008f000_REG_NUM 1
#define DT_N_S_soc_S_gpio_4008f000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_4008f000_REG_IDX_0_VAL_ADDRESS 1074327552 /* 0x4008f000 */
#define DT_N_S_soc_S_gpio_4008f000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_gpio_4008f000_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_4008f000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_4008f000_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_4008f000_COMPAT_MATCHES_nuvoton_npcx_gpio 1
#define DT_N_S_soc_S_gpio_4008f000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_4008f000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_gpio_4008f000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_4008f000_COMPAT_MODEL_IDX_0 "npcx-gpio"
#define DT_N_S_soc_S_gpio_4008f000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_4008f000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_4008f000_P_reg {1074327552 /* 0x4008f000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_gpio_4008f000_P_reg_IDX_0 1074327552
#define DT_N_S_soc_S_gpio_4008f000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_4008f000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_gpio_4008f000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_4008f000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_4008f000_P_index 7
#define DT_N_S_soc_S_gpio_4008f000_P_index_EXISTS 1
#define DT_N_S_soc_S_gpio_4008f000_P_wui_maps_IDX_0 DT_N_S_npcx_miwus_wui_map_S_wui0_8_0
#define DT_N_S_soc_S_gpio_4008f000_P_wui_maps_IDX_0_PH DT_N_S_npcx_miwus_wui_map_S_wui0_8_0
#define DT_N_S_soc_S_gpio_4008f000_P_wui_maps_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_4008f000_P_wui_maps_IDX_1 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_4008f000_P_wui_maps_IDX_1_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_4008f000_P_wui_maps_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_4008f000_P_wui_maps_IDX_2 DT_N_S_npcx_miwus_wui_map_S_wui0_8_2
#define DT_N_S_soc_S_gpio_4008f000_P_wui_maps_IDX_2_PH DT_N_S_npcx_miwus_wui_map_S_wui0_8_2
#define DT_N_S_soc_S_gpio_4008f000_P_wui_maps_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_4008f000_P_wui_maps_IDX_3 DT_N_S_npcx_miwus_wui_map_S_wui0_8_3
#define DT_N_S_soc_S_gpio_4008f000_P_wui_maps_IDX_3_PH DT_N_S_npcx_miwus_wui_map_S_wui0_8_3
#define DT_N_S_soc_S_gpio_4008f000_P_wui_maps_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_4008f000_P_wui_maps_IDX_4 DT_N_S_npcx_miwus_wui_map_S_wui0_8_4
#define DT_N_S_soc_S_gpio_4008f000_P_wui_maps_IDX_4_PH DT_N_S_npcx_miwus_wui_map_S_wui0_8_4
#define DT_N_S_soc_S_gpio_4008f000_P_wui_maps_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_4008f000_P_wui_maps_IDX_5 DT_N_S_npcx_miwus_wui_map_S_wui0_8_5
#define DT_N_S_soc_S_gpio_4008f000_P_wui_maps_IDX_5_PH DT_N_S_npcx_miwus_wui_map_S_wui0_8_5
#define DT_N_S_soc_S_gpio_4008f000_P_wui_maps_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_4008f000_P_wui_maps_IDX_6 DT_N_S_npcx_miwus_wui_map_S_wui0_8_6
#define DT_N_S_soc_S_gpio_4008f000_P_wui_maps_IDX_6_PH DT_N_S_npcx_miwus_wui_map_S_wui0_8_6
#define DT_N_S_soc_S_gpio_4008f000_P_wui_maps_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_4008f000_P_wui_maps_IDX_7 DT_N_S_npcx_miwus_wui_map_S_wui0_8_7
#define DT_N_S_soc_S_gpio_4008f000_P_wui_maps_IDX_7_PH DT_N_S_npcx_miwus_wui_map_S_wui0_8_7
#define DT_N_S_soc_S_gpio_4008f000_P_wui_maps_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_4008f000_P_wui_maps_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_4008f000, wui_maps, 0) \
	fn(DT_N_S_soc_S_gpio_4008f000, wui_maps, 1) \
	fn(DT_N_S_soc_S_gpio_4008f000, wui_maps, 2) \
	fn(DT_N_S_soc_S_gpio_4008f000, wui_maps, 3) \
	fn(DT_N_S_soc_S_gpio_4008f000, wui_maps, 4) \
	fn(DT_N_S_soc_S_gpio_4008f000, wui_maps, 5) \
	fn(DT_N_S_soc_S_gpio_4008f000, wui_maps, 6) \
	fn(DT_N_S_soc_S_gpio_4008f000, wui_maps, 7)
#define DT_N_S_soc_S_gpio_4008f000_P_wui_maps_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_4008f000, wui_maps, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008f000, wui_maps, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008f000, wui_maps, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008f000, wui_maps, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008f000, wui_maps, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008f000, wui_maps, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008f000, wui_maps, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008f000, wui_maps, 7)
#define DT_N_S_soc_S_gpio_4008f000_P_wui_maps_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_4008f000, wui_maps, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4008f000, wui_maps, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4008f000, wui_maps, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4008f000, wui_maps, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4008f000, wui_maps, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4008f000, wui_maps, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4008f000, wui_maps, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4008f000, wui_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_4008f000_P_wui_maps_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_4008f000, wui_maps, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008f000, wui_maps, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008f000, wui_maps, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008f000, wui_maps, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008f000, wui_maps, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008f000, wui_maps, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008f000, wui_maps, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008f000, wui_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_4008f000_P_wui_maps_LEN 8
#define DT_N_S_soc_S_gpio_4008f000_P_wui_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_4008f000_P_lvol_maps_IDX_0 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4008f000_P_lvol_maps_IDX_0_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4008f000_P_lvol_maps_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_4008f000_P_lvol_maps_IDX_1 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4008f000_P_lvol_maps_IDX_1_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4008f000_P_lvol_maps_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_4008f000_P_lvol_maps_IDX_2 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4008f000_P_lvol_maps_IDX_2_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4008f000_P_lvol_maps_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_4008f000_P_lvol_maps_IDX_3 DT_N_S_def_lvol_conf_list_S_lvol33
#define DT_N_S_soc_S_gpio_4008f000_P_lvol_maps_IDX_3_PH DT_N_S_def_lvol_conf_list_S_lvol33
#define DT_N_S_soc_S_gpio_4008f000_P_lvol_maps_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_4008f000_P_lvol_maps_IDX_4 DT_N_S_def_lvol_conf_list_S_lvol32
#define DT_N_S_soc_S_gpio_4008f000_P_lvol_maps_IDX_4_PH DT_N_S_def_lvol_conf_list_S_lvol32
#define DT_N_S_soc_S_gpio_4008f000_P_lvol_maps_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_4008f000_P_lvol_maps_IDX_5 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4008f000_P_lvol_maps_IDX_5_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4008f000_P_lvol_maps_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_4008f000_P_lvol_maps_IDX_6 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4008f000_P_lvol_maps_IDX_6_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4008f000_P_lvol_maps_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_4008f000_P_lvol_maps_IDX_7 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4008f000_P_lvol_maps_IDX_7_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4008f000_P_lvol_maps_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_4008f000_P_lvol_maps_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_4008f000, lvol_maps, 0) \
	fn(DT_N_S_soc_S_gpio_4008f000, lvol_maps, 1) \
	fn(DT_N_S_soc_S_gpio_4008f000, lvol_maps, 2) \
	fn(DT_N_S_soc_S_gpio_4008f000, lvol_maps, 3) \
	fn(DT_N_S_soc_S_gpio_4008f000, lvol_maps, 4) \
	fn(DT_N_S_soc_S_gpio_4008f000, lvol_maps, 5) \
	fn(DT_N_S_soc_S_gpio_4008f000, lvol_maps, 6) \
	fn(DT_N_S_soc_S_gpio_4008f000, lvol_maps, 7)
#define DT_N_S_soc_S_gpio_4008f000_P_lvol_maps_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_4008f000, lvol_maps, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008f000, lvol_maps, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008f000, lvol_maps, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008f000, lvol_maps, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008f000, lvol_maps, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008f000, lvol_maps, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008f000, lvol_maps, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008f000, lvol_maps, 7)
#define DT_N_S_soc_S_gpio_4008f000_P_lvol_maps_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_4008f000, lvol_maps, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4008f000, lvol_maps, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4008f000, lvol_maps, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4008f000, lvol_maps, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4008f000, lvol_maps, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4008f000, lvol_maps, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4008f000, lvol_maps, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4008f000, lvol_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_4008f000_P_lvol_maps_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_4008f000, lvol_maps, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008f000, lvol_maps, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008f000, lvol_maps, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008f000, lvol_maps, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008f000, lvol_maps, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008f000, lvol_maps, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008f000, lvol_maps, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4008f000, lvol_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_4008f000_P_lvol_maps_LEN 8
#define DT_N_S_soc_S_gpio_4008f000_P_lvol_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_4008f000_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_4008f000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_4008f000_P_ngpios 32
#define DT_N_S_soc_S_gpio_4008f000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_4008f000_P_compatible {"nuvoton,npcx-gpio"}
#define DT_N_S_soc_S_gpio_4008f000_P_compatible_IDX_0 "nuvoton,npcx-gpio"
#define DT_N_S_soc_S_gpio_4008f000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-gpio
#define DT_N_S_soc_S_gpio_4008f000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_gpio
#define DT_N_S_soc_S_gpio_4008f000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_GPIO
#define DT_N_S_soc_S_gpio_4008f000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_4008f000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_4008f000, compatible, 0)
#define DT_N_S_soc_S_gpio_4008f000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_4008f000, compatible, 0)
#define DT_N_S_soc_S_gpio_4008f000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_4008f000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_4008f000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_4008f000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_4008f000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_4008f000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_4008f000_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_4008f000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_4008f000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_4008f000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /def-lvol-conf-list/lvol05
 *
 * Node identifier: DT_N_S_def_lvol_conf_list_S_lvol05
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_def_lvol_conf_list_S_lvol05_PATH "/def-lvol-conf-list/lvol05"

/* Node's name with unit-address: */
#define DT_N_S_def_lvol_conf_list_S_lvol05_FULL_NAME "lvol05"

/* Node parent (/def-lvol-conf-list) identifier: */
#define DT_N_S_def_lvol_conf_list_S_lvol05_PARENT DT_N_S_def_lvol_conf_list

/* Node's index in its parent's list of children: */
#define DT_N_S_def_lvol_conf_list_S_lvol05_CHILD_IDX 4

/* Helper macros for child nodes of this node. */
#define DT_N_S_def_lvol_conf_list_S_lvol05_FOREACH_CHILD(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol05_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol05_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol05_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol05_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol05_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol05_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol05_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_def_lvol_conf_list_S_lvol05_ORD 362
#define DT_N_S_def_lvol_conf_list_S_lvol05_ORD_STR_SORTABLE 00362

/* Ordinals for what this node depends on directly: */
#define DT_N_S_def_lvol_conf_list_S_lvol05_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	249, /* /def-lvol-conf-list */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_def_lvol_conf_list_S_lvol05_SUPPORTS_ORDS \
	369, /* /soc/gpio@40091000 */

/* Existence and alternate IDs: */
#define DT_N_S_def_lvol_conf_list_S_lvol05_EXISTS 1
#define DT_N_NODELABEL_lvol_io85 DT_N_S_def_lvol_conf_list_S_lvol05

/* Macros for properties that are special in the specification: */
#define DT_N_S_def_lvol_conf_list_S_lvol05_REG_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol05_RANGES_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol05_FOREACH_RANGE(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol05_IRQ_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol05_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_def_lvol_conf_list_S_lvol05_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_def_lvol_conf_list_S_lvol05_P_lvols_IDX_0_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol05_P_lvols_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_def_lvol_conf_list_S_lvol05_P_lvols_IDX_0_VAL_ctrl 0
#define DT_N_S_def_lvol_conf_list_S_lvol05_P_lvols_IDX_0_VAL_ctrl_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol05_P_lvols_IDX_0_VAL_bit 5
#define DT_N_S_def_lvol_conf_list_S_lvol05_P_lvols_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol05_P_lvols_FOREACH_PROP_ELEM(fn) fn(DT_N_S_def_lvol_conf_list_S_lvol05, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol05_P_lvols_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_def_lvol_conf_list_S_lvol05, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol05_P_lvols_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol05, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol05_P_lvols_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol05, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol05_P_lvols_LEN 1
#define DT_N_S_def_lvol_conf_list_S_lvol05_P_lvols_EXISTS 1

/*
 * Devicetree node: /def-lvol-conf-list/lvol06
 *
 * Node identifier: DT_N_S_def_lvol_conf_list_S_lvol06
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_def_lvol_conf_list_S_lvol06_PATH "/def-lvol-conf-list/lvol06"

/* Node's name with unit-address: */
#define DT_N_S_def_lvol_conf_list_S_lvol06_FULL_NAME "lvol06"

/* Node parent (/def-lvol-conf-list) identifier: */
#define DT_N_S_def_lvol_conf_list_S_lvol06_PARENT DT_N_S_def_lvol_conf_list

/* Node's index in its parent's list of children: */
#define DT_N_S_def_lvol_conf_list_S_lvol06_CHILD_IDX 5

/* Helper macros for child nodes of this node. */
#define DT_N_S_def_lvol_conf_list_S_lvol06_FOREACH_CHILD(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol06_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol06_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol06_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol06_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol06_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol06_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol06_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_def_lvol_conf_list_S_lvol06_ORD 363
#define DT_N_S_def_lvol_conf_list_S_lvol06_ORD_STR_SORTABLE 00363

/* Ordinals for what this node depends on directly: */
#define DT_N_S_def_lvol_conf_list_S_lvol06_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	249, /* /def-lvol-conf-list */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_def_lvol_conf_list_S_lvol06_SUPPORTS_ORDS \
	369, /* /soc/gpio@40091000 */

/* Existence and alternate IDs: */
#define DT_N_S_def_lvol_conf_list_S_lvol06_EXISTS 1
#define DT_N_NODELABEL_lvol_io86 DT_N_S_def_lvol_conf_list_S_lvol06

/* Macros for properties that are special in the specification: */
#define DT_N_S_def_lvol_conf_list_S_lvol06_REG_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol06_RANGES_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol06_FOREACH_RANGE(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol06_IRQ_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol06_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_def_lvol_conf_list_S_lvol06_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_def_lvol_conf_list_S_lvol06_P_lvols_IDX_0_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol06_P_lvols_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_def_lvol_conf_list_S_lvol06_P_lvols_IDX_0_VAL_ctrl 0
#define DT_N_S_def_lvol_conf_list_S_lvol06_P_lvols_IDX_0_VAL_ctrl_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol06_P_lvols_IDX_0_VAL_bit 6
#define DT_N_S_def_lvol_conf_list_S_lvol06_P_lvols_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol06_P_lvols_FOREACH_PROP_ELEM(fn) fn(DT_N_S_def_lvol_conf_list_S_lvol06, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol06_P_lvols_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_def_lvol_conf_list_S_lvol06, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol06_P_lvols_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol06, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol06_P_lvols_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol06, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol06_P_lvols_LEN 1
#define DT_N_S_def_lvol_conf_list_S_lvol06_P_lvols_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-1-1
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_1_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_1_PATH "/npcx-miwus-wui-map/wui1-1-1"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_1_FULL_NAME "wui1-1-1"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_1_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_1_CHILD_IDX 53

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_1_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_1_ORD 364
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_1_ORD_STR_SORTABLE 00364

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_1_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_1_SUPPORTS_ORDS \
	369, /* /soc/gpio@40091000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_1_EXISTS 1
#define DT_N_NODELABEL_wui_io81 DT_N_S_npcx_miwus_wui_map_S_wui1_1_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_1_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_1_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_1_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_1_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_1_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_1_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_1_P_miwus_IDX_0_VAL_group 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_1_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_1_P_miwus_IDX_0_VAL_bit 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_1_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_1_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_1, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_1_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_1, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_1_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_1, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_1_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_1, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_1_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_1_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-1-3
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_1_3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_3_PATH "/npcx-miwus-wui-map/wui1-1-3"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_3_FULL_NAME "wui1-1-3"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_3_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_3_CHILD_IDX 54

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_3_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_3_ORD 365
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_3_ORD_STR_SORTABLE 00365

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_3_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_3_SUPPORTS_ORDS \
	369, /* /soc/gpio@40091000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_3_EXISTS 1
#define DT_N_NODELABEL_wui_io83 DT_N_S_npcx_miwus_wui_map_S_wui1_1_3

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_3_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_3_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_3_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_3_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_3_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_3_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_3_P_miwus_IDX_0_VAL_group 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_3_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_3_P_miwus_IDX_0_VAL_bit 3
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_3_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_3_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_3, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_3_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_3, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_3_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_3, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_3_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_3, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_3_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_3_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-1-5
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_1_5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_5_PATH "/npcx-miwus-wui-map/wui1-1-5"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_5_FULL_NAME "wui1-1-5"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_5_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_5_CHILD_IDX 55

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_5_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_5_ORD 366
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_5_ORD_STR_SORTABLE 00366

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_5_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_5_SUPPORTS_ORDS \
	369, /* /soc/gpio@40091000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_5_EXISTS 1
#define DT_N_NODELABEL_wui_io85 DT_N_S_npcx_miwus_wui_map_S_wui1_1_5

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_5_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_5_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_5_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_5_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_5_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_5_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_5_P_miwus_IDX_0_VAL_group 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_5_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_5_P_miwus_IDX_0_VAL_bit 5
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_5_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_5_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_5, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_5_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_5, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_5_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_5, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_5_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_5, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_5_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_5_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-1-6
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_1_6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_6_PATH "/npcx-miwus-wui-map/wui1-1-6"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_6_FULL_NAME "wui1-1-6"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_6_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_6_CHILD_IDX 56

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_6_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_6_ORD 367
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_6_ORD_STR_SORTABLE 00367

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_6_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_6_SUPPORTS_ORDS \
	369, /* /soc/gpio@40091000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_6_EXISTS 1
#define DT_N_NODELABEL_wui_io86 DT_N_S_npcx_miwus_wui_map_S_wui1_1_6

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_6_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_6_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_6_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_6_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_6_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_6_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_6_P_miwus_IDX_0_VAL_group 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_6_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_6_P_miwus_IDX_0_VAL_bit 6
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_6_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_6_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_6, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_6_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_6, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_6_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_6, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_6_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_6, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_6_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_6_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-1-7
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_1_7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_PATH "/npcx-miwus-wui-map/wui1-1-7"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_FULL_NAME "wui1-1-7"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_CHILD_IDX 57

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_ORD 368
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_ORD_STR_SORTABLE 00368

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_SUPPORTS_ORDS \
	369, /* /soc/gpio@40091000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_EXISTS 1
#define DT_N_NODELABEL_wui_io87 DT_N_S_npcx_miwus_wui_map_S_wui1_1_7

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_P_miwus_IDX_0_VAL_group 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_P_miwus_IDX_0_VAL_bit 7
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_7, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_7, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_7, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_7, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_P_miwus_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40091000
 *
 * Node identifier: DT_N_S_soc_S_gpio_40091000
 *
 * Binding (compatible = nuvoton,npcx-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nuvoton,npcx-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40091000_PATH "/soc/gpio@40091000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40091000_FULL_NAME "gpio@40091000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40091000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40091000_CHILD_IDX 18

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40091000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40091000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40091000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40091000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40091000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40091000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40091000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40091000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40091000_ORD 369
#define DT_N_S_soc_S_gpio_40091000_ORD_STR_SORTABLE 00369

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40091000_REQUIRES_ORDS \
	4, /* /soc */ \
	250, /* /def-lvol-conf-list/lvol-pseudo */ \
	261, /* /npcx-miwus-wui-map/wui-pseudo */ \
	362, /* /def-lvol-conf-list/lvol05 */ \
	363, /* /def-lvol-conf-list/lvol06 */ \
	364, /* /npcx-miwus-wui-map/wui1-1-1 */ \
	365, /* /npcx-miwus-wui-map/wui1-1-3 */ \
	366, /* /npcx-miwus-wui-map/wui1-1-5 */ \
	367, /* /npcx-miwus-wui-map/wui1-1-6 */ \
	368, /* /npcx-miwus-wui-map/wui1-1-7 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40091000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40091000_EXISTS 1
#define DT_N_INST_8_nuvoton_npcx_gpio DT_N_S_soc_S_gpio_40091000
#define DT_N_NODELABEL_gpio8          DT_N_S_soc_S_gpio_40091000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40091000_REG_NUM 1
#define DT_N_S_soc_S_gpio_40091000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40091000_REG_IDX_0_VAL_ADDRESS 1074335744 /* 0x40091000 */
#define DT_N_S_soc_S_gpio_40091000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_gpio_40091000_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40091000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40091000_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40091000_COMPAT_MATCHES_nuvoton_npcx_gpio 1
#define DT_N_S_soc_S_gpio_40091000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40091000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_gpio_40091000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40091000_COMPAT_MODEL_IDX_0 "npcx-gpio"
#define DT_N_S_soc_S_gpio_40091000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40091000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40091000_P_reg {1074335744 /* 0x40091000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_gpio_40091000_P_reg_IDX_0 1074335744
#define DT_N_S_soc_S_gpio_40091000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40091000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_gpio_40091000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40091000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40091000_P_index 8
#define DT_N_S_soc_S_gpio_40091000_P_index_EXISTS 1
#define DT_N_S_soc_S_gpio_40091000_P_wui_maps_IDX_0 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40091000_P_wui_maps_IDX_0_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40091000_P_wui_maps_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40091000_P_wui_maps_IDX_1 DT_N_S_npcx_miwus_wui_map_S_wui1_1_1
#define DT_N_S_soc_S_gpio_40091000_P_wui_maps_IDX_1_PH DT_N_S_npcx_miwus_wui_map_S_wui1_1_1
#define DT_N_S_soc_S_gpio_40091000_P_wui_maps_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40091000_P_wui_maps_IDX_2 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40091000_P_wui_maps_IDX_2_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40091000_P_wui_maps_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40091000_P_wui_maps_IDX_3 DT_N_S_npcx_miwus_wui_map_S_wui1_1_3
#define DT_N_S_soc_S_gpio_40091000_P_wui_maps_IDX_3_PH DT_N_S_npcx_miwus_wui_map_S_wui1_1_3
#define DT_N_S_soc_S_gpio_40091000_P_wui_maps_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40091000_P_wui_maps_IDX_4 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40091000_P_wui_maps_IDX_4_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40091000_P_wui_maps_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_40091000_P_wui_maps_IDX_5 DT_N_S_npcx_miwus_wui_map_S_wui1_1_5
#define DT_N_S_soc_S_gpio_40091000_P_wui_maps_IDX_5_PH DT_N_S_npcx_miwus_wui_map_S_wui1_1_5
#define DT_N_S_soc_S_gpio_40091000_P_wui_maps_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_40091000_P_wui_maps_IDX_6 DT_N_S_npcx_miwus_wui_map_S_wui1_1_6
#define DT_N_S_soc_S_gpio_40091000_P_wui_maps_IDX_6_PH DT_N_S_npcx_miwus_wui_map_S_wui1_1_6
#define DT_N_S_soc_S_gpio_40091000_P_wui_maps_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_40091000_P_wui_maps_IDX_7 DT_N_S_npcx_miwus_wui_map_S_wui1_1_7
#define DT_N_S_soc_S_gpio_40091000_P_wui_maps_IDX_7_PH DT_N_S_npcx_miwus_wui_map_S_wui1_1_7
#define DT_N_S_soc_S_gpio_40091000_P_wui_maps_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_40091000_P_wui_maps_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40091000, wui_maps, 0) \
	fn(DT_N_S_soc_S_gpio_40091000, wui_maps, 1) \
	fn(DT_N_S_soc_S_gpio_40091000, wui_maps, 2) \
	fn(DT_N_S_soc_S_gpio_40091000, wui_maps, 3) \
	fn(DT_N_S_soc_S_gpio_40091000, wui_maps, 4) \
	fn(DT_N_S_soc_S_gpio_40091000, wui_maps, 5) \
	fn(DT_N_S_soc_S_gpio_40091000, wui_maps, 6) \
	fn(DT_N_S_soc_S_gpio_40091000, wui_maps, 7)
#define DT_N_S_soc_S_gpio_40091000_P_wui_maps_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40091000, wui_maps, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40091000, wui_maps, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40091000, wui_maps, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40091000, wui_maps, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40091000, wui_maps, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40091000, wui_maps, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40091000, wui_maps, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40091000, wui_maps, 7)
#define DT_N_S_soc_S_gpio_40091000_P_wui_maps_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40091000, wui_maps, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40091000, wui_maps, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40091000, wui_maps, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40091000, wui_maps, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40091000, wui_maps, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40091000, wui_maps, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40091000, wui_maps, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40091000, wui_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40091000_P_wui_maps_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40091000, wui_maps, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40091000, wui_maps, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40091000, wui_maps, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40091000, wui_maps, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40091000, wui_maps, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40091000, wui_maps, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40091000, wui_maps, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40091000, wui_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40091000_P_wui_maps_LEN 8
#define DT_N_S_soc_S_gpio_40091000_P_wui_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_40091000_P_lvol_maps_IDX_0 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40091000_P_lvol_maps_IDX_0_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40091000_P_lvol_maps_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40091000_P_lvol_maps_IDX_1 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40091000_P_lvol_maps_IDX_1_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40091000_P_lvol_maps_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40091000_P_lvol_maps_IDX_2 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40091000_P_lvol_maps_IDX_2_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40091000_P_lvol_maps_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40091000_P_lvol_maps_IDX_3 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40091000_P_lvol_maps_IDX_3_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40091000_P_lvol_maps_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40091000_P_lvol_maps_IDX_4 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40091000_P_lvol_maps_IDX_4_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40091000_P_lvol_maps_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_40091000_P_lvol_maps_IDX_5 DT_N_S_def_lvol_conf_list_S_lvol05
#define DT_N_S_soc_S_gpio_40091000_P_lvol_maps_IDX_5_PH DT_N_S_def_lvol_conf_list_S_lvol05
#define DT_N_S_soc_S_gpio_40091000_P_lvol_maps_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_40091000_P_lvol_maps_IDX_6 DT_N_S_def_lvol_conf_list_S_lvol06
#define DT_N_S_soc_S_gpio_40091000_P_lvol_maps_IDX_6_PH DT_N_S_def_lvol_conf_list_S_lvol06
#define DT_N_S_soc_S_gpio_40091000_P_lvol_maps_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_40091000_P_lvol_maps_IDX_7 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40091000_P_lvol_maps_IDX_7_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40091000_P_lvol_maps_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_40091000_P_lvol_maps_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40091000, lvol_maps, 0) \
	fn(DT_N_S_soc_S_gpio_40091000, lvol_maps, 1) \
	fn(DT_N_S_soc_S_gpio_40091000, lvol_maps, 2) \
	fn(DT_N_S_soc_S_gpio_40091000, lvol_maps, 3) \
	fn(DT_N_S_soc_S_gpio_40091000, lvol_maps, 4) \
	fn(DT_N_S_soc_S_gpio_40091000, lvol_maps, 5) \
	fn(DT_N_S_soc_S_gpio_40091000, lvol_maps, 6) \
	fn(DT_N_S_soc_S_gpio_40091000, lvol_maps, 7)
#define DT_N_S_soc_S_gpio_40091000_P_lvol_maps_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40091000, lvol_maps, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40091000, lvol_maps, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40091000, lvol_maps, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40091000, lvol_maps, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40091000, lvol_maps, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40091000, lvol_maps, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40091000, lvol_maps, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40091000, lvol_maps, 7)
#define DT_N_S_soc_S_gpio_40091000_P_lvol_maps_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40091000, lvol_maps, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40091000, lvol_maps, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40091000, lvol_maps, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40091000, lvol_maps, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40091000, lvol_maps, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40091000, lvol_maps, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40091000, lvol_maps, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40091000, lvol_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40091000_P_lvol_maps_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40091000, lvol_maps, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40091000, lvol_maps, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40091000, lvol_maps, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40091000, lvol_maps, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40091000, lvol_maps, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40091000, lvol_maps, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40091000, lvol_maps, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40091000, lvol_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40091000_P_lvol_maps_LEN 8
#define DT_N_S_soc_S_gpio_40091000_P_lvol_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_40091000_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40091000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40091000_P_ngpios 32
#define DT_N_S_soc_S_gpio_40091000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40091000_P_compatible {"nuvoton,npcx-gpio"}
#define DT_N_S_soc_S_gpio_40091000_P_compatible_IDX_0 "nuvoton,npcx-gpio"
#define DT_N_S_soc_S_gpio_40091000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-gpio
#define DT_N_S_soc_S_gpio_40091000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_gpio
#define DT_N_S_soc_S_gpio_40091000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_GPIO
#define DT_N_S_soc_S_gpio_40091000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40091000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40091000, compatible, 0)
#define DT_N_S_soc_S_gpio_40091000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40091000, compatible, 0)
#define DT_N_S_soc_S_gpio_40091000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40091000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40091000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40091000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40091000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40091000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40091000_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40091000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40091000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40091000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /def-lvol-conf-list/lvol07
 *
 * Node identifier: DT_N_S_def_lvol_conf_list_S_lvol07
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_def_lvol_conf_list_S_lvol07_PATH "/def-lvol-conf-list/lvol07"

/* Node's name with unit-address: */
#define DT_N_S_def_lvol_conf_list_S_lvol07_FULL_NAME "lvol07"

/* Node parent (/def-lvol-conf-list) identifier: */
#define DT_N_S_def_lvol_conf_list_S_lvol07_PARENT DT_N_S_def_lvol_conf_list

/* Node's index in its parent's list of children: */
#define DT_N_S_def_lvol_conf_list_S_lvol07_CHILD_IDX 6

/* Helper macros for child nodes of this node. */
#define DT_N_S_def_lvol_conf_list_S_lvol07_FOREACH_CHILD(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol07_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol07_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol07_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol07_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol07_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol07_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol07_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_def_lvol_conf_list_S_lvol07_ORD 370
#define DT_N_S_def_lvol_conf_list_S_lvol07_ORD_STR_SORTABLE 00370

/* Ordinals for what this node depends on directly: */
#define DT_N_S_def_lvol_conf_list_S_lvol07_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	249, /* /def-lvol-conf-list */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_def_lvol_conf_list_S_lvol07_SUPPORTS_ORDS \
	376, /* /soc/gpio@40093000 */

/* Existence and alternate IDs: */
#define DT_N_S_def_lvol_conf_list_S_lvol07_EXISTS 1
#define DT_N_NODELABEL_lvol_io94 DT_N_S_def_lvol_conf_list_S_lvol07

/* Macros for properties that are special in the specification: */
#define DT_N_S_def_lvol_conf_list_S_lvol07_REG_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol07_RANGES_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol07_FOREACH_RANGE(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol07_IRQ_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol07_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_def_lvol_conf_list_S_lvol07_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_def_lvol_conf_list_S_lvol07_P_lvols_IDX_0_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol07_P_lvols_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_def_lvol_conf_list_S_lvol07_P_lvols_IDX_0_VAL_ctrl 0
#define DT_N_S_def_lvol_conf_list_S_lvol07_P_lvols_IDX_0_VAL_ctrl_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol07_P_lvols_IDX_0_VAL_bit 7
#define DT_N_S_def_lvol_conf_list_S_lvol07_P_lvols_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol07_P_lvols_FOREACH_PROP_ELEM(fn) fn(DT_N_S_def_lvol_conf_list_S_lvol07, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol07_P_lvols_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_def_lvol_conf_list_S_lvol07, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol07_P_lvols_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol07, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol07_P_lvols_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol07, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol07_P_lvols_LEN 1
#define DT_N_S_def_lvol_conf_list_S_lvol07_P_lvols_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-2-0
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_2_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_0_PATH "/npcx-miwus-wui-map/wui1-2-0"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_0_FULL_NAME "wui1-2-0"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_0_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_0_CHILD_IDX 59

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_0_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_0_ORD 371
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_0_ORD_STR_SORTABLE 00371

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_0_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_0_SUPPORTS_ORDS \
	376, /* /soc/gpio@40093000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_0_EXISTS 1
#define DT_N_NODELABEL_wui_io90 DT_N_S_npcx_miwus_wui_map_S_wui1_2_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_0_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_0_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_0_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_0_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_0_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_0_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_0_P_miwus_IDX_0_VAL_group 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_0_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_0_P_miwus_IDX_0_VAL_bit 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_0_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_0_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_0, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_0_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_0, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_0_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_0, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_0_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_0, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_0_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_0_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-2-1
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_2_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_1_PATH "/npcx-miwus-wui-map/wui1-2-1"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_1_FULL_NAME "wui1-2-1"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_1_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_1_CHILD_IDX 60

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_1_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_1_ORD 372
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_1_ORD_STR_SORTABLE 00372

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_1_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_1_SUPPORTS_ORDS \
	376, /* /soc/gpio@40093000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_1_EXISTS 1
#define DT_N_NODELABEL_wui_io91 DT_N_S_npcx_miwus_wui_map_S_wui1_2_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_1_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_1_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_1_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_1_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_1_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_1_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_1_P_miwus_IDX_0_VAL_group 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_1_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_1_P_miwus_IDX_0_VAL_bit 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_1_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_1_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_1, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_1_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_1, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_1_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_1, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_1_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_1, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_1_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_1_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-2-2
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_2_2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_2_PATH "/npcx-miwus-wui-map/wui1-2-2"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_2_FULL_NAME "wui1-2-2"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_2_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_2_CHILD_IDX 61

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_2_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_2_ORD 373
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_2_ORD_STR_SORTABLE 00373

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_2_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_2_SUPPORTS_ORDS \
	376, /* /soc/gpio@40093000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_2_EXISTS 1
#define DT_N_NODELABEL_wui_io92 DT_N_S_npcx_miwus_wui_map_S_wui1_2_2

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_2_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_2_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_2_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_2_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_2_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_2_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_2_P_miwus_IDX_0_VAL_group 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_2_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_2_P_miwus_IDX_0_VAL_bit 2
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_2_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_2_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_2, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_2_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_2, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_2_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_2, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_2_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_2, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_2_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_2_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-2-3
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_2_3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_3_PATH "/npcx-miwus-wui-map/wui1-2-3"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_3_FULL_NAME "wui1-2-3"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_3_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_3_CHILD_IDX 62

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_3_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_3_ORD 374
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_3_ORD_STR_SORTABLE 00374

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_3_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_3_SUPPORTS_ORDS \
	376, /* /soc/gpio@40093000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_3_EXISTS 1
#define DT_N_NODELABEL_wui_io93 DT_N_S_npcx_miwus_wui_map_S_wui1_2_3

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_3_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_3_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_3_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_3_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_3_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_3_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_3_P_miwus_IDX_0_VAL_group 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_3_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_3_P_miwus_IDX_0_VAL_bit 3
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_3_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_3_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_3, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_3_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_3, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_3_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_3, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_3_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_3, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_3_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_3_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-2-4
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_2_4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_4_PATH "/npcx-miwus-wui-map/wui1-2-4"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_4_FULL_NAME "wui1-2-4"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_4_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_4_CHILD_IDX 63

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_4_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_4_ORD 375
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_4_ORD_STR_SORTABLE 00375

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_4_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_4_SUPPORTS_ORDS \
	376, /* /soc/gpio@40093000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_4_EXISTS 1
#define DT_N_NODELABEL_wui_io94 DT_N_S_npcx_miwus_wui_map_S_wui1_2_4

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_4_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_4_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_4_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_4_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_4_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_4_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_4_P_miwus_IDX_0_VAL_group 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_4_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_4_P_miwus_IDX_0_VAL_bit 4
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_4_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_4_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_4, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_4_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_4, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_4_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_4, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_4_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_4, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_4_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_2_4_P_miwus_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40093000
 *
 * Node identifier: DT_N_S_soc_S_gpio_40093000
 *
 * Binding (compatible = nuvoton,npcx-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nuvoton,npcx-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40093000_PATH "/soc/gpio@40093000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40093000_FULL_NAME "gpio@40093000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40093000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40093000_CHILD_IDX 19

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40093000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40093000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40093000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40093000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40093000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40093000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40093000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40093000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40093000_ORD 376
#define DT_N_S_soc_S_gpio_40093000_ORD_STR_SORTABLE 00376

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40093000_REQUIRES_ORDS \
	4, /* /soc */ \
	250, /* /def-lvol-conf-list/lvol-pseudo */ \
	261, /* /npcx-miwus-wui-map/wui-pseudo */ \
	370, /* /def-lvol-conf-list/lvol07 */ \
	371, /* /npcx-miwus-wui-map/wui1-2-0 */ \
	372, /* /npcx-miwus-wui-map/wui1-2-1 */ \
	373, /* /npcx-miwus-wui-map/wui1-2-2 */ \
	374, /* /npcx-miwus-wui-map/wui1-2-3 */ \
	375, /* /npcx-miwus-wui-map/wui1-2-4 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40093000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40093000_EXISTS 1
#define DT_N_INST_9_nuvoton_npcx_gpio DT_N_S_soc_S_gpio_40093000
#define DT_N_NODELABEL_gpio9          DT_N_S_soc_S_gpio_40093000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40093000_REG_NUM 1
#define DT_N_S_soc_S_gpio_40093000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40093000_REG_IDX_0_VAL_ADDRESS 1074343936 /* 0x40093000 */
#define DT_N_S_soc_S_gpio_40093000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_gpio_40093000_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40093000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40093000_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40093000_COMPAT_MATCHES_nuvoton_npcx_gpio 1
#define DT_N_S_soc_S_gpio_40093000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40093000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_gpio_40093000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40093000_COMPAT_MODEL_IDX_0 "npcx-gpio"
#define DT_N_S_soc_S_gpio_40093000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40093000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40093000_P_reg {1074343936 /* 0x40093000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_gpio_40093000_P_reg_IDX_0 1074343936
#define DT_N_S_soc_S_gpio_40093000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40093000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_gpio_40093000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40093000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40093000_P_index 9
#define DT_N_S_soc_S_gpio_40093000_P_index_EXISTS 1
#define DT_N_S_soc_S_gpio_40093000_P_wui_maps_IDX_0 DT_N_S_npcx_miwus_wui_map_S_wui1_2_0
#define DT_N_S_soc_S_gpio_40093000_P_wui_maps_IDX_0_PH DT_N_S_npcx_miwus_wui_map_S_wui1_2_0
#define DT_N_S_soc_S_gpio_40093000_P_wui_maps_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40093000_P_wui_maps_IDX_1 DT_N_S_npcx_miwus_wui_map_S_wui1_2_1
#define DT_N_S_soc_S_gpio_40093000_P_wui_maps_IDX_1_PH DT_N_S_npcx_miwus_wui_map_S_wui1_2_1
#define DT_N_S_soc_S_gpio_40093000_P_wui_maps_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40093000_P_wui_maps_IDX_2 DT_N_S_npcx_miwus_wui_map_S_wui1_2_2
#define DT_N_S_soc_S_gpio_40093000_P_wui_maps_IDX_2_PH DT_N_S_npcx_miwus_wui_map_S_wui1_2_2
#define DT_N_S_soc_S_gpio_40093000_P_wui_maps_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40093000_P_wui_maps_IDX_3 DT_N_S_npcx_miwus_wui_map_S_wui1_2_3
#define DT_N_S_soc_S_gpio_40093000_P_wui_maps_IDX_3_PH DT_N_S_npcx_miwus_wui_map_S_wui1_2_3
#define DT_N_S_soc_S_gpio_40093000_P_wui_maps_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40093000_P_wui_maps_IDX_4 DT_N_S_npcx_miwus_wui_map_S_wui1_2_4
#define DT_N_S_soc_S_gpio_40093000_P_wui_maps_IDX_4_PH DT_N_S_npcx_miwus_wui_map_S_wui1_2_4
#define DT_N_S_soc_S_gpio_40093000_P_wui_maps_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_40093000_P_wui_maps_IDX_5 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40093000_P_wui_maps_IDX_5_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40093000_P_wui_maps_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_40093000_P_wui_maps_IDX_6 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40093000_P_wui_maps_IDX_6_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40093000_P_wui_maps_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_40093000_P_wui_maps_IDX_7 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40093000_P_wui_maps_IDX_7_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40093000_P_wui_maps_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_40093000_P_wui_maps_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40093000, wui_maps, 0) \
	fn(DT_N_S_soc_S_gpio_40093000, wui_maps, 1) \
	fn(DT_N_S_soc_S_gpio_40093000, wui_maps, 2) \
	fn(DT_N_S_soc_S_gpio_40093000, wui_maps, 3) \
	fn(DT_N_S_soc_S_gpio_40093000, wui_maps, 4) \
	fn(DT_N_S_soc_S_gpio_40093000, wui_maps, 5) \
	fn(DT_N_S_soc_S_gpio_40093000, wui_maps, 6) \
	fn(DT_N_S_soc_S_gpio_40093000, wui_maps, 7)
#define DT_N_S_soc_S_gpio_40093000_P_wui_maps_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40093000, wui_maps, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40093000, wui_maps, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40093000, wui_maps, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40093000, wui_maps, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40093000, wui_maps, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40093000, wui_maps, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40093000, wui_maps, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40093000, wui_maps, 7)
#define DT_N_S_soc_S_gpio_40093000_P_wui_maps_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40093000, wui_maps, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40093000, wui_maps, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40093000, wui_maps, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40093000, wui_maps, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40093000, wui_maps, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40093000, wui_maps, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40093000, wui_maps, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40093000, wui_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40093000_P_wui_maps_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40093000, wui_maps, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40093000, wui_maps, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40093000, wui_maps, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40093000, wui_maps, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40093000, wui_maps, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40093000, wui_maps, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40093000, wui_maps, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40093000, wui_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40093000_P_wui_maps_LEN 8
#define DT_N_S_soc_S_gpio_40093000_P_wui_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_40093000_P_lvol_maps_IDX_0 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40093000_P_lvol_maps_IDX_0_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40093000_P_lvol_maps_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40093000_P_lvol_maps_IDX_1 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40093000_P_lvol_maps_IDX_1_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40093000_P_lvol_maps_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40093000_P_lvol_maps_IDX_2 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40093000_P_lvol_maps_IDX_2_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40093000_P_lvol_maps_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40093000_P_lvol_maps_IDX_3 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40093000_P_lvol_maps_IDX_3_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40093000_P_lvol_maps_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40093000_P_lvol_maps_IDX_4 DT_N_S_def_lvol_conf_list_S_lvol07
#define DT_N_S_soc_S_gpio_40093000_P_lvol_maps_IDX_4_PH DT_N_S_def_lvol_conf_list_S_lvol07
#define DT_N_S_soc_S_gpio_40093000_P_lvol_maps_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_40093000_P_lvol_maps_IDX_5 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40093000_P_lvol_maps_IDX_5_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40093000_P_lvol_maps_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_40093000_P_lvol_maps_IDX_6 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40093000_P_lvol_maps_IDX_6_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40093000_P_lvol_maps_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_40093000_P_lvol_maps_IDX_7 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40093000_P_lvol_maps_IDX_7_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40093000_P_lvol_maps_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_40093000_P_lvol_maps_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40093000, lvol_maps, 0) \
	fn(DT_N_S_soc_S_gpio_40093000, lvol_maps, 1) \
	fn(DT_N_S_soc_S_gpio_40093000, lvol_maps, 2) \
	fn(DT_N_S_soc_S_gpio_40093000, lvol_maps, 3) \
	fn(DT_N_S_soc_S_gpio_40093000, lvol_maps, 4) \
	fn(DT_N_S_soc_S_gpio_40093000, lvol_maps, 5) \
	fn(DT_N_S_soc_S_gpio_40093000, lvol_maps, 6) \
	fn(DT_N_S_soc_S_gpio_40093000, lvol_maps, 7)
#define DT_N_S_soc_S_gpio_40093000_P_lvol_maps_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40093000, lvol_maps, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40093000, lvol_maps, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40093000, lvol_maps, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40093000, lvol_maps, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40093000, lvol_maps, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40093000, lvol_maps, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40093000, lvol_maps, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40093000, lvol_maps, 7)
#define DT_N_S_soc_S_gpio_40093000_P_lvol_maps_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40093000, lvol_maps, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40093000, lvol_maps, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40093000, lvol_maps, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40093000, lvol_maps, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40093000, lvol_maps, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40093000, lvol_maps, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40093000, lvol_maps, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40093000, lvol_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40093000_P_lvol_maps_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40093000, lvol_maps, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40093000, lvol_maps, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40093000, lvol_maps, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40093000, lvol_maps, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40093000, lvol_maps, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40093000, lvol_maps, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40093000, lvol_maps, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40093000, lvol_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40093000_P_lvol_maps_LEN 8
#define DT_N_S_soc_S_gpio_40093000_P_lvol_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_40093000_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40093000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40093000_P_ngpios 32
#define DT_N_S_soc_S_gpio_40093000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40093000_P_compatible {"nuvoton,npcx-gpio"}
#define DT_N_S_soc_S_gpio_40093000_P_compatible_IDX_0 "nuvoton,npcx-gpio"
#define DT_N_S_soc_S_gpio_40093000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-gpio
#define DT_N_S_soc_S_gpio_40093000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_gpio
#define DT_N_S_soc_S_gpio_40093000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_GPIO
#define DT_N_S_soc_S_gpio_40093000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40093000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40093000, compatible, 0)
#define DT_N_S_soc_S_gpio_40093000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40093000, compatible, 0)
#define DT_N_S_soc_S_gpio_40093000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40093000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40093000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40093000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40093000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40093000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40093000_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40093000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40093000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40093000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /def-lvol-conf-list/lvol43
 *
 * Node identifier: DT_N_S_def_lvol_conf_list_S_lvol43
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_def_lvol_conf_list_S_lvol43_PATH "/def-lvol-conf-list/lvol43"

/* Node's name with unit-address: */
#define DT_N_S_def_lvol_conf_list_S_lvol43_FULL_NAME "lvol43"

/* Node parent (/def-lvol-conf-list) identifier: */
#define DT_N_S_def_lvol_conf_list_S_lvol43_PARENT DT_N_S_def_lvol_conf_list

/* Node's index in its parent's list of children: */
#define DT_N_S_def_lvol_conf_list_S_lvol43_CHILD_IDX 34

/* Helper macros for child nodes of this node. */
#define DT_N_S_def_lvol_conf_list_S_lvol43_FOREACH_CHILD(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol43_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol43_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol43_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol43_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol43_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol43_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol43_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_def_lvol_conf_list_S_lvol43_ORD 377
#define DT_N_S_def_lvol_conf_list_S_lvol43_ORD_STR_SORTABLE 00377

/* Ordinals for what this node depends on directly: */
#define DT_N_S_def_lvol_conf_list_S_lvol43_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	249, /* /def-lvol-conf-list */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_def_lvol_conf_list_S_lvol43_SUPPORTS_ORDS \
	379, /* /soc/gpio@40097000 */

/* Existence and alternate IDs: */
#define DT_N_S_def_lvol_conf_list_S_lvol43_EXISTS 1
#define DT_N_NODELABEL_lvol_iob7 DT_N_S_def_lvol_conf_list_S_lvol43

/* Macros for properties that are special in the specification: */
#define DT_N_S_def_lvol_conf_list_S_lvol43_REG_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol43_RANGES_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol43_FOREACH_RANGE(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol43_IRQ_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol43_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_def_lvol_conf_list_S_lvol43_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_def_lvol_conf_list_S_lvol43_P_lvols_IDX_0_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol43_P_lvols_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_def_lvol_conf_list_S_lvol43_P_lvols_IDX_0_VAL_ctrl 4
#define DT_N_S_def_lvol_conf_list_S_lvol43_P_lvols_IDX_0_VAL_ctrl_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol43_P_lvols_IDX_0_VAL_bit 3
#define DT_N_S_def_lvol_conf_list_S_lvol43_P_lvols_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol43_P_lvols_FOREACH_PROP_ELEM(fn) fn(DT_N_S_def_lvol_conf_list_S_lvol43, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol43_P_lvols_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_def_lvol_conf_list_S_lvol43, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol43_P_lvols_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol43, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol43_P_lvols_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol43, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol43_P_lvols_LEN 1
#define DT_N_S_def_lvol_conf_list_S_lvol43_P_lvols_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-4-0
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_4_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_0_PATH "/npcx-miwus-wui-map/wui1-4-0"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_0_FULL_NAME "wui1-4-0"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_0_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_0_CHILD_IDX 72

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_0_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_0_ORD 378
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_0_ORD_STR_SORTABLE 00378

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_0_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_0_SUPPORTS_ORDS \
	379, /* /soc/gpio@40097000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_0_EXISTS 1
#define DT_N_NODELABEL_wui_iob0 DT_N_S_npcx_miwus_wui_map_S_wui1_4_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_0_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_0_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_0_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_0_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_0_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_0_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_0_P_miwus_IDX_0_VAL_group 3
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_0_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_0_P_miwus_IDX_0_VAL_bit 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_0_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_0_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_0, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_0_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_0, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_0_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_0, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_0_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_0, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_0_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_0_P_miwus_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40097000
 *
 * Node identifier: DT_N_S_soc_S_gpio_40097000
 *
 * Binding (compatible = nuvoton,npcx-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nuvoton,npcx-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40097000_PATH "/soc/gpio@40097000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40097000_FULL_NAME "gpio@40097000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40097000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40097000_CHILD_IDX 21

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40097000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40097000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40097000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40097000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40097000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40097000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40097000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40097000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40097000_ORD 379
#define DT_N_S_soc_S_gpio_40097000_ORD_STR_SORTABLE 00379

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40097000_REQUIRES_ORDS \
	4, /* /soc */ \
	250, /* /def-lvol-conf-list/lvol-pseudo */ \
	261, /* /npcx-miwus-wui-map/wui-pseudo */ \
	377, /* /def-lvol-conf-list/lvol43 */ \
	378, /* /npcx-miwus-wui-map/wui1-4-0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40097000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40097000_EXISTS 1
#define DT_N_INST_11_nuvoton_npcx_gpio DT_N_S_soc_S_gpio_40097000
#define DT_N_NODELABEL_gpiob           DT_N_S_soc_S_gpio_40097000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40097000_REG_NUM 1
#define DT_N_S_soc_S_gpio_40097000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40097000_REG_IDX_0_VAL_ADDRESS 1074360320 /* 0x40097000 */
#define DT_N_S_soc_S_gpio_40097000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_gpio_40097000_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40097000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40097000_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40097000_COMPAT_MATCHES_nuvoton_npcx_gpio 1
#define DT_N_S_soc_S_gpio_40097000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40097000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_gpio_40097000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40097000_COMPAT_MODEL_IDX_0 "npcx-gpio"
#define DT_N_S_soc_S_gpio_40097000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40097000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40097000_P_reg {1074360320 /* 0x40097000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_gpio_40097000_P_reg_IDX_0 1074360320
#define DT_N_S_soc_S_gpio_40097000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40097000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_gpio_40097000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40097000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40097000_P_index 11
#define DT_N_S_soc_S_gpio_40097000_P_index_EXISTS 1
#define DT_N_S_soc_S_gpio_40097000_P_wui_maps_IDX_0 DT_N_S_npcx_miwus_wui_map_S_wui1_4_0
#define DT_N_S_soc_S_gpio_40097000_P_wui_maps_IDX_0_PH DT_N_S_npcx_miwus_wui_map_S_wui1_4_0
#define DT_N_S_soc_S_gpio_40097000_P_wui_maps_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40097000_P_wui_maps_IDX_1 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40097000_P_wui_maps_IDX_1_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40097000_P_wui_maps_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40097000_P_wui_maps_IDX_2 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40097000_P_wui_maps_IDX_2_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40097000_P_wui_maps_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40097000_P_wui_maps_IDX_3 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40097000_P_wui_maps_IDX_3_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40097000_P_wui_maps_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40097000_P_wui_maps_IDX_4 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40097000_P_wui_maps_IDX_4_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40097000_P_wui_maps_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_40097000_P_wui_maps_IDX_5 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40097000_P_wui_maps_IDX_5_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40097000_P_wui_maps_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_40097000_P_wui_maps_IDX_6 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40097000_P_wui_maps_IDX_6_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40097000_P_wui_maps_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_40097000_P_wui_maps_IDX_7 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40097000_P_wui_maps_IDX_7_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_40097000_P_wui_maps_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_40097000_P_wui_maps_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40097000, wui_maps, 0) \
	fn(DT_N_S_soc_S_gpio_40097000, wui_maps, 1) \
	fn(DT_N_S_soc_S_gpio_40097000, wui_maps, 2) \
	fn(DT_N_S_soc_S_gpio_40097000, wui_maps, 3) \
	fn(DT_N_S_soc_S_gpio_40097000, wui_maps, 4) \
	fn(DT_N_S_soc_S_gpio_40097000, wui_maps, 5) \
	fn(DT_N_S_soc_S_gpio_40097000, wui_maps, 6) \
	fn(DT_N_S_soc_S_gpio_40097000, wui_maps, 7)
#define DT_N_S_soc_S_gpio_40097000_P_wui_maps_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40097000, wui_maps, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40097000, wui_maps, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40097000, wui_maps, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40097000, wui_maps, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40097000, wui_maps, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40097000, wui_maps, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40097000, wui_maps, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40097000, wui_maps, 7)
#define DT_N_S_soc_S_gpio_40097000_P_wui_maps_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40097000, wui_maps, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40097000, wui_maps, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40097000, wui_maps, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40097000, wui_maps, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40097000, wui_maps, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40097000, wui_maps, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40097000, wui_maps, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40097000, wui_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40097000_P_wui_maps_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40097000, wui_maps, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40097000, wui_maps, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40097000, wui_maps, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40097000, wui_maps, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40097000, wui_maps, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40097000, wui_maps, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40097000, wui_maps, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40097000, wui_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40097000_P_wui_maps_LEN 8
#define DT_N_S_soc_S_gpio_40097000_P_wui_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_40097000_P_lvol_maps_IDX_0 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40097000_P_lvol_maps_IDX_0_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40097000_P_lvol_maps_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40097000_P_lvol_maps_IDX_1 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40097000_P_lvol_maps_IDX_1_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40097000_P_lvol_maps_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40097000_P_lvol_maps_IDX_2 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40097000_P_lvol_maps_IDX_2_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40097000_P_lvol_maps_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40097000_P_lvol_maps_IDX_3 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40097000_P_lvol_maps_IDX_3_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40097000_P_lvol_maps_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40097000_P_lvol_maps_IDX_4 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40097000_P_lvol_maps_IDX_4_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40097000_P_lvol_maps_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_40097000_P_lvol_maps_IDX_5 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40097000_P_lvol_maps_IDX_5_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40097000_P_lvol_maps_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_40097000_P_lvol_maps_IDX_6 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40097000_P_lvol_maps_IDX_6_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_40097000_P_lvol_maps_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_40097000_P_lvol_maps_IDX_7 DT_N_S_def_lvol_conf_list_S_lvol43
#define DT_N_S_soc_S_gpio_40097000_P_lvol_maps_IDX_7_PH DT_N_S_def_lvol_conf_list_S_lvol43
#define DT_N_S_soc_S_gpio_40097000_P_lvol_maps_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_40097000_P_lvol_maps_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40097000, lvol_maps, 0) \
	fn(DT_N_S_soc_S_gpio_40097000, lvol_maps, 1) \
	fn(DT_N_S_soc_S_gpio_40097000, lvol_maps, 2) \
	fn(DT_N_S_soc_S_gpio_40097000, lvol_maps, 3) \
	fn(DT_N_S_soc_S_gpio_40097000, lvol_maps, 4) \
	fn(DT_N_S_soc_S_gpio_40097000, lvol_maps, 5) \
	fn(DT_N_S_soc_S_gpio_40097000, lvol_maps, 6) \
	fn(DT_N_S_soc_S_gpio_40097000, lvol_maps, 7)
#define DT_N_S_soc_S_gpio_40097000_P_lvol_maps_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40097000, lvol_maps, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40097000, lvol_maps, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40097000, lvol_maps, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40097000, lvol_maps, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40097000, lvol_maps, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40097000, lvol_maps, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40097000, lvol_maps, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40097000, lvol_maps, 7)
#define DT_N_S_soc_S_gpio_40097000_P_lvol_maps_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40097000, lvol_maps, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40097000, lvol_maps, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40097000, lvol_maps, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40097000, lvol_maps, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40097000, lvol_maps, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40097000, lvol_maps, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40097000, lvol_maps, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40097000, lvol_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40097000_P_lvol_maps_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40097000, lvol_maps, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40097000, lvol_maps, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40097000, lvol_maps, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40097000, lvol_maps, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40097000, lvol_maps, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40097000, lvol_maps, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40097000, lvol_maps, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40097000, lvol_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40097000_P_lvol_maps_LEN 8
#define DT_N_S_soc_S_gpio_40097000_P_lvol_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_40097000_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40097000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40097000_P_ngpios 32
#define DT_N_S_soc_S_gpio_40097000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40097000_P_compatible {"nuvoton,npcx-gpio"}
#define DT_N_S_soc_S_gpio_40097000_P_compatible_IDX_0 "nuvoton,npcx-gpio"
#define DT_N_S_soc_S_gpio_40097000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-gpio
#define DT_N_S_soc_S_gpio_40097000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_gpio
#define DT_N_S_soc_S_gpio_40097000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_GPIO
#define DT_N_S_soc_S_gpio_40097000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40097000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40097000, compatible, 0)
#define DT_N_S_soc_S_gpio_40097000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40097000, compatible, 0)
#define DT_N_S_soc_S_gpio_40097000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40097000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40097000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40097000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40097000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40097000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40097000_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40097000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40097000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40097000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /def-lvol-conf-list/lvol10
 *
 * Node identifier: DT_N_S_def_lvol_conf_list_S_lvol10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_def_lvol_conf_list_S_lvol10_PATH "/def-lvol-conf-list/lvol10"

/* Node's name with unit-address: */
#define DT_N_S_def_lvol_conf_list_S_lvol10_FULL_NAME "lvol10"

/* Node parent (/def-lvol-conf-list) identifier: */
#define DT_N_S_def_lvol_conf_list_S_lvol10_PARENT DT_N_S_def_lvol_conf_list

/* Node's index in its parent's list of children: */
#define DT_N_S_def_lvol_conf_list_S_lvol10_CHILD_IDX 7

/* Helper macros for child nodes of this node. */
#define DT_N_S_def_lvol_conf_list_S_lvol10_FOREACH_CHILD(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol10_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol10_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol10_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol10_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_def_lvol_conf_list_S_lvol10_ORD 380
#define DT_N_S_def_lvol_conf_list_S_lvol10_ORD_STR_SORTABLE 00380

/* Ordinals for what this node depends on directly: */
#define DT_N_S_def_lvol_conf_list_S_lvol10_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	249, /* /def-lvol-conf-list */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_def_lvol_conf_list_S_lvol10_SUPPORTS_ORDS \
	388, /* /soc/gpio@4009b000 */

/* Existence and alternate IDs: */
#define DT_N_S_def_lvol_conf_list_S_lvol10_EXISTS 1
#define DT_N_NODELABEL_lvol_iod5 DT_N_S_def_lvol_conf_list_S_lvol10

/* Macros for properties that are special in the specification: */
#define DT_N_S_def_lvol_conf_list_S_lvol10_REG_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol10_RANGES_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol10_FOREACH_RANGE(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol10_IRQ_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_def_lvol_conf_list_S_lvol10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_def_lvol_conf_list_S_lvol10_P_lvols_IDX_0_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol10_P_lvols_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_def_lvol_conf_list_S_lvol10_P_lvols_IDX_0_VAL_ctrl 1
#define DT_N_S_def_lvol_conf_list_S_lvol10_P_lvols_IDX_0_VAL_ctrl_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol10_P_lvols_IDX_0_VAL_bit 0
#define DT_N_S_def_lvol_conf_list_S_lvol10_P_lvols_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol10_P_lvols_FOREACH_PROP_ELEM(fn) fn(DT_N_S_def_lvol_conf_list_S_lvol10, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol10_P_lvols_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_def_lvol_conf_list_S_lvol10, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol10_P_lvols_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol10, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol10_P_lvols_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol10, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol10_P_lvols_LEN 1
#define DT_N_S_def_lvol_conf_list_S_lvol10_P_lvols_EXISTS 1

/*
 * Devicetree node: /def-lvol-conf-list/lvol11
 *
 * Node identifier: DT_N_S_def_lvol_conf_list_S_lvol11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_def_lvol_conf_list_S_lvol11_PATH "/def-lvol-conf-list/lvol11"

/* Node's name with unit-address: */
#define DT_N_S_def_lvol_conf_list_S_lvol11_FULL_NAME "lvol11"

/* Node parent (/def-lvol-conf-list) identifier: */
#define DT_N_S_def_lvol_conf_list_S_lvol11_PARENT DT_N_S_def_lvol_conf_list

/* Node's index in its parent's list of children: */
#define DT_N_S_def_lvol_conf_list_S_lvol11_CHILD_IDX 8

/* Helper macros for child nodes of this node. */
#define DT_N_S_def_lvol_conf_list_S_lvol11_FOREACH_CHILD(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol11_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol11_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol11_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol11_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_def_lvol_conf_list_S_lvol11_ORD 381
#define DT_N_S_def_lvol_conf_list_S_lvol11_ORD_STR_SORTABLE 00381

/* Ordinals for what this node depends on directly: */
#define DT_N_S_def_lvol_conf_list_S_lvol11_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	249, /* /def-lvol-conf-list */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_def_lvol_conf_list_S_lvol11_SUPPORTS_ORDS \
	388, /* /soc/gpio@4009b000 */

/* Existence and alternate IDs: */
#define DT_N_S_def_lvol_conf_list_S_lvol11_EXISTS 1
#define DT_N_NODELABEL_lvol_iod6 DT_N_S_def_lvol_conf_list_S_lvol11

/* Macros for properties that are special in the specification: */
#define DT_N_S_def_lvol_conf_list_S_lvol11_REG_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol11_RANGES_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol11_FOREACH_RANGE(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol11_IRQ_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_def_lvol_conf_list_S_lvol11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_def_lvol_conf_list_S_lvol11_P_lvols_IDX_0_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol11_P_lvols_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_def_lvol_conf_list_S_lvol11_P_lvols_IDX_0_VAL_ctrl 1
#define DT_N_S_def_lvol_conf_list_S_lvol11_P_lvols_IDX_0_VAL_ctrl_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol11_P_lvols_IDX_0_VAL_bit 1
#define DT_N_S_def_lvol_conf_list_S_lvol11_P_lvols_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol11_P_lvols_FOREACH_PROP_ELEM(fn) fn(DT_N_S_def_lvol_conf_list_S_lvol11, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol11_P_lvols_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_def_lvol_conf_list_S_lvol11, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol11_P_lvols_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol11, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol11_P_lvols_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol11, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol11_P_lvols_LEN 1
#define DT_N_S_def_lvol_conf_list_S_lvol11_P_lvols_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-6-0
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_6_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_0_PATH "/npcx-miwus-wui-map/wui1-6-0"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_0_FULL_NAME "wui1-6-0"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_0_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_0_CHILD_IDX 80

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_0_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_0_ORD 382
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_0_ORD_STR_SORTABLE 00382

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_0_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_0_SUPPORTS_ORDS \
	388, /* /soc/gpio@4009b000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_0_EXISTS 1
#define DT_N_NODELABEL_wui_iod0 DT_N_S_npcx_miwus_wui_map_S_wui1_6_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_0_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_0_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_0_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_0_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_0_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_0_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_0_P_miwus_IDX_0_VAL_group 5
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_0_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_0_P_miwus_IDX_0_VAL_bit 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_0_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_0_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_0, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_0_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_0, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_0_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_0, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_0_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_0, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_0_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_0_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-6-3
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_6_3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_3_PATH "/npcx-miwus-wui-map/wui1-6-3"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_3_FULL_NAME "wui1-6-3"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_3_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_3_CHILD_IDX 81

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_3_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_3_ORD 383
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_3_ORD_STR_SORTABLE 00383

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_3_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_3_SUPPORTS_ORDS \
	388, /* /soc/gpio@4009b000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_3_EXISTS 1
#define DT_N_NODELABEL_wui_iod3 DT_N_S_npcx_miwus_wui_map_S_wui1_6_3

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_3_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_3_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_3_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_3_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_3_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_3_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_3_P_miwus_IDX_0_VAL_group 5
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_3_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_3_P_miwus_IDX_0_VAL_bit 3
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_3_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_3_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_3, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_3_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_3, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_3_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_3, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_3_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_3, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_3_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_3_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-6-4
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_6_4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_4_PATH "/npcx-miwus-wui-map/wui1-6-4"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_4_FULL_NAME "wui1-6-4"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_4_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_4_CHILD_IDX 82

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_4_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_4_ORD 384
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_4_ORD_STR_SORTABLE 00384

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_4_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_4_SUPPORTS_ORDS \
	388, /* /soc/gpio@4009b000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_4_EXISTS 1
#define DT_N_NODELABEL_wui_iod4 DT_N_S_npcx_miwus_wui_map_S_wui1_6_4

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_4_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_4_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_4_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_4_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_4_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_4_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_4_P_miwus_IDX_0_VAL_group 5
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_4_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_4_P_miwus_IDX_0_VAL_bit 4
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_4_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_4_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_4, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_4_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_4, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_4_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_4, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_4_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_4, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_4_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_4_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-6-5
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_6_5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_5_PATH "/npcx-miwus-wui-map/wui1-6-5"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_5_FULL_NAME "wui1-6-5"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_5_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_5_CHILD_IDX 83

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_5_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_5_ORD 385
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_5_ORD_STR_SORTABLE 00385

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_5_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_5_SUPPORTS_ORDS \
	388, /* /soc/gpio@4009b000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_5_EXISTS 1
#define DT_N_NODELABEL_wui_iod5 DT_N_S_npcx_miwus_wui_map_S_wui1_6_5

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_5_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_5_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_5_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_5_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_5_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_5_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_5_P_miwus_IDX_0_VAL_group 5
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_5_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_5_P_miwus_IDX_0_VAL_bit 5
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_5_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_5_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_5, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_5_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_5, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_5_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_5, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_5_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_5, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_5_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_5_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-6-6
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_6_6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_6_PATH "/npcx-miwus-wui-map/wui1-6-6"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_6_FULL_NAME "wui1-6-6"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_6_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_6_CHILD_IDX 84

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_6_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_6_ORD 386
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_6_ORD_STR_SORTABLE 00386

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_6_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_6_SUPPORTS_ORDS \
	388, /* /soc/gpio@4009b000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_6_EXISTS 1
#define DT_N_NODELABEL_wui_iod6 DT_N_S_npcx_miwus_wui_map_S_wui1_6_6

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_6_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_6_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_6_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_6_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_6_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_6_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_6_P_miwus_IDX_0_VAL_group 5
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_6_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_6_P_miwus_IDX_0_VAL_bit 6
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_6_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_6_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_6, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_6_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_6, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_6_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_6, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_6_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_6, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_6_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_6_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-6-7
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_6_7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_7_PATH "/npcx-miwus-wui-map/wui1-6-7"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_7_FULL_NAME "wui1-6-7"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_7_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_7_CHILD_IDX 85

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_7_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_7_ORD 387
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_7_ORD_STR_SORTABLE 00387

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_7_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_7_SUPPORTS_ORDS \
	388, /* /soc/gpio@4009b000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_7_EXISTS 1
#define DT_N_NODELABEL_wui_iod7 DT_N_S_npcx_miwus_wui_map_S_wui1_6_7

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_7_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_7_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_7_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_7_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_7_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_7_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_7_P_miwus_IDX_0_VAL_group 5
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_7_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_7_P_miwus_IDX_0_VAL_bit 7
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_7_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_7_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_7, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_7_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_7, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_7_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_7, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_7_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_7, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_7_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_6_7_P_miwus_EXISTS 1

/*
 * Devicetree node: /soc/gpio@4009b000
 *
 * Node identifier: DT_N_S_soc_S_gpio_4009b000
 *
 * Binding (compatible = nuvoton,npcx-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nuvoton,npcx-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_4009b000_PATH "/soc/gpio@4009b000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_4009b000_FULL_NAME "gpio@4009b000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_4009b000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_4009b000_CHILD_IDX 23

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_4009b000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_4009b000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_4009b000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_4009b000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_4009b000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_4009b000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_4009b000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_4009b000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_4009b000_ORD 388
#define DT_N_S_soc_S_gpio_4009b000_ORD_STR_SORTABLE 00388

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_4009b000_REQUIRES_ORDS \
	4, /* /soc */ \
	250, /* /def-lvol-conf-list/lvol-pseudo */ \
	261, /* /npcx-miwus-wui-map/wui-pseudo */ \
	380, /* /def-lvol-conf-list/lvol10 */ \
	381, /* /def-lvol-conf-list/lvol11 */ \
	382, /* /npcx-miwus-wui-map/wui1-6-0 */ \
	383, /* /npcx-miwus-wui-map/wui1-6-3 */ \
	384, /* /npcx-miwus-wui-map/wui1-6-4 */ \
	385, /* /npcx-miwus-wui-map/wui1-6-5 */ \
	386, /* /npcx-miwus-wui-map/wui1-6-6 */ \
	387, /* /npcx-miwus-wui-map/wui1-6-7 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_4009b000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_4009b000_EXISTS 1
#define DT_N_INST_13_nuvoton_npcx_gpio DT_N_S_soc_S_gpio_4009b000
#define DT_N_NODELABEL_gpiod           DT_N_S_soc_S_gpio_4009b000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_4009b000_REG_NUM 1
#define DT_N_S_soc_S_gpio_4009b000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_4009b000_REG_IDX_0_VAL_ADDRESS 1074376704 /* 0x4009b000 */
#define DT_N_S_soc_S_gpio_4009b000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_gpio_4009b000_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_4009b000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_4009b000_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_4009b000_COMPAT_MATCHES_nuvoton_npcx_gpio 1
#define DT_N_S_soc_S_gpio_4009b000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_4009b000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_gpio_4009b000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_4009b000_COMPAT_MODEL_IDX_0 "npcx-gpio"
#define DT_N_S_soc_S_gpio_4009b000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_4009b000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_4009b000_P_reg {1074376704 /* 0x4009b000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_gpio_4009b000_P_reg_IDX_0 1074376704
#define DT_N_S_soc_S_gpio_4009b000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_4009b000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_gpio_4009b000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_4009b000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_4009b000_P_index 13
#define DT_N_S_soc_S_gpio_4009b000_P_index_EXISTS 1
#define DT_N_S_soc_S_gpio_4009b000_P_wui_maps_IDX_0 DT_N_S_npcx_miwus_wui_map_S_wui1_6_0
#define DT_N_S_soc_S_gpio_4009b000_P_wui_maps_IDX_0_PH DT_N_S_npcx_miwus_wui_map_S_wui1_6_0
#define DT_N_S_soc_S_gpio_4009b000_P_wui_maps_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_4009b000_P_wui_maps_IDX_1 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_4009b000_P_wui_maps_IDX_1_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_4009b000_P_wui_maps_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_4009b000_P_wui_maps_IDX_2 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_4009b000_P_wui_maps_IDX_2_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_4009b000_P_wui_maps_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_4009b000_P_wui_maps_IDX_3 DT_N_S_npcx_miwus_wui_map_S_wui1_6_3
#define DT_N_S_soc_S_gpio_4009b000_P_wui_maps_IDX_3_PH DT_N_S_npcx_miwus_wui_map_S_wui1_6_3
#define DT_N_S_soc_S_gpio_4009b000_P_wui_maps_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_4009b000_P_wui_maps_IDX_4 DT_N_S_npcx_miwus_wui_map_S_wui1_6_4
#define DT_N_S_soc_S_gpio_4009b000_P_wui_maps_IDX_4_PH DT_N_S_npcx_miwus_wui_map_S_wui1_6_4
#define DT_N_S_soc_S_gpio_4009b000_P_wui_maps_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_4009b000_P_wui_maps_IDX_5 DT_N_S_npcx_miwus_wui_map_S_wui1_6_5
#define DT_N_S_soc_S_gpio_4009b000_P_wui_maps_IDX_5_PH DT_N_S_npcx_miwus_wui_map_S_wui1_6_5
#define DT_N_S_soc_S_gpio_4009b000_P_wui_maps_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_4009b000_P_wui_maps_IDX_6 DT_N_S_npcx_miwus_wui_map_S_wui1_6_6
#define DT_N_S_soc_S_gpio_4009b000_P_wui_maps_IDX_6_PH DT_N_S_npcx_miwus_wui_map_S_wui1_6_6
#define DT_N_S_soc_S_gpio_4009b000_P_wui_maps_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_4009b000_P_wui_maps_IDX_7 DT_N_S_npcx_miwus_wui_map_S_wui1_6_7
#define DT_N_S_soc_S_gpio_4009b000_P_wui_maps_IDX_7_PH DT_N_S_npcx_miwus_wui_map_S_wui1_6_7
#define DT_N_S_soc_S_gpio_4009b000_P_wui_maps_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_4009b000_P_wui_maps_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_4009b000, wui_maps, 0) \
	fn(DT_N_S_soc_S_gpio_4009b000, wui_maps, 1) \
	fn(DT_N_S_soc_S_gpio_4009b000, wui_maps, 2) \
	fn(DT_N_S_soc_S_gpio_4009b000, wui_maps, 3) \
	fn(DT_N_S_soc_S_gpio_4009b000, wui_maps, 4) \
	fn(DT_N_S_soc_S_gpio_4009b000, wui_maps, 5) \
	fn(DT_N_S_soc_S_gpio_4009b000, wui_maps, 6) \
	fn(DT_N_S_soc_S_gpio_4009b000, wui_maps, 7)
#define DT_N_S_soc_S_gpio_4009b000_P_wui_maps_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_4009b000, wui_maps, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009b000, wui_maps, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009b000, wui_maps, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009b000, wui_maps, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009b000, wui_maps, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009b000, wui_maps, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009b000, wui_maps, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009b000, wui_maps, 7)
#define DT_N_S_soc_S_gpio_4009b000_P_wui_maps_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_4009b000, wui_maps, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4009b000, wui_maps, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4009b000, wui_maps, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4009b000, wui_maps, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4009b000, wui_maps, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4009b000, wui_maps, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4009b000, wui_maps, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4009b000, wui_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_4009b000_P_wui_maps_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_4009b000, wui_maps, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009b000, wui_maps, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009b000, wui_maps, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009b000, wui_maps, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009b000, wui_maps, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009b000, wui_maps, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009b000, wui_maps, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009b000, wui_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_4009b000_P_wui_maps_LEN 8
#define DT_N_S_soc_S_gpio_4009b000_P_wui_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_4009b000_P_lvol_maps_IDX_0 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4009b000_P_lvol_maps_IDX_0_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4009b000_P_lvol_maps_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_4009b000_P_lvol_maps_IDX_1 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4009b000_P_lvol_maps_IDX_1_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4009b000_P_lvol_maps_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_4009b000_P_lvol_maps_IDX_2 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4009b000_P_lvol_maps_IDX_2_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4009b000_P_lvol_maps_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_4009b000_P_lvol_maps_IDX_3 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4009b000_P_lvol_maps_IDX_3_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4009b000_P_lvol_maps_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_4009b000_P_lvol_maps_IDX_4 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4009b000_P_lvol_maps_IDX_4_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4009b000_P_lvol_maps_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_4009b000_P_lvol_maps_IDX_5 DT_N_S_def_lvol_conf_list_S_lvol10
#define DT_N_S_soc_S_gpio_4009b000_P_lvol_maps_IDX_5_PH DT_N_S_def_lvol_conf_list_S_lvol10
#define DT_N_S_soc_S_gpio_4009b000_P_lvol_maps_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_4009b000_P_lvol_maps_IDX_6 DT_N_S_def_lvol_conf_list_S_lvol11
#define DT_N_S_soc_S_gpio_4009b000_P_lvol_maps_IDX_6_PH DT_N_S_def_lvol_conf_list_S_lvol11
#define DT_N_S_soc_S_gpio_4009b000_P_lvol_maps_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_4009b000_P_lvol_maps_IDX_7 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4009b000_P_lvol_maps_IDX_7_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4009b000_P_lvol_maps_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_4009b000_P_lvol_maps_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_4009b000, lvol_maps, 0) \
	fn(DT_N_S_soc_S_gpio_4009b000, lvol_maps, 1) \
	fn(DT_N_S_soc_S_gpio_4009b000, lvol_maps, 2) \
	fn(DT_N_S_soc_S_gpio_4009b000, lvol_maps, 3) \
	fn(DT_N_S_soc_S_gpio_4009b000, lvol_maps, 4) \
	fn(DT_N_S_soc_S_gpio_4009b000, lvol_maps, 5) \
	fn(DT_N_S_soc_S_gpio_4009b000, lvol_maps, 6) \
	fn(DT_N_S_soc_S_gpio_4009b000, lvol_maps, 7)
#define DT_N_S_soc_S_gpio_4009b000_P_lvol_maps_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_4009b000, lvol_maps, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009b000, lvol_maps, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009b000, lvol_maps, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009b000, lvol_maps, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009b000, lvol_maps, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009b000, lvol_maps, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009b000, lvol_maps, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009b000, lvol_maps, 7)
#define DT_N_S_soc_S_gpio_4009b000_P_lvol_maps_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_4009b000, lvol_maps, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4009b000, lvol_maps, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4009b000, lvol_maps, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4009b000, lvol_maps, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4009b000, lvol_maps, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4009b000, lvol_maps, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4009b000, lvol_maps, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4009b000, lvol_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_4009b000_P_lvol_maps_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_4009b000, lvol_maps, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009b000, lvol_maps, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009b000, lvol_maps, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009b000, lvol_maps, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009b000, lvol_maps, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009b000, lvol_maps, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009b000, lvol_maps, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009b000, lvol_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_4009b000_P_lvol_maps_LEN 8
#define DT_N_S_soc_S_gpio_4009b000_P_lvol_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_4009b000_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_4009b000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_4009b000_P_ngpios 32
#define DT_N_S_soc_S_gpio_4009b000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_4009b000_P_compatible {"nuvoton,npcx-gpio"}
#define DT_N_S_soc_S_gpio_4009b000_P_compatible_IDX_0 "nuvoton,npcx-gpio"
#define DT_N_S_soc_S_gpio_4009b000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-gpio
#define DT_N_S_soc_S_gpio_4009b000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_gpio
#define DT_N_S_soc_S_gpio_4009b000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_GPIO
#define DT_N_S_soc_S_gpio_4009b000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_4009b000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_4009b000, compatible, 0)
#define DT_N_S_soc_S_gpio_4009b000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_4009b000, compatible, 0)
#define DT_N_S_soc_S_gpio_4009b000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_4009b000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_4009b000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_4009b000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_4009b000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_4009b000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_4009b000_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_4009b000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_4009b000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_4009b000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /def-lvol-conf-list/lvol16
 *
 * Node identifier: DT_N_S_def_lvol_conf_list_S_lvol16
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_def_lvol_conf_list_S_lvol16_PATH "/def-lvol-conf-list/lvol16"

/* Node's name with unit-address: */
#define DT_N_S_def_lvol_conf_list_S_lvol16_FULL_NAME "lvol16"

/* Node parent (/def-lvol-conf-list) identifier: */
#define DT_N_S_def_lvol_conf_list_S_lvol16_PARENT DT_N_S_def_lvol_conf_list

/* Node's index in its parent's list of children: */
#define DT_N_S_def_lvol_conf_list_S_lvol16_CHILD_IDX 13

/* Helper macros for child nodes of this node. */
#define DT_N_S_def_lvol_conf_list_S_lvol16_FOREACH_CHILD(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol16_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol16_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol16_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol16_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol16_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol16_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol16_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_def_lvol_conf_list_S_lvol16_ORD 389
#define DT_N_S_def_lvol_conf_list_S_lvol16_ORD_STR_SORTABLE 00389

/* Ordinals for what this node depends on directly: */
#define DT_N_S_def_lvol_conf_list_S_lvol16_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	249, /* /def-lvol-conf-list */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_def_lvol_conf_list_S_lvol16_SUPPORTS_ORDS \
	401, /* /soc/gpio@4009d000 */

/* Existence and alternate IDs: */
#define DT_N_S_def_lvol_conf_list_S_lvol16_EXISTS 1
#define DT_N_NODELABEL_lvol_ioe1 DT_N_S_def_lvol_conf_list_S_lvol16

/* Macros for properties that are special in the specification: */
#define DT_N_S_def_lvol_conf_list_S_lvol16_REG_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol16_RANGES_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol16_FOREACH_RANGE(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol16_IRQ_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol16_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_def_lvol_conf_list_S_lvol16_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_def_lvol_conf_list_S_lvol16_P_lvols_IDX_0_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol16_P_lvols_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_def_lvol_conf_list_S_lvol16_P_lvols_IDX_0_VAL_ctrl 1
#define DT_N_S_def_lvol_conf_list_S_lvol16_P_lvols_IDX_0_VAL_ctrl_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol16_P_lvols_IDX_0_VAL_bit 6
#define DT_N_S_def_lvol_conf_list_S_lvol16_P_lvols_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol16_P_lvols_FOREACH_PROP_ELEM(fn) fn(DT_N_S_def_lvol_conf_list_S_lvol16, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol16_P_lvols_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_def_lvol_conf_list_S_lvol16, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol16_P_lvols_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol16, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol16_P_lvols_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol16, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol16_P_lvols_LEN 1
#define DT_N_S_def_lvol_conf_list_S_lvol16_P_lvols_EXISTS 1

/*
 * Devicetree node: /def-lvol-conf-list/lvol17
 *
 * Node identifier: DT_N_S_def_lvol_conf_list_S_lvol17
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_def_lvol_conf_list_S_lvol17_PATH "/def-lvol-conf-list/lvol17"

/* Node's name with unit-address: */
#define DT_N_S_def_lvol_conf_list_S_lvol17_FULL_NAME "lvol17"

/* Node parent (/def-lvol-conf-list) identifier: */
#define DT_N_S_def_lvol_conf_list_S_lvol17_PARENT DT_N_S_def_lvol_conf_list

/* Node's index in its parent's list of children: */
#define DT_N_S_def_lvol_conf_list_S_lvol17_CHILD_IDX 14

/* Helper macros for child nodes of this node. */
#define DT_N_S_def_lvol_conf_list_S_lvol17_FOREACH_CHILD(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol17_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol17_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol17_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol17_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol17_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol17_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol17_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_def_lvol_conf_list_S_lvol17_ORD 390
#define DT_N_S_def_lvol_conf_list_S_lvol17_ORD_STR_SORTABLE 00390

/* Ordinals for what this node depends on directly: */
#define DT_N_S_def_lvol_conf_list_S_lvol17_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	249, /* /def-lvol-conf-list */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_def_lvol_conf_list_S_lvol17_SUPPORTS_ORDS \
	401, /* /soc/gpio@4009d000 */

/* Existence and alternate IDs: */
#define DT_N_S_def_lvol_conf_list_S_lvol17_EXISTS 1
#define DT_N_NODELABEL_lvol_ioe2 DT_N_S_def_lvol_conf_list_S_lvol17

/* Macros for properties that are special in the specification: */
#define DT_N_S_def_lvol_conf_list_S_lvol17_REG_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol17_RANGES_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol17_FOREACH_RANGE(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol17_IRQ_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol17_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_def_lvol_conf_list_S_lvol17_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_def_lvol_conf_list_S_lvol17_P_lvols_IDX_0_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol17_P_lvols_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_def_lvol_conf_list_S_lvol17_P_lvols_IDX_0_VAL_ctrl 1
#define DT_N_S_def_lvol_conf_list_S_lvol17_P_lvols_IDX_0_VAL_ctrl_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol17_P_lvols_IDX_0_VAL_bit 7
#define DT_N_S_def_lvol_conf_list_S_lvol17_P_lvols_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol17_P_lvols_FOREACH_PROP_ELEM(fn) fn(DT_N_S_def_lvol_conf_list_S_lvol17, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol17_P_lvols_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_def_lvol_conf_list_S_lvol17, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol17_P_lvols_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol17, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol17_P_lvols_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol17, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol17_P_lvols_LEN 1
#define DT_N_S_def_lvol_conf_list_S_lvol17_P_lvols_EXISTS 1

/*
 * Devicetree node: /def-lvol-conf-list/lvol26
 *
 * Node identifier: DT_N_S_def_lvol_conf_list_S_lvol26
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_def_lvol_conf_list_S_lvol26_PATH "/def-lvol-conf-list/lvol26"

/* Node's name with unit-address: */
#define DT_N_S_def_lvol_conf_list_S_lvol26_FULL_NAME "lvol26"

/* Node parent (/def-lvol-conf-list) identifier: */
#define DT_N_S_def_lvol_conf_list_S_lvol26_PARENT DT_N_S_def_lvol_conf_list

/* Node's index in its parent's list of children: */
#define DT_N_S_def_lvol_conf_list_S_lvol26_CHILD_IDX 21

/* Helper macros for child nodes of this node. */
#define DT_N_S_def_lvol_conf_list_S_lvol26_FOREACH_CHILD(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol26_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol26_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol26_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol26_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol26_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol26_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol26_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_def_lvol_conf_list_S_lvol26_ORD 391
#define DT_N_S_def_lvol_conf_list_S_lvol26_ORD_STR_SORTABLE 00391

/* Ordinals for what this node depends on directly: */
#define DT_N_S_def_lvol_conf_list_S_lvol26_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	249, /* /def-lvol-conf-list */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_def_lvol_conf_list_S_lvol26_SUPPORTS_ORDS \
	401, /* /soc/gpio@4009d000 */

/* Existence and alternate IDs: */
#define DT_N_S_def_lvol_conf_list_S_lvol26_EXISTS 1
#define DT_N_NODELABEL_lvol_ioe3 DT_N_S_def_lvol_conf_list_S_lvol26

/* Macros for properties that are special in the specification: */
#define DT_N_S_def_lvol_conf_list_S_lvol26_REG_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol26_RANGES_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol26_FOREACH_RANGE(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol26_IRQ_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol26_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_def_lvol_conf_list_S_lvol26_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_def_lvol_conf_list_S_lvol26_P_lvols_IDX_0_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol26_P_lvols_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_def_lvol_conf_list_S_lvol26_P_lvols_IDX_0_VAL_ctrl 2
#define DT_N_S_def_lvol_conf_list_S_lvol26_P_lvols_IDX_0_VAL_ctrl_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol26_P_lvols_IDX_0_VAL_bit 6
#define DT_N_S_def_lvol_conf_list_S_lvol26_P_lvols_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol26_P_lvols_FOREACH_PROP_ELEM(fn) fn(DT_N_S_def_lvol_conf_list_S_lvol26, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol26_P_lvols_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_def_lvol_conf_list_S_lvol26, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol26_P_lvols_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol26, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol26_P_lvols_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol26, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol26_P_lvols_LEN 1
#define DT_N_S_def_lvol_conf_list_S_lvol26_P_lvols_EXISTS 1

/*
 * Devicetree node: /def-lvol-conf-list/lvol27
 *
 * Node identifier: DT_N_S_def_lvol_conf_list_S_lvol27
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_def_lvol_conf_list_S_lvol27_PATH "/def-lvol-conf-list/lvol27"

/* Node's name with unit-address: */
#define DT_N_S_def_lvol_conf_list_S_lvol27_FULL_NAME "lvol27"

/* Node parent (/def-lvol-conf-list) identifier: */
#define DT_N_S_def_lvol_conf_list_S_lvol27_PARENT DT_N_S_def_lvol_conf_list

/* Node's index in its parent's list of children: */
#define DT_N_S_def_lvol_conf_list_S_lvol27_CHILD_IDX 22

/* Helper macros for child nodes of this node. */
#define DT_N_S_def_lvol_conf_list_S_lvol27_FOREACH_CHILD(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol27_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol27_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol27_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol27_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol27_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol27_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol27_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_def_lvol_conf_list_S_lvol27_ORD 392
#define DT_N_S_def_lvol_conf_list_S_lvol27_ORD_STR_SORTABLE 00392

/* Ordinals for what this node depends on directly: */
#define DT_N_S_def_lvol_conf_list_S_lvol27_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	249, /* /def-lvol-conf-list */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_def_lvol_conf_list_S_lvol27_SUPPORTS_ORDS \
	401, /* /soc/gpio@4009d000 */

/* Existence and alternate IDs: */
#define DT_N_S_def_lvol_conf_list_S_lvol27_EXISTS 1
#define DT_N_NODELABEL_lvol_ioe4 DT_N_S_def_lvol_conf_list_S_lvol27

/* Macros for properties that are special in the specification: */
#define DT_N_S_def_lvol_conf_list_S_lvol27_REG_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol27_RANGES_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol27_FOREACH_RANGE(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol27_IRQ_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol27_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_def_lvol_conf_list_S_lvol27_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_def_lvol_conf_list_S_lvol27_P_lvols_IDX_0_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol27_P_lvols_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_def_lvol_conf_list_S_lvol27_P_lvols_IDX_0_VAL_ctrl 2
#define DT_N_S_def_lvol_conf_list_S_lvol27_P_lvols_IDX_0_VAL_ctrl_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol27_P_lvols_IDX_0_VAL_bit 7
#define DT_N_S_def_lvol_conf_list_S_lvol27_P_lvols_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol27_P_lvols_FOREACH_PROP_ELEM(fn) fn(DT_N_S_def_lvol_conf_list_S_lvol27, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol27_P_lvols_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_def_lvol_conf_list_S_lvol27, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol27_P_lvols_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol27, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol27_P_lvols_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol27, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol27_P_lvols_LEN 1
#define DT_N_S_def_lvol_conf_list_S_lvol27_P_lvols_EXISTS 1

/*
 * Devicetree node: /def-lvol-conf-list/lvol41
 *
 * Node identifier: DT_N_S_def_lvol_conf_list_S_lvol41
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_def_lvol_conf_list_S_lvol41_PATH "/def-lvol-conf-list/lvol41"

/* Node's name with unit-address: */
#define DT_N_S_def_lvol_conf_list_S_lvol41_FULL_NAME "lvol41"

/* Node parent (/def-lvol-conf-list) identifier: */
#define DT_N_S_def_lvol_conf_list_S_lvol41_PARENT DT_N_S_def_lvol_conf_list

/* Node's index in its parent's list of children: */
#define DT_N_S_def_lvol_conf_list_S_lvol41_CHILD_IDX 32

/* Helper macros for child nodes of this node. */
#define DT_N_S_def_lvol_conf_list_S_lvol41_FOREACH_CHILD(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol41_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol41_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol41_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol41_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol41_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_def_lvol_conf_list_S_lvol41_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_def_lvol_conf_list_S_lvol41_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_def_lvol_conf_list_S_lvol41_ORD 393
#define DT_N_S_def_lvol_conf_list_S_lvol41_ORD_STR_SORTABLE 00393

/* Ordinals for what this node depends on directly: */
#define DT_N_S_def_lvol_conf_list_S_lvol41_REQUIRES_ORDS \
	5, /* /soc/scfg@400c3000 */ \
	249, /* /def-lvol-conf-list */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_def_lvol_conf_list_S_lvol41_SUPPORTS_ORDS \
	401, /* /soc/gpio@4009d000 */

/* Existence and alternate IDs: */
#define DT_N_S_def_lvol_conf_list_S_lvol41_EXISTS 1
#define DT_N_NODELABEL_lvol_ioe6 DT_N_S_def_lvol_conf_list_S_lvol41

/* Macros for properties that are special in the specification: */
#define DT_N_S_def_lvol_conf_list_S_lvol41_REG_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol41_RANGES_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol41_FOREACH_RANGE(fn) 
#define DT_N_S_def_lvol_conf_list_S_lvol41_IRQ_NUM 0
#define DT_N_S_def_lvol_conf_list_S_lvol41_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_def_lvol_conf_list_S_lvol41_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_def_lvol_conf_list_S_lvol41_P_lvols_IDX_0_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol41_P_lvols_IDX_0_PH DT_N_S_soc_S_scfg_400c3000
#define DT_N_S_def_lvol_conf_list_S_lvol41_P_lvols_IDX_0_VAL_ctrl 4
#define DT_N_S_def_lvol_conf_list_S_lvol41_P_lvols_IDX_0_VAL_ctrl_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol41_P_lvols_IDX_0_VAL_bit 1
#define DT_N_S_def_lvol_conf_list_S_lvol41_P_lvols_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_def_lvol_conf_list_S_lvol41_P_lvols_FOREACH_PROP_ELEM(fn) fn(DT_N_S_def_lvol_conf_list_S_lvol41, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol41_P_lvols_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_def_lvol_conf_list_S_lvol41, lvols, 0)
#define DT_N_S_def_lvol_conf_list_S_lvol41_P_lvols_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol41, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol41_P_lvols_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_def_lvol_conf_list_S_lvol41, lvols, 0, __VA_ARGS__)
#define DT_N_S_def_lvol_conf_list_S_lvol41_P_lvols_LEN 1
#define DT_N_S_def_lvol_conf_list_S_lvol41_P_lvols_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-7-0
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_7_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_0_PATH "/npcx-miwus-wui-map/wui1-7-0"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_0_FULL_NAME "wui1-7-0"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_0_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_0_CHILD_IDX 86

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_0_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_0_ORD 394
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_0_ORD_STR_SORTABLE 00394

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_0_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_0_SUPPORTS_ORDS \
	401, /* /soc/gpio@4009d000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_0_EXISTS 1
#define DT_N_NODELABEL_wui_ioe0 DT_N_S_npcx_miwus_wui_map_S_wui1_7_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_0_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_0_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_0_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_0_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_0_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_0_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_0_P_miwus_IDX_0_VAL_group 6
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_0_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_0_P_miwus_IDX_0_VAL_bit 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_0_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_0_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_0, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_0_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_0, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_0_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_0, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_0_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_0, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_0_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_0_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-7-1
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_7_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_1_PATH "/npcx-miwus-wui-map/wui1-7-1"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_1_FULL_NAME "wui1-7-1"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_1_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_1_CHILD_IDX 87

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_1_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_1_ORD 395
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_1_ORD_STR_SORTABLE 00395

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_1_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_1_SUPPORTS_ORDS \
	401, /* /soc/gpio@4009d000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_1_EXISTS 1
#define DT_N_NODELABEL_wui_ioe1 DT_N_S_npcx_miwus_wui_map_S_wui1_7_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_1_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_1_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_1_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_1_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_1_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_1_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_1_P_miwus_IDX_0_VAL_group 6
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_1_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_1_P_miwus_IDX_0_VAL_bit 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_1_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_1_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_1, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_1_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_1, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_1_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_1, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_1_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_1, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_1_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_1_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-7-2
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_7_2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_2_PATH "/npcx-miwus-wui-map/wui1-7-2"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_2_FULL_NAME "wui1-7-2"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_2_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_2_CHILD_IDX 88

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_2_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_2_ORD 396
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_2_ORD_STR_SORTABLE 00396

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_2_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_2_SUPPORTS_ORDS \
	401, /* /soc/gpio@4009d000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_2_EXISTS 1
#define DT_N_NODELABEL_wui_ioe2 DT_N_S_npcx_miwus_wui_map_S_wui1_7_2

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_2_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_2_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_2_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_2_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_2_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_2_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_2_P_miwus_IDX_0_VAL_group 6
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_2_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_2_P_miwus_IDX_0_VAL_bit 2
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_2_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_2_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_2, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_2_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_2, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_2_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_2, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_2_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_2, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_2_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_2_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-7-3
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_7_3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_3_PATH "/npcx-miwus-wui-map/wui1-7-3"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_3_FULL_NAME "wui1-7-3"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_3_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_3_CHILD_IDX 89

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_3_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_3_ORD 397
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_3_ORD_STR_SORTABLE 00397

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_3_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_3_SUPPORTS_ORDS \
	401, /* /soc/gpio@4009d000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_3_EXISTS 1
#define DT_N_NODELABEL_wui_ioe3 DT_N_S_npcx_miwus_wui_map_S_wui1_7_3

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_3_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_3_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_3_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_3_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_3_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_3_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_3_P_miwus_IDX_0_VAL_group 6
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_3_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_3_P_miwus_IDX_0_VAL_bit 3
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_3_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_3_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_3, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_3_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_3, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_3_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_3, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_3_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_3, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_3_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_3_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-7-4
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_7_4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_4_PATH "/npcx-miwus-wui-map/wui1-7-4"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_4_FULL_NAME "wui1-7-4"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_4_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_4_CHILD_IDX 90

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_4_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_4_ORD 398
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_4_ORD_STR_SORTABLE 00398

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_4_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_4_SUPPORTS_ORDS \
	401, /* /soc/gpio@4009d000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_4_EXISTS 1
#define DT_N_NODELABEL_wui_ioe4 DT_N_S_npcx_miwus_wui_map_S_wui1_7_4

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_4_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_4_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_4_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_4_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_4_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_4_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_4_P_miwus_IDX_0_VAL_group 6
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_4_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_4_P_miwus_IDX_0_VAL_bit 4
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_4_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_4_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_4, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_4_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_4, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_4_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_4, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_4_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_4, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_4_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_4_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-7-5
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_7_5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_5_PATH "/npcx-miwus-wui-map/wui1-7-5"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_5_FULL_NAME "wui1-7-5"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_5_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_5_CHILD_IDX 91

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_5_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_5_ORD 399
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_5_ORD_STR_SORTABLE 00399

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_5_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_5_SUPPORTS_ORDS \
	401, /* /soc/gpio@4009d000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_5_EXISTS 1
#define DT_N_NODELABEL_wui_ioe5 DT_N_S_npcx_miwus_wui_map_S_wui1_7_5

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_5_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_5_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_5_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_5_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_5_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_5_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_5_P_miwus_IDX_0_VAL_group 6
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_5_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_5_P_miwus_IDX_0_VAL_bit 5
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_5_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_5_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_5, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_5_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_5, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_5_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_5, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_5_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_5, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_5_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_5_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-7-6
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_7_6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_6_PATH "/npcx-miwus-wui-map/wui1-7-6"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_6_FULL_NAME "wui1-7-6"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_6_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_6_CHILD_IDX 92

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_6_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_6_ORD 400
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_6_ORD_STR_SORTABLE 00400

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_6_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_6_SUPPORTS_ORDS \
	401, /* /soc/gpio@4009d000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_6_EXISTS 1
#define DT_N_NODELABEL_wui_ioe6 DT_N_S_npcx_miwus_wui_map_S_wui1_7_6

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_6_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_6_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_6_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_6_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_6_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_6_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_6_P_miwus_IDX_0_VAL_group 6
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_6_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_6_P_miwus_IDX_0_VAL_bit 6
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_6_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_6_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_6, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_6_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_6, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_6_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_6, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_6_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_6, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_6_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_7_6_P_miwus_EXISTS 1

/*
 * Devicetree node: /soc/gpio@4009d000
 *
 * Node identifier: DT_N_S_soc_S_gpio_4009d000
 *
 * Binding (compatible = nuvoton,npcx-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nuvoton,npcx-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_4009d000_PATH "/soc/gpio@4009d000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_4009d000_FULL_NAME "gpio@4009d000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_4009d000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_4009d000_CHILD_IDX 24

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_4009d000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_4009d000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_4009d000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_4009d000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_4009d000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_4009d000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_4009d000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_4009d000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_4009d000_ORD 401
#define DT_N_S_soc_S_gpio_4009d000_ORD_STR_SORTABLE 00401

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_4009d000_REQUIRES_ORDS \
	4, /* /soc */ \
	250, /* /def-lvol-conf-list/lvol-pseudo */ \
	261, /* /npcx-miwus-wui-map/wui-pseudo */ \
	389, /* /def-lvol-conf-list/lvol16 */ \
	390, /* /def-lvol-conf-list/lvol17 */ \
	391, /* /def-lvol-conf-list/lvol26 */ \
	392, /* /def-lvol-conf-list/lvol27 */ \
	393, /* /def-lvol-conf-list/lvol41 */ \
	394, /* /npcx-miwus-wui-map/wui1-7-0 */ \
	395, /* /npcx-miwus-wui-map/wui1-7-1 */ \
	396, /* /npcx-miwus-wui-map/wui1-7-2 */ \
	397, /* /npcx-miwus-wui-map/wui1-7-3 */ \
	398, /* /npcx-miwus-wui-map/wui1-7-4 */ \
	399, /* /npcx-miwus-wui-map/wui1-7-5 */ \
	400, /* /npcx-miwus-wui-map/wui1-7-6 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_4009d000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_4009d000_EXISTS 1
#define DT_N_INST_14_nuvoton_npcx_gpio DT_N_S_soc_S_gpio_4009d000
#define DT_N_NODELABEL_gpioe           DT_N_S_soc_S_gpio_4009d000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_4009d000_REG_NUM 1
#define DT_N_S_soc_S_gpio_4009d000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_4009d000_REG_IDX_0_VAL_ADDRESS 1074384896 /* 0x4009d000 */
#define DT_N_S_soc_S_gpio_4009d000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_gpio_4009d000_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_4009d000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_4009d000_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_4009d000_COMPAT_MATCHES_nuvoton_npcx_gpio 1
#define DT_N_S_soc_S_gpio_4009d000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_4009d000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_gpio_4009d000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_4009d000_COMPAT_MODEL_IDX_0 "npcx-gpio"
#define DT_N_S_soc_S_gpio_4009d000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_4009d000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_4009d000_P_reg {1074384896 /* 0x4009d000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_gpio_4009d000_P_reg_IDX_0 1074384896
#define DT_N_S_soc_S_gpio_4009d000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_4009d000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_gpio_4009d000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_4009d000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_4009d000_P_index 14
#define DT_N_S_soc_S_gpio_4009d000_P_index_EXISTS 1
#define DT_N_S_soc_S_gpio_4009d000_P_wui_maps_IDX_0 DT_N_S_npcx_miwus_wui_map_S_wui1_7_0
#define DT_N_S_soc_S_gpio_4009d000_P_wui_maps_IDX_0_PH DT_N_S_npcx_miwus_wui_map_S_wui1_7_0
#define DT_N_S_soc_S_gpio_4009d000_P_wui_maps_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_4009d000_P_wui_maps_IDX_1 DT_N_S_npcx_miwus_wui_map_S_wui1_7_1
#define DT_N_S_soc_S_gpio_4009d000_P_wui_maps_IDX_1_PH DT_N_S_npcx_miwus_wui_map_S_wui1_7_1
#define DT_N_S_soc_S_gpio_4009d000_P_wui_maps_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_4009d000_P_wui_maps_IDX_2 DT_N_S_npcx_miwus_wui_map_S_wui1_7_2
#define DT_N_S_soc_S_gpio_4009d000_P_wui_maps_IDX_2_PH DT_N_S_npcx_miwus_wui_map_S_wui1_7_2
#define DT_N_S_soc_S_gpio_4009d000_P_wui_maps_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_4009d000_P_wui_maps_IDX_3 DT_N_S_npcx_miwus_wui_map_S_wui1_7_3
#define DT_N_S_soc_S_gpio_4009d000_P_wui_maps_IDX_3_PH DT_N_S_npcx_miwus_wui_map_S_wui1_7_3
#define DT_N_S_soc_S_gpio_4009d000_P_wui_maps_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_4009d000_P_wui_maps_IDX_4 DT_N_S_npcx_miwus_wui_map_S_wui1_7_4
#define DT_N_S_soc_S_gpio_4009d000_P_wui_maps_IDX_4_PH DT_N_S_npcx_miwus_wui_map_S_wui1_7_4
#define DT_N_S_soc_S_gpio_4009d000_P_wui_maps_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_4009d000_P_wui_maps_IDX_5 DT_N_S_npcx_miwus_wui_map_S_wui1_7_5
#define DT_N_S_soc_S_gpio_4009d000_P_wui_maps_IDX_5_PH DT_N_S_npcx_miwus_wui_map_S_wui1_7_5
#define DT_N_S_soc_S_gpio_4009d000_P_wui_maps_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_4009d000_P_wui_maps_IDX_6 DT_N_S_npcx_miwus_wui_map_S_wui1_7_6
#define DT_N_S_soc_S_gpio_4009d000_P_wui_maps_IDX_6_PH DT_N_S_npcx_miwus_wui_map_S_wui1_7_6
#define DT_N_S_soc_S_gpio_4009d000_P_wui_maps_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_4009d000_P_wui_maps_IDX_7 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_4009d000_P_wui_maps_IDX_7_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_4009d000_P_wui_maps_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_4009d000_P_wui_maps_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_4009d000, wui_maps, 0) \
	fn(DT_N_S_soc_S_gpio_4009d000, wui_maps, 1) \
	fn(DT_N_S_soc_S_gpio_4009d000, wui_maps, 2) \
	fn(DT_N_S_soc_S_gpio_4009d000, wui_maps, 3) \
	fn(DT_N_S_soc_S_gpio_4009d000, wui_maps, 4) \
	fn(DT_N_S_soc_S_gpio_4009d000, wui_maps, 5) \
	fn(DT_N_S_soc_S_gpio_4009d000, wui_maps, 6) \
	fn(DT_N_S_soc_S_gpio_4009d000, wui_maps, 7)
#define DT_N_S_soc_S_gpio_4009d000_P_wui_maps_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_4009d000, wui_maps, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009d000, wui_maps, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009d000, wui_maps, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009d000, wui_maps, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009d000, wui_maps, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009d000, wui_maps, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009d000, wui_maps, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009d000, wui_maps, 7)
#define DT_N_S_soc_S_gpio_4009d000_P_wui_maps_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_4009d000, wui_maps, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4009d000, wui_maps, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4009d000, wui_maps, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4009d000, wui_maps, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4009d000, wui_maps, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4009d000, wui_maps, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4009d000, wui_maps, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4009d000, wui_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_4009d000_P_wui_maps_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_4009d000, wui_maps, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009d000, wui_maps, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009d000, wui_maps, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009d000, wui_maps, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009d000, wui_maps, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009d000, wui_maps, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009d000, wui_maps, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009d000, wui_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_4009d000_P_wui_maps_LEN 8
#define DT_N_S_soc_S_gpio_4009d000_P_wui_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_4009d000_P_lvol_maps_IDX_0 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4009d000_P_lvol_maps_IDX_0_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4009d000_P_lvol_maps_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_4009d000_P_lvol_maps_IDX_1 DT_N_S_def_lvol_conf_list_S_lvol16
#define DT_N_S_soc_S_gpio_4009d000_P_lvol_maps_IDX_1_PH DT_N_S_def_lvol_conf_list_S_lvol16
#define DT_N_S_soc_S_gpio_4009d000_P_lvol_maps_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_4009d000_P_lvol_maps_IDX_2 DT_N_S_def_lvol_conf_list_S_lvol17
#define DT_N_S_soc_S_gpio_4009d000_P_lvol_maps_IDX_2_PH DT_N_S_def_lvol_conf_list_S_lvol17
#define DT_N_S_soc_S_gpio_4009d000_P_lvol_maps_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_4009d000_P_lvol_maps_IDX_3 DT_N_S_def_lvol_conf_list_S_lvol26
#define DT_N_S_soc_S_gpio_4009d000_P_lvol_maps_IDX_3_PH DT_N_S_def_lvol_conf_list_S_lvol26
#define DT_N_S_soc_S_gpio_4009d000_P_lvol_maps_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_4009d000_P_lvol_maps_IDX_4 DT_N_S_def_lvol_conf_list_S_lvol27
#define DT_N_S_soc_S_gpio_4009d000_P_lvol_maps_IDX_4_PH DT_N_S_def_lvol_conf_list_S_lvol27
#define DT_N_S_soc_S_gpio_4009d000_P_lvol_maps_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_4009d000_P_lvol_maps_IDX_5 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4009d000_P_lvol_maps_IDX_5_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4009d000_P_lvol_maps_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_4009d000_P_lvol_maps_IDX_6 DT_N_S_def_lvol_conf_list_S_lvol41
#define DT_N_S_soc_S_gpio_4009d000_P_lvol_maps_IDX_6_PH DT_N_S_def_lvol_conf_list_S_lvol41
#define DT_N_S_soc_S_gpio_4009d000_P_lvol_maps_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_4009d000_P_lvol_maps_IDX_7 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4009d000_P_lvol_maps_IDX_7_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4009d000_P_lvol_maps_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_4009d000_P_lvol_maps_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_4009d000, lvol_maps, 0) \
	fn(DT_N_S_soc_S_gpio_4009d000, lvol_maps, 1) \
	fn(DT_N_S_soc_S_gpio_4009d000, lvol_maps, 2) \
	fn(DT_N_S_soc_S_gpio_4009d000, lvol_maps, 3) \
	fn(DT_N_S_soc_S_gpio_4009d000, lvol_maps, 4) \
	fn(DT_N_S_soc_S_gpio_4009d000, lvol_maps, 5) \
	fn(DT_N_S_soc_S_gpio_4009d000, lvol_maps, 6) \
	fn(DT_N_S_soc_S_gpio_4009d000, lvol_maps, 7)
#define DT_N_S_soc_S_gpio_4009d000_P_lvol_maps_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_4009d000, lvol_maps, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009d000, lvol_maps, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009d000, lvol_maps, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009d000, lvol_maps, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009d000, lvol_maps, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009d000, lvol_maps, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009d000, lvol_maps, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009d000, lvol_maps, 7)
#define DT_N_S_soc_S_gpio_4009d000_P_lvol_maps_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_4009d000, lvol_maps, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4009d000, lvol_maps, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4009d000, lvol_maps, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4009d000, lvol_maps, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4009d000, lvol_maps, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4009d000, lvol_maps, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4009d000, lvol_maps, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4009d000, lvol_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_4009d000_P_lvol_maps_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_4009d000, lvol_maps, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009d000, lvol_maps, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009d000, lvol_maps, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009d000, lvol_maps, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009d000, lvol_maps, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009d000, lvol_maps, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009d000, lvol_maps, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009d000, lvol_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_4009d000_P_lvol_maps_LEN 8
#define DT_N_S_soc_S_gpio_4009d000_P_lvol_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_4009d000_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_4009d000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_4009d000_P_ngpios 32
#define DT_N_S_soc_S_gpio_4009d000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_4009d000_P_compatible {"nuvoton,npcx-gpio"}
#define DT_N_S_soc_S_gpio_4009d000_P_compatible_IDX_0 "nuvoton,npcx-gpio"
#define DT_N_S_soc_S_gpio_4009d000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-gpio
#define DT_N_S_soc_S_gpio_4009d000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_gpio
#define DT_N_S_soc_S_gpio_4009d000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_GPIO
#define DT_N_S_soc_S_gpio_4009d000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_4009d000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_4009d000, compatible, 0)
#define DT_N_S_soc_S_gpio_4009d000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_4009d000, compatible, 0)
#define DT_N_S_soc_S_gpio_4009d000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_4009d000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_4009d000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_4009d000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_4009d000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_4009d000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_4009d000_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_4009d000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_4009d000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_4009d000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@4009f000
 *
 * Node identifier: DT_N_S_soc_S_gpio_4009f000
 *
 * Binding (compatible = nuvoton,npcx-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nuvoton,npcx-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_4009f000_PATH "/soc/gpio@4009f000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_4009f000_FULL_NAME "gpio@4009f000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_4009f000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_4009f000_CHILD_IDX 25

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_4009f000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_4009f000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_4009f000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_4009f000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_4009f000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_4009f000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_4009f000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_4009f000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_4009f000_ORD 402
#define DT_N_S_soc_S_gpio_4009f000_ORD_STR_SORTABLE 00402

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_4009f000_REQUIRES_ORDS \
	4, /* /soc */ \
	250, /* /def-lvol-conf-list/lvol-pseudo */ \
	261, /* /npcx-miwus-wui-map/wui-pseudo */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_4009f000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_4009f000_EXISTS 1
#define DT_N_INST_15_nuvoton_npcx_gpio DT_N_S_soc_S_gpio_4009f000
#define DT_N_NODELABEL_gpiof           DT_N_S_soc_S_gpio_4009f000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_4009f000_REG_NUM 1
#define DT_N_S_soc_S_gpio_4009f000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_4009f000_REG_IDX_0_VAL_ADDRESS 1074393088 /* 0x4009f000 */
#define DT_N_S_soc_S_gpio_4009f000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_gpio_4009f000_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_4009f000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_4009f000_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_4009f000_COMPAT_MATCHES_nuvoton_npcx_gpio 1
#define DT_N_S_soc_S_gpio_4009f000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_4009f000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_gpio_4009f000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_4009f000_COMPAT_MODEL_IDX_0 "npcx-gpio"
#define DT_N_S_soc_S_gpio_4009f000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_4009f000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_4009f000_P_reg {1074393088 /* 0x4009f000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_gpio_4009f000_P_reg_IDX_0 1074393088
#define DT_N_S_soc_S_gpio_4009f000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_4009f000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_gpio_4009f000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_4009f000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_4009f000_P_index 15
#define DT_N_S_soc_S_gpio_4009f000_P_index_EXISTS 1
#define DT_N_S_soc_S_gpio_4009f000_P_wui_maps_IDX_0 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_4009f000_P_wui_maps_IDX_0_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_4009f000_P_wui_maps_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_4009f000_P_wui_maps_IDX_1 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_4009f000_P_wui_maps_IDX_1_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_4009f000_P_wui_maps_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_4009f000_P_wui_maps_IDX_2 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_4009f000_P_wui_maps_IDX_2_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_4009f000_P_wui_maps_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_4009f000_P_wui_maps_IDX_3 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_4009f000_P_wui_maps_IDX_3_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_4009f000_P_wui_maps_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_4009f000_P_wui_maps_IDX_4 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_4009f000_P_wui_maps_IDX_4_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_4009f000_P_wui_maps_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_4009f000_P_wui_maps_IDX_5 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_4009f000_P_wui_maps_IDX_5_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_4009f000_P_wui_maps_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_4009f000_P_wui_maps_IDX_6 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_4009f000_P_wui_maps_IDX_6_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_4009f000_P_wui_maps_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_4009f000_P_wui_maps_IDX_7 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_4009f000_P_wui_maps_IDX_7_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_4009f000_P_wui_maps_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_4009f000_P_wui_maps_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_4009f000, wui_maps, 0) \
	fn(DT_N_S_soc_S_gpio_4009f000, wui_maps, 1) \
	fn(DT_N_S_soc_S_gpio_4009f000, wui_maps, 2) \
	fn(DT_N_S_soc_S_gpio_4009f000, wui_maps, 3) \
	fn(DT_N_S_soc_S_gpio_4009f000, wui_maps, 4) \
	fn(DT_N_S_soc_S_gpio_4009f000, wui_maps, 5) \
	fn(DT_N_S_soc_S_gpio_4009f000, wui_maps, 6) \
	fn(DT_N_S_soc_S_gpio_4009f000, wui_maps, 7)
#define DT_N_S_soc_S_gpio_4009f000_P_wui_maps_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_4009f000, wui_maps, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009f000, wui_maps, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009f000, wui_maps, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009f000, wui_maps, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009f000, wui_maps, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009f000, wui_maps, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009f000, wui_maps, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009f000, wui_maps, 7)
#define DT_N_S_soc_S_gpio_4009f000_P_wui_maps_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_4009f000, wui_maps, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4009f000, wui_maps, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4009f000, wui_maps, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4009f000, wui_maps, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4009f000, wui_maps, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4009f000, wui_maps, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4009f000, wui_maps, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4009f000, wui_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_4009f000_P_wui_maps_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_4009f000, wui_maps, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009f000, wui_maps, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009f000, wui_maps, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009f000, wui_maps, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009f000, wui_maps, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009f000, wui_maps, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009f000, wui_maps, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009f000, wui_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_4009f000_P_wui_maps_LEN 8
#define DT_N_S_soc_S_gpio_4009f000_P_wui_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_4009f000_P_lvol_maps_IDX_0 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4009f000_P_lvol_maps_IDX_0_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4009f000_P_lvol_maps_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_4009f000_P_lvol_maps_IDX_1 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4009f000_P_lvol_maps_IDX_1_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4009f000_P_lvol_maps_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_4009f000_P_lvol_maps_IDX_2 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4009f000_P_lvol_maps_IDX_2_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4009f000_P_lvol_maps_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_4009f000_P_lvol_maps_IDX_3 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4009f000_P_lvol_maps_IDX_3_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4009f000_P_lvol_maps_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_4009f000_P_lvol_maps_IDX_4 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4009f000_P_lvol_maps_IDX_4_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4009f000_P_lvol_maps_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_4009f000_P_lvol_maps_IDX_5 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4009f000_P_lvol_maps_IDX_5_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4009f000_P_lvol_maps_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_4009f000_P_lvol_maps_IDX_6 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4009f000_P_lvol_maps_IDX_6_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4009f000_P_lvol_maps_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_4009f000_P_lvol_maps_IDX_7 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4009f000_P_lvol_maps_IDX_7_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_4009f000_P_lvol_maps_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_4009f000_P_lvol_maps_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_4009f000, lvol_maps, 0) \
	fn(DT_N_S_soc_S_gpio_4009f000, lvol_maps, 1) \
	fn(DT_N_S_soc_S_gpio_4009f000, lvol_maps, 2) \
	fn(DT_N_S_soc_S_gpio_4009f000, lvol_maps, 3) \
	fn(DT_N_S_soc_S_gpio_4009f000, lvol_maps, 4) \
	fn(DT_N_S_soc_S_gpio_4009f000, lvol_maps, 5) \
	fn(DT_N_S_soc_S_gpio_4009f000, lvol_maps, 6) \
	fn(DT_N_S_soc_S_gpio_4009f000, lvol_maps, 7)
#define DT_N_S_soc_S_gpio_4009f000_P_lvol_maps_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_4009f000, lvol_maps, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009f000, lvol_maps, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009f000, lvol_maps, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009f000, lvol_maps, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009f000, lvol_maps, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009f000, lvol_maps, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009f000, lvol_maps, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009f000, lvol_maps, 7)
#define DT_N_S_soc_S_gpio_4009f000_P_lvol_maps_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_4009f000, lvol_maps, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4009f000, lvol_maps, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4009f000, lvol_maps, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4009f000, lvol_maps, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4009f000, lvol_maps, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4009f000, lvol_maps, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4009f000, lvol_maps, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_4009f000, lvol_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_4009f000_P_lvol_maps_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_4009f000, lvol_maps, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009f000, lvol_maps, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009f000, lvol_maps, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009f000, lvol_maps, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009f000, lvol_maps, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009f000, lvol_maps, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009f000, lvol_maps, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_4009f000, lvol_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_4009f000_P_lvol_maps_LEN 8
#define DT_N_S_soc_S_gpio_4009f000_P_lvol_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_4009f000_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_4009f000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_4009f000_P_ngpios 32
#define DT_N_S_soc_S_gpio_4009f000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_4009f000_P_compatible {"nuvoton,npcx-gpio"}
#define DT_N_S_soc_S_gpio_4009f000_P_compatible_IDX_0 "nuvoton,npcx-gpio"
#define DT_N_S_soc_S_gpio_4009f000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-gpio
#define DT_N_S_soc_S_gpio_4009f000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_gpio
#define DT_N_S_soc_S_gpio_4009f000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_GPIO
#define DT_N_S_soc_S_gpio_4009f000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_4009f000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_4009f000, compatible, 0)
#define DT_N_S_soc_S_gpio_4009f000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_4009f000, compatible, 0)
#define DT_N_S_soc_S_gpio_4009f000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_4009f000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_4009f000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_4009f000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_4009f000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_4009f000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_4009f000_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_4009f000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_4009f000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_4009f000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui2-5-5
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui2_5_5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_5_PATH "/npcx-miwus-wui-map/wui2-5-5"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_5_FULL_NAME "wui2-5-5"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_5_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_5_CHILD_IDX 121

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_5_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_5_ORD 403
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_5_ORD_STR_SORTABLE 00403

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_5_REQUIRES_ORDS \
	164, /* /soc/miwu@400bf000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_5_SUPPORTS_ORDS \
	406, /* /soc/gpio@400a7000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_5_EXISTS 1
#define DT_N_NODELABEL_wui_iog5 DT_N_S_npcx_miwus_wui_map_S_wui2_5_5

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_5_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_5_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_5_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_5_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_5_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_5_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bf000
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_5_P_miwus_IDX_0_VAL_group 4
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_5_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_5_P_miwus_IDX_0_VAL_bit 5
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_5_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_5_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_5, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_5_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_5, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_5_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_5, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_5_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_5, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_5_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_5_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui2-5-6
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui2_5_6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_6_PATH "/npcx-miwus-wui-map/wui2-5-6"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_6_FULL_NAME "wui2-5-6"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_6_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_6_CHILD_IDX 122

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_6_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_6_ORD 404
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_6_ORD_STR_SORTABLE 00404

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_6_REQUIRES_ORDS \
	164, /* /soc/miwu@400bf000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_6_SUPPORTS_ORDS \
	406, /* /soc/gpio@400a7000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_6_EXISTS 1
#define DT_N_NODELABEL_wui_iog6 DT_N_S_npcx_miwus_wui_map_S_wui2_5_6

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_6_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_6_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_6_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_6_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_6_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_6_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bf000
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_6_P_miwus_IDX_0_VAL_group 4
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_6_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_6_P_miwus_IDX_0_VAL_bit 6
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_6_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_6_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_6, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_6_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_6, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_6_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_6, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_6_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_6, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_6_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_6_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui2-5-7
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui2_5_7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_7_PATH "/npcx-miwus-wui-map/wui2-5-7"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_7_FULL_NAME "wui2-5-7"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_7_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_7_CHILD_IDX 123

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_7_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_7_ORD 405
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_7_ORD_STR_SORTABLE 00405

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_7_REQUIRES_ORDS \
	164, /* /soc/miwu@400bf000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_7_SUPPORTS_ORDS \
	406, /* /soc/gpio@400a7000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_7_EXISTS 1
#define DT_N_NODELABEL_wui_iog7 DT_N_S_npcx_miwus_wui_map_S_wui2_5_7

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_7_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_7_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_7_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_7_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_7_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_7_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bf000
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_7_P_miwus_IDX_0_VAL_group 4
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_7_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_7_P_miwus_IDX_0_VAL_bit 7
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_7_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_7_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_7, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_7_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_7, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_7_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_7, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_7_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_7, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_7_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_5_7_P_miwus_EXISTS 1

/*
 * Devicetree node: /soc/gpio@400a7000
 *
 * Node identifier: DT_N_S_soc_S_gpio_400a7000
 *
 * Binding (compatible = nuvoton,npcx-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nuvoton,npcx-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_400a7000_PATH "/soc/gpio@400a7000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_400a7000_FULL_NAME "gpio@400a7000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_400a7000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_400a7000_CHILD_IDX 26

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_400a7000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_400a7000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_400a7000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_400a7000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_400a7000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_400a7000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_400a7000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_400a7000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_400a7000_ORD 406
#define DT_N_S_soc_S_gpio_400a7000_ORD_STR_SORTABLE 00406

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_400a7000_REQUIRES_ORDS \
	4, /* /soc */ \
	250, /* /def-lvol-conf-list/lvol-pseudo */ \
	261, /* /npcx-miwus-wui-map/wui-pseudo */ \
	403, /* /npcx-miwus-wui-map/wui2-5-5 */ \
	404, /* /npcx-miwus-wui-map/wui2-5-6 */ \
	405, /* /npcx-miwus-wui-map/wui2-5-7 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_400a7000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_400a7000_EXISTS 1
#define DT_N_INST_16_nuvoton_npcx_gpio DT_N_S_soc_S_gpio_400a7000
#define DT_N_NODELABEL_gpiog           DT_N_S_soc_S_gpio_400a7000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_400a7000_REG_NUM 1
#define DT_N_S_soc_S_gpio_400a7000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400a7000_REG_IDX_0_VAL_ADDRESS 1074425856 /* 0x400a7000 */
#define DT_N_S_soc_S_gpio_400a7000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_gpio_400a7000_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_400a7000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_400a7000_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_400a7000_COMPAT_MATCHES_nuvoton_npcx_gpio 1
#define DT_N_S_soc_S_gpio_400a7000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400a7000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_gpio_400a7000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400a7000_COMPAT_MODEL_IDX_0 "npcx-gpio"
#define DT_N_S_soc_S_gpio_400a7000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_400a7000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_400a7000_P_reg {1074425856 /* 0x400a7000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_gpio_400a7000_P_reg_IDX_0 1074425856
#define DT_N_S_soc_S_gpio_400a7000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400a7000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_gpio_400a7000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400a7000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_400a7000_P_index 16
#define DT_N_S_soc_S_gpio_400a7000_P_index_EXISTS 1
#define DT_N_S_soc_S_gpio_400a7000_P_wui_maps_IDX_0 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_400a7000_P_wui_maps_IDX_0_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_400a7000_P_wui_maps_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400a7000_P_wui_maps_IDX_1 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_400a7000_P_wui_maps_IDX_1_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_400a7000_P_wui_maps_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400a7000_P_wui_maps_IDX_2 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_400a7000_P_wui_maps_IDX_2_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_400a7000_P_wui_maps_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_400a7000_P_wui_maps_IDX_3 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_400a7000_P_wui_maps_IDX_3_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_400a7000_P_wui_maps_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_400a7000_P_wui_maps_IDX_4 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_400a7000_P_wui_maps_IDX_4_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_400a7000_P_wui_maps_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_400a7000_P_wui_maps_IDX_5 DT_N_S_npcx_miwus_wui_map_S_wui2_5_5
#define DT_N_S_soc_S_gpio_400a7000_P_wui_maps_IDX_5_PH DT_N_S_npcx_miwus_wui_map_S_wui2_5_5
#define DT_N_S_soc_S_gpio_400a7000_P_wui_maps_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_400a7000_P_wui_maps_IDX_6 DT_N_S_npcx_miwus_wui_map_S_wui2_5_6
#define DT_N_S_soc_S_gpio_400a7000_P_wui_maps_IDX_6_PH DT_N_S_npcx_miwus_wui_map_S_wui2_5_6
#define DT_N_S_soc_S_gpio_400a7000_P_wui_maps_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_400a7000_P_wui_maps_IDX_7 DT_N_S_npcx_miwus_wui_map_S_wui2_5_7
#define DT_N_S_soc_S_gpio_400a7000_P_wui_maps_IDX_7_PH DT_N_S_npcx_miwus_wui_map_S_wui2_5_7
#define DT_N_S_soc_S_gpio_400a7000_P_wui_maps_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_400a7000_P_wui_maps_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400a7000, wui_maps, 0) \
	fn(DT_N_S_soc_S_gpio_400a7000, wui_maps, 1) \
	fn(DT_N_S_soc_S_gpio_400a7000, wui_maps, 2) \
	fn(DT_N_S_soc_S_gpio_400a7000, wui_maps, 3) \
	fn(DT_N_S_soc_S_gpio_400a7000, wui_maps, 4) \
	fn(DT_N_S_soc_S_gpio_400a7000, wui_maps, 5) \
	fn(DT_N_S_soc_S_gpio_400a7000, wui_maps, 6) \
	fn(DT_N_S_soc_S_gpio_400a7000, wui_maps, 7)
#define DT_N_S_soc_S_gpio_400a7000_P_wui_maps_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400a7000, wui_maps, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a7000, wui_maps, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a7000, wui_maps, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a7000, wui_maps, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a7000, wui_maps, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a7000, wui_maps, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a7000, wui_maps, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a7000, wui_maps, 7)
#define DT_N_S_soc_S_gpio_400a7000_P_wui_maps_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400a7000, wui_maps, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400a7000, wui_maps, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400a7000, wui_maps, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400a7000, wui_maps, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400a7000, wui_maps, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400a7000, wui_maps, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400a7000, wui_maps, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400a7000, wui_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400a7000_P_wui_maps_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400a7000, wui_maps, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a7000, wui_maps, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a7000, wui_maps, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a7000, wui_maps, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a7000, wui_maps, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a7000, wui_maps, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a7000, wui_maps, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a7000, wui_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400a7000_P_wui_maps_LEN 8
#define DT_N_S_soc_S_gpio_400a7000_P_wui_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_400a7000_P_lvol_maps_IDX_0 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400a7000_P_lvol_maps_IDX_0_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400a7000_P_lvol_maps_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400a7000_P_lvol_maps_IDX_1 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400a7000_P_lvol_maps_IDX_1_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400a7000_P_lvol_maps_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400a7000_P_lvol_maps_IDX_2 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400a7000_P_lvol_maps_IDX_2_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400a7000_P_lvol_maps_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_400a7000_P_lvol_maps_IDX_3 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400a7000_P_lvol_maps_IDX_3_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400a7000_P_lvol_maps_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_400a7000_P_lvol_maps_IDX_4 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400a7000_P_lvol_maps_IDX_4_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400a7000_P_lvol_maps_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_400a7000_P_lvol_maps_IDX_5 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400a7000_P_lvol_maps_IDX_5_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400a7000_P_lvol_maps_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_400a7000_P_lvol_maps_IDX_6 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400a7000_P_lvol_maps_IDX_6_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400a7000_P_lvol_maps_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_400a7000_P_lvol_maps_IDX_7 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400a7000_P_lvol_maps_IDX_7_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400a7000_P_lvol_maps_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_400a7000_P_lvol_maps_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400a7000, lvol_maps, 0) \
	fn(DT_N_S_soc_S_gpio_400a7000, lvol_maps, 1) \
	fn(DT_N_S_soc_S_gpio_400a7000, lvol_maps, 2) \
	fn(DT_N_S_soc_S_gpio_400a7000, lvol_maps, 3) \
	fn(DT_N_S_soc_S_gpio_400a7000, lvol_maps, 4) \
	fn(DT_N_S_soc_S_gpio_400a7000, lvol_maps, 5) \
	fn(DT_N_S_soc_S_gpio_400a7000, lvol_maps, 6) \
	fn(DT_N_S_soc_S_gpio_400a7000, lvol_maps, 7)
#define DT_N_S_soc_S_gpio_400a7000_P_lvol_maps_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400a7000, lvol_maps, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a7000, lvol_maps, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a7000, lvol_maps, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a7000, lvol_maps, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a7000, lvol_maps, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a7000, lvol_maps, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a7000, lvol_maps, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a7000, lvol_maps, 7)
#define DT_N_S_soc_S_gpio_400a7000_P_lvol_maps_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400a7000, lvol_maps, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400a7000, lvol_maps, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400a7000, lvol_maps, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400a7000, lvol_maps, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400a7000, lvol_maps, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400a7000, lvol_maps, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400a7000, lvol_maps, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400a7000, lvol_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400a7000_P_lvol_maps_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400a7000, lvol_maps, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a7000, lvol_maps, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a7000, lvol_maps, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a7000, lvol_maps, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a7000, lvol_maps, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a7000, lvol_maps, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a7000, lvol_maps, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a7000, lvol_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400a7000_P_lvol_maps_LEN 8
#define DT_N_S_soc_S_gpio_400a7000_P_lvol_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_400a7000_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_400a7000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_400a7000_P_ngpios 32
#define DT_N_S_soc_S_gpio_400a7000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_400a7000_P_compatible {"nuvoton,npcx-gpio"}
#define DT_N_S_soc_S_gpio_400a7000_P_compatible_IDX_0 "nuvoton,npcx-gpio"
#define DT_N_S_soc_S_gpio_400a7000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-gpio
#define DT_N_S_soc_S_gpio_400a7000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_gpio
#define DT_N_S_soc_S_gpio_400a7000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_GPIO
#define DT_N_S_soc_S_gpio_400a7000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400a7000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400a7000, compatible, 0)
#define DT_N_S_soc_S_gpio_400a7000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400a7000, compatible, 0)
#define DT_N_S_soc_S_gpio_400a7000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400a7000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400a7000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400a7000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400a7000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_400a7000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_400a7000_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_400a7000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_400a7000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_400a7000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui2-6-0
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui2_6_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_0_PATH "/npcx-miwus-wui-map/wui2-6-0"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_0_FULL_NAME "wui2-6-0"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_0_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_0_CHILD_IDX 124

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_0_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_0_ORD 407
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_0_ORD_STR_SORTABLE 00407

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_0_REQUIRES_ORDS \
	164, /* /soc/miwu@400bf000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_0_SUPPORTS_ORDS \
	411, /* /soc/gpio@400a9000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_0_EXISTS 1
#define DT_N_NODELABEL_wui_ioh0 DT_N_S_npcx_miwus_wui_map_S_wui2_6_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_0_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_0_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_0_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_0_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_0_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_0_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bf000
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_0_P_miwus_IDX_0_VAL_group 5
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_0_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_0_P_miwus_IDX_0_VAL_bit 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_0_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_0_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_0, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_0_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_0, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_0_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_0, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_0_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_0, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_0_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_0_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui2-6-1
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui2_6_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_1_PATH "/npcx-miwus-wui-map/wui2-6-1"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_1_FULL_NAME "wui2-6-1"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_1_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_1_CHILD_IDX 125

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_1_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_1_ORD 408
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_1_ORD_STR_SORTABLE 00408

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_1_REQUIRES_ORDS \
	164, /* /soc/miwu@400bf000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_1_SUPPORTS_ORDS \
	411, /* /soc/gpio@400a9000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_1_EXISTS 1
#define DT_N_NODELABEL_wui_ioh1 DT_N_S_npcx_miwus_wui_map_S_wui2_6_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_1_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_1_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_1_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_1_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_1_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_1_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bf000
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_1_P_miwus_IDX_0_VAL_group 5
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_1_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_1_P_miwus_IDX_0_VAL_bit 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_1_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_1_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_1, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_1_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_1, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_1_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_1, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_1_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_1, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_1_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_1_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui2-6-2
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui2_6_2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_2_PATH "/npcx-miwus-wui-map/wui2-6-2"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_2_FULL_NAME "wui2-6-2"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_2_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_2_CHILD_IDX 126

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_2_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_2_ORD 409
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_2_ORD_STR_SORTABLE 00409

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_2_REQUIRES_ORDS \
	164, /* /soc/miwu@400bf000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_2_SUPPORTS_ORDS \
	411, /* /soc/gpio@400a9000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_2_EXISTS 1
#define DT_N_NODELABEL_wui_ioh2 DT_N_S_npcx_miwus_wui_map_S_wui2_6_2

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_2_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_2_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_2_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_2_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_2_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_2_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bf000
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_2_P_miwus_IDX_0_VAL_group 5
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_2_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_2_P_miwus_IDX_0_VAL_bit 2
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_2_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_2_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_2, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_2_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_2, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_2_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_2, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_2_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_2, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_2_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_2_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui2-6-4
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui2_6_4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_4_PATH "/npcx-miwus-wui-map/wui2-6-4"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_4_FULL_NAME "wui2-6-4"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_4_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_4_CHILD_IDX 127

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_4_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_4_ORD 410
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_4_ORD_STR_SORTABLE 00410

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_4_REQUIRES_ORDS \
	164, /* /soc/miwu@400bf000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_4_SUPPORTS_ORDS \
	411, /* /soc/gpio@400a9000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_4_EXISTS 1
#define DT_N_NODELABEL_wui_ioh4 DT_N_S_npcx_miwus_wui_map_S_wui2_6_4

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_4_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_4_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_4_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_4_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_4_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_4_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bf000
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_4_P_miwus_IDX_0_VAL_group 5
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_4_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_4_P_miwus_IDX_0_VAL_bit 4
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_4_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_4_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_4, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_4_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_4, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_4_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_4, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_4_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_4, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_4_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_6_4_P_miwus_EXISTS 1

/*
 * Devicetree node: /soc/gpio@400a9000
 *
 * Node identifier: DT_N_S_soc_S_gpio_400a9000
 *
 * Binding (compatible = nuvoton,npcx-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nuvoton,npcx-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_400a9000_PATH "/soc/gpio@400a9000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_400a9000_FULL_NAME "gpio@400a9000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_400a9000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_400a9000_CHILD_IDX 27

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_400a9000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_400a9000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_400a9000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_400a9000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_400a9000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_400a9000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_400a9000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_400a9000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_400a9000_ORD 411
#define DT_N_S_soc_S_gpio_400a9000_ORD_STR_SORTABLE 00411

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_400a9000_REQUIRES_ORDS \
	4, /* /soc */ \
	250, /* /def-lvol-conf-list/lvol-pseudo */ \
	261, /* /npcx-miwus-wui-map/wui-pseudo */ \
	407, /* /npcx-miwus-wui-map/wui2-6-0 */ \
	408, /* /npcx-miwus-wui-map/wui2-6-1 */ \
	409, /* /npcx-miwus-wui-map/wui2-6-2 */ \
	410, /* /npcx-miwus-wui-map/wui2-6-4 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_400a9000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_400a9000_EXISTS 1
#define DT_N_INST_17_nuvoton_npcx_gpio DT_N_S_soc_S_gpio_400a9000
#define DT_N_NODELABEL_gpioh           DT_N_S_soc_S_gpio_400a9000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_400a9000_REG_NUM 1
#define DT_N_S_soc_S_gpio_400a9000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400a9000_REG_IDX_0_VAL_ADDRESS 1074434048 /* 0x400a9000 */
#define DT_N_S_soc_S_gpio_400a9000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_gpio_400a9000_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_400a9000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_400a9000_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_400a9000_COMPAT_MATCHES_nuvoton_npcx_gpio 1
#define DT_N_S_soc_S_gpio_400a9000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400a9000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_gpio_400a9000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400a9000_COMPAT_MODEL_IDX_0 "npcx-gpio"
#define DT_N_S_soc_S_gpio_400a9000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_400a9000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_400a9000_P_reg {1074434048 /* 0x400a9000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_gpio_400a9000_P_reg_IDX_0 1074434048
#define DT_N_S_soc_S_gpio_400a9000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400a9000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_gpio_400a9000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400a9000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_400a9000_P_index 17
#define DT_N_S_soc_S_gpio_400a9000_P_index_EXISTS 1
#define DT_N_S_soc_S_gpio_400a9000_P_wui_maps_IDX_0 DT_N_S_npcx_miwus_wui_map_S_wui2_6_0
#define DT_N_S_soc_S_gpio_400a9000_P_wui_maps_IDX_0_PH DT_N_S_npcx_miwus_wui_map_S_wui2_6_0
#define DT_N_S_soc_S_gpio_400a9000_P_wui_maps_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400a9000_P_wui_maps_IDX_1 DT_N_S_npcx_miwus_wui_map_S_wui2_6_1
#define DT_N_S_soc_S_gpio_400a9000_P_wui_maps_IDX_1_PH DT_N_S_npcx_miwus_wui_map_S_wui2_6_1
#define DT_N_S_soc_S_gpio_400a9000_P_wui_maps_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400a9000_P_wui_maps_IDX_2 DT_N_S_npcx_miwus_wui_map_S_wui2_6_2
#define DT_N_S_soc_S_gpio_400a9000_P_wui_maps_IDX_2_PH DT_N_S_npcx_miwus_wui_map_S_wui2_6_2
#define DT_N_S_soc_S_gpio_400a9000_P_wui_maps_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_400a9000_P_wui_maps_IDX_3 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_400a9000_P_wui_maps_IDX_3_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_400a9000_P_wui_maps_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_400a9000_P_wui_maps_IDX_4 DT_N_S_npcx_miwus_wui_map_S_wui2_6_4
#define DT_N_S_soc_S_gpio_400a9000_P_wui_maps_IDX_4_PH DT_N_S_npcx_miwus_wui_map_S_wui2_6_4
#define DT_N_S_soc_S_gpio_400a9000_P_wui_maps_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_400a9000_P_wui_maps_IDX_5 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_400a9000_P_wui_maps_IDX_5_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_400a9000_P_wui_maps_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_400a9000_P_wui_maps_IDX_6 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_400a9000_P_wui_maps_IDX_6_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_400a9000_P_wui_maps_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_400a9000_P_wui_maps_IDX_7 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_400a9000_P_wui_maps_IDX_7_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_400a9000_P_wui_maps_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_400a9000_P_wui_maps_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400a9000, wui_maps, 0) \
	fn(DT_N_S_soc_S_gpio_400a9000, wui_maps, 1) \
	fn(DT_N_S_soc_S_gpio_400a9000, wui_maps, 2) \
	fn(DT_N_S_soc_S_gpio_400a9000, wui_maps, 3) \
	fn(DT_N_S_soc_S_gpio_400a9000, wui_maps, 4) \
	fn(DT_N_S_soc_S_gpio_400a9000, wui_maps, 5) \
	fn(DT_N_S_soc_S_gpio_400a9000, wui_maps, 6) \
	fn(DT_N_S_soc_S_gpio_400a9000, wui_maps, 7)
#define DT_N_S_soc_S_gpio_400a9000_P_wui_maps_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400a9000, wui_maps, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a9000, wui_maps, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a9000, wui_maps, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a9000, wui_maps, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a9000, wui_maps, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a9000, wui_maps, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a9000, wui_maps, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a9000, wui_maps, 7)
#define DT_N_S_soc_S_gpio_400a9000_P_wui_maps_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400a9000, wui_maps, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400a9000, wui_maps, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400a9000, wui_maps, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400a9000, wui_maps, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400a9000, wui_maps, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400a9000, wui_maps, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400a9000, wui_maps, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400a9000, wui_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400a9000_P_wui_maps_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400a9000, wui_maps, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a9000, wui_maps, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a9000, wui_maps, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a9000, wui_maps, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a9000, wui_maps, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a9000, wui_maps, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a9000, wui_maps, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a9000, wui_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400a9000_P_wui_maps_LEN 8
#define DT_N_S_soc_S_gpio_400a9000_P_wui_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_400a9000_P_lvol_maps_IDX_0 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400a9000_P_lvol_maps_IDX_0_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400a9000_P_lvol_maps_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400a9000_P_lvol_maps_IDX_1 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400a9000_P_lvol_maps_IDX_1_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400a9000_P_lvol_maps_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400a9000_P_lvol_maps_IDX_2 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400a9000_P_lvol_maps_IDX_2_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400a9000_P_lvol_maps_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_400a9000_P_lvol_maps_IDX_3 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400a9000_P_lvol_maps_IDX_3_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400a9000_P_lvol_maps_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_400a9000_P_lvol_maps_IDX_4 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400a9000_P_lvol_maps_IDX_4_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400a9000_P_lvol_maps_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_400a9000_P_lvol_maps_IDX_5 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400a9000_P_lvol_maps_IDX_5_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400a9000_P_lvol_maps_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_400a9000_P_lvol_maps_IDX_6 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400a9000_P_lvol_maps_IDX_6_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400a9000_P_lvol_maps_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_400a9000_P_lvol_maps_IDX_7 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400a9000_P_lvol_maps_IDX_7_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400a9000_P_lvol_maps_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_400a9000_P_lvol_maps_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400a9000, lvol_maps, 0) \
	fn(DT_N_S_soc_S_gpio_400a9000, lvol_maps, 1) \
	fn(DT_N_S_soc_S_gpio_400a9000, lvol_maps, 2) \
	fn(DT_N_S_soc_S_gpio_400a9000, lvol_maps, 3) \
	fn(DT_N_S_soc_S_gpio_400a9000, lvol_maps, 4) \
	fn(DT_N_S_soc_S_gpio_400a9000, lvol_maps, 5) \
	fn(DT_N_S_soc_S_gpio_400a9000, lvol_maps, 6) \
	fn(DT_N_S_soc_S_gpio_400a9000, lvol_maps, 7)
#define DT_N_S_soc_S_gpio_400a9000_P_lvol_maps_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400a9000, lvol_maps, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a9000, lvol_maps, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a9000, lvol_maps, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a9000, lvol_maps, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a9000, lvol_maps, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a9000, lvol_maps, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a9000, lvol_maps, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a9000, lvol_maps, 7)
#define DT_N_S_soc_S_gpio_400a9000_P_lvol_maps_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400a9000, lvol_maps, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400a9000, lvol_maps, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400a9000, lvol_maps, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400a9000, lvol_maps, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400a9000, lvol_maps, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400a9000, lvol_maps, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400a9000, lvol_maps, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400a9000, lvol_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400a9000_P_lvol_maps_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400a9000, lvol_maps, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a9000, lvol_maps, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a9000, lvol_maps, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a9000, lvol_maps, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a9000, lvol_maps, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a9000, lvol_maps, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a9000, lvol_maps, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400a9000, lvol_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400a9000_P_lvol_maps_LEN 8
#define DT_N_S_soc_S_gpio_400a9000_P_lvol_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_400a9000_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_400a9000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_400a9000_P_ngpios 32
#define DT_N_S_soc_S_gpio_400a9000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_400a9000_P_compatible {"nuvoton,npcx-gpio"}
#define DT_N_S_soc_S_gpio_400a9000_P_compatible_IDX_0 "nuvoton,npcx-gpio"
#define DT_N_S_soc_S_gpio_400a9000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-gpio
#define DT_N_S_soc_S_gpio_400a9000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_gpio
#define DT_N_S_soc_S_gpio_400a9000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_GPIO
#define DT_N_S_soc_S_gpio_400a9000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400a9000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400a9000, compatible, 0)
#define DT_N_S_soc_S_gpio_400a9000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400a9000, compatible, 0)
#define DT_N_S_soc_S_gpio_400a9000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400a9000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400a9000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400a9000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400a9000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_400a9000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_400a9000_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_400a9000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_400a9000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_400a9000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui2-7-0
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui2_7_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_0_PATH "/npcx-miwus-wui-map/wui2-7-0"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_0_FULL_NAME "wui2-7-0"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_0_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_0_CHILD_IDX 128

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_0_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_0_ORD 412
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_0_ORD_STR_SORTABLE 00412

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_0_REQUIRES_ORDS \
	164, /* /soc/miwu@400bf000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_0_SUPPORTS_ORDS \
	417, /* /soc/gpio@400ab000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_0_EXISTS 1
#define DT_N_NODELABEL_wui_io_stb00 DT_N_S_npcx_miwus_wui_map_S_wui2_7_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_0_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_0_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_0_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_0_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_0_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_0_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bf000
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_0_P_miwus_IDX_0_VAL_group 6
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_0_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_0_P_miwus_IDX_0_VAL_bit 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_0_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_0_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_0, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_0_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_0, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_0_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_0, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_0_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_0, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_0_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_0_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui2-7-1
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui2_7_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_1_PATH "/npcx-miwus-wui-map/wui2-7-1"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_1_FULL_NAME "wui2-7-1"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_1_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_1_CHILD_IDX 129

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_1_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_1_ORD 413
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_1_ORD_STR_SORTABLE 00413

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_1_REQUIRES_ORDS \
	164, /* /soc/miwu@400bf000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_1_SUPPORTS_ORDS \
	417, /* /soc/gpio@400ab000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_1_EXISTS 1
#define DT_N_NODELABEL_wui_io_stb01 DT_N_S_npcx_miwus_wui_map_S_wui2_7_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_1_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_1_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_1_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_1_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_1_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_1_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bf000
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_1_P_miwus_IDX_0_VAL_group 6
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_1_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_1_P_miwus_IDX_0_VAL_bit 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_1_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_1_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_1, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_1_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_1, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_1_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_1, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_1_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_1, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_1_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_1_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui2-7-2
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui2_7_2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_2_PATH "/npcx-miwus-wui-map/wui2-7-2"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_2_FULL_NAME "wui2-7-2"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_2_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_2_CHILD_IDX 130

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_2_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_2_ORD 414
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_2_ORD_STR_SORTABLE 00414

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_2_REQUIRES_ORDS \
	164, /* /soc/miwu@400bf000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_2_SUPPORTS_ORDS \
	417, /* /soc/gpio@400ab000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_2_EXISTS 1
#define DT_N_NODELABEL_wui_io_stb02 DT_N_S_npcx_miwus_wui_map_S_wui2_7_2

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_2_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_2_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_2_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_2_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_2_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_2_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bf000
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_2_P_miwus_IDX_0_VAL_group 6
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_2_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_2_P_miwus_IDX_0_VAL_bit 2
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_2_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_2_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_2, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_2_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_2, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_2_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_2, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_2_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_2, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_2_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_2_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui2-7-3
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui2_7_3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_3_PATH "/npcx-miwus-wui-map/wui2-7-3"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_3_FULL_NAME "wui2-7-3"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_3_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_3_CHILD_IDX 131

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_3_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_3_ORD 415
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_3_ORD_STR_SORTABLE 00415

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_3_REQUIRES_ORDS \
	164, /* /soc/miwu@400bf000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_3_SUPPORTS_ORDS \
	417, /* /soc/gpio@400ab000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_3_EXISTS 1
#define DT_N_NODELABEL_wui_io_stb03 DT_N_S_npcx_miwus_wui_map_S_wui2_7_3

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_3_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_3_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_3_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_3_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_3_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_3_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bf000
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_3_P_miwus_IDX_0_VAL_group 6
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_3_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_3_P_miwus_IDX_0_VAL_bit 3
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_3_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_3_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_3, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_3_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_3, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_3_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_3, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_3_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_3, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_3_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_3_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui2-7-4
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui2_7_4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_4_PATH "/npcx-miwus-wui-map/wui2-7-4"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_4_FULL_NAME "wui2-7-4"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_4_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_4_CHILD_IDX 132

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_4_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_4_ORD 416
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_4_ORD_STR_SORTABLE 00416

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_4_REQUIRES_ORDS \
	164, /* /soc/miwu@400bf000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_4_SUPPORTS_ORDS \
	417, /* /soc/gpio@400ab000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_4_EXISTS 1
#define DT_N_NODELABEL_wui_io_stb04 DT_N_S_npcx_miwus_wui_map_S_wui2_7_4

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_4_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_4_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_4_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_4_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_4_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_4_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bf000
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_4_P_miwus_IDX_0_VAL_group 6
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_4_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_4_P_miwus_IDX_0_VAL_bit 4
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_4_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_4_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_4, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_4_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_4, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_4_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_4, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_4_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_4, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_4_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_7_4_P_miwus_EXISTS 1

/*
 * Devicetree node: /soc/gpio@400ab000
 *
 * Node identifier: DT_N_S_soc_S_gpio_400ab000
 *
 * Binding (compatible = nuvoton,npcx-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nuvoton,npcx-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_400ab000_PATH "/soc/gpio@400ab000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_400ab000_FULL_NAME "gpio@400ab000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_400ab000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_400ab000_CHILD_IDX 28

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_400ab000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_400ab000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_400ab000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_400ab000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_400ab000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_400ab000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_400ab000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_400ab000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_400ab000_ORD 417
#define DT_N_S_soc_S_gpio_400ab000_ORD_STR_SORTABLE 00417

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_400ab000_REQUIRES_ORDS \
	4, /* /soc */ \
	250, /* /def-lvol-conf-list/lvol-pseudo */ \
	261, /* /npcx-miwus-wui-map/wui-pseudo */ \
	412, /* /npcx-miwus-wui-map/wui2-7-0 */ \
	413, /* /npcx-miwus-wui-map/wui2-7-1 */ \
	414, /* /npcx-miwus-wui-map/wui2-7-2 */ \
	415, /* /npcx-miwus-wui-map/wui2-7-3 */ \
	416, /* /npcx-miwus-wui-map/wui2-7-4 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_400ab000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_400ab000_EXISTS 1
#define DT_N_INST_18_nuvoton_npcx_gpio DT_N_S_soc_S_gpio_400ab000
#define DT_N_NODELABEL_gpiostb0        DT_N_S_soc_S_gpio_400ab000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_400ab000_REG_NUM 1
#define DT_N_S_soc_S_gpio_400ab000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ab000_REG_IDX_0_VAL_ADDRESS 1074442240 /* 0x400ab000 */
#define DT_N_S_soc_S_gpio_400ab000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_gpio_400ab000_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_400ab000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_400ab000_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_400ab000_COMPAT_MATCHES_nuvoton_npcx_gpio 1
#define DT_N_S_soc_S_gpio_400ab000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ab000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_gpio_400ab000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ab000_COMPAT_MODEL_IDX_0 "npcx-gpio"
#define DT_N_S_soc_S_gpio_400ab000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_400ab000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_400ab000_P_reg {1074442240 /* 0x400ab000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_gpio_400ab000_P_reg_IDX_0 1074442240
#define DT_N_S_soc_S_gpio_400ab000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ab000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_gpio_400ab000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400ab000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_400ab000_P_index 18
#define DT_N_S_soc_S_gpio_400ab000_P_index_EXISTS 1
#define DT_N_S_soc_S_gpio_400ab000_P_wui_maps_IDX_0 DT_N_S_npcx_miwus_wui_map_S_wui2_7_0
#define DT_N_S_soc_S_gpio_400ab000_P_wui_maps_IDX_0_PH DT_N_S_npcx_miwus_wui_map_S_wui2_7_0
#define DT_N_S_soc_S_gpio_400ab000_P_wui_maps_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ab000_P_wui_maps_IDX_1 DT_N_S_npcx_miwus_wui_map_S_wui2_7_1
#define DT_N_S_soc_S_gpio_400ab000_P_wui_maps_IDX_1_PH DT_N_S_npcx_miwus_wui_map_S_wui2_7_1
#define DT_N_S_soc_S_gpio_400ab000_P_wui_maps_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400ab000_P_wui_maps_IDX_2 DT_N_S_npcx_miwus_wui_map_S_wui2_7_2
#define DT_N_S_soc_S_gpio_400ab000_P_wui_maps_IDX_2_PH DT_N_S_npcx_miwus_wui_map_S_wui2_7_2
#define DT_N_S_soc_S_gpio_400ab000_P_wui_maps_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_400ab000_P_wui_maps_IDX_3 DT_N_S_npcx_miwus_wui_map_S_wui2_7_3
#define DT_N_S_soc_S_gpio_400ab000_P_wui_maps_IDX_3_PH DT_N_S_npcx_miwus_wui_map_S_wui2_7_3
#define DT_N_S_soc_S_gpio_400ab000_P_wui_maps_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_400ab000_P_wui_maps_IDX_4 DT_N_S_npcx_miwus_wui_map_S_wui2_7_4
#define DT_N_S_soc_S_gpio_400ab000_P_wui_maps_IDX_4_PH DT_N_S_npcx_miwus_wui_map_S_wui2_7_4
#define DT_N_S_soc_S_gpio_400ab000_P_wui_maps_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_400ab000_P_wui_maps_IDX_5 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_400ab000_P_wui_maps_IDX_5_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_400ab000_P_wui_maps_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_400ab000_P_wui_maps_IDX_6 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_400ab000_P_wui_maps_IDX_6_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_400ab000_P_wui_maps_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_400ab000_P_wui_maps_IDX_7 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_400ab000_P_wui_maps_IDX_7_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_400ab000_P_wui_maps_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_400ab000_P_wui_maps_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400ab000, wui_maps, 0) \
	fn(DT_N_S_soc_S_gpio_400ab000, wui_maps, 1) \
	fn(DT_N_S_soc_S_gpio_400ab000, wui_maps, 2) \
	fn(DT_N_S_soc_S_gpio_400ab000, wui_maps, 3) \
	fn(DT_N_S_soc_S_gpio_400ab000, wui_maps, 4) \
	fn(DT_N_S_soc_S_gpio_400ab000, wui_maps, 5) \
	fn(DT_N_S_soc_S_gpio_400ab000, wui_maps, 6) \
	fn(DT_N_S_soc_S_gpio_400ab000, wui_maps, 7)
#define DT_N_S_soc_S_gpio_400ab000_P_wui_maps_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400ab000, wui_maps, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ab000, wui_maps, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ab000, wui_maps, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ab000, wui_maps, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ab000, wui_maps, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ab000, wui_maps, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ab000, wui_maps, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ab000, wui_maps, 7)
#define DT_N_S_soc_S_gpio_400ab000_P_wui_maps_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400ab000, wui_maps, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ab000, wui_maps, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ab000, wui_maps, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ab000, wui_maps, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ab000, wui_maps, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ab000, wui_maps, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ab000, wui_maps, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ab000, wui_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ab000_P_wui_maps_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400ab000, wui_maps, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ab000, wui_maps, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ab000, wui_maps, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ab000, wui_maps, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ab000, wui_maps, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ab000, wui_maps, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ab000, wui_maps, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ab000, wui_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ab000_P_wui_maps_LEN 8
#define DT_N_S_soc_S_gpio_400ab000_P_wui_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_400ab000_P_lvol_maps_IDX_0 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400ab000_P_lvol_maps_IDX_0_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400ab000_P_lvol_maps_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ab000_P_lvol_maps_IDX_1 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400ab000_P_lvol_maps_IDX_1_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400ab000_P_lvol_maps_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400ab000_P_lvol_maps_IDX_2 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400ab000_P_lvol_maps_IDX_2_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400ab000_P_lvol_maps_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_400ab000_P_lvol_maps_IDX_3 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400ab000_P_lvol_maps_IDX_3_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400ab000_P_lvol_maps_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_400ab000_P_lvol_maps_IDX_4 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400ab000_P_lvol_maps_IDX_4_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400ab000_P_lvol_maps_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_400ab000_P_lvol_maps_IDX_5 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400ab000_P_lvol_maps_IDX_5_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400ab000_P_lvol_maps_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_400ab000_P_lvol_maps_IDX_6 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400ab000_P_lvol_maps_IDX_6_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400ab000_P_lvol_maps_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_400ab000_P_lvol_maps_IDX_7 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400ab000_P_lvol_maps_IDX_7_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400ab000_P_lvol_maps_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_400ab000_P_lvol_maps_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400ab000, lvol_maps, 0) \
	fn(DT_N_S_soc_S_gpio_400ab000, lvol_maps, 1) \
	fn(DT_N_S_soc_S_gpio_400ab000, lvol_maps, 2) \
	fn(DT_N_S_soc_S_gpio_400ab000, lvol_maps, 3) \
	fn(DT_N_S_soc_S_gpio_400ab000, lvol_maps, 4) \
	fn(DT_N_S_soc_S_gpio_400ab000, lvol_maps, 5) \
	fn(DT_N_S_soc_S_gpio_400ab000, lvol_maps, 6) \
	fn(DT_N_S_soc_S_gpio_400ab000, lvol_maps, 7)
#define DT_N_S_soc_S_gpio_400ab000_P_lvol_maps_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400ab000, lvol_maps, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ab000, lvol_maps, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ab000, lvol_maps, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ab000, lvol_maps, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ab000, lvol_maps, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ab000, lvol_maps, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ab000, lvol_maps, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ab000, lvol_maps, 7)
#define DT_N_S_soc_S_gpio_400ab000_P_lvol_maps_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400ab000, lvol_maps, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ab000, lvol_maps, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ab000, lvol_maps, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ab000, lvol_maps, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ab000, lvol_maps, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ab000, lvol_maps, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ab000, lvol_maps, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ab000, lvol_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ab000_P_lvol_maps_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400ab000, lvol_maps, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ab000, lvol_maps, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ab000, lvol_maps, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ab000, lvol_maps, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ab000, lvol_maps, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ab000, lvol_maps, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ab000, lvol_maps, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ab000, lvol_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ab000_P_lvol_maps_LEN 8
#define DT_N_S_soc_S_gpio_400ab000_P_lvol_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_400ab000_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_400ab000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_400ab000_P_ngpios 32
#define DT_N_S_soc_S_gpio_400ab000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_400ab000_P_compatible {"nuvoton,npcx-gpio"}
#define DT_N_S_soc_S_gpio_400ab000_P_compatible_IDX_0 "nuvoton,npcx-gpio"
#define DT_N_S_soc_S_gpio_400ab000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-gpio
#define DT_N_S_soc_S_gpio_400ab000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_gpio
#define DT_N_S_soc_S_gpio_400ab000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_GPIO
#define DT_N_S_soc_S_gpio_400ab000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ab000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400ab000, compatible, 0)
#define DT_N_S_soc_S_gpio_400ab000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400ab000, compatible, 0)
#define DT_N_S_soc_S_gpio_400ab000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400ab000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ab000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400ab000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ab000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_400ab000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_400ab000_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_400ab000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_400ab000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_400ab000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui2-8-1
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui2_8_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_1_PATH "/npcx-miwus-wui-map/wui2-8-1"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_1_FULL_NAME "wui2-8-1"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_1_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_1_CHILD_IDX 133

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_1_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_1_ORD 418
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_1_ORD_STR_SORTABLE 00418

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_1_REQUIRES_ORDS \
	164, /* /soc/miwu@400bf000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_1_SUPPORTS_ORDS \
	424, /* /soc/gpio@400ad000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_1_EXISTS 1
#define DT_N_NODELABEL_wui_io_stb11_psl_in0 DT_N_S_npcx_miwus_wui_map_S_wui2_8_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_1_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_1_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_1_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_1_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_1_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_1_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bf000
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_1_P_miwus_IDX_0_VAL_group 7
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_1_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_1_P_miwus_IDX_0_VAL_bit 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_1_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_1_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_1, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_1_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_1, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_1_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_1, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_1_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_1, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_1_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_1_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui2-8-2
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui2_8_2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_2_PATH "/npcx-miwus-wui-map/wui2-8-2"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_2_FULL_NAME "wui2-8-2"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_2_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_2_CHILD_IDX 134

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_2_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_2_ORD 419
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_2_ORD_STR_SORTABLE 00419

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_2_REQUIRES_ORDS \
	164, /* /soc/miwu@400bf000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_2_SUPPORTS_ORDS \
	424, /* /soc/gpio@400ad000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_2_EXISTS 1
#define DT_N_NODELABEL_wui_io_stb12_psl_in1 DT_N_S_npcx_miwus_wui_map_S_wui2_8_2

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_2_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_2_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_2_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_2_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_2_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_2_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bf000
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_2_P_miwus_IDX_0_VAL_group 7
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_2_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_2_P_miwus_IDX_0_VAL_bit 2
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_2_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_2_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_2, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_2_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_2, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_2_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_2, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_2_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_2, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_2_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_2_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui2-8-3
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui2_8_3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_3_PATH "/npcx-miwus-wui-map/wui2-8-3"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_3_FULL_NAME "wui2-8-3"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_3_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_3_CHILD_IDX 135

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_3_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_3_ORD 420
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_3_ORD_STR_SORTABLE 00420

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_3_REQUIRES_ORDS \
	164, /* /soc/miwu@400bf000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_3_SUPPORTS_ORDS \
	424, /* /soc/gpio@400ad000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_3_EXISTS 1
#define DT_N_NODELABEL_wui_io_stb13_psl_in2 DT_N_S_npcx_miwus_wui_map_S_wui2_8_3

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_3_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_3_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_3_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_3_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_3_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_3_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bf000
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_3_P_miwus_IDX_0_VAL_group 7
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_3_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_3_P_miwus_IDX_0_VAL_bit 3
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_3_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_3_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_3, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_3_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_3, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_3_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_3, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_3_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_3, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_3_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_3_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui2-8-4
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui2_8_4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_4_PATH "/npcx-miwus-wui-map/wui2-8-4"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_4_FULL_NAME "wui2-8-4"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_4_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_4_CHILD_IDX 136

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_4_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_4_ORD 421
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_4_ORD_STR_SORTABLE 00421

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_4_REQUIRES_ORDS \
	164, /* /soc/miwu@400bf000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_4_SUPPORTS_ORDS \
	424, /* /soc/gpio@400ad000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_4_EXISTS 1
#define DT_N_NODELABEL_wui_io_stb14_psl_in3 DT_N_S_npcx_miwus_wui_map_S_wui2_8_4

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_4_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_4_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_4_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_4_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_4_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_4_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bf000
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_4_P_miwus_IDX_0_VAL_group 7
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_4_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_4_P_miwus_IDX_0_VAL_bit 4
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_4_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_4_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_4, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_4_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_4, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_4_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_4, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_4_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_4, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_4_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_4_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui2-8-5
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui2_8_5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_5_PATH "/npcx-miwus-wui-map/wui2-8-5"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_5_FULL_NAME "wui2-8-5"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_5_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_5_CHILD_IDX 137

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_5_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_5_ORD 422
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_5_ORD_STR_SORTABLE 00422

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_5_REQUIRES_ORDS \
	164, /* /soc/miwu@400bf000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_5_SUPPORTS_ORDS \
	424, /* /soc/gpio@400ad000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_5_EXISTS 1
#define DT_N_NODELABEL_wui_io_stb15_psl_in4 DT_N_S_npcx_miwus_wui_map_S_wui2_8_5

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_5_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_5_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_5_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_5_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_5_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_5_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bf000
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_5_P_miwus_IDX_0_VAL_group 7
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_5_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_5_P_miwus_IDX_0_VAL_bit 5
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_5_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_5_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_5, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_5_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_5, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_5_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_5, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_5_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_5, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_5_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_5_P_miwus_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui2-8-6
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui2_8_6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_6_PATH "/npcx-miwus-wui-map/wui2-8-6"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_6_FULL_NAME "wui2-8-6"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_6_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_6_CHILD_IDX 138

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_6_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_6_ORD 423
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_6_ORD_STR_SORTABLE 00423

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_6_REQUIRES_ORDS \
	164, /* /soc/miwu@400bf000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_6_SUPPORTS_ORDS \
	424, /* /soc/gpio@400ad000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_6_EXISTS 1
#define DT_N_NODELABEL_wui_io_stb16_psl_in5 DT_N_S_npcx_miwus_wui_map_S_wui2_8_6

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_6_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_6_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_6_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_6_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_6_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_6_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bf000
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_6_P_miwus_IDX_0_VAL_group 7
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_6_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_6_P_miwus_IDX_0_VAL_bit 6
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_6_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_6_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_6, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_6_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_6, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_6_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_6, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_6_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_6, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_6_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui2_8_6_P_miwus_EXISTS 1

/*
 * Devicetree node: /soc/gpio@400ad000
 *
 * Node identifier: DT_N_S_soc_S_gpio_400ad000
 *
 * Binding (compatible = nuvoton,npcx-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nuvoton,npcx-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_400ad000_PATH "/soc/gpio@400ad000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_400ad000_FULL_NAME "gpio@400ad000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_400ad000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_400ad000_CHILD_IDX 29

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_400ad000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_400ad000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_400ad000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_400ad000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_400ad000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_400ad000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_400ad000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_400ad000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_400ad000_ORD 424
#define DT_N_S_soc_S_gpio_400ad000_ORD_STR_SORTABLE 00424

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_400ad000_REQUIRES_ORDS \
	4, /* /soc */ \
	250, /* /def-lvol-conf-list/lvol-pseudo */ \
	261, /* /npcx-miwus-wui-map/wui-pseudo */ \
	418, /* /npcx-miwus-wui-map/wui2-8-1 */ \
	419, /* /npcx-miwus-wui-map/wui2-8-2 */ \
	420, /* /npcx-miwus-wui-map/wui2-8-3 */ \
	421, /* /npcx-miwus-wui-map/wui2-8-4 */ \
	422, /* /npcx-miwus-wui-map/wui2-8-5 */ \
	423, /* /npcx-miwus-wui-map/wui2-8-6 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_400ad000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_400ad000_EXISTS 1
#define DT_N_INST_19_nuvoton_npcx_gpio DT_N_S_soc_S_gpio_400ad000
#define DT_N_NODELABEL_gpiostb1        DT_N_S_soc_S_gpio_400ad000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_400ad000_REG_NUM 1
#define DT_N_S_soc_S_gpio_400ad000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ad000_REG_IDX_0_VAL_ADDRESS 1074450432 /* 0x400ad000 */
#define DT_N_S_soc_S_gpio_400ad000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_gpio_400ad000_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_400ad000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_400ad000_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_400ad000_COMPAT_MATCHES_nuvoton_npcx_gpio 1
#define DT_N_S_soc_S_gpio_400ad000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ad000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_gpio_400ad000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ad000_COMPAT_MODEL_IDX_0 "npcx-gpio"
#define DT_N_S_soc_S_gpio_400ad000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_400ad000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_400ad000_P_reg {1074450432 /* 0x400ad000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_gpio_400ad000_P_reg_IDX_0 1074450432
#define DT_N_S_soc_S_gpio_400ad000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ad000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_gpio_400ad000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400ad000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_400ad000_P_index 19
#define DT_N_S_soc_S_gpio_400ad000_P_index_EXISTS 1
#define DT_N_S_soc_S_gpio_400ad000_P_wui_maps_IDX_0 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_400ad000_P_wui_maps_IDX_0_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_400ad000_P_wui_maps_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ad000_P_wui_maps_IDX_1 DT_N_S_npcx_miwus_wui_map_S_wui2_8_1
#define DT_N_S_soc_S_gpio_400ad000_P_wui_maps_IDX_1_PH DT_N_S_npcx_miwus_wui_map_S_wui2_8_1
#define DT_N_S_soc_S_gpio_400ad000_P_wui_maps_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400ad000_P_wui_maps_IDX_2 DT_N_S_npcx_miwus_wui_map_S_wui2_8_2
#define DT_N_S_soc_S_gpio_400ad000_P_wui_maps_IDX_2_PH DT_N_S_npcx_miwus_wui_map_S_wui2_8_2
#define DT_N_S_soc_S_gpio_400ad000_P_wui_maps_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_400ad000_P_wui_maps_IDX_3 DT_N_S_npcx_miwus_wui_map_S_wui2_8_3
#define DT_N_S_soc_S_gpio_400ad000_P_wui_maps_IDX_3_PH DT_N_S_npcx_miwus_wui_map_S_wui2_8_3
#define DT_N_S_soc_S_gpio_400ad000_P_wui_maps_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_400ad000_P_wui_maps_IDX_4 DT_N_S_npcx_miwus_wui_map_S_wui2_8_4
#define DT_N_S_soc_S_gpio_400ad000_P_wui_maps_IDX_4_PH DT_N_S_npcx_miwus_wui_map_S_wui2_8_4
#define DT_N_S_soc_S_gpio_400ad000_P_wui_maps_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_400ad000_P_wui_maps_IDX_5 DT_N_S_npcx_miwus_wui_map_S_wui2_8_5
#define DT_N_S_soc_S_gpio_400ad000_P_wui_maps_IDX_5_PH DT_N_S_npcx_miwus_wui_map_S_wui2_8_5
#define DT_N_S_soc_S_gpio_400ad000_P_wui_maps_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_400ad000_P_wui_maps_IDX_6 DT_N_S_npcx_miwus_wui_map_S_wui2_8_6
#define DT_N_S_soc_S_gpio_400ad000_P_wui_maps_IDX_6_PH DT_N_S_npcx_miwus_wui_map_S_wui2_8_6
#define DT_N_S_soc_S_gpio_400ad000_P_wui_maps_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_400ad000_P_wui_maps_IDX_7 DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_400ad000_P_wui_maps_IDX_7_PH DT_N_S_npcx_miwus_wui_map_S_wui_pseudo
#define DT_N_S_soc_S_gpio_400ad000_P_wui_maps_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_400ad000_P_wui_maps_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400ad000, wui_maps, 0) \
	fn(DT_N_S_soc_S_gpio_400ad000, wui_maps, 1) \
	fn(DT_N_S_soc_S_gpio_400ad000, wui_maps, 2) \
	fn(DT_N_S_soc_S_gpio_400ad000, wui_maps, 3) \
	fn(DT_N_S_soc_S_gpio_400ad000, wui_maps, 4) \
	fn(DT_N_S_soc_S_gpio_400ad000, wui_maps, 5) \
	fn(DT_N_S_soc_S_gpio_400ad000, wui_maps, 6) \
	fn(DT_N_S_soc_S_gpio_400ad000, wui_maps, 7)
#define DT_N_S_soc_S_gpio_400ad000_P_wui_maps_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400ad000, wui_maps, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ad000, wui_maps, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ad000, wui_maps, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ad000, wui_maps, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ad000, wui_maps, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ad000, wui_maps, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ad000, wui_maps, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ad000, wui_maps, 7)
#define DT_N_S_soc_S_gpio_400ad000_P_wui_maps_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400ad000, wui_maps, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ad000, wui_maps, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ad000, wui_maps, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ad000, wui_maps, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ad000, wui_maps, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ad000, wui_maps, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ad000, wui_maps, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ad000, wui_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ad000_P_wui_maps_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400ad000, wui_maps, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ad000, wui_maps, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ad000, wui_maps, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ad000, wui_maps, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ad000, wui_maps, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ad000, wui_maps, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ad000, wui_maps, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ad000, wui_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ad000_P_wui_maps_LEN 8
#define DT_N_S_soc_S_gpio_400ad000_P_wui_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_400ad000_P_lvol_maps_IDX_0 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400ad000_P_lvol_maps_IDX_0_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400ad000_P_lvol_maps_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ad000_P_lvol_maps_IDX_1 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400ad000_P_lvol_maps_IDX_1_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400ad000_P_lvol_maps_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400ad000_P_lvol_maps_IDX_2 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400ad000_P_lvol_maps_IDX_2_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400ad000_P_lvol_maps_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_400ad000_P_lvol_maps_IDX_3 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400ad000_P_lvol_maps_IDX_3_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400ad000_P_lvol_maps_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_400ad000_P_lvol_maps_IDX_4 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400ad000_P_lvol_maps_IDX_4_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400ad000_P_lvol_maps_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_400ad000_P_lvol_maps_IDX_5 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400ad000_P_lvol_maps_IDX_5_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400ad000_P_lvol_maps_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_400ad000_P_lvol_maps_IDX_6 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400ad000_P_lvol_maps_IDX_6_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400ad000_P_lvol_maps_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_400ad000_P_lvol_maps_IDX_7 DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400ad000_P_lvol_maps_IDX_7_PH DT_N_S_def_lvol_conf_list_S_lvol_pseudo
#define DT_N_S_soc_S_gpio_400ad000_P_lvol_maps_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_400ad000_P_lvol_maps_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400ad000, lvol_maps, 0) \
	fn(DT_N_S_soc_S_gpio_400ad000, lvol_maps, 1) \
	fn(DT_N_S_soc_S_gpio_400ad000, lvol_maps, 2) \
	fn(DT_N_S_soc_S_gpio_400ad000, lvol_maps, 3) \
	fn(DT_N_S_soc_S_gpio_400ad000, lvol_maps, 4) \
	fn(DT_N_S_soc_S_gpio_400ad000, lvol_maps, 5) \
	fn(DT_N_S_soc_S_gpio_400ad000, lvol_maps, 6) \
	fn(DT_N_S_soc_S_gpio_400ad000, lvol_maps, 7)
#define DT_N_S_soc_S_gpio_400ad000_P_lvol_maps_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400ad000, lvol_maps, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ad000, lvol_maps, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ad000, lvol_maps, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ad000, lvol_maps, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ad000, lvol_maps, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ad000, lvol_maps, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ad000, lvol_maps, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ad000, lvol_maps, 7)
#define DT_N_S_soc_S_gpio_400ad000_P_lvol_maps_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400ad000, lvol_maps, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ad000, lvol_maps, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ad000, lvol_maps, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ad000, lvol_maps, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ad000, lvol_maps, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ad000, lvol_maps, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ad000, lvol_maps, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400ad000, lvol_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ad000_P_lvol_maps_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400ad000, lvol_maps, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ad000, lvol_maps, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ad000, lvol_maps, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ad000, lvol_maps, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ad000, lvol_maps, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ad000, lvol_maps, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ad000, lvol_maps, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400ad000, lvol_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ad000_P_lvol_maps_LEN 8
#define DT_N_S_soc_S_gpio_400ad000_P_lvol_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_400ad000_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_400ad000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_400ad000_P_ngpios 32
#define DT_N_S_soc_S_gpio_400ad000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_400ad000_P_compatible {"nuvoton,npcx-gpio"}
#define DT_N_S_soc_S_gpio_400ad000_P_compatible_IDX_0 "nuvoton,npcx-gpio"
#define DT_N_S_soc_S_gpio_400ad000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-gpio
#define DT_N_S_soc_S_gpio_400ad000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_gpio
#define DT_N_S_soc_S_gpio_400ad000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_GPIO
#define DT_N_S_soc_S_gpio_400ad000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ad000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400ad000, compatible, 0)
#define DT_N_S_soc_S_gpio_400ad000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400ad000, compatible, 0)
#define DT_N_S_soc_S_gpio_400ad000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400ad000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ad000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400ad000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ad000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_400ad000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_400ad000_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_400ad000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_400ad000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_400ad000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/kscan@400a3000
 *
 * Node identifier: DT_N_S_soc_S_kscan_400a3000
 *
 * Binding (compatible = nuvoton,npcx-kbd):
 *   $ZEPHYR_BASE/dts/bindings/input/nuvoton,npcx-kbd.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_kscan_400a3000_PATH "/soc/kscan@400a3000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_kscan_400a3000_FULL_NAME "kscan@400a3000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_kscan_400a3000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_kscan_400a3000_CHILD_IDX 56

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_kscan_400a3000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_kscan_400a3000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_kscan_400a3000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_kscan_400a3000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_kscan_400a3000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_kscan_400a3000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_kscan_400a3000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_kscan_400a3000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_kscan_400a3000_ORD 425
#define DT_N_S_soc_S_kscan_400a3000_ORD_STR_SORTABLE 00425

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_kscan_400a3000_REQUIRES_ORDS \
	4, /* /soc */ \
	251, /* /npcx-miwus-wui-map/wui1-3-0 */ \
	252, /* /npcx-miwus-wui-map/wui1-3-1 */ \
	253, /* /npcx-miwus-wui-map/wui1-3-2 */ \
	254, /* /npcx-miwus-wui-map/wui1-3-3 */ \
	255, /* /npcx-miwus-wui-map/wui1-3-4 */ \
	256, /* /npcx-miwus-wui-map/wui1-3-5 */ \
	257, /* /npcx-miwus-wui-map/wui1-3-6 */ \
	258, /* /npcx-miwus-wui-map/wui1-3-7 */ \
	268, /* /soc/clock-controller@4000d000 */ \
	272, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_kscan_400a3000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_kscan_400a3000_EXISTS 1
#define DT_N_INST_0_nuvoton_npcx_kbd DT_N_S_soc_S_kscan_400a3000
#define DT_N_NODELABEL_kbd           DT_N_S_soc_S_kscan_400a3000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_kscan_400a3000_REG_NUM 1
#define DT_N_S_soc_S_kscan_400a3000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_kscan_400a3000_REG_IDX_0_VAL_ADDRESS 1074409472 /* 0x400a3000 */
#define DT_N_S_soc_S_kscan_400a3000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_kscan_400a3000_RANGES_NUM 0
#define DT_N_S_soc_S_kscan_400a3000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_kscan_400a3000_IRQ_NUM 1
#define DT_N_S_soc_S_kscan_400a3000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_kscan_400a3000_IRQ_IDX_0_VAL_irq 50
#define DT_N_S_soc_S_kscan_400a3000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_kscan_400a3000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_kscan_400a3000_IRQ_IDX_0_VAL_priority 4
#define DT_N_S_soc_S_kscan_400a3000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_kscan_400a3000_COMPAT_MATCHES_nuvoton_npcx_kbd 1
#define DT_N_S_soc_S_kscan_400a3000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_kscan_400a3000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_kscan_400a3000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_kscan_400a3000_COMPAT_MODEL_IDX_0 "npcx-kbd"
#define DT_N_S_soc_S_kscan_400a3000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_kscan_400a3000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_kscan_400a3000_P_reg {1074409472 /* 0x400a3000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_kscan_400a3000_P_reg_IDX_0 1074409472
#define DT_N_S_soc_S_kscan_400a3000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_kscan_400a3000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_kscan_400a3000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_kscan_400a3000_P_reg_EXISTS 1
#define DT_N_S_soc_S_kscan_400a3000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_kscan_400a3000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_4000d000
#define DT_N_S_soc_S_kscan_400a3000_P_clocks_IDX_0_VAL_bus 5
#define DT_N_S_soc_S_kscan_400a3000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_kscan_400a3000_P_clocks_IDX_0_VAL_ctl 1
#define DT_N_S_soc_S_kscan_400a3000_P_clocks_IDX_0_VAL_ctl_EXISTS 1
#define DT_N_S_soc_S_kscan_400a3000_P_clocks_IDX_0_VAL_bit 0
#define DT_N_S_soc_S_kscan_400a3000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_kscan_400a3000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_kscan_400a3000, clocks, 0)
#define DT_N_S_soc_S_kscan_400a3000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_kscan_400a3000, clocks, 0)
#define DT_N_S_soc_S_kscan_400a3000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_kscan_400a3000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_kscan_400a3000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_kscan_400a3000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_kscan_400a3000_P_clocks_LEN 1
#define DT_N_S_soc_S_kscan_400a3000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_kscan_400a3000_P_wui_maps_IDX_0 DT_N_S_npcx_miwus_wui_map_S_wui1_3_0
#define DT_N_S_soc_S_kscan_400a3000_P_wui_maps_IDX_0_PH DT_N_S_npcx_miwus_wui_map_S_wui1_3_0
#define DT_N_S_soc_S_kscan_400a3000_P_wui_maps_IDX_0_EXISTS 1
#define DT_N_S_soc_S_kscan_400a3000_P_wui_maps_IDX_1 DT_N_S_npcx_miwus_wui_map_S_wui1_3_1
#define DT_N_S_soc_S_kscan_400a3000_P_wui_maps_IDX_1_PH DT_N_S_npcx_miwus_wui_map_S_wui1_3_1
#define DT_N_S_soc_S_kscan_400a3000_P_wui_maps_IDX_1_EXISTS 1
#define DT_N_S_soc_S_kscan_400a3000_P_wui_maps_IDX_2 DT_N_S_npcx_miwus_wui_map_S_wui1_3_2
#define DT_N_S_soc_S_kscan_400a3000_P_wui_maps_IDX_2_PH DT_N_S_npcx_miwus_wui_map_S_wui1_3_2
#define DT_N_S_soc_S_kscan_400a3000_P_wui_maps_IDX_2_EXISTS 1
#define DT_N_S_soc_S_kscan_400a3000_P_wui_maps_IDX_3 DT_N_S_npcx_miwus_wui_map_S_wui1_3_3
#define DT_N_S_soc_S_kscan_400a3000_P_wui_maps_IDX_3_PH DT_N_S_npcx_miwus_wui_map_S_wui1_3_3
#define DT_N_S_soc_S_kscan_400a3000_P_wui_maps_IDX_3_EXISTS 1
#define DT_N_S_soc_S_kscan_400a3000_P_wui_maps_IDX_4 DT_N_S_npcx_miwus_wui_map_S_wui1_3_4
#define DT_N_S_soc_S_kscan_400a3000_P_wui_maps_IDX_4_PH DT_N_S_npcx_miwus_wui_map_S_wui1_3_4
#define DT_N_S_soc_S_kscan_400a3000_P_wui_maps_IDX_4_EXISTS 1
#define DT_N_S_soc_S_kscan_400a3000_P_wui_maps_IDX_5 DT_N_S_npcx_miwus_wui_map_S_wui1_3_5
#define DT_N_S_soc_S_kscan_400a3000_P_wui_maps_IDX_5_PH DT_N_S_npcx_miwus_wui_map_S_wui1_3_5
#define DT_N_S_soc_S_kscan_400a3000_P_wui_maps_IDX_5_EXISTS 1
#define DT_N_S_soc_S_kscan_400a3000_P_wui_maps_IDX_6 DT_N_S_npcx_miwus_wui_map_S_wui1_3_6
#define DT_N_S_soc_S_kscan_400a3000_P_wui_maps_IDX_6_PH DT_N_S_npcx_miwus_wui_map_S_wui1_3_6
#define DT_N_S_soc_S_kscan_400a3000_P_wui_maps_IDX_6_EXISTS 1
#define DT_N_S_soc_S_kscan_400a3000_P_wui_maps_IDX_7 DT_N_S_npcx_miwus_wui_map_S_wui1_3_7
#define DT_N_S_soc_S_kscan_400a3000_P_wui_maps_IDX_7_PH DT_N_S_npcx_miwus_wui_map_S_wui1_3_7
#define DT_N_S_soc_S_kscan_400a3000_P_wui_maps_IDX_7_EXISTS 1
#define DT_N_S_soc_S_kscan_400a3000_P_wui_maps_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_kscan_400a3000, wui_maps, 0) \
	fn(DT_N_S_soc_S_kscan_400a3000, wui_maps, 1) \
	fn(DT_N_S_soc_S_kscan_400a3000, wui_maps, 2) \
	fn(DT_N_S_soc_S_kscan_400a3000, wui_maps, 3) \
	fn(DT_N_S_soc_S_kscan_400a3000, wui_maps, 4) \
	fn(DT_N_S_soc_S_kscan_400a3000, wui_maps, 5) \
	fn(DT_N_S_soc_S_kscan_400a3000, wui_maps, 6) \
	fn(DT_N_S_soc_S_kscan_400a3000, wui_maps, 7)
#define DT_N_S_soc_S_kscan_400a3000_P_wui_maps_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_kscan_400a3000, wui_maps, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_kscan_400a3000, wui_maps, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_kscan_400a3000, wui_maps, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_kscan_400a3000, wui_maps, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_kscan_400a3000, wui_maps, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_kscan_400a3000, wui_maps, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_kscan_400a3000, wui_maps, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_kscan_400a3000, wui_maps, 7)
#define DT_N_S_soc_S_kscan_400a3000_P_wui_maps_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_kscan_400a3000, wui_maps, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_kscan_400a3000, wui_maps, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_kscan_400a3000, wui_maps, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_kscan_400a3000, wui_maps, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_kscan_400a3000, wui_maps, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_kscan_400a3000, wui_maps, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_kscan_400a3000, wui_maps, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_kscan_400a3000, wui_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_kscan_400a3000_P_wui_maps_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_kscan_400a3000, wui_maps, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_kscan_400a3000, wui_maps, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_kscan_400a3000, wui_maps, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_kscan_400a3000, wui_maps, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_kscan_400a3000, wui_maps, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_kscan_400a3000, wui_maps, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_kscan_400a3000, wui_maps, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_kscan_400a3000, wui_maps, 7, __VA_ARGS__)
#define DT_N_S_soc_S_kscan_400a3000_P_wui_maps_LEN 8
#define DT_N_S_soc_S_kscan_400a3000_P_wui_maps_EXISTS 1
#define DT_N_S_soc_S_kscan_400a3000_P_poll_period_ms 5
#define DT_N_S_soc_S_kscan_400a3000_P_poll_period_ms_EXISTS 1
#define DT_N_S_soc_S_kscan_400a3000_P_poll_timeout_ms 100
#define DT_N_S_soc_S_kscan_400a3000_P_poll_timeout_ms_EXISTS 1
#define DT_N_S_soc_S_kscan_400a3000_P_debounce_down_ms 10
#define DT_N_S_soc_S_kscan_400a3000_P_debounce_down_ms_EXISTS 1
#define DT_N_S_soc_S_kscan_400a3000_P_debounce_up_ms 20
#define DT_N_S_soc_S_kscan_400a3000_P_debounce_up_ms_EXISTS 1
#define DT_N_S_soc_S_kscan_400a3000_P_settle_time_us 50
#define DT_N_S_soc_S_kscan_400a3000_P_settle_time_us_EXISTS 1
#define DT_N_S_soc_S_kscan_400a3000_P_no_ghostkey_check 0
#define DT_N_S_soc_S_kscan_400a3000_P_no_ghostkey_check_EXISTS 1
#define DT_N_S_soc_S_kscan_400a3000_P_status "disabled"
#define DT_N_S_soc_S_kscan_400a3000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_kscan_400a3000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_kscan_400a3000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_kscan_400a3000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_kscan_400a3000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_kscan_400a3000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_kscan_400a3000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_kscan_400a3000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_kscan_400a3000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_kscan_400a3000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_kscan_400a3000, status, 0)
#define DT_N_S_soc_S_kscan_400a3000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_kscan_400a3000, status, 0)
#define DT_N_S_soc_S_kscan_400a3000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_kscan_400a3000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_kscan_400a3000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_kscan_400a3000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_kscan_400a3000_P_status_LEN 1
#define DT_N_S_soc_S_kscan_400a3000_P_status_EXISTS 1
#define DT_N_S_soc_S_kscan_400a3000_P_compatible {"nuvoton,npcx-kbd"}
#define DT_N_S_soc_S_kscan_400a3000_P_compatible_IDX_0 "nuvoton,npcx-kbd"
#define DT_N_S_soc_S_kscan_400a3000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-kbd
#define DT_N_S_soc_S_kscan_400a3000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_kbd
#define DT_N_S_soc_S_kscan_400a3000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_KBD
#define DT_N_S_soc_S_kscan_400a3000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_kscan_400a3000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_kscan_400a3000, compatible, 0)
#define DT_N_S_soc_S_kscan_400a3000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_kscan_400a3000, compatible, 0)
#define DT_N_S_soc_S_kscan_400a3000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_kscan_400a3000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_kscan_400a3000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_kscan_400a3000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_kscan_400a3000_P_compatible_LEN 1
#define DT_N_S_soc_S_kscan_400a3000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_kscan_400a3000_P_interrupts {50 /* 0x32 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_kscan_400a3000_P_interrupts_IDX_0 50
#define DT_N_S_soc_S_kscan_400a3000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_kscan_400a3000_P_interrupts_IDX_1 4
#define DT_N_S_soc_S_kscan_400a3000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_kscan_400a3000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_kscan_400a3000_P_wakeup_source 0
#define DT_N_S_soc_S_kscan_400a3000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_kscan_400a3000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_kscan_400a3000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-4-6
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_4_6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_6_PATH "/npcx-miwus-wui-map/wui1-4-6"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_6_FULL_NAME "wui1-4-6"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_6_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_6_CHILD_IDX 76

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_6_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_6_ORD 426
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_6_ORD_STR_SORTABLE 00426

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_6_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_6_SUPPORTS_ORDS \
	427, /* /soc/lpc@400c1000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_6_EXISTS 1
#define DT_N_NODELABEL_wui_host_acc DT_N_S_npcx_miwus_wui_map_S_wui1_4_6

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_6_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_6_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_6_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_6_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_6_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_6_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_6_P_miwus_IDX_0_VAL_group 3
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_6_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_6_P_miwus_IDX_0_VAL_bit 6
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_6_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_6_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_6, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_6_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_6, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_6_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_6, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_6_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_6, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_6_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_4_6_P_miwus_EXISTS 1

/*
 * Devicetree node: /soc/lpc@400c1000
 *
 * Node identifier: DT_N_S_soc_S_lpc_400c1000
 *
 * Binding (compatible = nuvoton,npcx-host-sub):
 *   $ZEPHYR_BASE/dts/bindings/espi/nuvoton,npcx-host-sub.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_lpc_400c1000_PATH "/soc/lpc@400c1000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_lpc_400c1000_FULL_NAME "lpc@400c1000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_lpc_400c1000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_lpc_400c1000_CHILD_IDX 41

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_lpc_400c1000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_lpc_400c1000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_lpc_400c1000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_lpc_400c1000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_lpc_400c1000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_lpc_400c1000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_lpc_400c1000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_lpc_400c1000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_lpc_400c1000_ORD 427
#define DT_N_S_soc_S_lpc_400c1000_ORD_STR_SORTABLE 00427

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_lpc_400c1000_REQUIRES_ORDS \
	4, /* /soc */ \
	268, /* /soc/clock-controller@4000d000 */ \
	272, /* /soc/interrupt-controller@e000e100 */ \
	426, /* /npcx-miwus-wui-map/wui1-4-6 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_lpc_400c1000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_lpc_400c1000_EXISTS 1
#define DT_N_INST_0_nuvoton_npcx_host_sub DT_N_S_soc_S_lpc_400c1000
#define DT_N_NODELABEL_host_sub           DT_N_S_soc_S_lpc_400c1000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_lpc_400c1000_REG_NUM 6
#define DT_N_S_soc_S_lpc_400c1000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_REG_IDX_0_VAL_ADDRESS 1074532352 /* 0x400c1000 */
#define DT_N_S_soc_S_lpc_400c1000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_lpc_400c1000_REG_IDX_1_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_REG_IDX_1_VAL_ADDRESS 1073807360 /* 0x40010000 */
#define DT_N_S_soc_S_lpc_400c1000_REG_IDX_1_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_lpc_400c1000_REG_IDX_2_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_REG_IDX_2_VAL_ADDRESS 1073799168 /* 0x4000e000 */
#define DT_N_S_soc_S_lpc_400c1000_REG_IDX_2_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_lpc_400c1000_REG_IDX_3_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_REG_IDX_3_VAL_ADDRESS 1074556928 /* 0x400c7000 */
#define DT_N_S_soc_S_lpc_400c1000_REG_IDX_3_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_lpc_400c1000_REG_IDX_4_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_REG_IDX_4_VAL_ADDRESS 1074565120 /* 0x400c9000 */
#define DT_N_S_soc_S_lpc_400c1000_REG_IDX_4_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_lpc_400c1000_REG_IDX_5_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_REG_IDX_5_VAL_ADDRESS 1074573312 /* 0x400cb000 */
#define DT_N_S_soc_S_lpc_400c1000_REG_IDX_5_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_lpc_400c1000_REG_NAME_mswc_VAL_ADDRESS DT_N_S_soc_S_lpc_400c1000_REG_IDX_0_VAL_ADDRESS
#define DT_N_S_soc_S_lpc_400c1000_REG_NAME_mswc_VAL_SIZE DT_N_S_soc_S_lpc_400c1000_REG_IDX_0_VAL_SIZE
#define DT_N_S_soc_S_lpc_400c1000_REG_NAME_shm_VAL_ADDRESS DT_N_S_soc_S_lpc_400c1000_REG_IDX_1_VAL_ADDRESS
#define DT_N_S_soc_S_lpc_400c1000_REG_NAME_shm_VAL_SIZE DT_N_S_soc_S_lpc_400c1000_REG_IDX_1_VAL_SIZE
#define DT_N_S_soc_S_lpc_400c1000_REG_NAME_c2h_VAL_ADDRESS DT_N_S_soc_S_lpc_400c1000_REG_IDX_2_VAL_ADDRESS
#define DT_N_S_soc_S_lpc_400c1000_REG_NAME_c2h_VAL_SIZE DT_N_S_soc_S_lpc_400c1000_REG_IDX_2_VAL_SIZE
#define DT_N_S_soc_S_lpc_400c1000_REG_NAME_kbc_VAL_ADDRESS DT_N_S_soc_S_lpc_400c1000_REG_IDX_3_VAL_ADDRESS
#define DT_N_S_soc_S_lpc_400c1000_REG_NAME_kbc_VAL_SIZE DT_N_S_soc_S_lpc_400c1000_REG_IDX_3_VAL_SIZE
#define DT_N_S_soc_S_lpc_400c1000_REG_NAME_pm_acpi_VAL_ADDRESS DT_N_S_soc_S_lpc_400c1000_REG_IDX_4_VAL_ADDRESS
#define DT_N_S_soc_S_lpc_400c1000_REG_NAME_pm_acpi_VAL_SIZE DT_N_S_soc_S_lpc_400c1000_REG_IDX_4_VAL_SIZE
#define DT_N_S_soc_S_lpc_400c1000_REG_NAME_pm_hcmd_VAL_ADDRESS DT_N_S_soc_S_lpc_400c1000_REG_IDX_5_VAL_ADDRESS
#define DT_N_S_soc_S_lpc_400c1000_REG_NAME_pm_hcmd_VAL_SIZE DT_N_S_soc_S_lpc_400c1000_REG_IDX_5_VAL_SIZE
#define DT_N_S_soc_S_lpc_400c1000_RANGES_NUM 0
#define DT_N_S_soc_S_lpc_400c1000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_lpc_400c1000_IRQ_NUM 5
#define DT_N_S_soc_S_lpc_400c1000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_IRQ_IDX_0_VAL_irq 6
#define DT_N_S_soc_S_lpc_400c1000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_lpc_400c1000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_IRQ_IDX_1_VAL_irq 5
#define DT_N_S_soc_S_lpc_400c1000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_IRQ_IDX_1_VAL_priority 3
#define DT_N_S_soc_S_lpc_400c1000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_IRQ_IDX_2_VAL_irq 4
#define DT_N_S_soc_S_lpc_400c1000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_IRQ_IDX_2_VAL_priority 3
#define DT_N_S_soc_S_lpc_400c1000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_IRQ_IDX_3_VAL_irq 3
#define DT_N_S_soc_S_lpc_400c1000_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_IRQ_IDX_3_VAL_priority 3
#define DT_N_S_soc_S_lpc_400c1000_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_IRQ_IDX_4_VAL_irq 10
#define DT_N_S_soc_S_lpc_400c1000_IRQ_IDX_4_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_IRQ_IDX_4_VAL_priority 3
#define DT_N_S_soc_S_lpc_400c1000_IRQ_IDX_4_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_IRQ_NAME_kbc_ibf_VAL_irq DT_N_S_soc_S_lpc_400c1000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_lpc_400c1000_IRQ_NAME_kbc_ibf_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_IRQ_NAME_kbc_ibf_VAL_priority DT_N_S_soc_S_lpc_400c1000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_lpc_400c1000_IRQ_NAME_kbc_ibf_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_IRQ_NAME_kbc_obe_VAL_irq DT_N_S_soc_S_lpc_400c1000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_lpc_400c1000_IRQ_NAME_kbc_obe_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_IRQ_NAME_kbc_obe_VAL_priority DT_N_S_soc_S_lpc_400c1000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_lpc_400c1000_IRQ_NAME_kbc_obe_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_IRQ_NAME_pmch_ibf_VAL_irq DT_N_S_soc_S_lpc_400c1000_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_lpc_400c1000_IRQ_NAME_pmch_ibf_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_IRQ_NAME_pmch_ibf_VAL_priority DT_N_S_soc_S_lpc_400c1000_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_lpc_400c1000_IRQ_NAME_pmch_ibf_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_IRQ_NAME_pmch_obe_VAL_irq DT_N_S_soc_S_lpc_400c1000_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_lpc_400c1000_IRQ_NAME_pmch_obe_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_IRQ_NAME_pmch_obe_VAL_priority DT_N_S_soc_S_lpc_400c1000_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_lpc_400c1000_IRQ_NAME_pmch_obe_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_IRQ_NAME_p80_fifo_VAL_irq DT_N_S_soc_S_lpc_400c1000_IRQ_IDX_4_VAL_irq
#define DT_N_S_soc_S_lpc_400c1000_IRQ_NAME_p80_fifo_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_IRQ_NAME_p80_fifo_VAL_priority DT_N_S_soc_S_lpc_400c1000_IRQ_IDX_4_VAL_priority
#define DT_N_S_soc_S_lpc_400c1000_IRQ_NAME_p80_fifo_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_COMPAT_MATCHES_nuvoton_npcx_host_sub 1
#define DT_N_S_soc_S_lpc_400c1000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_lpc_400c1000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_COMPAT_MODEL_IDX_0 "npcx-host-sub"
#define DT_N_S_soc_S_lpc_400c1000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_lpc_400c1000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_lpc_400c1000_P_reg {1074532352 /* 0x400c1000 */, 8192 /* 0x2000 */, 1073807360 /* 0x40010000 */, 8192 /* 0x2000 */, 1073799168 /* 0x4000e000 */, 8192 /* 0x2000 */, 1074556928 /* 0x400c7000 */, 8192 /* 0x2000 */, 1074565120 /* 0x400c9000 */, 8192 /* 0x2000 */, 1074573312 /* 0x400cb000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_lpc_400c1000_P_reg_IDX_0 1074532352
#define DT_N_S_soc_S_lpc_400c1000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_lpc_400c1000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_reg_IDX_2 1073807360
#define DT_N_S_soc_S_lpc_400c1000_P_reg_IDX_2_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_reg_IDX_3 8192
#define DT_N_S_soc_S_lpc_400c1000_P_reg_IDX_3_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_reg_IDX_4 1073799168
#define DT_N_S_soc_S_lpc_400c1000_P_reg_IDX_4_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_reg_IDX_5 8192
#define DT_N_S_soc_S_lpc_400c1000_P_reg_IDX_5_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_reg_IDX_6 1074556928
#define DT_N_S_soc_S_lpc_400c1000_P_reg_IDX_6_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_reg_IDX_7 8192
#define DT_N_S_soc_S_lpc_400c1000_P_reg_IDX_7_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_reg_IDX_8 1074565120
#define DT_N_S_soc_S_lpc_400c1000_P_reg_IDX_8_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_reg_IDX_9 8192
#define DT_N_S_soc_S_lpc_400c1000_P_reg_IDX_9_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_reg_IDX_10 1074573312
#define DT_N_S_soc_S_lpc_400c1000_P_reg_IDX_10_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_reg_IDX_11 8192
#define DT_N_S_soc_S_lpc_400c1000_P_reg_IDX_11_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_reg_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_4000d000
#define DT_N_S_soc_S_lpc_400c1000_P_clocks_IDX_0_VAL_bus 7
#define DT_N_S_soc_S_lpc_400c1000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_clocks_IDX_0_VAL_ctl 5
#define DT_N_S_soc_S_lpc_400c1000_P_clocks_IDX_0_VAL_ctl_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_clocks_IDX_0_VAL_bit 3
#define DT_N_S_soc_S_lpc_400c1000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_clocks_IDX_1_PH DT_N_S_soc_S_clock_controller_4000d000
#define DT_N_S_soc_S_lpc_400c1000_P_clocks_IDX_1_VAL_bus 7
#define DT_N_S_soc_S_lpc_400c1000_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_clocks_IDX_1_VAL_ctl 5
#define DT_N_S_soc_S_lpc_400c1000_P_clocks_IDX_1_VAL_ctl_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_clocks_IDX_1_VAL_bit 4
#define DT_N_S_soc_S_lpc_400c1000_P_clocks_IDX_1_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_clocks_IDX_2_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_clocks_IDX_2_PH DT_N_S_soc_S_clock_controller_4000d000
#define DT_N_S_soc_S_lpc_400c1000_P_clocks_IDX_2_VAL_bus 7
#define DT_N_S_soc_S_lpc_400c1000_P_clocks_IDX_2_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_clocks_IDX_2_VAL_ctl 5
#define DT_N_S_soc_S_lpc_400c1000_P_clocks_IDX_2_VAL_ctl_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_clocks_IDX_2_VAL_bit 5
#define DT_N_S_soc_S_lpc_400c1000_P_clocks_IDX_2_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_clocks_IDX_3_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_clocks_IDX_3_PH DT_N_S_soc_S_clock_controller_4000d000
#define DT_N_S_soc_S_lpc_400c1000_P_clocks_IDX_3_VAL_bus 7
#define DT_N_S_soc_S_lpc_400c1000_P_clocks_IDX_3_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_clocks_IDX_3_VAL_ctl 5
#define DT_N_S_soc_S_lpc_400c1000_P_clocks_IDX_3_VAL_ctl_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_clocks_IDX_3_VAL_bit 6
#define DT_N_S_soc_S_lpc_400c1000_P_clocks_IDX_3_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_clocks_IDX_4_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_clocks_IDX_4_PH DT_N_S_soc_S_clock_controller_4000d000
#define DT_N_S_soc_S_lpc_400c1000_P_clocks_IDX_4_VAL_bus 5
#define DT_N_S_soc_S_lpc_400c1000_P_clocks_IDX_4_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_clocks_IDX_4_VAL_ctl 5
#define DT_N_S_soc_S_lpc_400c1000_P_clocks_IDX_4_VAL_ctl_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_clocks_IDX_4_VAL_bit 7
#define DT_N_S_soc_S_lpc_400c1000_P_clocks_IDX_4_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_lpc_400c1000, clocks, 0) \
	fn(DT_N_S_soc_S_lpc_400c1000, clocks, 1) \
	fn(DT_N_S_soc_S_lpc_400c1000, clocks, 2) \
	fn(DT_N_S_soc_S_lpc_400c1000, clocks, 3) \
	fn(DT_N_S_soc_S_lpc_400c1000, clocks, 4)
#define DT_N_S_soc_S_lpc_400c1000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_lpc_400c1000, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_lpc_400c1000, clocks, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_lpc_400c1000, clocks, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_lpc_400c1000, clocks, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_lpc_400c1000, clocks, 4)
#define DT_N_S_soc_S_lpc_400c1000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_lpc_400c1000, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_lpc_400c1000, clocks, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_lpc_400c1000, clocks, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_lpc_400c1000, clocks, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_lpc_400c1000, clocks, 4, __VA_ARGS__)
#define DT_N_S_soc_S_lpc_400c1000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_lpc_400c1000, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_lpc_400c1000, clocks, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_lpc_400c1000, clocks, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_lpc_400c1000, clocks, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_lpc_400c1000, clocks, 4, __VA_ARGS__)
#define DT_N_S_soc_S_lpc_400c1000_P_clocks_LEN 5
#define DT_N_S_soc_S_lpc_400c1000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_host_acc_wui DT_N_S_npcx_miwus_wui_map_S_wui1_4_6
#define DT_N_S_soc_S_lpc_400c1000_P_host_acc_wui_IDX_0 DT_N_S_npcx_miwus_wui_map_S_wui1_4_6
#define DT_N_S_soc_S_lpc_400c1000_P_host_acc_wui_IDX_0_PH DT_N_S_npcx_miwus_wui_map_S_wui1_4_6
#define DT_N_S_soc_S_lpc_400c1000_P_host_acc_wui_IDX_0_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_host_acc_wui_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_lpc_400c1000, host_acc_wui, 0)
#define DT_N_S_soc_S_lpc_400c1000_P_host_acc_wui_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_lpc_400c1000, host_acc_wui, 0)
#define DT_N_S_soc_S_lpc_400c1000_P_host_acc_wui_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_lpc_400c1000, host_acc_wui, 0, __VA_ARGS__)
#define DT_N_S_soc_S_lpc_400c1000_P_host_acc_wui_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_lpc_400c1000, host_acc_wui, 0, __VA_ARGS__)
#define DT_N_S_soc_S_lpc_400c1000_P_host_acc_wui_LEN 1
#define DT_N_S_soc_S_lpc_400c1000_P_host_acc_wui_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_compatible {"nuvoton,npcx-host-sub"}
#define DT_N_S_soc_S_lpc_400c1000_P_compatible_IDX_0 "nuvoton,npcx-host-sub"
#define DT_N_S_soc_S_lpc_400c1000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-host-sub
#define DT_N_S_soc_S_lpc_400c1000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_host_sub
#define DT_N_S_soc_S_lpc_400c1000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_HOST_SUB
#define DT_N_S_soc_S_lpc_400c1000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_lpc_400c1000, compatible, 0)
#define DT_N_S_soc_S_lpc_400c1000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_lpc_400c1000, compatible, 0)
#define DT_N_S_soc_S_lpc_400c1000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_lpc_400c1000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_lpc_400c1000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_lpc_400c1000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_lpc_400c1000_P_compatible_LEN 1
#define DT_N_S_soc_S_lpc_400c1000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_reg_names {"mswc", "shm", "c2h", "kbc", "pm_acpi", "pm_hcmd"}
#define DT_N_S_soc_S_lpc_400c1000_P_reg_names_IDX_0 "mswc"
#define DT_N_S_soc_S_lpc_400c1000_P_reg_names_IDX_0_STRING_UNQUOTED mswc
#define DT_N_S_soc_S_lpc_400c1000_P_reg_names_IDX_0_STRING_TOKEN mswc
#define DT_N_S_soc_S_lpc_400c1000_P_reg_names_IDX_0_STRING_UPPER_TOKEN MSWC
#define DT_N_S_soc_S_lpc_400c1000_P_reg_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_reg_names_IDX_1 "shm"
#define DT_N_S_soc_S_lpc_400c1000_P_reg_names_IDX_1_STRING_UNQUOTED shm
#define DT_N_S_soc_S_lpc_400c1000_P_reg_names_IDX_1_STRING_TOKEN shm
#define DT_N_S_soc_S_lpc_400c1000_P_reg_names_IDX_1_STRING_UPPER_TOKEN SHM
#define DT_N_S_soc_S_lpc_400c1000_P_reg_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_reg_names_IDX_2 "c2h"
#define DT_N_S_soc_S_lpc_400c1000_P_reg_names_IDX_2_STRING_UNQUOTED c2h
#define DT_N_S_soc_S_lpc_400c1000_P_reg_names_IDX_2_STRING_TOKEN c2h
#define DT_N_S_soc_S_lpc_400c1000_P_reg_names_IDX_2_STRING_UPPER_TOKEN C2H
#define DT_N_S_soc_S_lpc_400c1000_P_reg_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_reg_names_IDX_3 "kbc"
#define DT_N_S_soc_S_lpc_400c1000_P_reg_names_IDX_3_STRING_UNQUOTED kbc
#define DT_N_S_soc_S_lpc_400c1000_P_reg_names_IDX_3_STRING_TOKEN kbc
#define DT_N_S_soc_S_lpc_400c1000_P_reg_names_IDX_3_STRING_UPPER_TOKEN KBC
#define DT_N_S_soc_S_lpc_400c1000_P_reg_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_reg_names_IDX_4 "pm_acpi"
#define DT_N_S_soc_S_lpc_400c1000_P_reg_names_IDX_4_STRING_UNQUOTED pm_acpi
#define DT_N_S_soc_S_lpc_400c1000_P_reg_names_IDX_4_STRING_TOKEN pm_acpi
#define DT_N_S_soc_S_lpc_400c1000_P_reg_names_IDX_4_STRING_UPPER_TOKEN PM_ACPI
#define DT_N_S_soc_S_lpc_400c1000_P_reg_names_IDX_4_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_reg_names_IDX_5 "pm_hcmd"
#define DT_N_S_soc_S_lpc_400c1000_P_reg_names_IDX_5_STRING_UNQUOTED pm_hcmd
#define DT_N_S_soc_S_lpc_400c1000_P_reg_names_IDX_5_STRING_TOKEN pm_hcmd
#define DT_N_S_soc_S_lpc_400c1000_P_reg_names_IDX_5_STRING_UPPER_TOKEN PM_HCMD
#define DT_N_S_soc_S_lpc_400c1000_P_reg_names_IDX_5_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_reg_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_lpc_400c1000, reg_names, 0) \
	fn(DT_N_S_soc_S_lpc_400c1000, reg_names, 1) \
	fn(DT_N_S_soc_S_lpc_400c1000, reg_names, 2) \
	fn(DT_N_S_soc_S_lpc_400c1000, reg_names, 3) \
	fn(DT_N_S_soc_S_lpc_400c1000, reg_names, 4) \
	fn(DT_N_S_soc_S_lpc_400c1000, reg_names, 5)
#define DT_N_S_soc_S_lpc_400c1000_P_reg_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_lpc_400c1000, reg_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_lpc_400c1000, reg_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_lpc_400c1000, reg_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_lpc_400c1000, reg_names, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_lpc_400c1000, reg_names, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_lpc_400c1000, reg_names, 5)
#define DT_N_S_soc_S_lpc_400c1000_P_reg_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_lpc_400c1000, reg_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_lpc_400c1000, reg_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_lpc_400c1000, reg_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_lpc_400c1000, reg_names, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_lpc_400c1000, reg_names, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_lpc_400c1000, reg_names, 5, __VA_ARGS__)
#define DT_N_S_soc_S_lpc_400c1000_P_reg_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_lpc_400c1000, reg_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_lpc_400c1000, reg_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_lpc_400c1000, reg_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_lpc_400c1000, reg_names, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_lpc_400c1000, reg_names, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_lpc_400c1000, reg_names, 5, __VA_ARGS__)
#define DT_N_S_soc_S_lpc_400c1000_P_reg_names_LEN 6
#define DT_N_S_soc_S_lpc_400c1000_P_reg_names_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_interrupts {6 /* 0x6 */, 3 /* 0x3 */, 5 /* 0x5 */, 3 /* 0x3 */, 4 /* 0x4 */, 3 /* 0x3 */, 3 /* 0x3 */, 3 /* 0x3 */, 10 /* 0xa */, 3 /* 0x3 */}
#define DT_N_S_soc_S_lpc_400c1000_P_interrupts_IDX_0 6
#define DT_N_S_soc_S_lpc_400c1000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_lpc_400c1000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_interrupts_IDX_2 5
#define DT_N_S_soc_S_lpc_400c1000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_interrupts_IDX_3 3
#define DT_N_S_soc_S_lpc_400c1000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_interrupts_IDX_4 4
#define DT_N_S_soc_S_lpc_400c1000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_interrupts_IDX_5 3
#define DT_N_S_soc_S_lpc_400c1000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_interrupts_IDX_6 3
#define DT_N_S_soc_S_lpc_400c1000_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_interrupts_IDX_7 3
#define DT_N_S_soc_S_lpc_400c1000_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_interrupts_IDX_8 10
#define DT_N_S_soc_S_lpc_400c1000_P_interrupts_IDX_8_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_interrupts_IDX_9 3
#define DT_N_S_soc_S_lpc_400c1000_P_interrupts_IDX_9_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_interrupt_names {"kbc_ibf", "kbc_obe", "pmch_ibf", "pmch_obe", "p80_fifo"}
#define DT_N_S_soc_S_lpc_400c1000_P_interrupt_names_IDX_0 "kbc_ibf"
#define DT_N_S_soc_S_lpc_400c1000_P_interrupt_names_IDX_0_STRING_UNQUOTED kbc_ibf
#define DT_N_S_soc_S_lpc_400c1000_P_interrupt_names_IDX_0_STRING_TOKEN kbc_ibf
#define DT_N_S_soc_S_lpc_400c1000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN KBC_IBF
#define DT_N_S_soc_S_lpc_400c1000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_interrupt_names_IDX_1 "kbc_obe"
#define DT_N_S_soc_S_lpc_400c1000_P_interrupt_names_IDX_1_STRING_UNQUOTED kbc_obe
#define DT_N_S_soc_S_lpc_400c1000_P_interrupt_names_IDX_1_STRING_TOKEN kbc_obe
#define DT_N_S_soc_S_lpc_400c1000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN KBC_OBE
#define DT_N_S_soc_S_lpc_400c1000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_interrupt_names_IDX_2 "pmch_ibf"
#define DT_N_S_soc_S_lpc_400c1000_P_interrupt_names_IDX_2_STRING_UNQUOTED pmch_ibf
#define DT_N_S_soc_S_lpc_400c1000_P_interrupt_names_IDX_2_STRING_TOKEN pmch_ibf
#define DT_N_S_soc_S_lpc_400c1000_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN PMCH_IBF
#define DT_N_S_soc_S_lpc_400c1000_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_interrupt_names_IDX_3 "pmch_obe"
#define DT_N_S_soc_S_lpc_400c1000_P_interrupt_names_IDX_3_STRING_UNQUOTED pmch_obe
#define DT_N_S_soc_S_lpc_400c1000_P_interrupt_names_IDX_3_STRING_TOKEN pmch_obe
#define DT_N_S_soc_S_lpc_400c1000_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN PMCH_OBE
#define DT_N_S_soc_S_lpc_400c1000_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_interrupt_names_IDX_4 "p80_fifo"
#define DT_N_S_soc_S_lpc_400c1000_P_interrupt_names_IDX_4_STRING_UNQUOTED p80_fifo
#define DT_N_S_soc_S_lpc_400c1000_P_interrupt_names_IDX_4_STRING_TOKEN p80_fifo
#define DT_N_S_soc_S_lpc_400c1000_P_interrupt_names_IDX_4_STRING_UPPER_TOKEN P80_FIFO
#define DT_N_S_soc_S_lpc_400c1000_P_interrupt_names_IDX_4_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_lpc_400c1000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_lpc_400c1000, interrupt_names, 1) \
	fn(DT_N_S_soc_S_lpc_400c1000, interrupt_names, 2) \
	fn(DT_N_S_soc_S_lpc_400c1000, interrupt_names, 3) \
	fn(DT_N_S_soc_S_lpc_400c1000, interrupt_names, 4)
#define DT_N_S_soc_S_lpc_400c1000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_lpc_400c1000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_lpc_400c1000, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_lpc_400c1000, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_lpc_400c1000, interrupt_names, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_lpc_400c1000, interrupt_names, 4)
#define DT_N_S_soc_S_lpc_400c1000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_lpc_400c1000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_lpc_400c1000, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_lpc_400c1000, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_lpc_400c1000, interrupt_names, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_lpc_400c1000, interrupt_names, 4, __VA_ARGS__)
#define DT_N_S_soc_S_lpc_400c1000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_lpc_400c1000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_lpc_400c1000, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_lpc_400c1000, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_lpc_400c1000, interrupt_names, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_lpc_400c1000, interrupt_names, 4, __VA_ARGS__)
#define DT_N_S_soc_S_lpc_400c1000_P_interrupt_names_LEN 5
#define DT_N_S_soc_S_lpc_400c1000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_wakeup_source 0
#define DT_N_S_soc_S_lpc_400c1000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_lpc_400c1000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_lpc_400c1000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/mdc@4000c000
 *
 * Node identifier: DT_N_S_soc_S_mdc_4000c000
 *
 * Binding (compatible = syscon):
 *   $ZEPHYR_BASE/dts/bindings/syscon/syscon.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_mdc_4000c000_PATH "/soc/mdc@4000c000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_mdc_4000c000_FULL_NAME "mdc@4000c000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_mdc_4000c000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_mdc_4000c000_CHILD_IDX 5

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_mdc_4000c000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_mdc_4000c000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_mdc_4000c000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_mdc_4000c000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_mdc_4000c000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_mdc_4000c000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_mdc_4000c000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_mdc_4000c000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_mdc_4000c000_ORD 428
#define DT_N_S_soc_S_mdc_4000c000_ORD_STR_SORTABLE 00428

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_mdc_4000c000_REQUIRES_ORDS \
	4, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_mdc_4000c000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_mdc_4000c000_EXISTS 1
#define DT_N_INST_0_syscon DT_N_S_soc_S_mdc_4000c000
#define DT_N_NODELABEL_mdc DT_N_S_soc_S_mdc_4000c000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_mdc_4000c000_REG_NUM 1
#define DT_N_S_soc_S_mdc_4000c000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mdc_4000c000_REG_IDX_0_VAL_ADDRESS 1073790976 /* 0x4000c000 */
#define DT_N_S_soc_S_mdc_4000c000_REG_IDX_0_VAL_SIZE 10 /* 0xa */
#define DT_N_S_soc_S_mdc_4000c000_RANGES_NUM 0
#define DT_N_S_soc_S_mdc_4000c000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_mdc_4000c000_IRQ_NUM 0
#define DT_N_S_soc_S_mdc_4000c000_COMPAT_MATCHES_syscon 1
#define DT_N_S_soc_S_mdc_4000c000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_mdc_4000c000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_mdc_4000c000_P_reg {1073790976 /* 0x4000c000 */, 10 /* 0xa */}
#define DT_N_S_soc_S_mdc_4000c000_P_reg_IDX_0 1073790976
#define DT_N_S_soc_S_mdc_4000c000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mdc_4000c000_P_reg_IDX_1 10
#define DT_N_S_soc_S_mdc_4000c000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_mdc_4000c000_P_reg_EXISTS 1
#define DT_N_S_soc_S_mdc_4000c000_P_reg_io_width 1
#define DT_N_S_soc_S_mdc_4000c000_P_reg_io_width_EXISTS 1
#define DT_N_S_soc_S_mdc_4000c000_P_compatible {"syscon"}
#define DT_N_S_soc_S_mdc_4000c000_P_compatible_IDX_0 "syscon"
#define DT_N_S_soc_S_mdc_4000c000_P_compatible_IDX_0_STRING_UNQUOTED syscon
#define DT_N_S_soc_S_mdc_4000c000_P_compatible_IDX_0_STRING_TOKEN syscon
#define DT_N_S_soc_S_mdc_4000c000_P_compatible_IDX_0_STRING_UPPER_TOKEN SYSCON
#define DT_N_S_soc_S_mdc_4000c000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mdc_4000c000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mdc_4000c000, compatible, 0)
#define DT_N_S_soc_S_mdc_4000c000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mdc_4000c000, compatible, 0)
#define DT_N_S_soc_S_mdc_4000c000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mdc_4000c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mdc_4000c000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mdc_4000c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mdc_4000c000_P_compatible_LEN 1
#define DT_N_S_soc_S_mdc_4000c000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_mdc_4000c000_P_wakeup_source 0
#define DT_N_S_soc_S_mdc_4000c000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_mdc_4000c000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_mdc_4000c000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/mdc@4000c00a
 *
 * Node identifier: DT_N_S_soc_S_mdc_4000c00a
 *
 * Binding (compatible = syscon):
 *   $ZEPHYR_BASE/dts/bindings/syscon/syscon.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_mdc_4000c00a_PATH "/soc/mdc@4000c00a"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_mdc_4000c00a_FULL_NAME "mdc@4000c00a"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_mdc_4000c00a_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_mdc_4000c00a_CHILD_IDX 6

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_mdc_4000c00a_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_mdc_4000c00a_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_mdc_4000c00a_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_mdc_4000c00a_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_mdc_4000c00a_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_mdc_4000c00a_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_mdc_4000c00a_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_mdc_4000c00a_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_mdc_4000c00a_ORD 429
#define DT_N_S_soc_S_mdc_4000c00a_ORD_STR_SORTABLE 00429

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_mdc_4000c00a_REQUIRES_ORDS \
	4, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_mdc_4000c00a_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_mdc_4000c00a_EXISTS 1
#define DT_N_INST_1_syscon        DT_N_S_soc_S_mdc_4000c00a
#define DT_N_NODELABEL_mdc_header DT_N_S_soc_S_mdc_4000c00a

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_mdc_4000c00a_REG_NUM 1
#define DT_N_S_soc_S_mdc_4000c00a_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mdc_4000c00a_REG_IDX_0_VAL_ADDRESS 1073790986 /* 0x4000c00a */
#define DT_N_S_soc_S_mdc_4000c00a_REG_IDX_0_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_mdc_4000c00a_RANGES_NUM 0
#define DT_N_S_soc_S_mdc_4000c00a_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_mdc_4000c00a_IRQ_NUM 0
#define DT_N_S_soc_S_mdc_4000c00a_COMPAT_MATCHES_syscon 1
#define DT_N_S_soc_S_mdc_4000c00a_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_mdc_4000c00a_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_mdc_4000c00a_P_reg {1073790986 /* 0x4000c00a */, 4 /* 0x4 */}
#define DT_N_S_soc_S_mdc_4000c00a_P_reg_IDX_0 1073790986
#define DT_N_S_soc_S_mdc_4000c00a_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mdc_4000c00a_P_reg_IDX_1 4
#define DT_N_S_soc_S_mdc_4000c00a_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_mdc_4000c00a_P_reg_EXISTS 1
#define DT_N_S_soc_S_mdc_4000c00a_P_reg_io_width 2
#define DT_N_S_soc_S_mdc_4000c00a_P_reg_io_width_EXISTS 1
#define DT_N_S_soc_S_mdc_4000c00a_P_compatible {"syscon"}
#define DT_N_S_soc_S_mdc_4000c00a_P_compatible_IDX_0 "syscon"
#define DT_N_S_soc_S_mdc_4000c00a_P_compatible_IDX_0_STRING_UNQUOTED syscon
#define DT_N_S_soc_S_mdc_4000c00a_P_compatible_IDX_0_STRING_TOKEN syscon
#define DT_N_S_soc_S_mdc_4000c00a_P_compatible_IDX_0_STRING_UPPER_TOKEN SYSCON
#define DT_N_S_soc_S_mdc_4000c00a_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mdc_4000c00a_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mdc_4000c00a, compatible, 0)
#define DT_N_S_soc_S_mdc_4000c00a_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mdc_4000c00a, compatible, 0)
#define DT_N_S_soc_S_mdc_4000c00a_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mdc_4000c00a, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mdc_4000c00a_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mdc_4000c00a, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mdc_4000c00a_P_compatible_LEN 1
#define DT_N_S_soc_S_mdc_4000c00a_P_compatible_EXISTS 1
#define DT_N_S_soc_S_mdc_4000c00a_P_wakeup_source 0
#define DT_N_S_soc_S_mdc_4000c00a_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_mdc_4000c00a_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_mdc_4000c00a_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peci@400d4000
 *
 * Node identifier: DT_N_S_soc_S_peci_400d4000
 *
 * Binding (compatible = nuvoton,npcx-peci):
 *   $ZEPHYR_BASE/dts/bindings/peci/nuvoton,npcx-peci.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peci_400d4000_PATH "/soc/peci@400d4000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peci_400d4000_FULL_NAME "peci@400d4000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_peci_400d4000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peci_400d4000_CHILD_IDX 55

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peci_400d4000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peci_400d4000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peci_400d4000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peci_400d4000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peci_400d4000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peci_400d4000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peci_400d4000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peci_400d4000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peci_400d4000_ORD 430
#define DT_N_S_soc_S_peci_400d4000_ORD_STR_SORTABLE 00430

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peci_400d4000_REQUIRES_ORDS \
	4, /* /soc */ \
	268, /* /soc/clock-controller@4000d000 */ \
	272, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peci_400d4000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peci_400d4000_EXISTS 1
#define DT_N_INST_0_nuvoton_npcx_peci DT_N_S_soc_S_peci_400d4000
#define DT_N_NODELABEL_peci0          DT_N_S_soc_S_peci_400d4000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peci_400d4000_REG_NUM 1
#define DT_N_S_soc_S_peci_400d4000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peci_400d4000_REG_IDX_0_VAL_ADDRESS 1074610176 /* 0x400d4000 */
#define DT_N_S_soc_S_peci_400d4000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peci_400d4000_RANGES_NUM 0
#define DT_N_S_soc_S_peci_400d4000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peci_400d4000_IRQ_NUM 1
#define DT_N_S_soc_S_peci_400d4000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peci_400d4000_IRQ_IDX_0_VAL_irq 9
#define DT_N_S_soc_S_peci_400d4000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peci_400d4000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peci_400d4000_IRQ_IDX_0_VAL_priority 4
#define DT_N_S_soc_S_peci_400d4000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peci_400d4000_COMPAT_MATCHES_nuvoton_npcx_peci 1
#define DT_N_S_soc_S_peci_400d4000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peci_400d4000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_peci_400d4000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peci_400d4000_COMPAT_MODEL_IDX_0 "npcx-peci"
#define DT_N_S_soc_S_peci_400d4000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peci_400d4000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peci_400d4000_P_status "disabled"
#define DT_N_S_soc_S_peci_400d4000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peci_400d4000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peci_400d4000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peci_400d4000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peci_400d4000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peci_400d4000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peci_400d4000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peci_400d4000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peci_400d4000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peci_400d4000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peci_400d4000, status, 0)
#define DT_N_S_soc_S_peci_400d4000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peci_400d4000, status, 0)
#define DT_N_S_soc_S_peci_400d4000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peci_400d4000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peci_400d4000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peci_400d4000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peci_400d4000_P_status_LEN 1
#define DT_N_S_soc_S_peci_400d4000_P_status_EXISTS 1
#define DT_N_S_soc_S_peci_400d4000_P_compatible {"nuvoton,npcx-peci"}
#define DT_N_S_soc_S_peci_400d4000_P_compatible_IDX_0 "nuvoton,npcx-peci"
#define DT_N_S_soc_S_peci_400d4000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-peci
#define DT_N_S_soc_S_peci_400d4000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_peci
#define DT_N_S_soc_S_peci_400d4000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_PECI
#define DT_N_S_soc_S_peci_400d4000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peci_400d4000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peci_400d4000, compatible, 0)
#define DT_N_S_soc_S_peci_400d4000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peci_400d4000, compatible, 0)
#define DT_N_S_soc_S_peci_400d4000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peci_400d4000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peci_400d4000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peci_400d4000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peci_400d4000_P_compatible_LEN 1
#define DT_N_S_soc_S_peci_400d4000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peci_400d4000_P_reg {1074610176 /* 0x400d4000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peci_400d4000_P_reg_IDX_0 1074610176
#define DT_N_S_soc_S_peci_400d4000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peci_400d4000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peci_400d4000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peci_400d4000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peci_400d4000_P_interrupts {9 /* 0x9 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_peci_400d4000_P_interrupts_IDX_0 9
#define DT_N_S_soc_S_peci_400d4000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peci_400d4000_P_interrupts_IDX_1 4
#define DT_N_S_soc_S_peci_400d4000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peci_400d4000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peci_400d4000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peci_400d4000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_4000d000
#define DT_N_S_soc_S_peci_400d4000_P_clocks_IDX_0_VAL_bus 10
#define DT_N_S_soc_S_peci_400d4000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_peci_400d4000_P_clocks_IDX_0_VAL_ctl 4
#define DT_N_S_soc_S_peci_400d4000_P_clocks_IDX_0_VAL_ctl_EXISTS 1
#define DT_N_S_soc_S_peci_400d4000_P_clocks_IDX_0_VAL_bit 5
#define DT_N_S_soc_S_peci_400d4000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_peci_400d4000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peci_400d4000, clocks, 0)
#define DT_N_S_soc_S_peci_400d4000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peci_400d4000, clocks, 0)
#define DT_N_S_soc_S_peci_400d4000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peci_400d4000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peci_400d4000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peci_400d4000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peci_400d4000_P_clocks_LEN 1
#define DT_N_S_soc_S_peci_400d4000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peci_400d4000_P_wakeup_source 0
#define DT_N_S_soc_S_peci_400d4000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peci_400d4000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peci_400d4000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pwm@40080000
 *
 * Node identifier: DT_N_S_soc_S_pwm_40080000
 *
 * Binding (compatible = nuvoton,npcx-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/nuvoton,npcx-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm_40080000_PATH "/soc/pwm@40080000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm_40080000_FULL_NAME "pwm@40080000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm_40080000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pwm_40080000_CHILD_IDX 30

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pwm_40080000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm_40080000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm_40080000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm_40080000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pwm_40080000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm_40080000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm_40080000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm_40080000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm_40080000_ORD 431
#define DT_N_S_soc_S_pwm_40080000_ORD_STR_SORTABLE 00431

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm_40080000_REQUIRES_ORDS \
	4, /* /soc */ \
	268, /* /soc/clock-controller@4000d000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm_40080000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm_40080000_EXISTS 1
#define DT_N_INST_1_nuvoton_npcx_pwm DT_N_S_soc_S_pwm_40080000
#define DT_N_NODELABEL_pwma          DT_N_S_soc_S_pwm_40080000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm_40080000_REG_NUM 1
#define DT_N_S_soc_S_pwm_40080000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40080000_REG_IDX_0_VAL_ADDRESS 1074266112 /* 0x40080000 */
#define DT_N_S_soc_S_pwm_40080000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_pwm_40080000_RANGES_NUM 0
#define DT_N_S_soc_S_pwm_40080000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm_40080000_IRQ_NUM 0
#define DT_N_S_soc_S_pwm_40080000_COMPAT_MATCHES_nuvoton_npcx_pwm 1
#define DT_N_S_soc_S_pwm_40080000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40080000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_pwm_40080000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40080000_COMPAT_MODEL_IDX_0 "npcx-pwm"
#define DT_N_S_soc_S_pwm_40080000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm_40080000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pwm_40080000_P_reg {1074266112 /* 0x40080000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_pwm_40080000_P_reg_IDX_0 1074266112
#define DT_N_S_soc_S_pwm_40080000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40080000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_pwm_40080000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm_40080000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm_40080000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40080000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_4000d000
#define DT_N_S_soc_S_pwm_40080000_P_clocks_IDX_0_VAL_bus 6
#define DT_N_S_soc_S_pwm_40080000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pwm_40080000_P_clocks_IDX_0_VAL_ctl 2
#define DT_N_S_soc_S_pwm_40080000_P_clocks_IDX_0_VAL_ctl_EXISTS 1
#define DT_N_S_soc_S_pwm_40080000_P_clocks_IDX_0_VAL_bit 0
#define DT_N_S_soc_S_pwm_40080000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_pwm_40080000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm_40080000, clocks, 0)
#define DT_N_S_soc_S_pwm_40080000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm_40080000, clocks, 0)
#define DT_N_S_soc_S_pwm_40080000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm_40080000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_40080000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm_40080000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_40080000_P_clocks_LEN 1
#define DT_N_S_soc_S_pwm_40080000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pwm_40080000_P_pwm_channel 0
#define DT_N_S_soc_S_pwm_40080000_P_pwm_channel_EXISTS 1
#define DT_N_S_soc_S_pwm_40080000_P_status "disabled"
#define DT_N_S_soc_S_pwm_40080000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_pwm_40080000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_pwm_40080000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm_40080000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_pwm_40080000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40080000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_pwm_40080000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pwm_40080000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_pwm_40080000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm_40080000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm_40080000, status, 0)
#define DT_N_S_soc_S_pwm_40080000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm_40080000, status, 0)
#define DT_N_S_soc_S_pwm_40080000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm_40080000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_40080000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm_40080000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_40080000_P_status_LEN 1
#define DT_N_S_soc_S_pwm_40080000_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm_40080000_P_compatible {"nuvoton,npcx-pwm"}
#define DT_N_S_soc_S_pwm_40080000_P_compatible_IDX_0 "nuvoton,npcx-pwm"
#define DT_N_S_soc_S_pwm_40080000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-pwm
#define DT_N_S_soc_S_pwm_40080000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_pwm
#define DT_N_S_soc_S_pwm_40080000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_PWM
#define DT_N_S_soc_S_pwm_40080000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40080000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm_40080000, compatible, 0)
#define DT_N_S_soc_S_pwm_40080000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm_40080000, compatible, 0)
#define DT_N_S_soc_S_pwm_40080000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm_40080000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_40080000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm_40080000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_40080000_P_compatible_LEN 1
#define DT_N_S_soc_S_pwm_40080000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm_40080000_P_wakeup_source 0
#define DT_N_S_soc_S_pwm_40080000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pwm_40080000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pwm_40080000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pwm@40084000
 *
 * Node identifier: DT_N_S_soc_S_pwm_40084000
 *
 * Binding (compatible = nuvoton,npcx-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/nuvoton,npcx-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm_40084000_PATH "/soc/pwm@40084000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm_40084000_FULL_NAME "pwm@40084000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm_40084000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pwm_40084000_CHILD_IDX 32

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pwm_40084000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm_40084000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm_40084000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm_40084000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pwm_40084000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm_40084000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm_40084000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm_40084000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm_40084000_ORD 432
#define DT_N_S_soc_S_pwm_40084000_ORD_STR_SORTABLE 00432

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm_40084000_REQUIRES_ORDS \
	4, /* /soc */ \
	268, /* /soc/clock-controller@4000d000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm_40084000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm_40084000_EXISTS 1
#define DT_N_INST_2_nuvoton_npcx_pwm DT_N_S_soc_S_pwm_40084000
#define DT_N_NODELABEL_pwmc          DT_N_S_soc_S_pwm_40084000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm_40084000_REG_NUM 1
#define DT_N_S_soc_S_pwm_40084000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40084000_REG_IDX_0_VAL_ADDRESS 1074282496 /* 0x40084000 */
#define DT_N_S_soc_S_pwm_40084000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_pwm_40084000_RANGES_NUM 0
#define DT_N_S_soc_S_pwm_40084000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm_40084000_IRQ_NUM 0
#define DT_N_S_soc_S_pwm_40084000_COMPAT_MATCHES_nuvoton_npcx_pwm 1
#define DT_N_S_soc_S_pwm_40084000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40084000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_pwm_40084000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40084000_COMPAT_MODEL_IDX_0 "npcx-pwm"
#define DT_N_S_soc_S_pwm_40084000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm_40084000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pwm_40084000_P_reg {1074282496 /* 0x40084000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_pwm_40084000_P_reg_IDX_0 1074282496
#define DT_N_S_soc_S_pwm_40084000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40084000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_pwm_40084000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm_40084000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm_40084000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40084000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_4000d000
#define DT_N_S_soc_S_pwm_40084000_P_clocks_IDX_0_VAL_bus 6
#define DT_N_S_soc_S_pwm_40084000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pwm_40084000_P_clocks_IDX_0_VAL_ctl 2
#define DT_N_S_soc_S_pwm_40084000_P_clocks_IDX_0_VAL_ctl_EXISTS 1
#define DT_N_S_soc_S_pwm_40084000_P_clocks_IDX_0_VAL_bit 2
#define DT_N_S_soc_S_pwm_40084000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_pwm_40084000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm_40084000, clocks, 0)
#define DT_N_S_soc_S_pwm_40084000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm_40084000, clocks, 0)
#define DT_N_S_soc_S_pwm_40084000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm_40084000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_40084000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm_40084000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_40084000_P_clocks_LEN 1
#define DT_N_S_soc_S_pwm_40084000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pwm_40084000_P_pwm_channel 2
#define DT_N_S_soc_S_pwm_40084000_P_pwm_channel_EXISTS 1
#define DT_N_S_soc_S_pwm_40084000_P_status "disabled"
#define DT_N_S_soc_S_pwm_40084000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_pwm_40084000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_pwm_40084000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm_40084000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_pwm_40084000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40084000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_pwm_40084000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pwm_40084000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_pwm_40084000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm_40084000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm_40084000, status, 0)
#define DT_N_S_soc_S_pwm_40084000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm_40084000, status, 0)
#define DT_N_S_soc_S_pwm_40084000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm_40084000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_40084000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm_40084000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_40084000_P_status_LEN 1
#define DT_N_S_soc_S_pwm_40084000_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm_40084000_P_compatible {"nuvoton,npcx-pwm"}
#define DT_N_S_soc_S_pwm_40084000_P_compatible_IDX_0 "nuvoton,npcx-pwm"
#define DT_N_S_soc_S_pwm_40084000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-pwm
#define DT_N_S_soc_S_pwm_40084000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_pwm
#define DT_N_S_soc_S_pwm_40084000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_PWM
#define DT_N_S_soc_S_pwm_40084000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40084000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm_40084000, compatible, 0)
#define DT_N_S_soc_S_pwm_40084000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm_40084000, compatible, 0)
#define DT_N_S_soc_S_pwm_40084000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm_40084000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_40084000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm_40084000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_40084000_P_compatible_LEN 1
#define DT_N_S_soc_S_pwm_40084000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm_40084000_P_wakeup_source 0
#define DT_N_S_soc_S_pwm_40084000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pwm_40084000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pwm_40084000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pwm@40086000
 *
 * Node identifier: DT_N_S_soc_S_pwm_40086000
 *
 * Binding (compatible = nuvoton,npcx-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/nuvoton,npcx-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm_40086000_PATH "/soc/pwm@40086000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm_40086000_FULL_NAME "pwm@40086000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm_40086000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pwm_40086000_CHILD_IDX 33

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pwm_40086000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm_40086000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm_40086000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm_40086000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pwm_40086000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm_40086000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm_40086000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm_40086000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm_40086000_ORD 433
#define DT_N_S_soc_S_pwm_40086000_ORD_STR_SORTABLE 00433

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm_40086000_REQUIRES_ORDS \
	4, /* /soc */ \
	268, /* /soc/clock-controller@4000d000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm_40086000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm_40086000_EXISTS 1
#define DT_N_INST_3_nuvoton_npcx_pwm DT_N_S_soc_S_pwm_40086000
#define DT_N_NODELABEL_pwmd          DT_N_S_soc_S_pwm_40086000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm_40086000_REG_NUM 1
#define DT_N_S_soc_S_pwm_40086000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40086000_REG_IDX_0_VAL_ADDRESS 1074290688 /* 0x40086000 */
#define DT_N_S_soc_S_pwm_40086000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_pwm_40086000_RANGES_NUM 0
#define DT_N_S_soc_S_pwm_40086000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm_40086000_IRQ_NUM 0
#define DT_N_S_soc_S_pwm_40086000_COMPAT_MATCHES_nuvoton_npcx_pwm 1
#define DT_N_S_soc_S_pwm_40086000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40086000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_pwm_40086000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40086000_COMPAT_MODEL_IDX_0 "npcx-pwm"
#define DT_N_S_soc_S_pwm_40086000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm_40086000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pwm_40086000_P_reg {1074290688 /* 0x40086000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_pwm_40086000_P_reg_IDX_0 1074290688
#define DT_N_S_soc_S_pwm_40086000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40086000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_pwm_40086000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm_40086000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm_40086000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40086000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_4000d000
#define DT_N_S_soc_S_pwm_40086000_P_clocks_IDX_0_VAL_bus 6
#define DT_N_S_soc_S_pwm_40086000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pwm_40086000_P_clocks_IDX_0_VAL_ctl 2
#define DT_N_S_soc_S_pwm_40086000_P_clocks_IDX_0_VAL_ctl_EXISTS 1
#define DT_N_S_soc_S_pwm_40086000_P_clocks_IDX_0_VAL_bit 3
#define DT_N_S_soc_S_pwm_40086000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_pwm_40086000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm_40086000, clocks, 0)
#define DT_N_S_soc_S_pwm_40086000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm_40086000, clocks, 0)
#define DT_N_S_soc_S_pwm_40086000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm_40086000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_40086000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm_40086000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_40086000_P_clocks_LEN 1
#define DT_N_S_soc_S_pwm_40086000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pwm_40086000_P_pwm_channel 3
#define DT_N_S_soc_S_pwm_40086000_P_pwm_channel_EXISTS 1
#define DT_N_S_soc_S_pwm_40086000_P_status "disabled"
#define DT_N_S_soc_S_pwm_40086000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_pwm_40086000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_pwm_40086000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm_40086000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_pwm_40086000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40086000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_pwm_40086000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pwm_40086000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_pwm_40086000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm_40086000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm_40086000, status, 0)
#define DT_N_S_soc_S_pwm_40086000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm_40086000, status, 0)
#define DT_N_S_soc_S_pwm_40086000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm_40086000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_40086000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm_40086000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_40086000_P_status_LEN 1
#define DT_N_S_soc_S_pwm_40086000_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm_40086000_P_compatible {"nuvoton,npcx-pwm"}
#define DT_N_S_soc_S_pwm_40086000_P_compatible_IDX_0 "nuvoton,npcx-pwm"
#define DT_N_S_soc_S_pwm_40086000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-pwm
#define DT_N_S_soc_S_pwm_40086000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_pwm
#define DT_N_S_soc_S_pwm_40086000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_PWM
#define DT_N_S_soc_S_pwm_40086000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40086000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm_40086000, compatible, 0)
#define DT_N_S_soc_S_pwm_40086000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm_40086000, compatible, 0)
#define DT_N_S_soc_S_pwm_40086000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm_40086000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_40086000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm_40086000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_40086000_P_compatible_LEN 1
#define DT_N_S_soc_S_pwm_40086000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm_40086000_P_wakeup_source 0
#define DT_N_S_soc_S_pwm_40086000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pwm_40086000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pwm_40086000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pwm@4008a000
 *
 * Node identifier: DT_N_S_soc_S_pwm_4008a000
 *
 * Binding (compatible = nuvoton,npcx-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/nuvoton,npcx-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm_4008a000_PATH "/soc/pwm@4008a000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm_4008a000_FULL_NAME "pwm@4008a000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm_4008a000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pwm_4008a000_CHILD_IDX 34

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pwm_4008a000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm_4008a000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm_4008a000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm_4008a000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pwm_4008a000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm_4008a000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm_4008a000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm_4008a000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm_4008a000_ORD 434
#define DT_N_S_soc_S_pwm_4008a000_ORD_STR_SORTABLE 00434

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm_4008a000_REQUIRES_ORDS \
	4, /* /soc */ \
	268, /* /soc/clock-controller@4000d000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm_4008a000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm_4008a000_EXISTS 1
#define DT_N_INST_4_nuvoton_npcx_pwm DT_N_S_soc_S_pwm_4008a000
#define DT_N_NODELABEL_pwmf          DT_N_S_soc_S_pwm_4008a000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm_4008a000_REG_NUM 1
#define DT_N_S_soc_S_pwm_4008a000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_4008a000_REG_IDX_0_VAL_ADDRESS 1074307072 /* 0x4008a000 */
#define DT_N_S_soc_S_pwm_4008a000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_pwm_4008a000_RANGES_NUM 0
#define DT_N_S_soc_S_pwm_4008a000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm_4008a000_IRQ_NUM 0
#define DT_N_S_soc_S_pwm_4008a000_COMPAT_MATCHES_nuvoton_npcx_pwm 1
#define DT_N_S_soc_S_pwm_4008a000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_4008a000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_pwm_4008a000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_4008a000_COMPAT_MODEL_IDX_0 "npcx-pwm"
#define DT_N_S_soc_S_pwm_4008a000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm_4008a000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pwm_4008a000_P_reg {1074307072 /* 0x4008a000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_pwm_4008a000_P_reg_IDX_0 1074307072
#define DT_N_S_soc_S_pwm_4008a000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_4008a000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_pwm_4008a000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm_4008a000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm_4008a000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_4008a000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_4000d000
#define DT_N_S_soc_S_pwm_4008a000_P_clocks_IDX_0_VAL_bus 6
#define DT_N_S_soc_S_pwm_4008a000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pwm_4008a000_P_clocks_IDX_0_VAL_ctl 2
#define DT_N_S_soc_S_pwm_4008a000_P_clocks_IDX_0_VAL_ctl_EXISTS 1
#define DT_N_S_soc_S_pwm_4008a000_P_clocks_IDX_0_VAL_bit 5
#define DT_N_S_soc_S_pwm_4008a000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_pwm_4008a000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm_4008a000, clocks, 0)
#define DT_N_S_soc_S_pwm_4008a000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm_4008a000, clocks, 0)
#define DT_N_S_soc_S_pwm_4008a000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm_4008a000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_4008a000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm_4008a000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_4008a000_P_clocks_LEN 1
#define DT_N_S_soc_S_pwm_4008a000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pwm_4008a000_P_pwm_channel 5
#define DT_N_S_soc_S_pwm_4008a000_P_pwm_channel_EXISTS 1
#define DT_N_S_soc_S_pwm_4008a000_P_status "disabled"
#define DT_N_S_soc_S_pwm_4008a000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_pwm_4008a000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_pwm_4008a000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm_4008a000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_pwm_4008a000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_4008a000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_pwm_4008a000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pwm_4008a000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_pwm_4008a000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm_4008a000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm_4008a000, status, 0)
#define DT_N_S_soc_S_pwm_4008a000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm_4008a000, status, 0)
#define DT_N_S_soc_S_pwm_4008a000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm_4008a000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_4008a000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm_4008a000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_4008a000_P_status_LEN 1
#define DT_N_S_soc_S_pwm_4008a000_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm_4008a000_P_compatible {"nuvoton,npcx-pwm"}
#define DT_N_S_soc_S_pwm_4008a000_P_compatible_IDX_0 "nuvoton,npcx-pwm"
#define DT_N_S_soc_S_pwm_4008a000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-pwm
#define DT_N_S_soc_S_pwm_4008a000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_pwm
#define DT_N_S_soc_S_pwm_4008a000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_PWM
#define DT_N_S_soc_S_pwm_4008a000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_4008a000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm_4008a000, compatible, 0)
#define DT_N_S_soc_S_pwm_4008a000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm_4008a000, compatible, 0)
#define DT_N_S_soc_S_pwm_4008a000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm_4008a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_4008a000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm_4008a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_4008a000_P_compatible_LEN 1
#define DT_N_S_soc_S_pwm_4008a000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm_4008a000_P_wakeup_source 0
#define DT_N_S_soc_S_pwm_4008a000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pwm_4008a000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pwm_4008a000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pwm@40090000
 *
 * Node identifier: DT_N_S_soc_S_pwm_40090000
 *
 * Binding (compatible = nuvoton,npcx-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/nuvoton,npcx-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm_40090000_PATH "/soc/pwm@40090000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm_40090000_FULL_NAME "pwm@40090000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm_40090000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pwm_40090000_CHILD_IDX 35

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pwm_40090000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm_40090000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm_40090000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm_40090000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pwm_40090000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm_40090000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm_40090000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm_40090000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm_40090000_ORD 435
#define DT_N_S_soc_S_pwm_40090000_ORD_STR_SORTABLE 00435

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm_40090000_REQUIRES_ORDS \
	4, /* /soc */ \
	268, /* /soc/clock-controller@4000d000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm_40090000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm_40090000_EXISTS 1
#define DT_N_INST_5_nuvoton_npcx_pwm DT_N_S_soc_S_pwm_40090000
#define DT_N_NODELABEL_pwmi          DT_N_S_soc_S_pwm_40090000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm_40090000_REG_NUM 1
#define DT_N_S_soc_S_pwm_40090000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40090000_REG_IDX_0_VAL_ADDRESS 1074331648 /* 0x40090000 */
#define DT_N_S_soc_S_pwm_40090000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_pwm_40090000_RANGES_NUM 0
#define DT_N_S_soc_S_pwm_40090000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm_40090000_IRQ_NUM 0
#define DT_N_S_soc_S_pwm_40090000_COMPAT_MATCHES_nuvoton_npcx_pwm 1
#define DT_N_S_soc_S_pwm_40090000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40090000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_pwm_40090000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40090000_COMPAT_MODEL_IDX_0 "npcx-pwm"
#define DT_N_S_soc_S_pwm_40090000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm_40090000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pwm_40090000_P_reg {1074331648 /* 0x40090000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_pwm_40090000_P_reg_IDX_0 1074331648
#define DT_N_S_soc_S_pwm_40090000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40090000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_pwm_40090000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm_40090000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm_40090000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40090000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_4000d000
#define DT_N_S_soc_S_pwm_40090000_P_clocks_IDX_0_VAL_bus 6
#define DT_N_S_soc_S_pwm_40090000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pwm_40090000_P_clocks_IDX_0_VAL_ctl 0
#define DT_N_S_soc_S_pwm_40090000_P_clocks_IDX_0_VAL_ctl_EXISTS 1
#define DT_N_S_soc_S_pwm_40090000_P_clocks_IDX_0_VAL_bit 0
#define DT_N_S_soc_S_pwm_40090000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_pwm_40090000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm_40090000, clocks, 0)
#define DT_N_S_soc_S_pwm_40090000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm_40090000, clocks, 0)
#define DT_N_S_soc_S_pwm_40090000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm_40090000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_40090000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm_40090000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_40090000_P_clocks_LEN 1
#define DT_N_S_soc_S_pwm_40090000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pwm_40090000_P_pwm_channel 9
#define DT_N_S_soc_S_pwm_40090000_P_pwm_channel_EXISTS 1
#define DT_N_S_soc_S_pwm_40090000_P_status "disabled"
#define DT_N_S_soc_S_pwm_40090000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_pwm_40090000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_pwm_40090000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm_40090000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_pwm_40090000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40090000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_pwm_40090000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pwm_40090000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_pwm_40090000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm_40090000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm_40090000, status, 0)
#define DT_N_S_soc_S_pwm_40090000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm_40090000, status, 0)
#define DT_N_S_soc_S_pwm_40090000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm_40090000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_40090000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm_40090000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_40090000_P_status_LEN 1
#define DT_N_S_soc_S_pwm_40090000_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm_40090000_P_compatible {"nuvoton,npcx-pwm"}
#define DT_N_S_soc_S_pwm_40090000_P_compatible_IDX_0 "nuvoton,npcx-pwm"
#define DT_N_S_soc_S_pwm_40090000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-pwm
#define DT_N_S_soc_S_pwm_40090000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_pwm
#define DT_N_S_soc_S_pwm_40090000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_PWM
#define DT_N_S_soc_S_pwm_40090000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40090000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm_40090000, compatible, 0)
#define DT_N_S_soc_S_pwm_40090000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm_40090000, compatible, 0)
#define DT_N_S_soc_S_pwm_40090000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm_40090000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_40090000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm_40090000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_40090000_P_compatible_LEN 1
#define DT_N_S_soc_S_pwm_40090000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm_40090000_P_wakeup_source 0
#define DT_N_S_soc_S_pwm_40090000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pwm_40090000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pwm_40090000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pwm@40092000
 *
 * Node identifier: DT_N_S_soc_S_pwm_40092000
 *
 * Binding (compatible = nuvoton,npcx-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/nuvoton,npcx-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm_40092000_PATH "/soc/pwm@40092000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm_40092000_FULL_NAME "pwm@40092000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm_40092000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pwm_40092000_CHILD_IDX 36

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pwm_40092000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm_40092000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm_40092000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm_40092000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pwm_40092000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm_40092000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm_40092000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm_40092000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm_40092000_ORD 436
#define DT_N_S_soc_S_pwm_40092000_ORD_STR_SORTABLE 00436

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm_40092000_REQUIRES_ORDS \
	4, /* /soc */ \
	268, /* /soc/clock-controller@4000d000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm_40092000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm_40092000_EXISTS 1
#define DT_N_INST_6_nuvoton_npcx_pwm DT_N_S_soc_S_pwm_40092000
#define DT_N_NODELABEL_pwmj          DT_N_S_soc_S_pwm_40092000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm_40092000_REG_NUM 1
#define DT_N_S_soc_S_pwm_40092000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40092000_REG_IDX_0_VAL_ADDRESS 1074339840 /* 0x40092000 */
#define DT_N_S_soc_S_pwm_40092000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_pwm_40092000_RANGES_NUM 0
#define DT_N_S_soc_S_pwm_40092000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm_40092000_IRQ_NUM 0
#define DT_N_S_soc_S_pwm_40092000_COMPAT_MATCHES_nuvoton_npcx_pwm 1
#define DT_N_S_soc_S_pwm_40092000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40092000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_pwm_40092000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40092000_COMPAT_MODEL_IDX_0 "npcx-pwm"
#define DT_N_S_soc_S_pwm_40092000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm_40092000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pwm_40092000_P_reg {1074339840 /* 0x40092000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_pwm_40092000_P_reg_IDX_0 1074339840
#define DT_N_S_soc_S_pwm_40092000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40092000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_pwm_40092000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm_40092000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm_40092000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40092000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_4000d000
#define DT_N_S_soc_S_pwm_40092000_P_clocks_IDX_0_VAL_bus 6
#define DT_N_S_soc_S_pwm_40092000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pwm_40092000_P_clocks_IDX_0_VAL_ctl 0
#define DT_N_S_soc_S_pwm_40092000_P_clocks_IDX_0_VAL_ctl_EXISTS 1
#define DT_N_S_soc_S_pwm_40092000_P_clocks_IDX_0_VAL_bit 1
#define DT_N_S_soc_S_pwm_40092000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_pwm_40092000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm_40092000, clocks, 0)
#define DT_N_S_soc_S_pwm_40092000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm_40092000, clocks, 0)
#define DT_N_S_soc_S_pwm_40092000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm_40092000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_40092000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm_40092000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_40092000_P_clocks_LEN 1
#define DT_N_S_soc_S_pwm_40092000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pwm_40092000_P_pwm_channel 10
#define DT_N_S_soc_S_pwm_40092000_P_pwm_channel_EXISTS 1
#define DT_N_S_soc_S_pwm_40092000_P_status "disabled"
#define DT_N_S_soc_S_pwm_40092000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_pwm_40092000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_pwm_40092000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm_40092000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_pwm_40092000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40092000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_pwm_40092000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pwm_40092000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_pwm_40092000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm_40092000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm_40092000, status, 0)
#define DT_N_S_soc_S_pwm_40092000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm_40092000, status, 0)
#define DT_N_S_soc_S_pwm_40092000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm_40092000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_40092000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm_40092000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_40092000_P_status_LEN 1
#define DT_N_S_soc_S_pwm_40092000_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm_40092000_P_compatible {"nuvoton,npcx-pwm"}
#define DT_N_S_soc_S_pwm_40092000_P_compatible_IDX_0 "nuvoton,npcx-pwm"
#define DT_N_S_soc_S_pwm_40092000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-pwm
#define DT_N_S_soc_S_pwm_40092000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_pwm
#define DT_N_S_soc_S_pwm_40092000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_PWM
#define DT_N_S_soc_S_pwm_40092000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40092000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm_40092000, compatible, 0)
#define DT_N_S_soc_S_pwm_40092000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm_40092000, compatible, 0)
#define DT_N_S_soc_S_pwm_40092000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm_40092000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_40092000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm_40092000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_40092000_P_compatible_LEN 1
#define DT_N_S_soc_S_pwm_40092000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm_40092000_P_wakeup_source 0
#define DT_N_S_soc_S_pwm_40092000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pwm_40092000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pwm_40092000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pwm@40094000
 *
 * Node identifier: DT_N_S_soc_S_pwm_40094000
 *
 * Binding (compatible = nuvoton,npcx-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/nuvoton,npcx-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm_40094000_PATH "/soc/pwm@40094000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm_40094000_FULL_NAME "pwm@40094000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm_40094000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pwm_40094000_CHILD_IDX 37

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pwm_40094000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm_40094000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm_40094000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm_40094000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pwm_40094000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm_40094000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm_40094000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm_40094000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm_40094000_ORD 437
#define DT_N_S_soc_S_pwm_40094000_ORD_STR_SORTABLE 00437

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm_40094000_REQUIRES_ORDS \
	4, /* /soc */ \
	268, /* /soc/clock-controller@4000d000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm_40094000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm_40094000_EXISTS 1
#define DT_N_INST_7_nuvoton_npcx_pwm DT_N_S_soc_S_pwm_40094000
#define DT_N_NODELABEL_pwmk          DT_N_S_soc_S_pwm_40094000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm_40094000_REG_NUM 1
#define DT_N_S_soc_S_pwm_40094000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40094000_REG_IDX_0_VAL_ADDRESS 1074348032 /* 0x40094000 */
#define DT_N_S_soc_S_pwm_40094000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_pwm_40094000_RANGES_NUM 0
#define DT_N_S_soc_S_pwm_40094000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm_40094000_IRQ_NUM 0
#define DT_N_S_soc_S_pwm_40094000_COMPAT_MATCHES_nuvoton_npcx_pwm 1
#define DT_N_S_soc_S_pwm_40094000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40094000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_pwm_40094000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40094000_COMPAT_MODEL_IDX_0 "npcx-pwm"
#define DT_N_S_soc_S_pwm_40094000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm_40094000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pwm_40094000_P_reg {1074348032 /* 0x40094000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_pwm_40094000_P_reg_IDX_0 1074348032
#define DT_N_S_soc_S_pwm_40094000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40094000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_pwm_40094000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm_40094000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm_40094000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40094000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_4000d000
#define DT_N_S_soc_S_pwm_40094000_P_clocks_IDX_0_VAL_bus 6
#define DT_N_S_soc_S_pwm_40094000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pwm_40094000_P_clocks_IDX_0_VAL_ctl 0
#define DT_N_S_soc_S_pwm_40094000_P_clocks_IDX_0_VAL_ctl_EXISTS 1
#define DT_N_S_soc_S_pwm_40094000_P_clocks_IDX_0_VAL_bit 2
#define DT_N_S_soc_S_pwm_40094000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_pwm_40094000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm_40094000, clocks, 0)
#define DT_N_S_soc_S_pwm_40094000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm_40094000, clocks, 0)
#define DT_N_S_soc_S_pwm_40094000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm_40094000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_40094000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm_40094000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_40094000_P_clocks_LEN 1
#define DT_N_S_soc_S_pwm_40094000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pwm_40094000_P_pwm_channel 11
#define DT_N_S_soc_S_pwm_40094000_P_pwm_channel_EXISTS 1
#define DT_N_S_soc_S_pwm_40094000_P_status "disabled"
#define DT_N_S_soc_S_pwm_40094000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_pwm_40094000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_pwm_40094000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm_40094000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_pwm_40094000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40094000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_pwm_40094000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pwm_40094000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_pwm_40094000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm_40094000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm_40094000, status, 0)
#define DT_N_S_soc_S_pwm_40094000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm_40094000, status, 0)
#define DT_N_S_soc_S_pwm_40094000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm_40094000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_40094000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm_40094000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_40094000_P_status_LEN 1
#define DT_N_S_soc_S_pwm_40094000_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm_40094000_P_compatible {"nuvoton,npcx-pwm"}
#define DT_N_S_soc_S_pwm_40094000_P_compatible_IDX_0 "nuvoton,npcx-pwm"
#define DT_N_S_soc_S_pwm_40094000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-pwm
#define DT_N_S_soc_S_pwm_40094000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_pwm
#define DT_N_S_soc_S_pwm_40094000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_PWM
#define DT_N_S_soc_S_pwm_40094000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_40094000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm_40094000, compatible, 0)
#define DT_N_S_soc_S_pwm_40094000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm_40094000, compatible, 0)
#define DT_N_S_soc_S_pwm_40094000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm_40094000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_40094000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm_40094000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_40094000_P_compatible_LEN 1
#define DT_N_S_soc_S_pwm_40094000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm_40094000_P_wakeup_source 0
#define DT_N_S_soc_S_pwm_40094000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pwm_40094000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pwm_40094000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-1-7-1
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1_PATH "/npcx-miwus-wui-map/wui1-1-7-1"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1_FULL_NAME "wui1-1-7-1"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1_CHILD_IDX 58

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1_ORD 438
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1_ORD_STR_SORTABLE 00438

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1_SUPPORTS_ORDS \
	441, /* /soc/serial@400c4000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1_EXISTS 1
#define DT_N_NODELABEL_wui_cr_sin1 DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1_P_miwus_IDX_0_VAL_group 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1_P_miwus_IDX_0_VAL_bit 7
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1_P_miwus_EXISTS 1

/*
 * Devicetree node: /pinctrl/periph-uart1-sin
 *
 * Node identifier: DT_N_S_pinctrl_S_periph_uart1_sin
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_periph_uart1_sin_PATH "/pinctrl/periph-uart1-sin"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_periph_uart1_sin_FULL_NAME "periph-uart1-sin"

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_periph_uart1_sin_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_periph_uart1_sin_CHILD_IDX 7

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_periph_uart1_sin_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_periph_uart1_sin_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_periph_uart1_sin_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_periph_uart1_sin_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_periph_uart1_sin_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_periph_uart1_sin_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_periph_uart1_sin_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_periph_uart1_sin_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_periph_uart1_sin_ORD 439
#define DT_N_S_pinctrl_S_periph_uart1_sin_ORD_STR_SORTABLE 00439

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_periph_uart1_sin_REQUIRES_ORDS \
	31, /* /npcx-alts-map/alt11 */ \
	39, /* /pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_periph_uart1_sin_SUPPORTS_ORDS \
	441, /* /soc/serial@400c4000 */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_periph_uart1_sin_EXISTS 1
#define DT_N_NODELABEL_uart1_sin_gp87 DT_N_S_pinctrl_S_periph_uart1_sin

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_periph_uart1_sin_REG_NUM 0
#define DT_N_S_pinctrl_S_periph_uart1_sin_RANGES_NUM 0
#define DT_N_S_pinctrl_S_periph_uart1_sin_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_periph_uart1_sin_IRQ_NUM 0
#define DT_N_S_pinctrl_S_periph_uart1_sin_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_periph_uart1_sin_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_periph_uart1_sin_P_pinmux DT_N_S_npcx_alts_map_S_alt11
#define DT_N_S_pinctrl_S_periph_uart1_sin_P_pinmux_IDX_0 DT_N_S_npcx_alts_map_S_alt11
#define DT_N_S_pinctrl_S_periph_uart1_sin_P_pinmux_IDX_0_PH DT_N_S_npcx_alts_map_S_alt11
#define DT_N_S_pinctrl_S_periph_uart1_sin_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_periph_uart1_sin_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_periph_uart1_sin, pinmux, 0)
#define DT_N_S_pinctrl_S_periph_uart1_sin_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_periph_uart1_sin, pinmux, 0)
#define DT_N_S_pinctrl_S_periph_uart1_sin_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_periph_uart1_sin, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_periph_uart1_sin_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_periph_uart1_sin, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_periph_uart1_sin_P_pinmux_LEN 1
#define DT_N_S_pinctrl_S_periph_uart1_sin_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_periph_uart1_sin_P_pinmux_locked 0
#define DT_N_S_pinctrl_S_periph_uart1_sin_P_pinmux_locked_EXISTS 1
#define DT_N_S_pinctrl_S_periph_uart1_sin_P_pinmux_gpio 0
#define DT_N_S_pinctrl_S_periph_uart1_sin_P_pinmux_gpio_EXISTS 1
#define DT_N_S_pinctrl_S_periph_uart1_sin_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_periph_uart1_sin_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_periph_uart1_sin_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_periph_uart1_sin_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_periph_uart1_sin_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_periph_uart1_sin_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /pinctrl/periph-uart1-sout
 *
 * Node identifier: DT_N_S_pinctrl_S_periph_uart1_sout
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_periph_uart1_sout_PATH "/pinctrl/periph-uart1-sout"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_periph_uart1_sout_FULL_NAME "periph-uart1-sout"

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_periph_uart1_sout_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_periph_uart1_sout_CHILD_IDX 8

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_periph_uart1_sout_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_periph_uart1_sout_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_periph_uart1_sout_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_periph_uart1_sout_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_periph_uart1_sout_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_periph_uart1_sout_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_periph_uart1_sout_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_periph_uart1_sout_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_periph_uart1_sout_ORD 440
#define DT_N_S_pinctrl_S_periph_uart1_sout_ORD_STR_SORTABLE 00440

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_periph_uart1_sout_REQUIRES_ORDS \
	32, /* /npcx-alts-map/alt12 */ \
	39, /* /pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_periph_uart1_sout_SUPPORTS_ORDS \
	441, /* /soc/serial@400c4000 */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_periph_uart1_sout_EXISTS 1
#define DT_N_NODELABEL_uart1_sout_gp83 DT_N_S_pinctrl_S_periph_uart1_sout

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_periph_uart1_sout_REG_NUM 0
#define DT_N_S_pinctrl_S_periph_uart1_sout_RANGES_NUM 0
#define DT_N_S_pinctrl_S_periph_uart1_sout_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_periph_uart1_sout_IRQ_NUM 0
#define DT_N_S_pinctrl_S_periph_uart1_sout_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_periph_uart1_sout_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_periph_uart1_sout_P_pinmux DT_N_S_npcx_alts_map_S_alt12
#define DT_N_S_pinctrl_S_periph_uart1_sout_P_pinmux_IDX_0 DT_N_S_npcx_alts_map_S_alt12
#define DT_N_S_pinctrl_S_periph_uart1_sout_P_pinmux_IDX_0_PH DT_N_S_npcx_alts_map_S_alt12
#define DT_N_S_pinctrl_S_periph_uart1_sout_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_periph_uart1_sout_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_periph_uart1_sout, pinmux, 0)
#define DT_N_S_pinctrl_S_periph_uart1_sout_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_periph_uart1_sout, pinmux, 0)
#define DT_N_S_pinctrl_S_periph_uart1_sout_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_periph_uart1_sout, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_periph_uart1_sout_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_periph_uart1_sout, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_periph_uart1_sout_P_pinmux_LEN 1
#define DT_N_S_pinctrl_S_periph_uart1_sout_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_periph_uart1_sout_P_pinmux_locked 0
#define DT_N_S_pinctrl_S_periph_uart1_sout_P_pinmux_locked_EXISTS 1
#define DT_N_S_pinctrl_S_periph_uart1_sout_P_pinmux_gpio 0
#define DT_N_S_pinctrl_S_periph_uart1_sout_P_pinmux_gpio_EXISTS 1
#define DT_N_S_pinctrl_S_periph_uart1_sout_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_periph_uart1_sout_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_periph_uart1_sout_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_periph_uart1_sout_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_periph_uart1_sout_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_periph_uart1_sout_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/serial@400c4000
 *
 * Node identifier: DT_N_S_soc_S_serial_400c4000
 *
 * Binding (compatible = nuvoton,npcx-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/nuvoton,npcx-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_400c4000_PATH "/soc/serial@400c4000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_400c4000_FULL_NAME "serial@400c4000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_400c4000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_serial_400c4000_CHILD_IDX 58

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_serial_400c4000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_serial_400c4000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_400c4000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_400c4000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_serial_400c4000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_serial_400c4000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_400c4000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_400c4000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_400c4000_ORD 441
#define DT_N_S_soc_S_serial_400c4000_ORD_STR_SORTABLE 00441

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_400c4000_REQUIRES_ORDS \
	4, /* /soc */ \
	268, /* /soc/clock-controller@4000d000 */ \
	272, /* /soc/interrupt-controller@e000e100 */ \
	438, /* /npcx-miwus-wui-map/wui1-1-7-1 */ \
	439, /* /pinctrl/periph-uart1-sin */ \
	440, /* /pinctrl/periph-uart1-sout */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_400c4000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_400c4000_EXISTS 1
#define DT_N_INST_0_nuvoton_npcx_uart DT_N_S_soc_S_serial_400c4000
#define DT_N_NODELABEL_uart1          DT_N_S_soc_S_serial_400c4000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_400c4000_REG_NUM 1
#define DT_N_S_soc_S_serial_400c4000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_400c4000_REG_IDX_0_VAL_ADDRESS 1074544640 /* 0x400c4000 */
#define DT_N_S_soc_S_serial_400c4000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_serial_400c4000_RANGES_NUM 0
#define DT_N_S_soc_S_serial_400c4000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_400c4000_IRQ_NUM 1
#define DT_N_S_soc_S_serial_400c4000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_400c4000_IRQ_IDX_0_VAL_irq 23
#define DT_N_S_soc_S_serial_400c4000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_400c4000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_400c4000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_serial_400c4000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_400c4000_COMPAT_MATCHES_nuvoton_npcx_uart 1
#define DT_N_S_soc_S_serial_400c4000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_400c4000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_serial_400c4000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_400c4000_COMPAT_MODEL_IDX_0 "npcx-uart"
#define DT_N_S_soc_S_serial_400c4000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_400c4000_PINCTRL_NUM 1
#define DT_N_S_soc_S_serial_400c4000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_400c4000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_serial_400c4000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_serial_400c4000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_serial_400c4000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_serial_400c4000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_periph_uart1_sin
#define DT_N_S_soc_S_serial_400c4000_PINCTRL_NAME_default_IDX_1_PH DT_N_S_pinctrl_S_periph_uart1_sout

/* Generic property macros: */
#define DT_N_S_soc_S_serial_400c4000_P_reg {1074544640 /* 0x400c4000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_serial_400c4000_P_reg_IDX_0 1074544640
#define DT_N_S_soc_S_serial_400c4000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_400c4000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_serial_400c4000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_400c4000_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_400c4000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_400c4000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_4000d000
#define DT_N_S_soc_S_serial_400c4000_P_clocks_IDX_0_VAL_bus 6
#define DT_N_S_soc_S_serial_400c4000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_400c4000_P_clocks_IDX_0_VAL_ctl 1
#define DT_N_S_soc_S_serial_400c4000_P_clocks_IDX_0_VAL_ctl_EXISTS 1
#define DT_N_S_soc_S_serial_400c4000_P_clocks_IDX_0_VAL_bit 4
#define DT_N_S_soc_S_serial_400c4000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_serial_400c4000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_400c4000, clocks, 0)
#define DT_N_S_soc_S_serial_400c4000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_400c4000, clocks, 0)
#define DT_N_S_soc_S_serial_400c4000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_400c4000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_400c4000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_400c4000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_400c4000_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_400c4000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_serial_400c4000_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_periph_uart1_sin
#define DT_N_S_soc_S_serial_400c4000_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_periph_uart1_sin
#define DT_N_S_soc_S_serial_400c4000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_400c4000_P_pinctrl_0_IDX_1 DT_N_S_pinctrl_S_periph_uart1_sout
#define DT_N_S_soc_S_serial_400c4000_P_pinctrl_0_IDX_1_PH DT_N_S_pinctrl_S_periph_uart1_sout
#define DT_N_S_soc_S_serial_400c4000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_400c4000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_400c4000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_serial_400c4000, pinctrl_0, 1)
#define DT_N_S_soc_S_serial_400c4000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_400c4000, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_400c4000, pinctrl_0, 1)
#define DT_N_S_soc_S_serial_400c4000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_400c4000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_400c4000, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_400c4000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_400c4000, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_400c4000, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_400c4000_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_serial_400c4000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_serial_400c4000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_serial_400c4000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_serial_400c4000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_serial_400c4000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_serial_400c4000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_serial_400c4000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_400c4000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_400c4000, pinctrl_names, 0)
#define DT_N_S_soc_S_serial_400c4000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_400c4000, pinctrl_names, 0)
#define DT_N_S_soc_S_serial_400c4000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_400c4000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_400c4000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_400c4000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_400c4000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_serial_400c4000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_serial_400c4000_P_uart_rx DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1
#define DT_N_S_soc_S_serial_400c4000_P_uart_rx_IDX_0 DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1
#define DT_N_S_soc_S_serial_400c4000_P_uart_rx_IDX_0_PH DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1
#define DT_N_S_soc_S_serial_400c4000_P_uart_rx_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_400c4000_P_uart_rx_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_400c4000, uart_rx, 0)
#define DT_N_S_soc_S_serial_400c4000_P_uart_rx_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_400c4000, uart_rx, 0)
#define DT_N_S_soc_S_serial_400c4000_P_uart_rx_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_400c4000, uart_rx, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_400c4000_P_uart_rx_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_400c4000, uart_rx, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_400c4000_P_uart_rx_LEN 1
#define DT_N_S_soc_S_serial_400c4000_P_uart_rx_EXISTS 1
#define DT_N_S_soc_S_serial_400c4000_P_current_speed 115200
#define DT_N_S_soc_S_serial_400c4000_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_serial_400c4000_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_400c4000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_400c4000_P_status "okay"
#define DT_N_S_soc_S_serial_400c4000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_serial_400c4000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_serial_400c4000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_serial_400c4000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_serial_400c4000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_400c4000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_serial_400c4000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_serial_400c4000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_serial_400c4000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_serial_400c4000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_400c4000, status, 0)
#define DT_N_S_soc_S_serial_400c4000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_400c4000, status, 0)
#define DT_N_S_soc_S_serial_400c4000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_400c4000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_400c4000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_400c4000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_400c4000_P_status_LEN 1
#define DT_N_S_soc_S_serial_400c4000_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_400c4000_P_compatible {"nuvoton,npcx-uart"}
#define DT_N_S_soc_S_serial_400c4000_P_compatible_IDX_0 "nuvoton,npcx-uart"
#define DT_N_S_soc_S_serial_400c4000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-uart
#define DT_N_S_soc_S_serial_400c4000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_uart
#define DT_N_S_soc_S_serial_400c4000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_UART
#define DT_N_S_soc_S_serial_400c4000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_400c4000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_400c4000, compatible, 0)
#define DT_N_S_soc_S_serial_400c4000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_400c4000, compatible, 0)
#define DT_N_S_soc_S_serial_400c4000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_400c4000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_400c4000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_400c4000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_400c4000_P_compatible_LEN 1
#define DT_N_S_soc_S_serial_400c4000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_400c4000_P_interrupts {23 /* 0x17 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_serial_400c4000_P_interrupts_IDX_0 23
#define DT_N_S_soc_S_serial_400c4000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_400c4000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_serial_400c4000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_400c4000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_400c4000_P_wakeup_source 0
#define DT_N_S_soc_S_serial_400c4000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_serial_400c4000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_serial_400c4000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/tach@400e1000
 *
 * Node identifier: DT_N_S_soc_S_tach_400e1000
 *
 * Binding (compatible = nuvoton,npcx-tach):
 *   $ZEPHYR_BASE/dts/bindings/tach/nuvoton,npcx-tach.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_tach_400e1000_PATH "/soc/tach@400e1000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_tach_400e1000_FULL_NAME "tach@400e1000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_tach_400e1000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_tach_400e1000_CHILD_IDX 48

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_tach_400e1000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_tach_400e1000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_tach_400e1000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_tach_400e1000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_tach_400e1000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_tach_400e1000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_tach_400e1000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_tach_400e1000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_tach_400e1000_ORD 442
#define DT_N_S_soc_S_tach_400e1000_ORD_STR_SORTABLE 00442

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_tach_400e1000_REQUIRES_ORDS \
	4, /* /soc */ \
	268, /* /soc/clock-controller@4000d000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_tach_400e1000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_tach_400e1000_EXISTS 1
#define DT_N_INST_0_nuvoton_npcx_tach DT_N_S_soc_S_tach_400e1000
#define DT_N_NODELABEL_tach1          DT_N_S_soc_S_tach_400e1000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_tach_400e1000_REG_NUM 1
#define DT_N_S_soc_S_tach_400e1000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tach_400e1000_REG_IDX_0_VAL_ADDRESS 1074663424 /* 0x400e1000 */
#define DT_N_S_soc_S_tach_400e1000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_tach_400e1000_RANGES_NUM 0
#define DT_N_S_soc_S_tach_400e1000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_tach_400e1000_IRQ_NUM 0
#define DT_N_S_soc_S_tach_400e1000_COMPAT_MATCHES_nuvoton_npcx_tach 1
#define DT_N_S_soc_S_tach_400e1000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tach_400e1000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_tach_400e1000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tach_400e1000_COMPAT_MODEL_IDX_0 "npcx-tach"
#define DT_N_S_soc_S_tach_400e1000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_tach_400e1000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_tach_400e1000_P_reg {1074663424 /* 0x400e1000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_tach_400e1000_P_reg_IDX_0 1074663424
#define DT_N_S_soc_S_tach_400e1000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tach_400e1000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_tach_400e1000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_tach_400e1000_P_reg_EXISTS 1
#define DT_N_S_soc_S_tach_400e1000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tach_400e1000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_4000d000
#define DT_N_S_soc_S_tach_400e1000_P_clocks_IDX_0_VAL_bus 1
#define DT_N_S_soc_S_tach_400e1000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_tach_400e1000_P_clocks_IDX_0_VAL_ctl 1
#define DT_N_S_soc_S_tach_400e1000_P_clocks_IDX_0_VAL_ctl_EXISTS 1
#define DT_N_S_soc_S_tach_400e1000_P_clocks_IDX_0_VAL_bit 5
#define DT_N_S_soc_S_tach_400e1000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_tach_400e1000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tach_400e1000, clocks, 0)
#define DT_N_S_soc_S_tach_400e1000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_tach_400e1000, clocks, 0)
#define DT_N_S_soc_S_tach_400e1000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tach_400e1000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_tach_400e1000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_tach_400e1000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_tach_400e1000_P_clocks_LEN 1
#define DT_N_S_soc_S_tach_400e1000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_tach_400e1000_P_status "disabled"
#define DT_N_S_soc_S_tach_400e1000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_tach_400e1000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_tach_400e1000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_tach_400e1000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_tach_400e1000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tach_400e1000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_tach_400e1000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_tach_400e1000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_tach_400e1000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_tach_400e1000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tach_400e1000, status, 0)
#define DT_N_S_soc_S_tach_400e1000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_tach_400e1000, status, 0)
#define DT_N_S_soc_S_tach_400e1000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tach_400e1000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_tach_400e1000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_tach_400e1000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_tach_400e1000_P_status_LEN 1
#define DT_N_S_soc_S_tach_400e1000_P_status_EXISTS 1
#define DT_N_S_soc_S_tach_400e1000_P_compatible {"nuvoton,npcx-tach"}
#define DT_N_S_soc_S_tach_400e1000_P_compatible_IDX_0 "nuvoton,npcx-tach"
#define DT_N_S_soc_S_tach_400e1000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-tach
#define DT_N_S_soc_S_tach_400e1000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_tach
#define DT_N_S_soc_S_tach_400e1000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_TACH
#define DT_N_S_soc_S_tach_400e1000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tach_400e1000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tach_400e1000, compatible, 0)
#define DT_N_S_soc_S_tach_400e1000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_tach_400e1000, compatible, 0)
#define DT_N_S_soc_S_tach_400e1000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tach_400e1000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_tach_400e1000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_tach_400e1000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_tach_400e1000_P_compatible_LEN 1
#define DT_N_S_soc_S_tach_400e1000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_tach_400e1000_P_wakeup_source 0
#define DT_N_S_soc_S_tach_400e1000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_tach_400e1000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_tach_400e1000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/tach@400e3000
 *
 * Node identifier: DT_N_S_soc_S_tach_400e3000
 *
 * Binding (compatible = nuvoton,npcx-tach):
 *   $ZEPHYR_BASE/dts/bindings/tach/nuvoton,npcx-tach.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_tach_400e3000_PATH "/soc/tach@400e3000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_tach_400e3000_FULL_NAME "tach@400e3000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_tach_400e3000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_tach_400e3000_CHILD_IDX 49

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_tach_400e3000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_tach_400e3000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_tach_400e3000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_tach_400e3000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_tach_400e3000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_tach_400e3000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_tach_400e3000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_tach_400e3000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_tach_400e3000_ORD 443
#define DT_N_S_soc_S_tach_400e3000_ORD_STR_SORTABLE 00443

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_tach_400e3000_REQUIRES_ORDS \
	4, /* /soc */ \
	268, /* /soc/clock-controller@4000d000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_tach_400e3000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_tach_400e3000_EXISTS 1
#define DT_N_INST_1_nuvoton_npcx_tach DT_N_S_soc_S_tach_400e3000
#define DT_N_NODELABEL_tach2          DT_N_S_soc_S_tach_400e3000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_tach_400e3000_REG_NUM 1
#define DT_N_S_soc_S_tach_400e3000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tach_400e3000_REG_IDX_0_VAL_ADDRESS 1074671616 /* 0x400e3000 */
#define DT_N_S_soc_S_tach_400e3000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_tach_400e3000_RANGES_NUM 0
#define DT_N_S_soc_S_tach_400e3000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_tach_400e3000_IRQ_NUM 0
#define DT_N_S_soc_S_tach_400e3000_COMPAT_MATCHES_nuvoton_npcx_tach 1
#define DT_N_S_soc_S_tach_400e3000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tach_400e3000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_tach_400e3000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tach_400e3000_COMPAT_MODEL_IDX_0 "npcx-tach"
#define DT_N_S_soc_S_tach_400e3000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_tach_400e3000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_tach_400e3000_P_reg {1074671616 /* 0x400e3000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_tach_400e3000_P_reg_IDX_0 1074671616
#define DT_N_S_soc_S_tach_400e3000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tach_400e3000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_tach_400e3000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_tach_400e3000_P_reg_EXISTS 1
#define DT_N_S_soc_S_tach_400e3000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tach_400e3000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_4000d000
#define DT_N_S_soc_S_tach_400e3000_P_clocks_IDX_0_VAL_bus 1
#define DT_N_S_soc_S_tach_400e3000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_tach_400e3000_P_clocks_IDX_0_VAL_ctl 1
#define DT_N_S_soc_S_tach_400e3000_P_clocks_IDX_0_VAL_ctl_EXISTS 1
#define DT_N_S_soc_S_tach_400e3000_P_clocks_IDX_0_VAL_bit 6
#define DT_N_S_soc_S_tach_400e3000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_tach_400e3000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tach_400e3000, clocks, 0)
#define DT_N_S_soc_S_tach_400e3000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_tach_400e3000, clocks, 0)
#define DT_N_S_soc_S_tach_400e3000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tach_400e3000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_tach_400e3000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_tach_400e3000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_tach_400e3000_P_clocks_LEN 1
#define DT_N_S_soc_S_tach_400e3000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_tach_400e3000_P_status "disabled"
#define DT_N_S_soc_S_tach_400e3000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_tach_400e3000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_tach_400e3000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_tach_400e3000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_tach_400e3000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tach_400e3000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_tach_400e3000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_tach_400e3000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_tach_400e3000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_tach_400e3000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tach_400e3000, status, 0)
#define DT_N_S_soc_S_tach_400e3000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_tach_400e3000, status, 0)
#define DT_N_S_soc_S_tach_400e3000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tach_400e3000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_tach_400e3000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_tach_400e3000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_tach_400e3000_P_status_LEN 1
#define DT_N_S_soc_S_tach_400e3000_P_status_EXISTS 1
#define DT_N_S_soc_S_tach_400e3000_P_compatible {"nuvoton,npcx-tach"}
#define DT_N_S_soc_S_tach_400e3000_P_compatible_IDX_0 "nuvoton,npcx-tach"
#define DT_N_S_soc_S_tach_400e3000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-tach
#define DT_N_S_soc_S_tach_400e3000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_tach
#define DT_N_S_soc_S_tach_400e3000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_TACH
#define DT_N_S_soc_S_tach_400e3000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tach_400e3000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tach_400e3000, compatible, 0)
#define DT_N_S_soc_S_tach_400e3000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_tach_400e3000, compatible, 0)
#define DT_N_S_soc_S_tach_400e3000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tach_400e3000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_tach_400e3000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_tach_400e3000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_tach_400e3000_P_compatible_LEN 1
#define DT_N_S_soc_S_tach_400e3000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_tach_400e3000_P_wakeup_source 0
#define DT_N_S_soc_S_tach_400e3000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_tach_400e3000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_tach_400e3000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/tach@400e5000
 *
 * Node identifier: DT_N_S_soc_S_tach_400e5000
 *
 * Binding (compatible = nuvoton,npcx-tach):
 *   $ZEPHYR_BASE/dts/bindings/tach/nuvoton,npcx-tach.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_tach_400e5000_PATH "/soc/tach@400e5000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_tach_400e5000_FULL_NAME "tach@400e5000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_tach_400e5000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_tach_400e5000_CHILD_IDX 50

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_tach_400e5000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_tach_400e5000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_tach_400e5000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_tach_400e5000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_tach_400e5000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_tach_400e5000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_tach_400e5000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_tach_400e5000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_tach_400e5000_ORD 444
#define DT_N_S_soc_S_tach_400e5000_ORD_STR_SORTABLE 00444

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_tach_400e5000_REQUIRES_ORDS \
	4, /* /soc */ \
	268, /* /soc/clock-controller@4000d000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_tach_400e5000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_tach_400e5000_EXISTS 1
#define DT_N_INST_2_nuvoton_npcx_tach DT_N_S_soc_S_tach_400e5000
#define DT_N_NODELABEL_tach3          DT_N_S_soc_S_tach_400e5000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_tach_400e5000_REG_NUM 1
#define DT_N_S_soc_S_tach_400e5000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tach_400e5000_REG_IDX_0_VAL_ADDRESS 1074679808 /* 0x400e5000 */
#define DT_N_S_soc_S_tach_400e5000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_tach_400e5000_RANGES_NUM 0
#define DT_N_S_soc_S_tach_400e5000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_tach_400e5000_IRQ_NUM 0
#define DT_N_S_soc_S_tach_400e5000_COMPAT_MATCHES_nuvoton_npcx_tach 1
#define DT_N_S_soc_S_tach_400e5000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tach_400e5000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_tach_400e5000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tach_400e5000_COMPAT_MODEL_IDX_0 "npcx-tach"
#define DT_N_S_soc_S_tach_400e5000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_tach_400e5000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_tach_400e5000_P_reg {1074679808 /* 0x400e5000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_tach_400e5000_P_reg_IDX_0 1074679808
#define DT_N_S_soc_S_tach_400e5000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tach_400e5000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_tach_400e5000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_tach_400e5000_P_reg_EXISTS 1
#define DT_N_S_soc_S_tach_400e5000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tach_400e5000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_4000d000
#define DT_N_S_soc_S_tach_400e5000_P_clocks_IDX_0_VAL_bus 1
#define DT_N_S_soc_S_tach_400e5000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_tach_400e5000_P_clocks_IDX_0_VAL_ctl 1
#define DT_N_S_soc_S_tach_400e5000_P_clocks_IDX_0_VAL_ctl_EXISTS 1
#define DT_N_S_soc_S_tach_400e5000_P_clocks_IDX_0_VAL_bit 7
#define DT_N_S_soc_S_tach_400e5000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_tach_400e5000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tach_400e5000, clocks, 0)
#define DT_N_S_soc_S_tach_400e5000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_tach_400e5000, clocks, 0)
#define DT_N_S_soc_S_tach_400e5000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tach_400e5000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_tach_400e5000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_tach_400e5000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_tach_400e5000_P_clocks_LEN 1
#define DT_N_S_soc_S_tach_400e5000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_tach_400e5000_P_status "disabled"
#define DT_N_S_soc_S_tach_400e5000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_tach_400e5000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_tach_400e5000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_tach_400e5000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_tach_400e5000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tach_400e5000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_tach_400e5000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_tach_400e5000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_tach_400e5000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_tach_400e5000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tach_400e5000, status, 0)
#define DT_N_S_soc_S_tach_400e5000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_tach_400e5000, status, 0)
#define DT_N_S_soc_S_tach_400e5000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tach_400e5000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_tach_400e5000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_tach_400e5000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_tach_400e5000_P_status_LEN 1
#define DT_N_S_soc_S_tach_400e5000_P_status_EXISTS 1
#define DT_N_S_soc_S_tach_400e5000_P_compatible {"nuvoton,npcx-tach"}
#define DT_N_S_soc_S_tach_400e5000_P_compatible_IDX_0 "nuvoton,npcx-tach"
#define DT_N_S_soc_S_tach_400e5000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-tach
#define DT_N_S_soc_S_tach_400e5000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_tach
#define DT_N_S_soc_S_tach_400e5000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_TACH
#define DT_N_S_soc_S_tach_400e5000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tach_400e5000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tach_400e5000, compatible, 0)
#define DT_N_S_soc_S_tach_400e5000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_tach_400e5000, compatible, 0)
#define DT_N_S_soc_S_tach_400e5000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tach_400e5000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_tach_400e5000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_tach_400e5000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_tach_400e5000_P_compatible_LEN 1
#define DT_N_S_soc_S_tach_400e5000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_tach_400e5000_P_wakeup_source 0
#define DT_N_S_soc_S_tach_400e5000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_tach_400e5000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_tach_400e5000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/tach@400e7000
 *
 * Node identifier: DT_N_S_soc_S_tach_400e7000
 *
 * Binding (compatible = nuvoton,npcx-tach):
 *   $ZEPHYR_BASE/dts/bindings/tach/nuvoton,npcx-tach.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_tach_400e7000_PATH "/soc/tach@400e7000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_tach_400e7000_FULL_NAME "tach@400e7000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_tach_400e7000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_tach_400e7000_CHILD_IDX 51

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_tach_400e7000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_tach_400e7000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_tach_400e7000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_tach_400e7000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_tach_400e7000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_tach_400e7000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_tach_400e7000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_tach_400e7000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_tach_400e7000_ORD 445
#define DT_N_S_soc_S_tach_400e7000_ORD_STR_SORTABLE 00445

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_tach_400e7000_REQUIRES_ORDS \
	4, /* /soc */ \
	268, /* /soc/clock-controller@4000d000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_tach_400e7000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_tach_400e7000_EXISTS 1
#define DT_N_INST_3_nuvoton_npcx_tach DT_N_S_soc_S_tach_400e7000
#define DT_N_NODELABEL_tach4          DT_N_S_soc_S_tach_400e7000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_tach_400e7000_REG_NUM 1
#define DT_N_S_soc_S_tach_400e7000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tach_400e7000_REG_IDX_0_VAL_ADDRESS 1074688000 /* 0x400e7000 */
#define DT_N_S_soc_S_tach_400e7000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_tach_400e7000_RANGES_NUM 0
#define DT_N_S_soc_S_tach_400e7000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_tach_400e7000_IRQ_NUM 0
#define DT_N_S_soc_S_tach_400e7000_COMPAT_MATCHES_nuvoton_npcx_tach 1
#define DT_N_S_soc_S_tach_400e7000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tach_400e7000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_tach_400e7000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tach_400e7000_COMPAT_MODEL_IDX_0 "npcx-tach"
#define DT_N_S_soc_S_tach_400e7000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_tach_400e7000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_tach_400e7000_P_reg {1074688000 /* 0x400e7000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_tach_400e7000_P_reg_IDX_0 1074688000
#define DT_N_S_soc_S_tach_400e7000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tach_400e7000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_tach_400e7000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_tach_400e7000_P_reg_EXISTS 1
#define DT_N_S_soc_S_tach_400e7000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tach_400e7000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_4000d000
#define DT_N_S_soc_S_tach_400e7000_P_clocks_IDX_0_VAL_bus 1
#define DT_N_S_soc_S_tach_400e7000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_tach_400e7000_P_clocks_IDX_0_VAL_ctl 0
#define DT_N_S_soc_S_tach_400e7000_P_clocks_IDX_0_VAL_ctl_EXISTS 1
#define DT_N_S_soc_S_tach_400e7000_P_clocks_IDX_0_VAL_bit 5
#define DT_N_S_soc_S_tach_400e7000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_tach_400e7000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tach_400e7000, clocks, 0)
#define DT_N_S_soc_S_tach_400e7000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_tach_400e7000, clocks, 0)
#define DT_N_S_soc_S_tach_400e7000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tach_400e7000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_tach_400e7000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_tach_400e7000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_tach_400e7000_P_clocks_LEN 1
#define DT_N_S_soc_S_tach_400e7000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_tach_400e7000_P_status "disabled"
#define DT_N_S_soc_S_tach_400e7000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_tach_400e7000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_tach_400e7000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_tach_400e7000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_tach_400e7000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tach_400e7000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_tach_400e7000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_tach_400e7000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_tach_400e7000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_tach_400e7000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tach_400e7000, status, 0)
#define DT_N_S_soc_S_tach_400e7000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_tach_400e7000, status, 0)
#define DT_N_S_soc_S_tach_400e7000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tach_400e7000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_tach_400e7000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_tach_400e7000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_tach_400e7000_P_status_LEN 1
#define DT_N_S_soc_S_tach_400e7000_P_status_EXISTS 1
#define DT_N_S_soc_S_tach_400e7000_P_compatible {"nuvoton,npcx-tach"}
#define DT_N_S_soc_S_tach_400e7000_P_compatible_IDX_0 "nuvoton,npcx-tach"
#define DT_N_S_soc_S_tach_400e7000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-tach
#define DT_N_S_soc_S_tach_400e7000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_tach
#define DT_N_S_soc_S_tach_400e7000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_TACH
#define DT_N_S_soc_S_tach_400e7000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tach_400e7000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tach_400e7000, compatible, 0)
#define DT_N_S_soc_S_tach_400e7000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_tach_400e7000, compatible, 0)
#define DT_N_S_soc_S_tach_400e7000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tach_400e7000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_tach_400e7000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_tach_400e7000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_tach_400e7000_P_compatible_LEN 1
#define DT_N_S_soc_S_tach_400e7000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_tach_400e7000_P_wakeup_source 0
#define DT_N_S_soc_S_tach_400e7000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_tach_400e7000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_tach_400e7000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/tach@400e9000
 *
 * Node identifier: DT_N_S_soc_S_tach_400e9000
 *
 * Binding (compatible = nuvoton,npcx-tach):
 *   $ZEPHYR_BASE/dts/bindings/tach/nuvoton,npcx-tach.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_tach_400e9000_PATH "/soc/tach@400e9000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_tach_400e9000_FULL_NAME "tach@400e9000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_tach_400e9000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_tach_400e9000_CHILD_IDX 52

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_tach_400e9000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_tach_400e9000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_tach_400e9000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_tach_400e9000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_tach_400e9000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_tach_400e9000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_tach_400e9000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_tach_400e9000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_tach_400e9000_ORD 446
#define DT_N_S_soc_S_tach_400e9000_ORD_STR_SORTABLE 00446

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_tach_400e9000_REQUIRES_ORDS \
	4, /* /soc */ \
	268, /* /soc/clock-controller@4000d000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_tach_400e9000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_tach_400e9000_EXISTS 1
#define DT_N_INST_4_nuvoton_npcx_tach DT_N_S_soc_S_tach_400e9000
#define DT_N_NODELABEL_tach5          DT_N_S_soc_S_tach_400e9000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_tach_400e9000_REG_NUM 1
#define DT_N_S_soc_S_tach_400e9000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tach_400e9000_REG_IDX_0_VAL_ADDRESS 1074696192 /* 0x400e9000 */
#define DT_N_S_soc_S_tach_400e9000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_tach_400e9000_RANGES_NUM 0
#define DT_N_S_soc_S_tach_400e9000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_tach_400e9000_IRQ_NUM 0
#define DT_N_S_soc_S_tach_400e9000_COMPAT_MATCHES_nuvoton_npcx_tach 1
#define DT_N_S_soc_S_tach_400e9000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tach_400e9000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_tach_400e9000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tach_400e9000_COMPAT_MODEL_IDX_0 "npcx-tach"
#define DT_N_S_soc_S_tach_400e9000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_tach_400e9000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_tach_400e9000_P_reg {1074696192 /* 0x400e9000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_tach_400e9000_P_reg_IDX_0 1074696192
#define DT_N_S_soc_S_tach_400e9000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tach_400e9000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_tach_400e9000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_tach_400e9000_P_reg_EXISTS 1
#define DT_N_S_soc_S_tach_400e9000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tach_400e9000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_4000d000
#define DT_N_S_soc_S_tach_400e9000_P_clocks_IDX_0_VAL_bus 1
#define DT_N_S_soc_S_tach_400e9000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_tach_400e9000_P_clocks_IDX_0_VAL_ctl 0
#define DT_N_S_soc_S_tach_400e9000_P_clocks_IDX_0_VAL_ctl_EXISTS 1
#define DT_N_S_soc_S_tach_400e9000_P_clocks_IDX_0_VAL_bit 6
#define DT_N_S_soc_S_tach_400e9000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_tach_400e9000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tach_400e9000, clocks, 0)
#define DT_N_S_soc_S_tach_400e9000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_tach_400e9000, clocks, 0)
#define DT_N_S_soc_S_tach_400e9000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tach_400e9000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_tach_400e9000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_tach_400e9000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_tach_400e9000_P_clocks_LEN 1
#define DT_N_S_soc_S_tach_400e9000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_tach_400e9000_P_status "disabled"
#define DT_N_S_soc_S_tach_400e9000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_tach_400e9000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_tach_400e9000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_tach_400e9000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_tach_400e9000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tach_400e9000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_tach_400e9000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_tach_400e9000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_tach_400e9000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_tach_400e9000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tach_400e9000, status, 0)
#define DT_N_S_soc_S_tach_400e9000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_tach_400e9000, status, 0)
#define DT_N_S_soc_S_tach_400e9000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tach_400e9000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_tach_400e9000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_tach_400e9000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_tach_400e9000_P_status_LEN 1
#define DT_N_S_soc_S_tach_400e9000_P_status_EXISTS 1
#define DT_N_S_soc_S_tach_400e9000_P_compatible {"nuvoton,npcx-tach"}
#define DT_N_S_soc_S_tach_400e9000_P_compatible_IDX_0 "nuvoton,npcx-tach"
#define DT_N_S_soc_S_tach_400e9000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-tach
#define DT_N_S_soc_S_tach_400e9000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_tach
#define DT_N_S_soc_S_tach_400e9000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_TACH
#define DT_N_S_soc_S_tach_400e9000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tach_400e9000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tach_400e9000, compatible, 0)
#define DT_N_S_soc_S_tach_400e9000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_tach_400e9000, compatible, 0)
#define DT_N_S_soc_S_tach_400e9000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tach_400e9000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_tach_400e9000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_tach_400e9000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_tach_400e9000_P_compatible_LEN 1
#define DT_N_S_soc_S_tach_400e9000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_tach_400e9000_P_wakeup_source 0
#define DT_N_S_soc_S_tach_400e9000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_tach_400e9000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_tach_400e9000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timer@400b0000
 *
 * Node identifier: DT_N_S_soc_S_timer_400b0000
 *
 * Binding (compatible = nuvoton,npcx-itim-timer):
 *   $ZEPHYR_BASE/dts/bindings/timer/nuvoton,npcx-itim-timer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_400b0000_PATH "/soc/timer@400b0000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_400b0000_FULL_NAME "timer@400b0000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timer_400b0000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timer_400b0000_CHILD_IDX 57

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timer_400b0000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timer_400b0000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_400b0000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_400b0000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timer_400b0000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timer_400b0000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_400b0000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_400b0000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_400b0000_ORD 447
#define DT_N_S_soc_S_timer_400b0000_ORD_STR_SORTABLE 00447

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_400b0000_REQUIRES_ORDS \
	4, /* /soc */ \
	268, /* /soc/clock-controller@4000d000 */ \
	272, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_400b0000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_400b0000_EXISTS 1
#define DT_N_INST_0_nuvoton_npcx_itim_timer DT_N_S_soc_S_timer_400b0000
#define DT_N_NODELABEL_itims                DT_N_S_soc_S_timer_400b0000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timer_400b0000_REG_NUM 2
#define DT_N_S_soc_S_timer_400b0000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_400b0000_REG_IDX_0_VAL_ADDRESS 1074462720 /* 0x400b0000 */
#define DT_N_S_soc_S_timer_400b0000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_timer_400b0000_REG_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_400b0000_REG_IDX_1_VAL_ADDRESS 1074511872 /* 0x400bc000 */
#define DT_N_S_soc_S_timer_400b0000_REG_IDX_1_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_timer_400b0000_REG_NAME_evt_itim_VAL_ADDRESS DT_N_S_soc_S_timer_400b0000_REG_IDX_0_VAL_ADDRESS
#define DT_N_S_soc_S_timer_400b0000_REG_NAME_evt_itim_VAL_SIZE DT_N_S_soc_S_timer_400b0000_REG_IDX_0_VAL_SIZE
#define DT_N_S_soc_S_timer_400b0000_REG_NAME_sys_itim_VAL_ADDRESS DT_N_S_soc_S_timer_400b0000_REG_IDX_1_VAL_ADDRESS
#define DT_N_S_soc_S_timer_400b0000_REG_NAME_sys_itim_VAL_SIZE DT_N_S_soc_S_timer_400b0000_REG_IDX_1_VAL_SIZE
#define DT_N_S_soc_S_timer_400b0000_RANGES_NUM 0
#define DT_N_S_soc_S_timer_400b0000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timer_400b0000_IRQ_NUM 2
#define DT_N_S_soc_S_timer_400b0000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_400b0000_IRQ_IDX_0_VAL_irq 29
#define DT_N_S_soc_S_timer_400b0000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timer_400b0000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_400b0000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_timer_400b0000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timer_400b0000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_400b0000_IRQ_IDX_1_VAL_irq 30
#define DT_N_S_soc_S_timer_400b0000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timer_400b0000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_400b0000_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_timer_400b0000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timer_400b0000_COMPAT_MATCHES_nuvoton_npcx_itim_timer 1
#define DT_N_S_soc_S_timer_400b0000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_400b0000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_timer_400b0000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_400b0000_COMPAT_MODEL_IDX_0 "npcx-itim-timer"
#define DT_N_S_soc_S_timer_400b0000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timer_400b0000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timer_400b0000_P_reg {1074462720 /* 0x400b0000 */, 8192 /* 0x2000 */, 1074511872 /* 0x400bc000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_timer_400b0000_P_reg_IDX_0 1074462720
#define DT_N_S_soc_S_timer_400b0000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_400b0000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_timer_400b0000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_400b0000_P_reg_IDX_2 1074511872
#define DT_N_S_soc_S_timer_400b0000_P_reg_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timer_400b0000_P_reg_IDX_3 8192
#define DT_N_S_soc_S_timer_400b0000_P_reg_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timer_400b0000_P_reg_EXISTS 1
#define DT_N_S_soc_S_timer_400b0000_P_interrupts {29 /* 0x1d */, 1 /* 0x1 */, 30 /* 0x1e */, 1 /* 0x1 */}
#define DT_N_S_soc_S_timer_400b0000_P_interrupts_IDX_0 29
#define DT_N_S_soc_S_timer_400b0000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_400b0000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_timer_400b0000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_400b0000_P_interrupts_IDX_2 30
#define DT_N_S_soc_S_timer_400b0000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timer_400b0000_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_timer_400b0000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timer_400b0000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timer_400b0000_P_compatible {"nuvoton,npcx-itim-timer"}
#define DT_N_S_soc_S_timer_400b0000_P_compatible_IDX_0 "nuvoton,npcx-itim-timer"
#define DT_N_S_soc_S_timer_400b0000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-itim-timer
#define DT_N_S_soc_S_timer_400b0000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_itim_timer
#define DT_N_S_soc_S_timer_400b0000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_ITIM_TIMER
#define DT_N_S_soc_S_timer_400b0000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_400b0000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_400b0000, compatible, 0)
#define DT_N_S_soc_S_timer_400b0000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_400b0000, compatible, 0)
#define DT_N_S_soc_S_timer_400b0000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_400b0000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_400b0000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_400b0000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_400b0000_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_400b0000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_400b0000_P_reg_names {"evt_itim", "sys_itim"}
#define DT_N_S_soc_S_timer_400b0000_P_reg_names_IDX_0 "evt_itim"
#define DT_N_S_soc_S_timer_400b0000_P_reg_names_IDX_0_STRING_UNQUOTED evt_itim
#define DT_N_S_soc_S_timer_400b0000_P_reg_names_IDX_0_STRING_TOKEN evt_itim
#define DT_N_S_soc_S_timer_400b0000_P_reg_names_IDX_0_STRING_UPPER_TOKEN EVT_ITIM
#define DT_N_S_soc_S_timer_400b0000_P_reg_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_400b0000_P_reg_names_IDX_1 "sys_itim"
#define DT_N_S_soc_S_timer_400b0000_P_reg_names_IDX_1_STRING_UNQUOTED sys_itim
#define DT_N_S_soc_S_timer_400b0000_P_reg_names_IDX_1_STRING_TOKEN sys_itim
#define DT_N_S_soc_S_timer_400b0000_P_reg_names_IDX_1_STRING_UPPER_TOKEN SYS_ITIM
#define DT_N_S_soc_S_timer_400b0000_P_reg_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_400b0000_P_reg_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_400b0000, reg_names, 0) \
	fn(DT_N_S_soc_S_timer_400b0000, reg_names, 1)
#define DT_N_S_soc_S_timer_400b0000_P_reg_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_400b0000, reg_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timer_400b0000, reg_names, 1)
#define DT_N_S_soc_S_timer_400b0000_P_reg_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_400b0000, reg_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timer_400b0000, reg_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timer_400b0000_P_reg_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_400b0000, reg_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timer_400b0000, reg_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timer_400b0000_P_reg_names_LEN 2
#define DT_N_S_soc_S_timer_400b0000_P_reg_names_EXISTS 1
#define DT_N_S_soc_S_timer_400b0000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_400b0000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_4000d000
#define DT_N_S_soc_S_timer_400b0000_P_clocks_IDX_0_VAL_bus 1
#define DT_N_S_soc_S_timer_400b0000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timer_400b0000_P_clocks_IDX_0_VAL_ctl 4
#define DT_N_S_soc_S_timer_400b0000_P_clocks_IDX_0_VAL_ctl_EXISTS 1
#define DT_N_S_soc_S_timer_400b0000_P_clocks_IDX_0_VAL_bit 0
#define DT_N_S_soc_S_timer_400b0000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_timer_400b0000_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_400b0000_P_clocks_IDX_1_PH DT_N_S_soc_S_clock_controller_4000d000
#define DT_N_S_soc_S_timer_400b0000_P_clocks_IDX_1_VAL_bus 6
#define DT_N_S_soc_S_timer_400b0000_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timer_400b0000_P_clocks_IDX_1_VAL_ctl 2
#define DT_N_S_soc_S_timer_400b0000_P_clocks_IDX_1_VAL_ctl_EXISTS 1
#define DT_N_S_soc_S_timer_400b0000_P_clocks_IDX_1_VAL_bit 6
#define DT_N_S_soc_S_timer_400b0000_P_clocks_IDX_1_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_timer_400b0000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_400b0000, clocks, 0) \
	fn(DT_N_S_soc_S_timer_400b0000, clocks, 1)
#define DT_N_S_soc_S_timer_400b0000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_400b0000, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timer_400b0000, clocks, 1)
#define DT_N_S_soc_S_timer_400b0000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_400b0000, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timer_400b0000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timer_400b0000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_400b0000, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timer_400b0000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timer_400b0000_P_clocks_LEN 2
#define DT_N_S_soc_S_timer_400b0000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timer_400b0000_P_wakeup_source 0
#define DT_N_S_soc_S_timer_400b0000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timer_400b0000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timer_400b0000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timer@e000e010
 *
 * Node identifier: DT_N_S_soc_S_timer_e000e010
 *
 * Binding (compatible = arm,armv7m-systick):
 *   $ZEPHYR_BASE/dts/bindings/timer/arm,armv7m-systick.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_e000e010_PATH "/soc/timer@e000e010"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME "timer@e000e010"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timer_e000e010_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timer_e000e010_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_e000e010_ORD 448
#define DT_N_S_soc_S_timer_e000e010_ORD_STR_SORTABLE 00448

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_e000e010_REQUIRES_ORDS \
	4, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_e000e010_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_e000e010_EXISTS 1
#define DT_N_INST_0_arm_armv7m_systick DT_N_S_soc_S_timer_e000e010
#define DT_N_NODELABEL_systick         DT_N_S_soc_S_timer_e000e010

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timer_e000e010_REG_NUM 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_ADDRESS 3758153744 /* 0xe000e010 */
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_SIZE 16 /* 0x10 */
#define DT_N_S_soc_S_timer_e000e010_RANGES_NUM 0
#define DT_N_S_soc_S_timer_e000e010_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timer_e000e010_IRQ_NUM 0
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MATCHES_arm_armv7m_systick 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MODEL_IDX_0 "armv7m-systick"
#define DT_N_S_soc_S_timer_e000e010_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timer_e000e010_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timer_e000e010_P_reg {3758153744 /* 0xe000e010 */, 16 /* 0x10 */}
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0 3758153744
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1 16
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible {"arm,armv7m-systick"}
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0 "arm,armv7m-systick"
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_UNQUOTED arm,armv7m-systick
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_TOKEN arm_armv7m_systick
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_ARMV7M_SYSTICK
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_wakeup_source 0
#define DT_N_S_soc_S_timer_e000e010_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /npcx-miwus-wui-map/wui1-5-3
 *
 * Node identifier: DT_N_S_npcx_miwus_wui_map_S_wui1_5_3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_3_PATH "/npcx-miwus-wui-map/wui1-5-3"

/* Node's name with unit-address: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_3_FULL_NAME "wui1-5-3"

/* Node parent (/npcx-miwus-wui-map) identifier: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_3_PARENT DT_N_S_npcx_miwus_wui_map

/* Node's index in its parent's list of children: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_3_CHILD_IDX 79

/* Helper macros for child nodes of this node. */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_3_FOREACH_CHILD(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_3_ORD 449
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_3_ORD_STR_SORTABLE 00449

/* Ordinals for what this node depends on directly: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_3_REQUIRES_ORDS \
	163, /* /soc/miwu@400bd000 */ \
	165, /* /npcx-miwus-wui-map */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_3_SUPPORTS_ORDS \
	450, /* /soc/watchdog@400d8000 */

/* Existence and alternate IDs: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_3_EXISTS 1
#define DT_N_NODELABEL_wui_t0out DT_N_S_npcx_miwus_wui_map_S_wui1_5_3

/* Macros for properties that are special in the specification: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_3_REG_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_3_RANGES_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_3_FOREACH_RANGE(fn) 
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_3_IRQ_NUM 0
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_3_P_miwus_IDX_0_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_3_P_miwus_IDX_0_PH DT_N_S_soc_S_miwu_400bd000
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_3_P_miwus_IDX_0_VAL_group 4
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_3_P_miwus_IDX_0_VAL_group_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_3_P_miwus_IDX_0_VAL_bit 3
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_3_P_miwus_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_3_P_miwus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_5_3, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_3_P_miwus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_5_3, miwus, 0)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_3_P_miwus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_5_3, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_3_P_miwus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_5_3, miwus, 0, __VA_ARGS__)
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_3_P_miwus_LEN 1
#define DT_N_S_npcx_miwus_wui_map_S_wui1_5_3_P_miwus_EXISTS 1

/*
 * Devicetree node: /soc/watchdog@400d8000
 *
 * Node identifier: DT_N_S_soc_S_watchdog_400d8000
 *
 * Binding (compatible = nuvoton,npcx-watchdog):
 *   $ZEPHYR_BASE/dts/bindings/watchdog/nuvoton,npcx-watchdog.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_watchdog_400d8000_PATH "/soc/watchdog@400d8000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_watchdog_400d8000_FULL_NAME "watchdog@400d8000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_watchdog_400d8000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_watchdog_400d8000_CHILD_IDX 39

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_watchdog_400d8000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_watchdog_400d8000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_watchdog_400d8000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_watchdog_400d8000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_watchdog_400d8000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_watchdog_400d8000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_watchdog_400d8000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_watchdog_400d8000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_watchdog_400d8000_ORD 450
#define DT_N_S_soc_S_watchdog_400d8000_ORD_STR_SORTABLE 00450

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_watchdog_400d8000_REQUIRES_ORDS \
	4, /* /soc */ \
	449, /* /npcx-miwus-wui-map/wui1-5-3 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_watchdog_400d8000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_watchdog_400d8000_EXISTS 1
#define DT_N_INST_0_nuvoton_npcx_watchdog DT_N_S_soc_S_watchdog_400d8000
#define DT_N_NODELABEL_twd0               DT_N_S_soc_S_watchdog_400d8000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_watchdog_400d8000_REG_NUM 1
#define DT_N_S_soc_S_watchdog_400d8000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_400d8000_REG_IDX_0_VAL_ADDRESS 1074626560 /* 0x400d8000 */
#define DT_N_S_soc_S_watchdog_400d8000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_watchdog_400d8000_RANGES_NUM 0
#define DT_N_S_soc_S_watchdog_400d8000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_watchdog_400d8000_IRQ_NUM 0
#define DT_N_S_soc_S_watchdog_400d8000_COMPAT_MATCHES_nuvoton_npcx_watchdog 1
#define DT_N_S_soc_S_watchdog_400d8000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_400d8000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_watchdog_400d8000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_400d8000_COMPAT_MODEL_IDX_0 "npcx-watchdog"
#define DT_N_S_soc_S_watchdog_400d8000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_watchdog_400d8000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_watchdog_400d8000_P_reg {1074626560 /* 0x400d8000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_watchdog_400d8000_P_reg_IDX_0 1074626560
#define DT_N_S_soc_S_watchdog_400d8000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_400d8000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_watchdog_400d8000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_watchdog_400d8000_P_reg_EXISTS 1
#define DT_N_S_soc_S_watchdog_400d8000_P_t0_out DT_N_S_npcx_miwus_wui_map_S_wui1_5_3
#define DT_N_S_soc_S_watchdog_400d8000_P_t0_out_IDX_0 DT_N_S_npcx_miwus_wui_map_S_wui1_5_3
#define DT_N_S_soc_S_watchdog_400d8000_P_t0_out_IDX_0_PH DT_N_S_npcx_miwus_wui_map_S_wui1_5_3
#define DT_N_S_soc_S_watchdog_400d8000_P_t0_out_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_400d8000_P_t0_out_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_400d8000, t0_out, 0)
#define DT_N_S_soc_S_watchdog_400d8000_P_t0_out_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_watchdog_400d8000, t0_out, 0)
#define DT_N_S_soc_S_watchdog_400d8000_P_t0_out_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_400d8000, t0_out, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_400d8000_P_t0_out_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_watchdog_400d8000, t0_out, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_400d8000_P_t0_out_LEN 1
#define DT_N_S_soc_S_watchdog_400d8000_P_t0_out_EXISTS 1
#define DT_N_S_soc_S_watchdog_400d8000_P_compatible {"nuvoton,npcx-watchdog"}
#define DT_N_S_soc_S_watchdog_400d8000_P_compatible_IDX_0 "nuvoton,npcx-watchdog"
#define DT_N_S_soc_S_watchdog_400d8000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-watchdog
#define DT_N_S_soc_S_watchdog_400d8000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_watchdog
#define DT_N_S_soc_S_watchdog_400d8000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_WATCHDOG
#define DT_N_S_soc_S_watchdog_400d8000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_400d8000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_400d8000, compatible, 0)
#define DT_N_S_soc_S_watchdog_400d8000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_watchdog_400d8000, compatible, 0)
#define DT_N_S_soc_S_watchdog_400d8000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_400d8000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_400d8000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_watchdog_400d8000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_400d8000_P_compatible_LEN 1
#define DT_N_S_soc_S_watchdog_400d8000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_watchdog_400d8000_P_wakeup_source 0
#define DT_N_S_soc_S_watchdog_400d8000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_watchdog_400d8000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_watchdog_400d8000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc-if
 *
 * Node identifier: DT_N_S_soc_if
 */

/* Node's full path: */
#define DT_N_S_soc_if_PATH "/soc-if"

/* Node's name with unit-address: */
#define DT_N_S_soc_if_FULL_NAME "soc-if"

/* Node parent (/) identifier: */
#define DT_N_S_soc_if_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_if_CHILD_IDX 13

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_if_FOREACH_CHILD(fn) fn(DT_N_S_soc_if_S_io_host_uart) fn(DT_N_S_soc_if_S_io_i2c_ctrl1_porta) fn(DT_N_S_soc_if_S_io_i2c_ctrl1_portb) fn(DT_N_S_soc_if_S_io_i2c_ctrl2_porta) fn(DT_N_S_soc_if_S_io_i2c_ctrl2_portb) fn(DT_N_S_soc_if_S_io_i2c_ctrl3_porta) fn(DT_N_S_soc_if_S_io_i2c_ctrl3_portb) fn(DT_N_S_soc_if_S_io_i2c_ctrl4_porta) fn(DT_N_S_soc_if_S_io_i2c_ctrl4_portb) fn(DT_N_S_soc_if_S_io_i2c_ctrl5_porta) fn(DT_N_S_soc_if_S_io_i2c_ctrl6_porta) fn(DT_N_S_soc_if_S_power_ctrl_psl)
#define DT_N_S_soc_if_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_if_S_io_host_uart) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_if_S_io_i2c_ctrl1_porta) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_if_S_io_i2c_ctrl1_portb) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_if_S_io_i2c_ctrl2_porta) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_if_S_io_i2c_ctrl2_portb) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_if_S_io_i2c_ctrl3_porta) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_if_S_io_i2c_ctrl3_portb) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_if_S_io_i2c_ctrl4_porta) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_if_S_io_i2c_ctrl4_portb) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_if_S_io_i2c_ctrl5_porta) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_if_S_io_i2c_ctrl6_porta) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_if_S_power_ctrl_psl)
#define DT_N_S_soc_if_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_if_S_io_host_uart, __VA_ARGS__) fn(DT_N_S_soc_if_S_io_i2c_ctrl1_porta, __VA_ARGS__) fn(DT_N_S_soc_if_S_io_i2c_ctrl1_portb, __VA_ARGS__) fn(DT_N_S_soc_if_S_io_i2c_ctrl2_porta, __VA_ARGS__) fn(DT_N_S_soc_if_S_io_i2c_ctrl2_portb, __VA_ARGS__) fn(DT_N_S_soc_if_S_io_i2c_ctrl3_porta, __VA_ARGS__) fn(DT_N_S_soc_if_S_io_i2c_ctrl3_portb, __VA_ARGS__) fn(DT_N_S_soc_if_S_io_i2c_ctrl4_porta, __VA_ARGS__) fn(DT_N_S_soc_if_S_io_i2c_ctrl4_portb, __VA_ARGS__) fn(DT_N_S_soc_if_S_io_i2c_ctrl5_porta, __VA_ARGS__) fn(DT_N_S_soc_if_S_io_i2c_ctrl6_porta, __VA_ARGS__) fn(DT_N_S_soc_if_S_power_ctrl_psl, __VA_ARGS__)
#define DT_N_S_soc_if_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_if_S_io_host_uart, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_if_S_io_i2c_ctrl1_porta, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_if_S_io_i2c_ctrl1_portb, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_if_S_io_i2c_ctrl2_porta, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_if_S_io_i2c_ctrl2_portb, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_if_S_io_i2c_ctrl3_porta, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_if_S_io_i2c_ctrl3_portb, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_if_S_io_i2c_ctrl4_porta, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_if_S_io_i2c_ctrl4_portb, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_if_S_io_i2c_ctrl5_porta, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_if_S_io_i2c_ctrl6_porta, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_if_S_power_ctrl_psl, __VA_ARGS__)
#define DT_N_S_soc_if_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_if_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_if_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_if_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_if_ORD 451
#define DT_N_S_soc_if_ORD_STR_SORTABLE 00451

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_if_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_if_SUPPORTS_ORDS \
	452, /* /soc-if/io_host_uart */ \
	454, /* /soc-if/io_i2c_ctrl1_porta */ \
	455, /* /soc-if/io_i2c_ctrl1_portb */ \
	457, /* /soc-if/io_i2c_ctrl2_porta */ \
	458, /* /soc-if/io_i2c_ctrl2_portb */ \
	460, /* /soc-if/io_i2c_ctrl3_porta */ \
	461, /* /soc-if/io_i2c_ctrl3_portb */ \
	463, /* /soc-if/io_i2c_ctrl4_porta */ \
	464, /* /soc-if/io_i2c_ctrl4_portb */ \
	466, /* /soc-if/io_i2c_ctrl5_porta */ \
	468, /* /soc-if/io_i2c_ctrl6_porta */ \
	469, /* /soc-if/power-ctrl-psl */

/* Existence and alternate IDs: */
#define DT_N_S_soc_if_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_if_REG_NUM 0
#define DT_N_S_soc_if_RANGES_NUM 0
#define DT_N_S_soc_if_FOREACH_RANGE(fn) 
#define DT_N_S_soc_if_IRQ_NUM 0
#define DT_N_S_soc_if_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_if_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc-if/io_host_uart
 *
 * Node identifier: DT_N_S_soc_if_S_io_host_uart
 *
 * Binding (compatible = nuvoton,npcx-host-uart):
 *   $ZEPHYR_BASE/dts/bindings/espi/nuvoton,npcx-host-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_if_S_io_host_uart_PATH "/soc-if/io_host_uart"

/* Node's name with unit-address: */
#define DT_N_S_soc_if_S_io_host_uart_FULL_NAME "io_host_uart"

/* Node parent (/soc-if) identifier: */
#define DT_N_S_soc_if_S_io_host_uart_PARENT DT_N_S_soc_if

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_if_S_io_host_uart_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_if_S_io_host_uart_FOREACH_CHILD(fn) 
#define DT_N_S_soc_if_S_io_host_uart_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_if_S_io_host_uart_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_if_S_io_host_uart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_if_S_io_host_uart_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_if_S_io_host_uart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_if_S_io_host_uart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_if_S_io_host_uart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_if_S_io_host_uart_ORD 452
#define DT_N_S_soc_if_S_io_host_uart_ORD_STR_SORTABLE 00452

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_if_S_io_host_uart_REQUIRES_ORDS \
	451, /* /soc-if */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_if_S_io_host_uart_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_if_S_io_host_uart_EXISTS 1
#define DT_N_INST_0_nuvoton_npcx_host_uart DT_N_S_soc_if_S_io_host_uart
#define DT_N_NODELABEL_host_uart           DT_N_S_soc_if_S_io_host_uart

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_if_S_io_host_uart_REG_NUM 0
#define DT_N_S_soc_if_S_io_host_uart_RANGES_NUM 0
#define DT_N_S_soc_if_S_io_host_uart_FOREACH_RANGE(fn) 
#define DT_N_S_soc_if_S_io_host_uart_IRQ_NUM 0
#define DT_N_S_soc_if_S_io_host_uart_COMPAT_MATCHES_nuvoton_npcx_host_uart 1
#define DT_N_S_soc_if_S_io_host_uart_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_host_uart_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_if_S_io_host_uart_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_host_uart_COMPAT_MODEL_IDX_0 "npcx-host-uart"
#define DT_N_S_soc_if_S_io_host_uart_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_if_S_io_host_uart_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_if_S_io_host_uart_P_status "disabled"
#define DT_N_S_soc_if_S_io_host_uart_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_if_S_io_host_uart_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_if_S_io_host_uart_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_if_S_io_host_uart_P_status_IDX_0 "disabled"
#define DT_N_S_soc_if_S_io_host_uart_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_host_uart_P_status_ENUM_IDX 2
#define DT_N_S_soc_if_S_io_host_uart_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_if_S_io_host_uart_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_if_S_io_host_uart_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_if_S_io_host_uart_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_if_S_io_host_uart, status, 0)
#define DT_N_S_soc_if_S_io_host_uart_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_if_S_io_host_uart, status, 0)
#define DT_N_S_soc_if_S_io_host_uart_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_if_S_io_host_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_host_uart_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_if_S_io_host_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_host_uart_P_status_LEN 1
#define DT_N_S_soc_if_S_io_host_uart_P_status_EXISTS 1
#define DT_N_S_soc_if_S_io_host_uart_P_compatible {"nuvoton,npcx-host-uart"}
#define DT_N_S_soc_if_S_io_host_uart_P_compatible_IDX_0 "nuvoton,npcx-host-uart"
#define DT_N_S_soc_if_S_io_host_uart_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-host-uart
#define DT_N_S_soc_if_S_io_host_uart_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_host_uart
#define DT_N_S_soc_if_S_io_host_uart_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_HOST_UART
#define DT_N_S_soc_if_S_io_host_uart_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_host_uart_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_if_S_io_host_uart, compatible, 0)
#define DT_N_S_soc_if_S_io_host_uart_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_if_S_io_host_uart, compatible, 0)
#define DT_N_S_soc_if_S_io_host_uart_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_if_S_io_host_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_host_uart_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_if_S_io_host_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_host_uart_P_compatible_LEN 1
#define DT_N_S_soc_if_S_io_host_uart_P_compatible_EXISTS 1
#define DT_N_S_soc_if_S_io_host_uart_P_wakeup_source 0
#define DT_N_S_soc_if_S_io_host_uart_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_if_S_io_host_uart_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_if_S_io_host_uart_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40003000
 *
 * Node identifier: DT_N_S_soc_S_i2c_40003000
 *
 * Binding (compatible = nuvoton,npcx-i2c-ctrl):
 *   $ZEPHYR_BASE/dts/bindings/i2c/nuvoton,npcx-i2c-ctrl.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_40003000_PATH "/soc/i2c@40003000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_40003000_FULL_NAME "i2c@40003000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_40003000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c_40003000_CHILD_IDX 42

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c_40003000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_40003000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40003000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40003000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2c_40003000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_40003000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40003000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40003000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40003000_ORD 453
#define DT_N_S_soc_S_i2c_40003000_ORD_STR_SORTABLE 00453

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40003000_REQUIRES_ORDS \
	4, /* /soc */ \
	268, /* /soc/clock-controller@4000d000 */ \
	272, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40003000_SUPPORTS_ORDS \
	454, /* /soc-if/io_i2c_ctrl1_porta */ \
	455, /* /soc-if/io_i2c_ctrl1_portb */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40003000_EXISTS 1
#define DT_N_INST_0_nuvoton_npcx_i2c_ctrl DT_N_S_soc_S_i2c_40003000
#define DT_N_NODELABEL_i2c_ctrl1          DT_N_S_soc_S_i2c_40003000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_40003000_REG_NUM 1
#define DT_N_S_soc_S_i2c_40003000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40003000_REG_IDX_0_VAL_ADDRESS 1073754112 /* 0x40003000 */
#define DT_N_S_soc_S_i2c_40003000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_i2c_40003000_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_40003000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_40003000_IRQ_NUM 1
#define DT_N_S_soc_S_i2c_40003000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40003000_IRQ_IDX_0_VAL_irq 35
#define DT_N_S_soc_S_i2c_40003000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40003000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40003000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_i2c_40003000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40003000_COMPAT_MATCHES_nuvoton_npcx_i2c_ctrl 1
#define DT_N_S_soc_S_i2c_40003000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40003000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_i2c_40003000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40003000_COMPAT_MODEL_IDX_0 "npcx-i2c-ctrl"
#define DT_N_S_soc_S_i2c_40003000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_40003000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40003000_P_reg {1073754112 /* 0x40003000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_i2c_40003000_P_reg_IDX_0 1073754112
#define DT_N_S_soc_S_i2c_40003000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40003000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_i2c_40003000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40003000_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_40003000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40003000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_4000d000
#define DT_N_S_soc_S_i2c_40003000_P_clocks_IDX_0_VAL_bus 7
#define DT_N_S_soc_S_i2c_40003000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_i2c_40003000_P_clocks_IDX_0_VAL_ctl 3
#define DT_N_S_soc_S_i2c_40003000_P_clocks_IDX_0_VAL_ctl_EXISTS 1
#define DT_N_S_soc_S_i2c_40003000_P_clocks_IDX_0_VAL_bit 0
#define DT_N_S_soc_S_i2c_40003000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_i2c_40003000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40003000, clocks, 0)
#define DT_N_S_soc_S_i2c_40003000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40003000, clocks, 0)
#define DT_N_S_soc_S_i2c_40003000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40003000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40003000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40003000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40003000_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_40003000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_i2c_40003000_P_status "disabled"
#define DT_N_S_soc_S_i2c_40003000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_i2c_40003000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_i2c_40003000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_40003000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_i2c_40003000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40003000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_i2c_40003000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_i2c_40003000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_i2c_40003000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_40003000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40003000, status, 0)
#define DT_N_S_soc_S_i2c_40003000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40003000, status, 0)
#define DT_N_S_soc_S_i2c_40003000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40003000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40003000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40003000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40003000_P_status_LEN 1
#define DT_N_S_soc_S_i2c_40003000_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_40003000_P_compatible {"nuvoton,npcx-i2c-ctrl"}
#define DT_N_S_soc_S_i2c_40003000_P_compatible_IDX_0 "nuvoton,npcx-i2c-ctrl"
#define DT_N_S_soc_S_i2c_40003000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-i2c-ctrl
#define DT_N_S_soc_S_i2c_40003000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_i2c_ctrl
#define DT_N_S_soc_S_i2c_40003000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_I2C_CTRL
#define DT_N_S_soc_S_i2c_40003000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40003000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40003000, compatible, 0)
#define DT_N_S_soc_S_i2c_40003000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40003000, compatible, 0)
#define DT_N_S_soc_S_i2c_40003000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40003000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40003000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40003000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40003000_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_40003000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_40003000_P_interrupts {35 /* 0x23 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_i2c_40003000_P_interrupts_IDX_0 35
#define DT_N_S_soc_S_i2c_40003000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40003000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_i2c_40003000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40003000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_40003000_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_40003000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2c_40003000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2c_40003000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc-if/io_i2c_ctrl1_porta
 *
 * Node identifier: DT_N_S_soc_if_S_io_i2c_ctrl1_porta
 *
 * Binding (compatible = nuvoton,npcx-i2c-port):
 *   $ZEPHYR_BASE/dts/bindings/i2c/nuvoton,npcx-i2c-port.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_PATH "/soc-if/io_i2c_ctrl1_porta"

/* Node's name with unit-address: */
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_FULL_NAME "io_i2c_ctrl1_porta"

/* Node parent (/soc-if) identifier: */
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_PARENT DT_N_S_soc_if

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_FOREACH_CHILD(fn) 
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_ORD 454
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_ORD_STR_SORTABLE 00454

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_REQUIRES_ORDS \
	451, /* /soc-if */ \
	453, /* /soc/i2c@40003000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_EXISTS 1
#define DT_N_INST_0_nuvoton_npcx_i2c_port DT_N_S_soc_if_S_io_i2c_ctrl1_porta
#define DT_N_NODELABEL_i2c1_a             DT_N_S_soc_if_S_io_i2c_ctrl1_porta

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_REG_NUM 0
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_RANGES_NUM 0
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_FOREACH_RANGE(fn) 
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_IRQ_NUM 0
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_COMPAT_MATCHES_nuvoton_npcx_i2c_port 1
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_COMPAT_MODEL_IDX_0 "npcx-i2c-port"
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_P_port 0
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_P_port_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_P_controller DT_N_S_soc_S_i2c_40003000
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_P_controller_IDX_0 DT_N_S_soc_S_i2c_40003000
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_P_controller_IDX_0_PH DT_N_S_soc_S_i2c_40003000
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_P_controller_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_P_controller_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_if_S_io_i2c_ctrl1_porta, controller, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_P_controller_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_if_S_io_i2c_ctrl1_porta, controller, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_P_controller_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl1_porta, controller, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_P_controller_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl1_porta, controller, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_P_controller_LEN 1
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_P_controller_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_P_status "disabled"
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_P_status_IDX_0 "disabled"
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_P_status_ENUM_IDX 2
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_if_S_io_i2c_ctrl1_porta, status, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_if_S_io_i2c_ctrl1_porta, status, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl1_porta, status, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl1_porta, status, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_P_status_LEN 1
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_P_status_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_P_compatible {"nuvoton,npcx-i2c-port"}
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_P_compatible_IDX_0 "nuvoton,npcx-i2c-port"
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-i2c-port
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_i2c_port
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_I2C_PORT
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_if_S_io_i2c_ctrl1_porta, compatible, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_if_S_io_i2c_ctrl1_porta, compatible, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl1_porta, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl1_porta, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_P_compatible_LEN 1
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_P_compatible_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_P_wakeup_source 0
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_if_S_io_i2c_ctrl1_porta_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc-if/io_i2c_ctrl1_portb
 *
 * Node identifier: DT_N_S_soc_if_S_io_i2c_ctrl1_portb
 *
 * Binding (compatible = nuvoton,npcx-i2c-port):
 *   $ZEPHYR_BASE/dts/bindings/i2c/nuvoton,npcx-i2c-port.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_PATH "/soc-if/io_i2c_ctrl1_portb"

/* Node's name with unit-address: */
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_FULL_NAME "io_i2c_ctrl1_portb"

/* Node parent (/soc-if) identifier: */
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_PARENT DT_N_S_soc_if

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_CHILD_IDX 2

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_FOREACH_CHILD(fn) 
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_ORD 455
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_ORD_STR_SORTABLE 00455

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_REQUIRES_ORDS \
	451, /* /soc-if */ \
	453, /* /soc/i2c@40003000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_EXISTS 1
#define DT_N_INST_1_nuvoton_npcx_i2c_port DT_N_S_soc_if_S_io_i2c_ctrl1_portb
#define DT_N_NODELABEL_i2c1_b             DT_N_S_soc_if_S_io_i2c_ctrl1_portb

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_REG_NUM 0
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_RANGES_NUM 0
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_FOREACH_RANGE(fn) 
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_IRQ_NUM 0
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_COMPAT_MATCHES_nuvoton_npcx_i2c_port 1
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_COMPAT_MODEL_IDX_0 "npcx-i2c-port"
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_P_port 1
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_P_port_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_P_controller DT_N_S_soc_S_i2c_40003000
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_P_controller_IDX_0 DT_N_S_soc_S_i2c_40003000
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_P_controller_IDX_0_PH DT_N_S_soc_S_i2c_40003000
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_P_controller_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_P_controller_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_if_S_io_i2c_ctrl1_portb, controller, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_P_controller_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_if_S_io_i2c_ctrl1_portb, controller, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_P_controller_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl1_portb, controller, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_P_controller_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl1_portb, controller, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_P_controller_LEN 1
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_P_controller_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_P_status "disabled"
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_P_status_IDX_0 "disabled"
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_P_status_ENUM_IDX 2
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_if_S_io_i2c_ctrl1_portb, status, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_if_S_io_i2c_ctrl1_portb, status, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl1_portb, status, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl1_portb, status, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_P_status_LEN 1
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_P_status_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_P_compatible {"nuvoton,npcx-i2c-port"}
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_P_compatible_IDX_0 "nuvoton,npcx-i2c-port"
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-i2c-port
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_i2c_port
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_I2C_PORT
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_if_S_io_i2c_ctrl1_portb, compatible, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_if_S_io_i2c_ctrl1_portb, compatible, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl1_portb, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl1_portb, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_P_compatible_LEN 1
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_P_compatible_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_P_wakeup_source 0
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_if_S_io_i2c_ctrl1_portb_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40004000
 *
 * Node identifier: DT_N_S_soc_S_i2c_40004000
 *
 * Binding (compatible = nuvoton,npcx-i2c-ctrl):
 *   $ZEPHYR_BASE/dts/bindings/i2c/nuvoton,npcx-i2c-ctrl.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_40004000_PATH "/soc/i2c@40004000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_40004000_FULL_NAME "i2c@40004000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_40004000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c_40004000_CHILD_IDX 43

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c_40004000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_40004000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40004000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40004000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2c_40004000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_40004000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40004000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40004000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40004000_ORD 456
#define DT_N_S_soc_S_i2c_40004000_ORD_STR_SORTABLE 00456

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40004000_REQUIRES_ORDS \
	4, /* /soc */ \
	268, /* /soc/clock-controller@4000d000 */ \
	272, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40004000_SUPPORTS_ORDS \
	457, /* /soc-if/io_i2c_ctrl2_porta */ \
	458, /* /soc-if/io_i2c_ctrl2_portb */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40004000_EXISTS 1
#define DT_N_INST_1_nuvoton_npcx_i2c_ctrl DT_N_S_soc_S_i2c_40004000
#define DT_N_NODELABEL_i2c_ctrl2          DT_N_S_soc_S_i2c_40004000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_40004000_REG_NUM 1
#define DT_N_S_soc_S_i2c_40004000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40004000_REG_IDX_0_VAL_ADDRESS 1073758208 /* 0x40004000 */
#define DT_N_S_soc_S_i2c_40004000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_i2c_40004000_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_40004000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_40004000_IRQ_NUM 1
#define DT_N_S_soc_S_i2c_40004000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40004000_IRQ_IDX_0_VAL_irq 36
#define DT_N_S_soc_S_i2c_40004000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40004000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40004000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_i2c_40004000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40004000_COMPAT_MATCHES_nuvoton_npcx_i2c_ctrl 1
#define DT_N_S_soc_S_i2c_40004000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40004000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_i2c_40004000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40004000_COMPAT_MODEL_IDX_0 "npcx-i2c-ctrl"
#define DT_N_S_soc_S_i2c_40004000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_40004000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40004000_P_reg {1073758208 /* 0x40004000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_i2c_40004000_P_reg_IDX_0 1073758208
#define DT_N_S_soc_S_i2c_40004000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40004000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_i2c_40004000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40004000_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_40004000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40004000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_4000d000
#define DT_N_S_soc_S_i2c_40004000_P_clocks_IDX_0_VAL_bus 7
#define DT_N_S_soc_S_i2c_40004000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_i2c_40004000_P_clocks_IDX_0_VAL_ctl 3
#define DT_N_S_soc_S_i2c_40004000_P_clocks_IDX_0_VAL_ctl_EXISTS 1
#define DT_N_S_soc_S_i2c_40004000_P_clocks_IDX_0_VAL_bit 1
#define DT_N_S_soc_S_i2c_40004000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_i2c_40004000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40004000, clocks, 0)
#define DT_N_S_soc_S_i2c_40004000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40004000, clocks, 0)
#define DT_N_S_soc_S_i2c_40004000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40004000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40004000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40004000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40004000_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_40004000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_i2c_40004000_P_status "disabled"
#define DT_N_S_soc_S_i2c_40004000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_i2c_40004000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_i2c_40004000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_40004000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_i2c_40004000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40004000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_i2c_40004000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_i2c_40004000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_i2c_40004000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_40004000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40004000, status, 0)
#define DT_N_S_soc_S_i2c_40004000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40004000, status, 0)
#define DT_N_S_soc_S_i2c_40004000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40004000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40004000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40004000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40004000_P_status_LEN 1
#define DT_N_S_soc_S_i2c_40004000_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_40004000_P_compatible {"nuvoton,npcx-i2c-ctrl"}
#define DT_N_S_soc_S_i2c_40004000_P_compatible_IDX_0 "nuvoton,npcx-i2c-ctrl"
#define DT_N_S_soc_S_i2c_40004000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-i2c-ctrl
#define DT_N_S_soc_S_i2c_40004000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_i2c_ctrl
#define DT_N_S_soc_S_i2c_40004000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_I2C_CTRL
#define DT_N_S_soc_S_i2c_40004000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40004000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40004000, compatible, 0)
#define DT_N_S_soc_S_i2c_40004000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40004000, compatible, 0)
#define DT_N_S_soc_S_i2c_40004000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40004000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40004000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40004000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40004000_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_40004000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_40004000_P_interrupts {36 /* 0x24 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_i2c_40004000_P_interrupts_IDX_0 36
#define DT_N_S_soc_S_i2c_40004000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40004000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_i2c_40004000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40004000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_40004000_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_40004000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2c_40004000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2c_40004000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc-if/io_i2c_ctrl2_porta
 *
 * Node identifier: DT_N_S_soc_if_S_io_i2c_ctrl2_porta
 *
 * Binding (compatible = nuvoton,npcx-i2c-port):
 *   $ZEPHYR_BASE/dts/bindings/i2c/nuvoton,npcx-i2c-port.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_PATH "/soc-if/io_i2c_ctrl2_porta"

/* Node's name with unit-address: */
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_FULL_NAME "io_i2c_ctrl2_porta"

/* Node parent (/soc-if) identifier: */
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_PARENT DT_N_S_soc_if

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_CHILD_IDX 3

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_FOREACH_CHILD(fn) 
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_ORD 457
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_ORD_STR_SORTABLE 00457

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_REQUIRES_ORDS \
	451, /* /soc-if */ \
	456, /* /soc/i2c@40004000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_EXISTS 1
#define DT_N_INST_2_nuvoton_npcx_i2c_port DT_N_S_soc_if_S_io_i2c_ctrl2_porta
#define DT_N_NODELABEL_i2c2_a             DT_N_S_soc_if_S_io_i2c_ctrl2_porta

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_REG_NUM 0
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_RANGES_NUM 0
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_FOREACH_RANGE(fn) 
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_IRQ_NUM 0
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_COMPAT_MATCHES_nuvoton_npcx_i2c_port 1
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_COMPAT_MODEL_IDX_0 "npcx-i2c-port"
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_P_port 16
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_P_port_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_P_controller DT_N_S_soc_S_i2c_40004000
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_P_controller_IDX_0 DT_N_S_soc_S_i2c_40004000
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_P_controller_IDX_0_PH DT_N_S_soc_S_i2c_40004000
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_P_controller_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_P_controller_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_if_S_io_i2c_ctrl2_porta, controller, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_P_controller_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_if_S_io_i2c_ctrl2_porta, controller, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_P_controller_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl2_porta, controller, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_P_controller_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl2_porta, controller, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_P_controller_LEN 1
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_P_controller_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_P_status "disabled"
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_P_status_IDX_0 "disabled"
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_P_status_ENUM_IDX 2
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_if_S_io_i2c_ctrl2_porta, status, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_if_S_io_i2c_ctrl2_porta, status, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl2_porta, status, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl2_porta, status, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_P_status_LEN 1
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_P_status_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_P_compatible {"nuvoton,npcx-i2c-port"}
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_P_compatible_IDX_0 "nuvoton,npcx-i2c-port"
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-i2c-port
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_i2c_port
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_I2C_PORT
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_if_S_io_i2c_ctrl2_porta, compatible, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_if_S_io_i2c_ctrl2_porta, compatible, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl2_porta, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl2_porta, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_P_compatible_LEN 1
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_P_compatible_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_P_wakeup_source 0
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_if_S_io_i2c_ctrl2_porta_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc-if/io_i2c_ctrl2_portb
 *
 * Node identifier: DT_N_S_soc_if_S_io_i2c_ctrl2_portb
 *
 * Binding (compatible = nuvoton,npcx-i2c-port):
 *   $ZEPHYR_BASE/dts/bindings/i2c/nuvoton,npcx-i2c-port.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_PATH "/soc-if/io_i2c_ctrl2_portb"

/* Node's name with unit-address: */
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_FULL_NAME "io_i2c_ctrl2_portb"

/* Node parent (/soc-if) identifier: */
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_PARENT DT_N_S_soc_if

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_CHILD_IDX 4

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_FOREACH_CHILD(fn) 
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_ORD 458
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_ORD_STR_SORTABLE 00458

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_REQUIRES_ORDS \
	451, /* /soc-if */ \
	456, /* /soc/i2c@40004000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_EXISTS 1
#define DT_N_INST_3_nuvoton_npcx_i2c_port DT_N_S_soc_if_S_io_i2c_ctrl2_portb
#define DT_N_NODELABEL_i2c2_b             DT_N_S_soc_if_S_io_i2c_ctrl2_portb

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_REG_NUM 0
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_RANGES_NUM 0
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_FOREACH_RANGE(fn) 
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_IRQ_NUM 0
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_COMPAT_MATCHES_nuvoton_npcx_i2c_port 1
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_COMPAT_MODEL_IDX_0 "npcx-i2c-port"
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_P_port 17
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_P_port_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_P_controller DT_N_S_soc_S_i2c_40004000
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_P_controller_IDX_0 DT_N_S_soc_S_i2c_40004000
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_P_controller_IDX_0_PH DT_N_S_soc_S_i2c_40004000
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_P_controller_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_P_controller_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_if_S_io_i2c_ctrl2_portb, controller, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_P_controller_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_if_S_io_i2c_ctrl2_portb, controller, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_P_controller_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl2_portb, controller, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_P_controller_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl2_portb, controller, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_P_controller_LEN 1
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_P_controller_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_P_status "disabled"
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_P_status_IDX_0 "disabled"
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_P_status_ENUM_IDX 2
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_if_S_io_i2c_ctrl2_portb, status, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_if_S_io_i2c_ctrl2_portb, status, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl2_portb, status, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl2_portb, status, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_P_status_LEN 1
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_P_status_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_P_compatible {"nuvoton,npcx-i2c-port"}
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_P_compatible_IDX_0 "nuvoton,npcx-i2c-port"
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-i2c-port
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_i2c_port
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_I2C_PORT
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_if_S_io_i2c_ctrl2_portb, compatible, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_if_S_io_i2c_ctrl2_portb, compatible, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl2_portb, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl2_portb, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_P_compatible_LEN 1
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_P_compatible_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_P_wakeup_source 0
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_if_S_io_i2c_ctrl2_portb_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40005000
 *
 * Node identifier: DT_N_S_soc_S_i2c_40005000
 *
 * Binding (compatible = nuvoton,npcx-i2c-ctrl):
 *   $ZEPHYR_BASE/dts/bindings/i2c/nuvoton,npcx-i2c-ctrl.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_40005000_PATH "/soc/i2c@40005000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_40005000_FULL_NAME "i2c@40005000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_40005000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c_40005000_CHILD_IDX 44

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c_40005000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_40005000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40005000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40005000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2c_40005000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_40005000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40005000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40005000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40005000_ORD 459
#define DT_N_S_soc_S_i2c_40005000_ORD_STR_SORTABLE 00459

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40005000_REQUIRES_ORDS \
	4, /* /soc */ \
	268, /* /soc/clock-controller@4000d000 */ \
	272, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40005000_SUPPORTS_ORDS \
	460, /* /soc-if/io_i2c_ctrl3_porta */ \
	461, /* /soc-if/io_i2c_ctrl3_portb */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40005000_EXISTS 1
#define DT_N_INST_2_nuvoton_npcx_i2c_ctrl DT_N_S_soc_S_i2c_40005000
#define DT_N_NODELABEL_i2c_ctrl3          DT_N_S_soc_S_i2c_40005000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_40005000_REG_NUM 1
#define DT_N_S_soc_S_i2c_40005000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005000_REG_IDX_0_VAL_ADDRESS 1073762304 /* 0x40005000 */
#define DT_N_S_soc_S_i2c_40005000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_i2c_40005000_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_40005000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_40005000_IRQ_NUM 1
#define DT_N_S_soc_S_i2c_40005000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005000_IRQ_IDX_0_VAL_irq 37
#define DT_N_S_soc_S_i2c_40005000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_i2c_40005000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005000_COMPAT_MATCHES_nuvoton_npcx_i2c_ctrl 1
#define DT_N_S_soc_S_i2c_40005000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_i2c_40005000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005000_COMPAT_MODEL_IDX_0 "npcx-i2c-ctrl"
#define DT_N_S_soc_S_i2c_40005000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_40005000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40005000_P_reg {1073762304 /* 0x40005000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_i2c_40005000_P_reg_IDX_0 1073762304
#define DT_N_S_soc_S_i2c_40005000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_i2c_40005000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005000_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_40005000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_4000d000
#define DT_N_S_soc_S_i2c_40005000_P_clocks_IDX_0_VAL_bus 7
#define DT_N_S_soc_S_i2c_40005000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_i2c_40005000_P_clocks_IDX_0_VAL_ctl 3
#define DT_N_S_soc_S_i2c_40005000_P_clocks_IDX_0_VAL_ctl_EXISTS 1
#define DT_N_S_soc_S_i2c_40005000_P_clocks_IDX_0_VAL_bit 2
#define DT_N_S_soc_S_i2c_40005000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_i2c_40005000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005000, clocks, 0)
#define DT_N_S_soc_S_i2c_40005000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40005000, clocks, 0)
#define DT_N_S_soc_S_i2c_40005000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40005000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005000_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_40005000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_i2c_40005000_P_status "disabled"
#define DT_N_S_soc_S_i2c_40005000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_i2c_40005000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_i2c_40005000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_40005000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_i2c_40005000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_i2c_40005000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_i2c_40005000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_i2c_40005000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_40005000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005000, status, 0)
#define DT_N_S_soc_S_i2c_40005000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40005000, status, 0)
#define DT_N_S_soc_S_i2c_40005000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40005000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005000_P_status_LEN 1
#define DT_N_S_soc_S_i2c_40005000_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_40005000_P_compatible {"nuvoton,npcx-i2c-ctrl"}
#define DT_N_S_soc_S_i2c_40005000_P_compatible_IDX_0 "nuvoton,npcx-i2c-ctrl"
#define DT_N_S_soc_S_i2c_40005000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-i2c-ctrl
#define DT_N_S_soc_S_i2c_40005000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_i2c_ctrl
#define DT_N_S_soc_S_i2c_40005000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_I2C_CTRL
#define DT_N_S_soc_S_i2c_40005000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005000, compatible, 0)
#define DT_N_S_soc_S_i2c_40005000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40005000, compatible, 0)
#define DT_N_S_soc_S_i2c_40005000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40005000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005000_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_40005000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_40005000_P_interrupts {37 /* 0x25 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_i2c_40005000_P_interrupts_IDX_0 37
#define DT_N_S_soc_S_i2c_40005000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_i2c_40005000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_40005000_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_40005000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2c_40005000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2c_40005000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc-if/io_i2c_ctrl3_porta
 *
 * Node identifier: DT_N_S_soc_if_S_io_i2c_ctrl3_porta
 *
 * Binding (compatible = nuvoton,npcx-i2c-port):
 *   $ZEPHYR_BASE/dts/bindings/i2c/nuvoton,npcx-i2c-port.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_PATH "/soc-if/io_i2c_ctrl3_porta"

/* Node's name with unit-address: */
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_FULL_NAME "io_i2c_ctrl3_porta"

/* Node parent (/soc-if) identifier: */
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_PARENT DT_N_S_soc_if

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_CHILD_IDX 5

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_FOREACH_CHILD(fn) 
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_ORD 460
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_ORD_STR_SORTABLE 00460

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_REQUIRES_ORDS \
	451, /* /soc-if */ \
	459, /* /soc/i2c@40005000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_EXISTS 1
#define DT_N_INST_4_nuvoton_npcx_i2c_port DT_N_S_soc_if_S_io_i2c_ctrl3_porta
#define DT_N_NODELABEL_i2c3_a             DT_N_S_soc_if_S_io_i2c_ctrl3_porta

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_REG_NUM 0
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_RANGES_NUM 0
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_FOREACH_RANGE(fn) 
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_IRQ_NUM 0
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_COMPAT_MATCHES_nuvoton_npcx_i2c_port 1
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_COMPAT_MODEL_IDX_0 "npcx-i2c-port"
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_P_port 32
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_P_port_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_P_controller DT_N_S_soc_S_i2c_40005000
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_P_controller_IDX_0 DT_N_S_soc_S_i2c_40005000
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_P_controller_IDX_0_PH DT_N_S_soc_S_i2c_40005000
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_P_controller_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_P_controller_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_if_S_io_i2c_ctrl3_porta, controller, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_P_controller_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_if_S_io_i2c_ctrl3_porta, controller, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_P_controller_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl3_porta, controller, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_P_controller_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl3_porta, controller, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_P_controller_LEN 1
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_P_controller_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_P_status "disabled"
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_P_status_IDX_0 "disabled"
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_P_status_ENUM_IDX 2
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_if_S_io_i2c_ctrl3_porta, status, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_if_S_io_i2c_ctrl3_porta, status, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl3_porta, status, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl3_porta, status, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_P_status_LEN 1
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_P_status_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_P_compatible {"nuvoton,npcx-i2c-port"}
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_P_compatible_IDX_0 "nuvoton,npcx-i2c-port"
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-i2c-port
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_i2c_port
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_I2C_PORT
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_if_S_io_i2c_ctrl3_porta, compatible, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_if_S_io_i2c_ctrl3_porta, compatible, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl3_porta, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl3_porta, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_P_compatible_LEN 1
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_P_compatible_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_P_wakeup_source 0
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_if_S_io_i2c_ctrl3_porta_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc-if/io_i2c_ctrl3_portb
 *
 * Node identifier: DT_N_S_soc_if_S_io_i2c_ctrl3_portb
 *
 * Binding (compatible = nuvoton,npcx-i2c-port):
 *   $ZEPHYR_BASE/dts/bindings/i2c/nuvoton,npcx-i2c-port.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_PATH "/soc-if/io_i2c_ctrl3_portb"

/* Node's name with unit-address: */
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_FULL_NAME "io_i2c_ctrl3_portb"

/* Node parent (/soc-if) identifier: */
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_PARENT DT_N_S_soc_if

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_CHILD_IDX 6

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_FOREACH_CHILD(fn) 
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_ORD 461
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_ORD_STR_SORTABLE 00461

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_REQUIRES_ORDS \
	451, /* /soc-if */ \
	459, /* /soc/i2c@40005000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_EXISTS 1
#define DT_N_INST_5_nuvoton_npcx_i2c_port DT_N_S_soc_if_S_io_i2c_ctrl3_portb
#define DT_N_NODELABEL_i2c3_b             DT_N_S_soc_if_S_io_i2c_ctrl3_portb

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_REG_NUM 0
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_RANGES_NUM 0
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_FOREACH_RANGE(fn) 
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_IRQ_NUM 0
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_COMPAT_MATCHES_nuvoton_npcx_i2c_port 1
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_COMPAT_MODEL_IDX_0 "npcx-i2c-port"
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_P_port 33
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_P_port_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_P_controller DT_N_S_soc_S_i2c_40005000
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_P_controller_IDX_0 DT_N_S_soc_S_i2c_40005000
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_P_controller_IDX_0_PH DT_N_S_soc_S_i2c_40005000
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_P_controller_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_P_controller_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_if_S_io_i2c_ctrl3_portb, controller, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_P_controller_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_if_S_io_i2c_ctrl3_portb, controller, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_P_controller_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl3_portb, controller, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_P_controller_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl3_portb, controller, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_P_controller_LEN 1
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_P_controller_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_P_status "disabled"
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_P_status_IDX_0 "disabled"
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_P_status_ENUM_IDX 2
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_if_S_io_i2c_ctrl3_portb, status, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_if_S_io_i2c_ctrl3_portb, status, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl3_portb, status, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl3_portb, status, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_P_status_LEN 1
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_P_status_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_P_compatible {"nuvoton,npcx-i2c-port"}
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_P_compatible_IDX_0 "nuvoton,npcx-i2c-port"
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-i2c-port
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_i2c_port
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_I2C_PORT
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_if_S_io_i2c_ctrl3_portb, compatible, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_if_S_io_i2c_ctrl3_portb, compatible, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl3_portb, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl3_portb, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_P_compatible_LEN 1
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_P_compatible_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_P_wakeup_source 0
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_if_S_io_i2c_ctrl3_portb_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40006000
 *
 * Node identifier: DT_N_S_soc_S_i2c_40006000
 *
 * Binding (compatible = nuvoton,npcx-i2c-ctrl):
 *   $ZEPHYR_BASE/dts/bindings/i2c/nuvoton,npcx-i2c-ctrl.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_40006000_PATH "/soc/i2c@40006000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_40006000_FULL_NAME "i2c@40006000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_40006000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c_40006000_CHILD_IDX 45

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c_40006000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_40006000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40006000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40006000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2c_40006000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_40006000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40006000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40006000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40006000_ORD 462
#define DT_N_S_soc_S_i2c_40006000_ORD_STR_SORTABLE 00462

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40006000_REQUIRES_ORDS \
	4, /* /soc */ \
	268, /* /soc/clock-controller@4000d000 */ \
	272, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40006000_SUPPORTS_ORDS \
	463, /* /soc-if/io_i2c_ctrl4_porta */ \
	464, /* /soc-if/io_i2c_ctrl4_portb */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40006000_EXISTS 1
#define DT_N_INST_3_nuvoton_npcx_i2c_ctrl DT_N_S_soc_S_i2c_40006000
#define DT_N_NODELABEL_i2c_ctrl4          DT_N_S_soc_S_i2c_40006000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_40006000_REG_NUM 1
#define DT_N_S_soc_S_i2c_40006000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_REG_IDX_0_VAL_ADDRESS 1073766400 /* 0x40006000 */
#define DT_N_S_soc_S_i2c_40006000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_i2c_40006000_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_40006000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_40006000_IRQ_NUM 1
#define DT_N_S_soc_S_i2c_40006000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_IRQ_IDX_0_VAL_irq 38
#define DT_N_S_soc_S_i2c_40006000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_i2c_40006000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_COMPAT_MATCHES_nuvoton_npcx_i2c_ctrl 1
#define DT_N_S_soc_S_i2c_40006000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_i2c_40006000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_COMPAT_MODEL_IDX_0 "npcx-i2c-ctrl"
#define DT_N_S_soc_S_i2c_40006000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_40006000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40006000_P_reg {1073766400 /* 0x40006000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_i2c_40006000_P_reg_IDX_0 1073766400
#define DT_N_S_soc_S_i2c_40006000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_i2c_40006000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_4000d000
#define DT_N_S_soc_S_i2c_40006000_P_clocks_IDX_0_VAL_bus 7
#define DT_N_S_soc_S_i2c_40006000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_P_clocks_IDX_0_VAL_ctl 3
#define DT_N_S_soc_S_i2c_40006000_P_clocks_IDX_0_VAL_ctl_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_P_clocks_IDX_0_VAL_bit 3
#define DT_N_S_soc_S_i2c_40006000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40006000, clocks, 0)
#define DT_N_S_soc_S_i2c_40006000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40006000, clocks, 0)
#define DT_N_S_soc_S_i2c_40006000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40006000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40006000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40006000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40006000_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_40006000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_P_status "disabled"
#define DT_N_S_soc_S_i2c_40006000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_i2c_40006000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_i2c_40006000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_40006000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_i2c_40006000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_i2c_40006000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_i2c_40006000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_40006000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40006000, status, 0)
#define DT_N_S_soc_S_i2c_40006000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40006000, status, 0)
#define DT_N_S_soc_S_i2c_40006000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40006000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40006000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40006000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40006000_P_status_LEN 1
#define DT_N_S_soc_S_i2c_40006000_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_P_compatible {"nuvoton,npcx-i2c-ctrl"}
#define DT_N_S_soc_S_i2c_40006000_P_compatible_IDX_0 "nuvoton,npcx-i2c-ctrl"
#define DT_N_S_soc_S_i2c_40006000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-i2c-ctrl
#define DT_N_S_soc_S_i2c_40006000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_i2c_ctrl
#define DT_N_S_soc_S_i2c_40006000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_I2C_CTRL
#define DT_N_S_soc_S_i2c_40006000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40006000, compatible, 0)
#define DT_N_S_soc_S_i2c_40006000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40006000, compatible, 0)
#define DT_N_S_soc_S_i2c_40006000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40006000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40006000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40006000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40006000_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_40006000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_P_interrupts {38 /* 0x26 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_i2c_40006000_P_interrupts_IDX_0 38
#define DT_N_S_soc_S_i2c_40006000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_i2c_40006000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_40006000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2c_40006000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc-if/io_i2c_ctrl4_porta
 *
 * Node identifier: DT_N_S_soc_if_S_io_i2c_ctrl4_porta
 *
 * Binding (compatible = nuvoton,npcx-i2c-port):
 *   $ZEPHYR_BASE/dts/bindings/i2c/nuvoton,npcx-i2c-port.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_PATH "/soc-if/io_i2c_ctrl4_porta"

/* Node's name with unit-address: */
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_FULL_NAME "io_i2c_ctrl4_porta"

/* Node parent (/soc-if) identifier: */
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_PARENT DT_N_S_soc_if

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_CHILD_IDX 7

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_FOREACH_CHILD(fn) 
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_ORD 463
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_ORD_STR_SORTABLE 00463

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_REQUIRES_ORDS \
	451, /* /soc-if */ \
	462, /* /soc/i2c@40006000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_EXISTS 1
#define DT_N_INST_6_nuvoton_npcx_i2c_port DT_N_S_soc_if_S_io_i2c_ctrl4_porta
#define DT_N_NODELABEL_i2c4_a             DT_N_S_soc_if_S_io_i2c_ctrl4_porta

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_REG_NUM 0
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_RANGES_NUM 0
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_FOREACH_RANGE(fn) 
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_IRQ_NUM 0
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_COMPAT_MATCHES_nuvoton_npcx_i2c_port 1
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_COMPAT_MODEL_IDX_0 "npcx-i2c-port"
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_P_port 48
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_P_port_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_P_controller DT_N_S_soc_S_i2c_40006000
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_P_controller_IDX_0 DT_N_S_soc_S_i2c_40006000
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_P_controller_IDX_0_PH DT_N_S_soc_S_i2c_40006000
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_P_controller_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_P_controller_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_if_S_io_i2c_ctrl4_porta, controller, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_P_controller_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_if_S_io_i2c_ctrl4_porta, controller, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_P_controller_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl4_porta, controller, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_P_controller_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl4_porta, controller, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_P_controller_LEN 1
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_P_controller_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_P_status "disabled"
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_P_status_IDX_0 "disabled"
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_P_status_ENUM_IDX 2
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_if_S_io_i2c_ctrl4_porta, status, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_if_S_io_i2c_ctrl4_porta, status, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl4_porta, status, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl4_porta, status, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_P_status_LEN 1
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_P_status_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_P_compatible {"nuvoton,npcx-i2c-port"}
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_P_compatible_IDX_0 "nuvoton,npcx-i2c-port"
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-i2c-port
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_i2c_port
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_I2C_PORT
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_if_S_io_i2c_ctrl4_porta, compatible, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_if_S_io_i2c_ctrl4_porta, compatible, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl4_porta, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl4_porta, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_P_compatible_LEN 1
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_P_compatible_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_P_wakeup_source 0
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_if_S_io_i2c_ctrl4_porta_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc-if/io_i2c_ctrl4_portb
 *
 * Node identifier: DT_N_S_soc_if_S_io_i2c_ctrl4_portb
 *
 * Binding (compatible = nuvoton,npcx-i2c-port):
 *   $ZEPHYR_BASE/dts/bindings/i2c/nuvoton,npcx-i2c-port.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_PATH "/soc-if/io_i2c_ctrl4_portb"

/* Node's name with unit-address: */
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_FULL_NAME "io_i2c_ctrl4_portb"

/* Node parent (/soc-if) identifier: */
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_PARENT DT_N_S_soc_if

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_CHILD_IDX 8

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_FOREACH_CHILD(fn) 
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_ORD 464
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_ORD_STR_SORTABLE 00464

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_REQUIRES_ORDS \
	451, /* /soc-if */ \
	462, /* /soc/i2c@40006000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_EXISTS 1
#define DT_N_INST_7_nuvoton_npcx_i2c_port DT_N_S_soc_if_S_io_i2c_ctrl4_portb
#define DT_N_NODELABEL_i2c4_b             DT_N_S_soc_if_S_io_i2c_ctrl4_portb

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_REG_NUM 0
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_RANGES_NUM 0
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_FOREACH_RANGE(fn) 
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_IRQ_NUM 0
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_COMPAT_MATCHES_nuvoton_npcx_i2c_port 1
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_COMPAT_MODEL_IDX_0 "npcx-i2c-port"
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_P_port 49
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_P_port_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_P_controller DT_N_S_soc_S_i2c_40006000
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_P_controller_IDX_0 DT_N_S_soc_S_i2c_40006000
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_P_controller_IDX_0_PH DT_N_S_soc_S_i2c_40006000
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_P_controller_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_P_controller_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_if_S_io_i2c_ctrl4_portb, controller, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_P_controller_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_if_S_io_i2c_ctrl4_portb, controller, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_P_controller_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl4_portb, controller, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_P_controller_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl4_portb, controller, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_P_controller_LEN 1
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_P_controller_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_P_status "disabled"
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_P_status_IDX_0 "disabled"
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_P_status_ENUM_IDX 2
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_if_S_io_i2c_ctrl4_portb, status, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_if_S_io_i2c_ctrl4_portb, status, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl4_portb, status, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl4_portb, status, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_P_status_LEN 1
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_P_status_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_P_compatible {"nuvoton,npcx-i2c-port"}
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_P_compatible_IDX_0 "nuvoton,npcx-i2c-port"
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-i2c-port
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_i2c_port
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_I2C_PORT
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_if_S_io_i2c_ctrl4_portb, compatible, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_if_S_io_i2c_ctrl4_portb, compatible, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl4_portb, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl4_portb, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_P_compatible_LEN 1
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_P_compatible_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_P_wakeup_source 0
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_if_S_io_i2c_ctrl4_portb_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40007000
 *
 * Node identifier: DT_N_S_soc_S_i2c_40007000
 *
 * Binding (compatible = nuvoton,npcx-i2c-ctrl):
 *   $ZEPHYR_BASE/dts/bindings/i2c/nuvoton,npcx-i2c-ctrl.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_40007000_PATH "/soc/i2c@40007000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_40007000_FULL_NAME "i2c@40007000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_40007000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c_40007000_CHILD_IDX 46

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c_40007000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_40007000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40007000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40007000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2c_40007000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_40007000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40007000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40007000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40007000_ORD 465
#define DT_N_S_soc_S_i2c_40007000_ORD_STR_SORTABLE 00465

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40007000_REQUIRES_ORDS \
	4, /* /soc */ \
	268, /* /soc/clock-controller@4000d000 */ \
	272, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40007000_SUPPORTS_ORDS \
	466, /* /soc-if/io_i2c_ctrl5_porta */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40007000_EXISTS 1
#define DT_N_INST_4_nuvoton_npcx_i2c_ctrl DT_N_S_soc_S_i2c_40007000
#define DT_N_NODELABEL_i2c_ctrl5          DT_N_S_soc_S_i2c_40007000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_40007000_REG_NUM 1
#define DT_N_S_soc_S_i2c_40007000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40007000_REG_IDX_0_VAL_ADDRESS 1073770496 /* 0x40007000 */
#define DT_N_S_soc_S_i2c_40007000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_i2c_40007000_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_40007000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_40007000_IRQ_NUM 1
#define DT_N_S_soc_S_i2c_40007000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40007000_IRQ_IDX_0_VAL_irq 39
#define DT_N_S_soc_S_i2c_40007000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40007000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40007000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_i2c_40007000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40007000_COMPAT_MATCHES_nuvoton_npcx_i2c_ctrl 1
#define DT_N_S_soc_S_i2c_40007000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40007000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_i2c_40007000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40007000_COMPAT_MODEL_IDX_0 "npcx-i2c-ctrl"
#define DT_N_S_soc_S_i2c_40007000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_40007000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40007000_P_reg {1073770496 /* 0x40007000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_i2c_40007000_P_reg_IDX_0 1073770496
#define DT_N_S_soc_S_i2c_40007000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40007000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_i2c_40007000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40007000_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_40007000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40007000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_4000d000
#define DT_N_S_soc_S_i2c_40007000_P_clocks_IDX_0_VAL_bus 7
#define DT_N_S_soc_S_i2c_40007000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_i2c_40007000_P_clocks_IDX_0_VAL_ctl 3
#define DT_N_S_soc_S_i2c_40007000_P_clocks_IDX_0_VAL_ctl_EXISTS 1
#define DT_N_S_soc_S_i2c_40007000_P_clocks_IDX_0_VAL_bit 4
#define DT_N_S_soc_S_i2c_40007000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_i2c_40007000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40007000, clocks, 0)
#define DT_N_S_soc_S_i2c_40007000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40007000, clocks, 0)
#define DT_N_S_soc_S_i2c_40007000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40007000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40007000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40007000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40007000_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_40007000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_i2c_40007000_P_status "disabled"
#define DT_N_S_soc_S_i2c_40007000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_i2c_40007000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_i2c_40007000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_40007000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_i2c_40007000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40007000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_i2c_40007000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_i2c_40007000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_i2c_40007000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_40007000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40007000, status, 0)
#define DT_N_S_soc_S_i2c_40007000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40007000, status, 0)
#define DT_N_S_soc_S_i2c_40007000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40007000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40007000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40007000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40007000_P_status_LEN 1
#define DT_N_S_soc_S_i2c_40007000_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_40007000_P_compatible {"nuvoton,npcx-i2c-ctrl"}
#define DT_N_S_soc_S_i2c_40007000_P_compatible_IDX_0 "nuvoton,npcx-i2c-ctrl"
#define DT_N_S_soc_S_i2c_40007000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-i2c-ctrl
#define DT_N_S_soc_S_i2c_40007000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_i2c_ctrl
#define DT_N_S_soc_S_i2c_40007000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_I2C_CTRL
#define DT_N_S_soc_S_i2c_40007000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40007000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40007000, compatible, 0)
#define DT_N_S_soc_S_i2c_40007000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40007000, compatible, 0)
#define DT_N_S_soc_S_i2c_40007000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40007000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40007000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40007000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40007000_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_40007000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_40007000_P_interrupts {39 /* 0x27 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_i2c_40007000_P_interrupts_IDX_0 39
#define DT_N_S_soc_S_i2c_40007000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40007000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_i2c_40007000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40007000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_40007000_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_40007000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2c_40007000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2c_40007000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc-if/io_i2c_ctrl5_porta
 *
 * Node identifier: DT_N_S_soc_if_S_io_i2c_ctrl5_porta
 *
 * Binding (compatible = nuvoton,npcx-i2c-port):
 *   $ZEPHYR_BASE/dts/bindings/i2c/nuvoton,npcx-i2c-port.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_PATH "/soc-if/io_i2c_ctrl5_porta"

/* Node's name with unit-address: */
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_FULL_NAME "io_i2c_ctrl5_porta"

/* Node parent (/soc-if) identifier: */
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_PARENT DT_N_S_soc_if

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_CHILD_IDX 9

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_FOREACH_CHILD(fn) 
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_ORD 466
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_ORD_STR_SORTABLE 00466

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_REQUIRES_ORDS \
	451, /* /soc-if */ \
	465, /* /soc/i2c@40007000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_EXISTS 1
#define DT_N_INST_8_nuvoton_npcx_i2c_port DT_N_S_soc_if_S_io_i2c_ctrl5_porta
#define DT_N_NODELABEL_i2c5_a             DT_N_S_soc_if_S_io_i2c_ctrl5_porta

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_REG_NUM 0
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_RANGES_NUM 0
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_FOREACH_RANGE(fn) 
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_IRQ_NUM 0
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_COMPAT_MATCHES_nuvoton_npcx_i2c_port 1
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_COMPAT_MODEL_IDX_0 "npcx-i2c-port"
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_P_port 64
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_P_port_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_P_controller DT_N_S_soc_S_i2c_40007000
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_P_controller_IDX_0 DT_N_S_soc_S_i2c_40007000
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_P_controller_IDX_0_PH DT_N_S_soc_S_i2c_40007000
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_P_controller_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_P_controller_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_if_S_io_i2c_ctrl5_porta, controller, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_P_controller_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_if_S_io_i2c_ctrl5_porta, controller, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_P_controller_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl5_porta, controller, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_P_controller_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl5_porta, controller, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_P_controller_LEN 1
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_P_controller_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_P_status "disabled"
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_P_status_IDX_0 "disabled"
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_P_status_ENUM_IDX 2
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_if_S_io_i2c_ctrl5_porta, status, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_if_S_io_i2c_ctrl5_porta, status, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl5_porta, status, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl5_porta, status, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_P_status_LEN 1
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_P_status_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_P_compatible {"nuvoton,npcx-i2c-port"}
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_P_compatible_IDX_0 "nuvoton,npcx-i2c-port"
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-i2c-port
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_i2c_port
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_I2C_PORT
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_if_S_io_i2c_ctrl5_porta, compatible, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_if_S_io_i2c_ctrl5_porta, compatible, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl5_porta, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl5_porta, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_P_compatible_LEN 1
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_P_compatible_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_P_wakeup_source 0
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_if_S_io_i2c_ctrl5_porta_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40008000
 *
 * Node identifier: DT_N_S_soc_S_i2c_40008000
 *
 * Binding (compatible = nuvoton,npcx-i2c-ctrl):
 *   $ZEPHYR_BASE/dts/bindings/i2c/nuvoton,npcx-i2c-ctrl.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_40008000_PATH "/soc/i2c@40008000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_40008000_FULL_NAME "i2c@40008000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_40008000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c_40008000_CHILD_IDX 47

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c_40008000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_40008000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40008000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40008000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2c_40008000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_40008000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40008000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40008000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40008000_ORD 467
#define DT_N_S_soc_S_i2c_40008000_ORD_STR_SORTABLE 00467

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40008000_REQUIRES_ORDS \
	4, /* /soc */ \
	268, /* /soc/clock-controller@4000d000 */ \
	272, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40008000_SUPPORTS_ORDS \
	468, /* /soc-if/io_i2c_ctrl6_porta */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40008000_EXISTS 1
#define DT_N_INST_5_nuvoton_npcx_i2c_ctrl DT_N_S_soc_S_i2c_40008000
#define DT_N_NODELABEL_i2c_ctrl6          DT_N_S_soc_S_i2c_40008000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_40008000_REG_NUM 1
#define DT_N_S_soc_S_i2c_40008000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40008000_REG_IDX_0_VAL_ADDRESS 1073774592 /* 0x40008000 */
#define DT_N_S_soc_S_i2c_40008000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_i2c_40008000_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_40008000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_40008000_IRQ_NUM 1
#define DT_N_S_soc_S_i2c_40008000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40008000_IRQ_IDX_0_VAL_irq 20
#define DT_N_S_soc_S_i2c_40008000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40008000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40008000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_i2c_40008000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40008000_COMPAT_MATCHES_nuvoton_npcx_i2c_ctrl 1
#define DT_N_S_soc_S_i2c_40008000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40008000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_i2c_40008000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40008000_COMPAT_MODEL_IDX_0 "npcx-i2c-ctrl"
#define DT_N_S_soc_S_i2c_40008000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_40008000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40008000_P_reg {1073774592 /* 0x40008000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_i2c_40008000_P_reg_IDX_0 1073774592
#define DT_N_S_soc_S_i2c_40008000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40008000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_i2c_40008000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40008000_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_40008000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40008000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_4000d000
#define DT_N_S_soc_S_i2c_40008000_P_clocks_IDX_0_VAL_bus 7
#define DT_N_S_soc_S_i2c_40008000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_i2c_40008000_P_clocks_IDX_0_VAL_ctl 3
#define DT_N_S_soc_S_i2c_40008000_P_clocks_IDX_0_VAL_ctl_EXISTS 1
#define DT_N_S_soc_S_i2c_40008000_P_clocks_IDX_0_VAL_bit 5
#define DT_N_S_soc_S_i2c_40008000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_i2c_40008000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40008000, clocks, 0)
#define DT_N_S_soc_S_i2c_40008000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40008000, clocks, 0)
#define DT_N_S_soc_S_i2c_40008000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40008000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40008000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40008000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40008000_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_40008000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_i2c_40008000_P_status "disabled"
#define DT_N_S_soc_S_i2c_40008000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_i2c_40008000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_i2c_40008000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_40008000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_i2c_40008000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40008000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_i2c_40008000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_i2c_40008000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_i2c_40008000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_40008000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40008000, status, 0)
#define DT_N_S_soc_S_i2c_40008000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40008000, status, 0)
#define DT_N_S_soc_S_i2c_40008000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40008000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40008000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40008000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40008000_P_status_LEN 1
#define DT_N_S_soc_S_i2c_40008000_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_40008000_P_compatible {"nuvoton,npcx-i2c-ctrl"}
#define DT_N_S_soc_S_i2c_40008000_P_compatible_IDX_0 "nuvoton,npcx-i2c-ctrl"
#define DT_N_S_soc_S_i2c_40008000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-i2c-ctrl
#define DT_N_S_soc_S_i2c_40008000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_i2c_ctrl
#define DT_N_S_soc_S_i2c_40008000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_I2C_CTRL
#define DT_N_S_soc_S_i2c_40008000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40008000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40008000, compatible, 0)
#define DT_N_S_soc_S_i2c_40008000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40008000, compatible, 0)
#define DT_N_S_soc_S_i2c_40008000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40008000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40008000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40008000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40008000_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_40008000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_40008000_P_interrupts {20 /* 0x14 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_i2c_40008000_P_interrupts_IDX_0 20
#define DT_N_S_soc_S_i2c_40008000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40008000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_i2c_40008000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40008000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_40008000_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_40008000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2c_40008000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2c_40008000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc-if/io_i2c_ctrl6_porta
 *
 * Node identifier: DT_N_S_soc_if_S_io_i2c_ctrl6_porta
 *
 * Binding (compatible = nuvoton,npcx-i2c-port):
 *   $ZEPHYR_BASE/dts/bindings/i2c/nuvoton,npcx-i2c-port.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_PATH "/soc-if/io_i2c_ctrl6_porta"

/* Node's name with unit-address: */
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_FULL_NAME "io_i2c_ctrl6_porta"

/* Node parent (/soc-if) identifier: */
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_PARENT DT_N_S_soc_if

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_CHILD_IDX 10

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_FOREACH_CHILD(fn) 
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_ORD 468
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_ORD_STR_SORTABLE 00468

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_REQUIRES_ORDS \
	451, /* /soc-if */ \
	467, /* /soc/i2c@40008000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_EXISTS 1
#define DT_N_INST_9_nuvoton_npcx_i2c_port DT_N_S_soc_if_S_io_i2c_ctrl6_porta
#define DT_N_NODELABEL_i2c6_a             DT_N_S_soc_if_S_io_i2c_ctrl6_porta

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_REG_NUM 0
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_RANGES_NUM 0
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_FOREACH_RANGE(fn) 
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_IRQ_NUM 0
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_COMPAT_MATCHES_nuvoton_npcx_i2c_port 1
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_COMPAT_MODEL_IDX_0 "npcx-i2c-port"
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_P_port 65
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_P_port_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_P_controller DT_N_S_soc_S_i2c_40008000
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_P_controller_IDX_0 DT_N_S_soc_S_i2c_40008000
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_P_controller_IDX_0_PH DT_N_S_soc_S_i2c_40008000
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_P_controller_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_P_controller_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_if_S_io_i2c_ctrl6_porta, controller, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_P_controller_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_if_S_io_i2c_ctrl6_porta, controller, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_P_controller_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl6_porta, controller, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_P_controller_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl6_porta, controller, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_P_controller_LEN 1
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_P_controller_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_P_status "disabled"
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_P_status_IDX_0 "disabled"
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_P_status_ENUM_IDX 2
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_if_S_io_i2c_ctrl6_porta, status, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_if_S_io_i2c_ctrl6_porta, status, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl6_porta, status, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl6_porta, status, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_P_status_LEN 1
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_P_status_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_P_compatible {"nuvoton,npcx-i2c-port"}
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_P_compatible_IDX_0 "nuvoton,npcx-i2c-port"
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-i2c-port
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_i2c_port
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_I2C_PORT
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_if_S_io_i2c_ctrl6_porta, compatible, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_if_S_io_i2c_ctrl6_porta, compatible, 0)
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl6_porta, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_if_S_io_i2c_ctrl6_porta, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_P_compatible_LEN 1
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_P_compatible_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_P_wakeup_source 0
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_if_S_io_i2c_ctrl6_porta_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc-if/power-ctrl-psl
 *
 * Node identifier: DT_N_S_soc_if_S_power_ctrl_psl
 *
 * Binding (compatible = nuvoton,npcx-power-psl):
 *   $ZEPHYR_BASE/dts/bindings/power/npcx-power-psl.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_if_S_power_ctrl_psl_PATH "/soc-if/power-ctrl-psl"

/* Node's name with unit-address: */
#define DT_N_S_soc_if_S_power_ctrl_psl_FULL_NAME "power-ctrl-psl"

/* Node parent (/soc-if) identifier: */
#define DT_N_S_soc_if_S_power_ctrl_psl_PARENT DT_N_S_soc_if

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_if_S_power_ctrl_psl_CHILD_IDX 11

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_if_S_power_ctrl_psl_FOREACH_CHILD(fn) 
#define DT_N_S_soc_if_S_power_ctrl_psl_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_if_S_power_ctrl_psl_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_if_S_power_ctrl_psl_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_if_S_power_ctrl_psl_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_if_S_power_ctrl_psl_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_if_S_power_ctrl_psl_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_if_S_power_ctrl_psl_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_if_S_power_ctrl_psl_ORD 469
#define DT_N_S_soc_if_S_power_ctrl_psl_ORD_STR_SORTABLE 00469

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_if_S_power_ctrl_psl_REQUIRES_ORDS \
	451, /* /soc-if */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_if_S_power_ctrl_psl_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_if_S_power_ctrl_psl_EXISTS 1
#define DT_N_INST_0_nuvoton_npcx_power_psl DT_N_S_soc_if_S_power_ctrl_psl
#define DT_N_NODELABEL_power_ctrl_psl      DT_N_S_soc_if_S_power_ctrl_psl

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_if_S_power_ctrl_psl_REG_NUM 0
#define DT_N_S_soc_if_S_power_ctrl_psl_RANGES_NUM 0
#define DT_N_S_soc_if_S_power_ctrl_psl_FOREACH_RANGE(fn) 
#define DT_N_S_soc_if_S_power_ctrl_psl_IRQ_NUM 0
#define DT_N_S_soc_if_S_power_ctrl_psl_COMPAT_MATCHES_nuvoton_npcx_power_psl 1
#define DT_N_S_soc_if_S_power_ctrl_psl_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_power_ctrl_psl_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_if_S_power_ctrl_psl_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_power_ctrl_psl_COMPAT_MODEL_IDX_0 "npcx-power-psl"
#define DT_N_S_soc_if_S_power_ctrl_psl_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_if_S_power_ctrl_psl_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_if_S_power_ctrl_psl_P_status "disabled"
#define DT_N_S_soc_if_S_power_ctrl_psl_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_if_S_power_ctrl_psl_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_if_S_power_ctrl_psl_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_if_S_power_ctrl_psl_P_status_IDX_0 "disabled"
#define DT_N_S_soc_if_S_power_ctrl_psl_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_power_ctrl_psl_P_status_ENUM_IDX 2
#define DT_N_S_soc_if_S_power_ctrl_psl_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_if_S_power_ctrl_psl_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_if_S_power_ctrl_psl_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_if_S_power_ctrl_psl_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_if_S_power_ctrl_psl, status, 0)
#define DT_N_S_soc_if_S_power_ctrl_psl_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_if_S_power_ctrl_psl, status, 0)
#define DT_N_S_soc_if_S_power_ctrl_psl_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_if_S_power_ctrl_psl, status, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_power_ctrl_psl_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_if_S_power_ctrl_psl, status, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_power_ctrl_psl_P_status_LEN 1
#define DT_N_S_soc_if_S_power_ctrl_psl_P_status_EXISTS 1
#define DT_N_S_soc_if_S_power_ctrl_psl_P_compatible {"nuvoton,npcx-power-psl"}
#define DT_N_S_soc_if_S_power_ctrl_psl_P_compatible_IDX_0 "nuvoton,npcx-power-psl"
#define DT_N_S_soc_if_S_power_ctrl_psl_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-power-psl
#define DT_N_S_soc_if_S_power_ctrl_psl_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_power_psl
#define DT_N_S_soc_if_S_power_ctrl_psl_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_POWER_PSL
#define DT_N_S_soc_if_S_power_ctrl_psl_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_if_S_power_ctrl_psl_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_if_S_power_ctrl_psl, compatible, 0)
#define DT_N_S_soc_if_S_power_ctrl_psl_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_if_S_power_ctrl_psl, compatible, 0)
#define DT_N_S_soc_if_S_power_ctrl_psl_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_if_S_power_ctrl_psl, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_power_ctrl_psl_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_if_S_power_ctrl_psl, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_if_S_power_ctrl_psl_P_compatible_LEN 1
#define DT_N_S_soc_if_S_power_ctrl_psl_P_compatible_EXISTS 1
#define DT_N_S_soc_if_S_power_ctrl_psl_P_wakeup_source 0
#define DT_N_S_soc_if_S_power_ctrl_psl_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_if_S_power_ctrl_psl_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_if_S_power_ctrl_psl_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/ps2@400b1000
 *
 * Node identifier: DT_N_S_soc_S_ps2_400b1000
 *
 * Binding (compatible = nuvoton,npcx-ps2-ctrl):
 *   $ZEPHYR_BASE/dts/bindings/ps2/nuvoton,npcx-ps2-ctrl.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_ps2_400b1000_PATH "/soc/ps2@400b1000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_ps2_400b1000_FULL_NAME "ps2@400b1000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_ps2_400b1000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_ps2_400b1000_CHILD_IDX 53

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_ps2_400b1000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2) fn(DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3)
#define DT_N_S_soc_S_ps2_400b1000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3)
#define DT_N_S_soc_S_ps2_400b1000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2, __VA_ARGS__) fn(DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3, __VA_ARGS__)
#define DT_N_S_soc_S_ps2_400b1000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3, __VA_ARGS__)
#define DT_N_S_soc_S_ps2_400b1000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_ps2_400b1000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_ps2_400b1000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_ps2_400b1000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_ps2_400b1000_ORD 470
#define DT_N_S_soc_S_ps2_400b1000_ORD_STR_SORTABLE 00470

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_ps2_400b1000_REQUIRES_ORDS \
	4, /* /soc */ \
	268, /* /soc/clock-controller@4000d000 */ \
	272, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_ps2_400b1000_SUPPORTS_ORDS \
	471, /* /soc/ps2@400b1000/io_ps2_channel2 */ \
	472, /* /soc/ps2@400b1000/io_ps2_channel3 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_ps2_400b1000_EXISTS 1
#define DT_N_INST_0_nuvoton_npcx_ps2_ctrl DT_N_S_soc_S_ps2_400b1000
#define DT_N_NODELABEL_ps2_ctrl0          DT_N_S_soc_S_ps2_400b1000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_ps2_400b1000_REG_NUM 1
#define DT_N_S_soc_S_ps2_400b1000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ps2_400b1000_REG_IDX_0_VAL_ADDRESS 1074466816 /* 0x400b1000 */
#define DT_N_S_soc_S_ps2_400b1000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_ps2_400b1000_RANGES_NUM 0
#define DT_N_S_soc_S_ps2_400b1000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_ps2_400b1000_IRQ_NUM 1
#define DT_N_S_soc_S_ps2_400b1000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ps2_400b1000_IRQ_IDX_0_VAL_irq 8
#define DT_N_S_soc_S_ps2_400b1000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ps2_400b1000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ps2_400b1000_IRQ_IDX_0_VAL_priority 4
#define DT_N_S_soc_S_ps2_400b1000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ps2_400b1000_COMPAT_MATCHES_nuvoton_npcx_ps2_ctrl 1
#define DT_N_S_soc_S_ps2_400b1000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ps2_400b1000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_ps2_400b1000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ps2_400b1000_COMPAT_MODEL_IDX_0 "npcx-ps2-ctrl"
#define DT_N_S_soc_S_ps2_400b1000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_ps2_400b1000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_ps2_400b1000_P_reg {1074466816 /* 0x400b1000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_ps2_400b1000_P_reg_IDX_0 1074466816
#define DT_N_S_soc_S_ps2_400b1000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ps2_400b1000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_ps2_400b1000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ps2_400b1000_P_reg_EXISTS 1
#define DT_N_S_soc_S_ps2_400b1000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ps2_400b1000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_4000d000
#define DT_N_S_soc_S_ps2_400b1000_P_clocks_IDX_0_VAL_bus 0
#define DT_N_S_soc_S_ps2_400b1000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_ps2_400b1000_P_clocks_IDX_0_VAL_ctl 1
#define DT_N_S_soc_S_ps2_400b1000_P_clocks_IDX_0_VAL_ctl_EXISTS 1
#define DT_N_S_soc_S_ps2_400b1000_P_clocks_IDX_0_VAL_bit 3
#define DT_N_S_soc_S_ps2_400b1000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_ps2_400b1000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ps2_400b1000, clocks, 0)
#define DT_N_S_soc_S_ps2_400b1000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ps2_400b1000, clocks, 0)
#define DT_N_S_soc_S_ps2_400b1000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ps2_400b1000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ps2_400b1000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ps2_400b1000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ps2_400b1000_P_clocks_LEN 1
#define DT_N_S_soc_S_ps2_400b1000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_ps2_400b1000_P_interrupts {8 /* 0x8 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_ps2_400b1000_P_interrupts_IDX_0 8
#define DT_N_S_soc_S_ps2_400b1000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ps2_400b1000_P_interrupts_IDX_1 4
#define DT_N_S_soc_S_ps2_400b1000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ps2_400b1000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_ps2_400b1000_P_compatible {"nuvoton,npcx-ps2-ctrl"}
#define DT_N_S_soc_S_ps2_400b1000_P_compatible_IDX_0 "nuvoton,npcx-ps2-ctrl"
#define DT_N_S_soc_S_ps2_400b1000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-ps2-ctrl
#define DT_N_S_soc_S_ps2_400b1000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_ps2_ctrl
#define DT_N_S_soc_S_ps2_400b1000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_PS2_CTRL
#define DT_N_S_soc_S_ps2_400b1000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ps2_400b1000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ps2_400b1000, compatible, 0)
#define DT_N_S_soc_S_ps2_400b1000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ps2_400b1000, compatible, 0)
#define DT_N_S_soc_S_ps2_400b1000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ps2_400b1000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ps2_400b1000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ps2_400b1000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ps2_400b1000_P_compatible_LEN 1
#define DT_N_S_soc_S_ps2_400b1000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_ps2_400b1000_P_wakeup_source 0
#define DT_N_S_soc_S_ps2_400b1000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_ps2_400b1000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_ps2_400b1000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/ps2@400b1000/io_ps2_channel2
 *
 * Node identifier: DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2
 *
 * Binding (compatible = nuvoton,npcx-ps2-channel):
 *   $ZEPHYR_BASE/dts/bindings/ps2/nuvoton,npcx-ps2-channel.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_PATH "/soc/ps2@400b1000/io_ps2_channel2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_FULL_NAME "io_ps2_channel2"

/* Node parent (/soc/ps2@400b1000) identifier: */
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_PARENT DT_N_S_soc_S_ps2_400b1000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_ORD 471
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_ORD_STR_SORTABLE 00471

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_REQUIRES_ORDS \
	470, /* /soc/ps2@400b1000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_EXISTS 1
#define DT_N_INST_0_nuvoton_npcx_ps2_channel DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2
#define DT_N_NODELABEL_ps2_channel2          DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2

/* Bus info (controller: '/soc/ps2@400b1000', type: '['ps2']') */
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_BUS_ps2 1
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_BUS DT_N_S_soc_S_ps2_400b1000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_REG_NUM 0
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_RANGES_NUM 0
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_IRQ_NUM 0
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_COMPAT_MATCHES_nuvoton_npcx_ps2_channel 1
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_COMPAT_MODEL_IDX_0 "npcx-ps2-channel"
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_P_channel 1
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_P_channel_EXISTS 1
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_P_status "disabled"
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2, status, 0)
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2, status, 0)
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_P_status_LEN 1
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_P_status_EXISTS 1
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_P_compatible {"nuvoton,npcx-ps2-channel"}
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_P_compatible_IDX_0 "nuvoton,npcx-ps2-channel"
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-ps2-channel
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_ps2_channel
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_PS2_CHANNEL
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2, compatible, 0)
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2, compatible, 0)
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_P_compatible_LEN 1
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_P_compatible_EXISTS 1
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_P_wakeup_source 0
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/ps2@400b1000/io_ps2_channel3
 *
 * Node identifier: DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3
 *
 * Binding (compatible = nuvoton,npcx-ps2-channel):
 *   $ZEPHYR_BASE/dts/bindings/ps2/nuvoton,npcx-ps2-channel.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_PATH "/soc/ps2@400b1000/io_ps2_channel3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_FULL_NAME "io_ps2_channel3"

/* Node parent (/soc/ps2@400b1000) identifier: */
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_PARENT DT_N_S_soc_S_ps2_400b1000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_ORD 472
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_ORD_STR_SORTABLE 00472

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_REQUIRES_ORDS \
	470, /* /soc/ps2@400b1000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_EXISTS 1
#define DT_N_INST_1_nuvoton_npcx_ps2_channel DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3
#define DT_N_NODELABEL_ps2_channel3          DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3

/* Bus info (controller: '/soc/ps2@400b1000', type: '['ps2']') */
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_BUS_ps2 1
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_BUS DT_N_S_soc_S_ps2_400b1000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_REG_NUM 0
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_RANGES_NUM 0
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_IRQ_NUM 0
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_COMPAT_MATCHES_nuvoton_npcx_ps2_channel 1
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_COMPAT_MODEL_IDX_0 "npcx-ps2-channel"
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_P_channel 2
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_P_channel_EXISTS 1
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_P_status "disabled"
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3, status, 0)
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3, status, 0)
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_P_status_LEN 1
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_P_status_EXISTS 1
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_P_compatible {"nuvoton,npcx-ps2-channel"}
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_P_compatible_IDX_0 "nuvoton,npcx-ps2-channel"
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-ps2-channel
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_ps2_channel
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_PS2_CHANNEL
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3, compatible, 0)
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3, compatible, 0)
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_P_compatible_LEN 1
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_P_compatible_EXISTS 1
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_P_wakeup_source 0
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /pinctrl/devctl-fiu-ext-tris-off
 *
 * Node identifier: DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_PATH "/pinctrl/devctl-fiu-ext-tris-off"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_FULL_NAME "devctl-fiu-ext-tris-off"

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_ORD 473
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_ORD_STR_SORTABLE 00473

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_REQUIRES_ORDS \
	39, /* /pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_SUPPORTS_ORDS \
	479, /* /soc/quadspi@40020000/w25qshd@0 */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_EXISTS 1
#define DT_N_NODELABEL_shd_bkp_flash_tris_off DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_REG_NUM 0
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_RANGES_NUM 0
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_IRQ_NUM 0
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_P_dev_ctl {0 /* 0x0 */, 6 /* 0x6 */, 1 /* 0x1 */, 0 /* 0x0 */}
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_P_dev_ctl_IDX_0 0
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_P_dev_ctl_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_P_dev_ctl_IDX_1 6
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_P_dev_ctl_IDX_1_EXISTS 1
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_P_dev_ctl_IDX_2 1
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_P_dev_ctl_IDX_2_EXISTS 1
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_P_dev_ctl_IDX_3 0
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_P_dev_ctl_IDX_3_EXISTS 1
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_P_dev_ctl_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off, dev_ctl, 0) \
	fn(DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off, dev_ctl, 1) \
	fn(DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off, dev_ctl, 2) \
	fn(DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off, dev_ctl, 3)
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_P_dev_ctl_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off, dev_ctl, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off, dev_ctl, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off, dev_ctl, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off, dev_ctl, 3)
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_P_dev_ctl_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off, dev_ctl, 0, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off, dev_ctl, 1, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off, dev_ctl, 2, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off, dev_ctl, 3, __VA_ARGS__)
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_P_dev_ctl_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off, dev_ctl, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off, dev_ctl, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off, dev_ctl, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off, dev_ctl, 3, __VA_ARGS__)
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_P_dev_ctl_LEN 4
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_P_dev_ctl_EXISTS 1
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_P_pinmux_locked 0
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_P_pinmux_locked_EXISTS 1
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_P_pinmux_gpio 0
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_P_pinmux_gpio_EXISTS 1
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /pinctrl/periph-fiu-ext
 *
 * Node identifier: DT_N_S_pinctrl_S_periph_fiu_ext
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_periph_fiu_ext_PATH "/pinctrl/periph-fiu-ext"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_periph_fiu_ext_FULL_NAME "periph-fiu-ext"

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_periph_fiu_ext_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_periph_fiu_ext_CHILD_IDX 2

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_periph_fiu_ext_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_periph_fiu_ext_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_periph_fiu_ext_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_periph_fiu_ext_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_periph_fiu_ext_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_periph_fiu_ext_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_periph_fiu_ext_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_periph_fiu_ext_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_periph_fiu_ext_ORD 474
#define DT_N_S_pinctrl_S_periph_fiu_ext_ORD_STR_SORTABLE 00474

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_periph_fiu_ext_REQUIRES_ORDS \
	28, /* /npcx-alts-map/alt05-inv */ \
	39, /* /pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_periph_fiu_ext_SUPPORTS_ORDS \
	479, /* /soc/quadspi@40020000/w25qshd@0 */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_periph_fiu_ext_EXISTS 1
#define DT_N_NODELABEL_fiu_shd_bkp_flash_sl DT_N_S_pinctrl_S_periph_fiu_ext

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_periph_fiu_ext_REG_NUM 0
#define DT_N_S_pinctrl_S_periph_fiu_ext_RANGES_NUM 0
#define DT_N_S_pinctrl_S_periph_fiu_ext_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_periph_fiu_ext_IRQ_NUM 0
#define DT_N_S_pinctrl_S_periph_fiu_ext_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_periph_fiu_ext_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_periph_fiu_ext_P_pinmux DT_N_S_npcx_alts_map_S_alt05_inv
#define DT_N_S_pinctrl_S_periph_fiu_ext_P_pinmux_IDX_0 DT_N_S_npcx_alts_map_S_alt05_inv
#define DT_N_S_pinctrl_S_periph_fiu_ext_P_pinmux_IDX_0_PH DT_N_S_npcx_alts_map_S_alt05_inv
#define DT_N_S_pinctrl_S_periph_fiu_ext_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_periph_fiu_ext_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_periph_fiu_ext, pinmux, 0)
#define DT_N_S_pinctrl_S_periph_fiu_ext_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_periph_fiu_ext, pinmux, 0)
#define DT_N_S_pinctrl_S_periph_fiu_ext_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_periph_fiu_ext, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_periph_fiu_ext_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_periph_fiu_ext, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_periph_fiu_ext_P_pinmux_LEN 1
#define DT_N_S_pinctrl_S_periph_fiu_ext_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_periph_fiu_ext_P_pinmux_locked 0
#define DT_N_S_pinctrl_S_periph_fiu_ext_P_pinmux_locked_EXISTS 1
#define DT_N_S_pinctrl_S_periph_fiu_ext_P_pinmux_gpio 0
#define DT_N_S_pinctrl_S_periph_fiu_ext_P_pinmux_gpio_EXISTS 1
#define DT_N_S_pinctrl_S_periph_fiu_ext_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_periph_fiu_ext_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_periph_fiu_ext_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_periph_fiu_ext_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_periph_fiu_ext_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_periph_fiu_ext_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /pinctrl/periph-fiu-shd
 *
 * Node identifier: DT_N_S_pinctrl_S_periph_fiu_shd
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_periph_fiu_shd_PATH "/pinctrl/periph-fiu-shd"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_periph_fiu_shd_FULL_NAME "periph-fiu-shd"

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_periph_fiu_shd_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_periph_fiu_shd_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_periph_fiu_shd_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_periph_fiu_shd_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_periph_fiu_shd_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_periph_fiu_shd_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_periph_fiu_shd_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_periph_fiu_shd_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_periph_fiu_shd_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_periph_fiu_shd_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_periph_fiu_shd_ORD 475
#define DT_N_S_pinctrl_S_periph_fiu_shd_ORD_STR_SORTABLE 00475

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_periph_fiu_shd_REQUIRES_ORDS \
	30, /* /npcx-alts-map/alt07 */ \
	39, /* /pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_periph_fiu_shd_SUPPORTS_ORDS \
	479, /* /soc/quadspi@40020000/w25qshd@0 */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_periph_fiu_shd_EXISTS 1
#define DT_N_NODELABEL_fiu_shd_io0_io1_clk_cs_gpc5_c4_c7_c6 DT_N_S_pinctrl_S_periph_fiu_shd

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_periph_fiu_shd_REG_NUM 0
#define DT_N_S_pinctrl_S_periph_fiu_shd_RANGES_NUM 0
#define DT_N_S_pinctrl_S_periph_fiu_shd_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_periph_fiu_shd_IRQ_NUM 0
#define DT_N_S_pinctrl_S_periph_fiu_shd_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_periph_fiu_shd_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_periph_fiu_shd_P_pinmux DT_N_S_npcx_alts_map_S_alt07
#define DT_N_S_pinctrl_S_periph_fiu_shd_P_pinmux_IDX_0 DT_N_S_npcx_alts_map_S_alt07
#define DT_N_S_pinctrl_S_periph_fiu_shd_P_pinmux_IDX_0_PH DT_N_S_npcx_alts_map_S_alt07
#define DT_N_S_pinctrl_S_periph_fiu_shd_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_periph_fiu_shd_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_periph_fiu_shd, pinmux, 0)
#define DT_N_S_pinctrl_S_periph_fiu_shd_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_periph_fiu_shd, pinmux, 0)
#define DT_N_S_pinctrl_S_periph_fiu_shd_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_periph_fiu_shd, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_periph_fiu_shd_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_periph_fiu_shd, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_periph_fiu_shd_P_pinmux_LEN 1
#define DT_N_S_pinctrl_S_periph_fiu_shd_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_periph_fiu_shd_P_pinmux_locked 0
#define DT_N_S_pinctrl_S_periph_fiu_shd_P_pinmux_locked_EXISTS 1
#define DT_N_S_pinctrl_S_periph_fiu_shd_P_pinmux_gpio 0
#define DT_N_S_pinctrl_S_periph_fiu_shd_P_pinmux_gpio_EXISTS 1
#define DT_N_S_pinctrl_S_periph_fiu_shd_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_periph_fiu_shd_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_periph_fiu_shd_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_periph_fiu_shd_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_periph_fiu_shd_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_periph_fiu_shd_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /pinctrl/periph-fiu-shd-cs1
 *
 * Node identifier: DT_N_S_pinctrl_S_periph_fiu_shd_cs1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_periph_fiu_shd_cs1_PATH "/pinctrl/periph-fiu-shd-cs1"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_periph_fiu_shd_cs1_FULL_NAME "periph-fiu-shd-cs1"

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_periph_fiu_shd_cs1_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_periph_fiu_shd_cs1_CHILD_IDX 4

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_periph_fiu_shd_cs1_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_periph_fiu_shd_cs1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_periph_fiu_shd_cs1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_periph_fiu_shd_cs1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_periph_fiu_shd_cs1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_periph_fiu_shd_cs1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_periph_fiu_shd_cs1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_periph_fiu_shd_cs1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_periph_fiu_shd_cs1_ORD 476
#define DT_N_S_pinctrl_S_periph_fiu_shd_cs1_ORD_STR_SORTABLE 00476

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_periph_fiu_shd_cs1_REQUIRES_ORDS \
	37, /* /npcx-alts-map/alt40-inv */ \
	39, /* /pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_periph_fiu_shd_cs1_SUPPORTS_ORDS \
	479, /* /soc/quadspi@40020000/w25qshd@0 */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_periph_fiu_shd_cs1_EXISTS 1
#define DT_N_NODELABEL_fiu_shd_cs_gpc6_sl DT_N_S_pinctrl_S_periph_fiu_shd_cs1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_periph_fiu_shd_cs1_REG_NUM 0
#define DT_N_S_pinctrl_S_periph_fiu_shd_cs1_RANGES_NUM 0
#define DT_N_S_pinctrl_S_periph_fiu_shd_cs1_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_periph_fiu_shd_cs1_IRQ_NUM 0
#define DT_N_S_pinctrl_S_periph_fiu_shd_cs1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_periph_fiu_shd_cs1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_periph_fiu_shd_cs1_P_pinmux DT_N_S_npcx_alts_map_S_alt40_inv
#define DT_N_S_pinctrl_S_periph_fiu_shd_cs1_P_pinmux_IDX_0 DT_N_S_npcx_alts_map_S_alt40_inv
#define DT_N_S_pinctrl_S_periph_fiu_shd_cs1_P_pinmux_IDX_0_PH DT_N_S_npcx_alts_map_S_alt40_inv
#define DT_N_S_pinctrl_S_periph_fiu_shd_cs1_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_periph_fiu_shd_cs1_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_periph_fiu_shd_cs1, pinmux, 0)
#define DT_N_S_pinctrl_S_periph_fiu_shd_cs1_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_periph_fiu_shd_cs1, pinmux, 0)
#define DT_N_S_pinctrl_S_periph_fiu_shd_cs1_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_periph_fiu_shd_cs1, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_periph_fiu_shd_cs1_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_periph_fiu_shd_cs1, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_periph_fiu_shd_cs1_P_pinmux_LEN 1
#define DT_N_S_pinctrl_S_periph_fiu_shd_cs1_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_periph_fiu_shd_cs1_P_pinmux_locked 0
#define DT_N_S_pinctrl_S_periph_fiu_shd_cs1_P_pinmux_locked_EXISTS 1
#define DT_N_S_pinctrl_S_periph_fiu_shd_cs1_P_pinmux_gpio 0
#define DT_N_S_pinctrl_S_periph_fiu_shd_cs1_P_pinmux_gpio_EXISTS 1
#define DT_N_S_pinctrl_S_periph_fiu_shd_cs1_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_periph_fiu_shd_cs1_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_periph_fiu_shd_cs1_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_periph_fiu_shd_cs1_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_periph_fiu_shd_cs1_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_periph_fiu_shd_cs1_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /pinctrl/periph-fiu-shd-quad
 *
 * Node identifier: DT_N_S_pinctrl_S_periph_fiu_shd_quad
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_periph_fiu_shd_quad_PATH "/pinctrl/periph-fiu-shd-quad"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_periph_fiu_shd_quad_FULL_NAME "periph-fiu-shd-quad"

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_periph_fiu_shd_quad_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_periph_fiu_shd_quad_CHILD_IDX 3

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_periph_fiu_shd_quad_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_periph_fiu_shd_quad_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_periph_fiu_shd_quad_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_periph_fiu_shd_quad_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_periph_fiu_shd_quad_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_periph_fiu_shd_quad_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_periph_fiu_shd_quad_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_periph_fiu_shd_quad_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_periph_fiu_shd_quad_ORD 477
#define DT_N_S_pinctrl_S_periph_fiu_shd_quad_ORD_STR_SORTABLE 00477

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_periph_fiu_shd_quad_REQUIRES_ORDS \
	29, /* /npcx-alts-map/alt06 */ \
	39, /* /pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_periph_fiu_shd_quad_SUPPORTS_ORDS \
	479, /* /soc/quadspi@40020000/w25qshd@0 */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_periph_fiu_shd_quad_EXISTS 1
#define DT_N_NODELABEL_fiu_shd_quad_io2_io3_gp81_77 DT_N_S_pinctrl_S_periph_fiu_shd_quad

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_periph_fiu_shd_quad_REG_NUM 0
#define DT_N_S_pinctrl_S_periph_fiu_shd_quad_RANGES_NUM 0
#define DT_N_S_pinctrl_S_periph_fiu_shd_quad_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_periph_fiu_shd_quad_IRQ_NUM 0
#define DT_N_S_pinctrl_S_periph_fiu_shd_quad_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_periph_fiu_shd_quad_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_periph_fiu_shd_quad_P_pinmux DT_N_S_npcx_alts_map_S_alt06
#define DT_N_S_pinctrl_S_periph_fiu_shd_quad_P_pinmux_IDX_0 DT_N_S_npcx_alts_map_S_alt06
#define DT_N_S_pinctrl_S_periph_fiu_shd_quad_P_pinmux_IDX_0_PH DT_N_S_npcx_alts_map_S_alt06
#define DT_N_S_pinctrl_S_periph_fiu_shd_quad_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_periph_fiu_shd_quad_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_periph_fiu_shd_quad, pinmux, 0)
#define DT_N_S_pinctrl_S_periph_fiu_shd_quad_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_periph_fiu_shd_quad, pinmux, 0)
#define DT_N_S_pinctrl_S_periph_fiu_shd_quad_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_periph_fiu_shd_quad, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_periph_fiu_shd_quad_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_periph_fiu_shd_quad, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_periph_fiu_shd_quad_P_pinmux_LEN 1
#define DT_N_S_pinctrl_S_periph_fiu_shd_quad_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_periph_fiu_shd_quad_P_pinmux_locked 0
#define DT_N_S_pinctrl_S_periph_fiu_shd_quad_P_pinmux_locked_EXISTS 1
#define DT_N_S_pinctrl_S_periph_fiu_shd_quad_P_pinmux_gpio 0
#define DT_N_S_pinctrl_S_periph_fiu_shd_quad_P_pinmux_gpio_EXISTS 1
#define DT_N_S_pinctrl_S_periph_fiu_shd_quad_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_periph_fiu_shd_quad_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_periph_fiu_shd_quad_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_periph_fiu_shd_quad_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_periph_fiu_shd_quad_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_periph_fiu_shd_quad_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/quadspi@40020000
 *
 * Node identifier: DT_N_S_soc_S_quadspi_40020000
 *
 * Binding (compatible = nuvoton,npcx-fiu-qspi):
 *   $ZEPHYR_BASE/dts/bindings/flash_controller/nuvoton,npcx-fiu-qspi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_quadspi_40020000_PATH "/soc/quadspi@40020000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_quadspi_40020000_FULL_NAME "quadspi@40020000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_quadspi_40020000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_quadspi_40020000_CHILD_IDX 54

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_quadspi_40020000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0)
#define DT_N_S_soc_S_quadspi_40020000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0)
#define DT_N_S_soc_S_quadspi_40020000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, __VA_ARGS__)
#define DT_N_S_soc_S_quadspi_40020000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, __VA_ARGS__)
#define DT_N_S_soc_S_quadspi_40020000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0)
#define DT_N_S_soc_S_quadspi_40020000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0)
#define DT_N_S_soc_S_quadspi_40020000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, __VA_ARGS__)
#define DT_N_S_soc_S_quadspi_40020000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_quadspi_40020000_ORD 478
#define DT_N_S_soc_S_quadspi_40020000_ORD_STR_SORTABLE 00478

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_quadspi_40020000_REQUIRES_ORDS \
	4, /* /soc */ \
	268, /* /soc/clock-controller@4000d000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_quadspi_40020000_SUPPORTS_ORDS \
	479, /* /soc/quadspi@40020000/w25qshd@0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_quadspi_40020000_EXISTS 1
#define DT_N_INST_0_nuvoton_npcx_fiu_qspi DT_N_S_soc_S_quadspi_40020000
#define DT_N_NODELABEL_qspi_fiu0          DT_N_S_soc_S_quadspi_40020000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_quadspi_40020000_REG_NUM 1
#define DT_N_S_soc_S_quadspi_40020000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_REG_IDX_0_VAL_ADDRESS 1073872896 /* 0x40020000 */
#define DT_N_S_soc_S_quadspi_40020000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_quadspi_40020000_RANGES_NUM 0
#define DT_N_S_soc_S_quadspi_40020000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_quadspi_40020000_IRQ_NUM 0
#define DT_N_S_soc_S_quadspi_40020000_COMPAT_MATCHES_nuvoton_npcx_fiu_qspi 1
#define DT_N_S_soc_S_quadspi_40020000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_quadspi_40020000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_COMPAT_MODEL_IDX_0 "npcx-fiu-qspi"
#define DT_N_S_soc_S_quadspi_40020000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_quadspi_40020000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_quadspi_40020000_P_reg {1073872896 /* 0x40020000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_quadspi_40020000_P_reg_IDX_0 1073872896
#define DT_N_S_soc_S_quadspi_40020000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_quadspi_40020000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_P_reg_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_4000d000
#define DT_N_S_soc_S_quadspi_40020000_P_clocks_IDX_0_VAL_bus 3
#define DT_N_S_soc_S_quadspi_40020000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_P_clocks_IDX_0_VAL_ctl 1
#define DT_N_S_soc_S_quadspi_40020000_P_clocks_IDX_0_VAL_ctl_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_P_clocks_IDX_0_VAL_bit 2
#define DT_N_S_soc_S_quadspi_40020000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_quadspi_40020000, clocks, 0)
#define DT_N_S_soc_S_quadspi_40020000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_quadspi_40020000, clocks, 0)
#define DT_N_S_soc_S_quadspi_40020000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_quadspi_40020000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_quadspi_40020000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_quadspi_40020000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_quadspi_40020000_P_clocks_LEN 1
#define DT_N_S_soc_S_quadspi_40020000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_P_en_direct_access_2dev 0
#define DT_N_S_soc_S_quadspi_40020000_P_en_direct_access_2dev_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_P_status "okay"
#define DT_N_S_soc_S_quadspi_40020000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_quadspi_40020000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_quadspi_40020000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_quadspi_40020000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_quadspi_40020000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_quadspi_40020000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_quadspi_40020000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_quadspi_40020000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_quadspi_40020000, status, 0)
#define DT_N_S_soc_S_quadspi_40020000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_quadspi_40020000, status, 0)
#define DT_N_S_soc_S_quadspi_40020000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_quadspi_40020000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_quadspi_40020000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_quadspi_40020000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_quadspi_40020000_P_status_LEN 1
#define DT_N_S_soc_S_quadspi_40020000_P_status_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_P_compatible {"nuvoton,npcx-fiu-qspi"}
#define DT_N_S_soc_S_quadspi_40020000_P_compatible_IDX_0 "nuvoton,npcx-fiu-qspi"
#define DT_N_S_soc_S_quadspi_40020000_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-fiu-qspi
#define DT_N_S_soc_S_quadspi_40020000_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_fiu_qspi
#define DT_N_S_soc_S_quadspi_40020000_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_FIU_QSPI
#define DT_N_S_soc_S_quadspi_40020000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_quadspi_40020000, compatible, 0)
#define DT_N_S_soc_S_quadspi_40020000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_quadspi_40020000, compatible, 0)
#define DT_N_S_soc_S_quadspi_40020000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_quadspi_40020000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_quadspi_40020000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_quadspi_40020000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_quadspi_40020000_P_compatible_LEN 1
#define DT_N_S_soc_S_quadspi_40020000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_P_wakeup_source 0
#define DT_N_S_soc_S_quadspi_40020000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_quadspi_40020000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/quadspi@40020000/w25qshd@0
 *
 * Node identifier: DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0
 *
 * Binding (compatible = nuvoton,npcx-fiu-nor):
 *   $ZEPHYR_BASE/dts/bindings/flash_controller/nuvoton,npcx-fiu-nor.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_PATH "/soc/quadspi@40020000/w25qshd@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_FULL_NAME "w25qshd@0"

/* Node parent (/soc/quadspi@40020000) identifier: */
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_PARENT DT_N_S_soc_S_quadspi_40020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_ORD 479
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_ORD_STR_SORTABLE 00479

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_REQUIRES_ORDS \
	473, /* /pinctrl/devctl-fiu-ext-tris-off */ \
	474, /* /pinctrl/periph-fiu-ext */ \
	475, /* /pinctrl/periph-fiu-shd */ \
	476, /* /pinctrl/periph-fiu-shd-cs1 */ \
	477, /* /pinctrl/periph-fiu-shd-quad */ \
	478, /* /soc/quadspi@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_EXISTS 1
#define DT_N_INST_0_nuvoton_npcx_fiu_nor DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0
#define DT_N_NODELABEL_shd_flash         DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0

/* Bus info (controller: '/soc/quadspi@40020000', type: '['qspi']') */
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_BUS_qspi 1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_BUS DT_N_S_soc_S_quadspi_40020000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_REG_NUM 1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_RANGES_NUM 0
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_IRQ_NUM 0
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_COMPAT_MATCHES_nuvoton_npcx_fiu_nor 1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_COMPAT_VENDOR_IDX_0 "Nuvoton Technology Corporation"
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_COMPAT_MODEL_IDX_0 "npcx-fiu-nor"
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_PINCTRL_NUM 1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_periph_fiu_shd
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_PINCTRL_NAME_default_IDX_1_PH DT_N_S_pinctrl_S_periph_fiu_shd_quad
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_PINCTRL_NAME_default_IDX_2_PH DT_N_S_pinctrl_S_periph_fiu_shd_cs1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_PINCTRL_NAME_default_IDX_3_PH DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_PINCTRL_NAME_default_IDX_4_PH DT_N_S_pinctrl_S_periph_fiu_ext

/* Generic property macros: */
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_mapped_addr 1879048192
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_mapped_addr_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_max_timeout 10000
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_max_timeout_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_qspi_flags 66
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_qspi_flags_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_rd_mode "NPCX_RD_MODE_FAST_DUAL"
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_rd_mode_STRING_UNQUOTED NPCX_RD_MODE_FAST_DUAL
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_rd_mode_STRING_TOKEN NPCX_RD_MODE_FAST_DUAL
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_rd_mode_STRING_UPPER_TOKEN NPCX_RD_MODE_FAST_DUAL
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_rd_mode_IDX_0 "NPCX_RD_MODE_FAST_DUAL"
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_rd_mode_IDX_0_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_rd_mode_ENUM_IDX 2
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_rd_mode_ENUM_VAL_NPCX_RD_MODE_FAST_DUAL_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_rd_mode_ENUM_TOKEN NPCX_RD_MODE_FAST_DUAL
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_rd_mode_ENUM_UPPER_TOKEN NPCX_RD_MODE_FAST_DUAL
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_rd_mode_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, rd_mode, 0)
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_rd_mode_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, rd_mode, 0)
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_rd_mode_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, rd_mode, 0, __VA_ARGS__)
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_rd_mode_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, rd_mode, 0, __VA_ARGS__)
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_rd_mode_LEN 1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_rd_mode_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_reg {0 /* 0x0 */}
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_status "okay"
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, status, 0)
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, status, 0)
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_status_LEN 1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_status_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_compatible {"nuvoton,npcx-fiu-nor"}
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_compatible_IDX_0 "nuvoton,npcx-fiu-nor"
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_compatible_IDX_0_STRING_UNQUOTED nuvoton,npcx-fiu-nor
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_compatible_IDX_0_STRING_TOKEN nuvoton_npcx_fiu_nor
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_compatible_IDX_0_STRING_UPPER_TOKEN NUVOTON_NPCX_FIU_NOR
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, compatible, 0)
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, compatible, 0)
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_compatible_LEN 1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_wakeup_source 0
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_periph_fiu_shd
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_periph_fiu_shd
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_pinctrl_0_IDX_1 DT_N_S_pinctrl_S_periph_fiu_shd_quad
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_pinctrl_0_IDX_1_PH DT_N_S_pinctrl_S_periph_fiu_shd_quad
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_pinctrl_0_IDX_2 DT_N_S_pinctrl_S_periph_fiu_shd_cs1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_pinctrl_0_IDX_2_PH DT_N_S_pinctrl_S_periph_fiu_shd_cs1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_pinctrl_0_IDX_2_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_pinctrl_0_IDX_3 DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_pinctrl_0_IDX_3_PH DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_pinctrl_0_IDX_3_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_pinctrl_0_IDX_4 DT_N_S_pinctrl_S_periph_fiu_ext
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_pinctrl_0_IDX_4_PH DT_N_S_pinctrl_S_periph_fiu_ext
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_pinctrl_0_IDX_4_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, pinctrl_0, 1) \
	fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, pinctrl_0, 2) \
	fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, pinctrl_0, 3) \
	fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, pinctrl_0, 4)
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, pinctrl_0, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, pinctrl_0, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, pinctrl_0, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, pinctrl_0, 4)
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, pinctrl_0, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, pinctrl_0, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, pinctrl_0, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, pinctrl_0, 4, __VA_ARGS__)
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, pinctrl_0, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, pinctrl_0, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, pinctrl_0, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, pinctrl_0, 4, __VA_ARGS__)
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_pinctrl_0_LEN 5
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, pinctrl_names, 0)
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, pinctrl_names, 0)
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_requires_ulbpr 0
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_requires_ulbpr_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_has_dpd 0
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_has_dpd_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_size 8388608
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_size_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_quad_enable_requirements "S2B1v1"
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_quad_enable_requirements_STRING_UNQUOTED S2B1v1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_quad_enable_requirements_STRING_TOKEN S2B1v1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_quad_enable_requirements_STRING_UPPER_TOKEN S2B1V1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_quad_enable_requirements_IDX_0 "S2B1v1"
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_quad_enable_requirements_IDX_0_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_quad_enable_requirements_ENUM_IDX 1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_quad_enable_requirements_ENUM_VAL_S2B1v1_EXISTS 1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_quad_enable_requirements_ENUM_TOKEN S2B1v1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_quad_enable_requirements_ENUM_UPPER_TOKEN S2B1V1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_quad_enable_requirements_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, quad_enable_requirements, 0)
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_quad_enable_requirements_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, quad_enable_requirements, 0)
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_quad_enable_requirements_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, quad_enable_requirements, 0, __VA_ARGS__)
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_quad_enable_requirements_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, quad_enable_requirements, 0, __VA_ARGS__)
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_quad_enable_requirements_LEN 1
#define DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0_P_quad_enable_requirements_EXISTS 1

/*
 * Chosen nodes
 */
#define DT_CHOSEN_zephyr_flash             DT_N_S_flash_10070000
#define DT_CHOSEN_zephyr_flash_EXISTS      1
#define DT_CHOSEN_zephyr_sram              DT_N_S_memory_200c0000
#define DT_CHOSEN_zephyr_sram_EXISTS       1
#define DT_CHOSEN_zephyr_console           DT_N_S_soc_S_serial_400c4000
#define DT_CHOSEN_zephyr_console_EXISTS    1
#define DT_CHOSEN_zephyr_shell_uart        DT_N_S_soc_S_serial_400c4000
#define DT_CHOSEN_zephyr_shell_uart_EXISTS 1

/* Macros for iterating over all nodes and enabled nodes */
#define DT_FOREACH_HELPER(fn) fn(DT_N) fn(DT_N_S_npcx_alts_map) fn(DT_N_S_npcx_alts_map_S_alt00) fn(DT_N_S_npcx_alts_map_S_alt01) fn(DT_N_S_npcx_alts_map_S_alt02) fn(DT_N_S_npcx_alts_map_S_alt03) fn(DT_N_S_npcx_alts_map_S_alt04) fn(DT_N_S_npcx_alts_map_S_alt05) fn(DT_N_S_npcx_alts_map_S_alt05_inv) fn(DT_N_S_npcx_alts_map_S_alt06) fn(DT_N_S_npcx_alts_map_S_alt07) fn(DT_N_S_npcx_alts_map_S_alt10) fn(DT_N_S_npcx_alts_map_S_alt11) fn(DT_N_S_npcx_alts_map_S_alt12) fn(DT_N_S_npcx_alts_map_S_alt14) fn(DT_N_S_npcx_alts_map_S_alt15) fn(DT_N_S_npcx_alts_map_S_alt16) fn(DT_N_S_npcx_alts_map_S_alt17) fn(DT_N_S_npcx_alts_map_S_alt21) fn(DT_N_S_npcx_alts_map_S_alt22) fn(DT_N_S_npcx_alts_map_S_alt23) fn(DT_N_S_npcx_alts_map_S_alt24) fn(DT_N_S_npcx_alts_map_S_alt25) fn(DT_N_S_npcx_alts_map_S_alt26) fn(DT_N_S_npcx_alts_map_S_alt27) fn(DT_N_S_npcx_alts_map_S_alt30) fn(DT_N_S_npcx_alts_map_S_alt31) fn(DT_N_S_npcx_alts_map_S_alt32) fn(DT_N_S_npcx_alts_map_S_alt33) fn(DT_N_S_npcx_alts_map_S_alt34) fn(DT_N_S_npcx_alts_map_S_alt35) fn(DT_N_S_npcx_alts_map_S_alt36) fn(DT_N_S_npcx_alts_map_S_alt37) fn(DT_N_S_npcx_alts_map_S_alt40) fn(DT_N_S_npcx_alts_map_S_alt40_inv) fn(DT_N_S_npcx_alts_map_S_alt41) fn(DT_N_S_npcx_alts_map_S_alt42) fn(DT_N_S_npcx_alts_map_S_alt43) fn(DT_N_S_npcx_alts_map_S_alt44) fn(DT_N_S_npcx_alts_map_S_alt46) fn(DT_N_S_npcx_alts_map_S_alt50) fn(DT_N_S_npcx_alts_map_S_alt51) fn(DT_N_S_npcx_alts_map_S_alt52) fn(DT_N_S_npcx_alts_map_S_alt53) fn(DT_N_S_npcx_alts_map_S_alt55) fn(DT_N_S_npcx_alts_map_S_alt60) fn(DT_N_S_npcx_alts_map_S_alt61) fn(DT_N_S_npcx_alts_map_S_alt62) fn(DT_N_S_npcx_alts_map_S_alt63) fn(DT_N_S_npcx_alts_map_S_alt64) fn(DT_N_S_npcx_alts_map_S_alt65) fn(DT_N_S_npcx_alts_map_S_alt66) fn(DT_N_S_npcx_alts_map_S_alt67) fn(DT_N_S_npcx_alts_map_S_alt72) fn(DT_N_S_npcx_alts_map_S_alt73) fn(DT_N_S_npcx_alts_map_S_alt74) fn(DT_N_S_npcx_alts_map_S_alt75) fn(DT_N_S_npcx_alts_map_S_alt76) fn(DT_N_S_npcx_alts_map_S_alt77) fn(DT_N_S_npcx_alts_map_S_alt81) fn(DT_N_S_npcx_alts_map_S_alt82) fn(DT_N_S_npcx_alts_map_S_alt85) fn(DT_N_S_npcx_alts_map_S_alt86) fn(DT_N_S_npcx_alts_map_S_alt87) fn(DT_N_S_npcx_alts_map_S_alt90_inv) fn(DT_N_S_npcx_alts_map_S_alt92_inv) fn(DT_N_S_npcx_alts_map_S_alt93_inv) fn(DT_N_S_npcx_alts_map_S_alt94_inv) fn(DT_N_S_npcx_alts_map_S_alt95_inv) fn(DT_N_S_npcx_alts_map_S_alt96_inv) fn(DT_N_S_npcx_alts_map_S_alt97_inv) fn(DT_N_S_npcx_alts_map_S_alta0) fn(DT_N_S_npcx_alts_map_S_alta1) fn(DT_N_S_npcx_alts_map_S_alta2) fn(DT_N_S_npcx_alts_map_S_alta4) fn(DT_N_S_npcx_alts_map_S_alta5) fn(DT_N_S_npcx_alts_map_S_alta6) fn(DT_N_S_npcx_alts_map_S_alta7) fn(DT_N_S_npcx_alts_map_S_altb0) fn(DT_N_S_npcx_alts_map_S_altb1) fn(DT_N_S_npcx_alts_map_S_altb2) fn(DT_N_S_npcx_alts_map_S_altb3) fn(DT_N_S_npcx_alts_map_S_altb4) fn(DT_N_S_npcx_alts_map_S_altb5) fn(DT_N_S_npcx_alts_map_S_altb6) fn(DT_N_S_npcx_alts_map_S_altb7) fn(DT_N_S_npcx_alts_map_S_altc4) fn(DT_N_S_npcx_alts_map_S_altc5) fn(DT_N_S_npcx_alts_map_S_altc6) fn(DT_N_S_npcx_alts_map_S_altc7) fn(DT_N_S_npcx_alts_map_S_altd0) fn(DT_N_S_npcx_alts_map_S_altd1) fn(DT_N_S_npcx_alts_map_S_altd2) fn(DT_N_S_npcx_alts_map_S_altd3) fn(DT_N_S_npcx_alts_map_S_altd4) fn(DT_N_S_npcx_alts_map_S_altd5) fn(DT_N_S_npcx_alts_map_S_altd6) fn(DT_N_S_npcx_alts_map_S_altd7) fn(DT_N_S_npcx_alts_map_S_alte5) fn(DT_N_S_npcx_alts_map_S_altf1) fn(DT_N_S_npcx_alts_map_S_altf2) fn(DT_N_S_npcx_alts_map_S_altf3) fn(DT_N_S_npcx_alts_map_S_altf4) fn(DT_N_S_npcx_alts_map_S_altf5) fn(DT_N_S_npcx_alts_map_S_altf6) fn(DT_N_S_npcx_alts_map_S_altf7) fn(DT_N_S_npcx_alts_map_S_alt100) fn(DT_N_S_npcx_alts_map_S_alt101) fn(DT_N_S_npcx_alts_map_S_alt102) fn(DT_N_S_npcx_alts_map_S_alt103) fn(DT_N_S_npcx_alts_map_S_alt104) fn(DT_N_S_npcx_alts_map_S_alt105) fn(DT_N_S_npcx_alts_map_S_alt106) fn(DT_N_S_npcx_alts_map_S_alt107) fn(DT_N_S_npcx_alts_map_S_alt110) fn(DT_N_S_npcx_alts_map_S_alt111) fn(DT_N_S_npcx_alts_map_S_alt112) fn(DT_N_S_npcx_alts_map_S_alt113) fn(DT_N_S_npcx_alts_map_S_alt120) fn(DT_N_S_npcx_alts_map_S_alt121) fn(DT_N_S_npcx_alts_map_S_alt122) fn(DT_N_S_npcx_alts_map_S_alt123) fn(DT_N_S_npcx_alts_map_S_alt124) fn(DT_N_S_npcx_alts_map_S_alt125) fn(DT_N_S_npcx_alts_map_S_alt126) fn(DT_N_S_npcx_alts_map_S_alt127) fn(DT_N_S_npcx_alts_map_S_alt131) fn(DT_N_S_npcx_alts_map_S_alt132) fn(DT_N_S_npcx_alts_map_S_alt133) fn(DT_N_S_npcx_alts_map_S_alt134) fn(DT_N_S_npcx_alts_map_S_alt135) fn(DT_N_S_npcx_alts_map_S_alt136) fn(DT_N_S_npcx_alts_map_S_alt137) fn(DT_N_S_npcx_alts_map_S_alt140) fn(DT_N_S_npcx_alts_map_S_alt141) fn(DT_N_S_npcx_alts_map_S_alt141_inv) fn(DT_N_S_npcx_alts_map_S_alt147) fn(DT_N_S_npcx_miwus_wui_map) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_5_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_5_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui_pseudo) fn(DT_N_S_miwu_pseudo) fn(DT_N_S_npcx_miwus_int_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_a0_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_b0_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_c0_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_d0_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_e0_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_f0_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_g0_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_h0_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_a1_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_b1_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_c1_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_d1_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_e1_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_f1_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_g1_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_a2_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_b2_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_c2_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_d2_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_e2_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_f2_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_g2_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_h2_map) fn(DT_N_S_npcx_espi_vws_map) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s3) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s4) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s5) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_stat) fn(DT_N_S_npcx_espi_vws_map_S_vw_plt_rst) fn(DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn) fn(DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_warn) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_a) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_lan) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan) fn(DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack) fn(DT_N_S_npcx_espi_vws_map_S_vw_wake) fn(DT_N_S_npcx_espi_vws_map_S_vw_pme) fn(DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done) fn(DT_N_S_npcx_espi_vws_map_S_vw_err_fatal) fn(DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal) fn(DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done) fn(DT_N_S_npcx_espi_vws_map_S_vw_sci) fn(DT_N_S_npcx_espi_vws_map_S_vw_smi) fn(DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_ack) fn(DT_N_S_def_lvol_conf_list) fn(DT_N_S_def_lvol_conf_list_S_lvol00) fn(DT_N_S_def_lvol_conf_list_S_lvol01) fn(DT_N_S_def_lvol_conf_list_S_lvol02) fn(DT_N_S_def_lvol_conf_list_S_lvol03) fn(DT_N_S_def_lvol_conf_list_S_lvol05) fn(DT_N_S_def_lvol_conf_list_S_lvol06) fn(DT_N_S_def_lvol_conf_list_S_lvol07) fn(DT_N_S_def_lvol_conf_list_S_lvol10) fn(DT_N_S_def_lvol_conf_list_S_lvol11) fn(DT_N_S_def_lvol_conf_list_S_lvol12) fn(DT_N_S_def_lvol_conf_list_S_lvol13) fn(DT_N_S_def_lvol_conf_list_S_lvol14) fn(DT_N_S_def_lvol_conf_list_S_lvol15) fn(DT_N_S_def_lvol_conf_list_S_lvol16) fn(DT_N_S_def_lvol_conf_list_S_lvol17) fn(DT_N_S_def_lvol_conf_list_S_lvol20) fn(DT_N_S_def_lvol_conf_list_S_lvol21) fn(DT_N_S_def_lvol_conf_list_S_lvol22) fn(DT_N_S_def_lvol_conf_list_S_lvol23) fn(DT_N_S_def_lvol_conf_list_S_lvol24) fn(DT_N_S_def_lvol_conf_list_S_lvol25) fn(DT_N_S_def_lvol_conf_list_S_lvol26) fn(DT_N_S_def_lvol_conf_list_S_lvol27) fn(DT_N_S_def_lvol_conf_list_S_lvol30) fn(DT_N_S_def_lvol_conf_list_S_lvol31) fn(DT_N_S_def_lvol_conf_list_S_lvol32) fn(DT_N_S_def_lvol_conf_list_S_lvol33) fn(DT_N_S_def_lvol_conf_list_S_lvol34) fn(DT_N_S_def_lvol_conf_list_S_lvol35) fn(DT_N_S_def_lvol_conf_list_S_lvol36) fn(DT_N_S_def_lvol_conf_list_S_lvol37) fn(DT_N_S_def_lvol_conf_list_S_lvol40) fn(DT_N_S_def_lvol_conf_list_S_lvol41) fn(DT_N_S_def_lvol_conf_list_S_lvol42) fn(DT_N_S_def_lvol_conf_list_S_lvol43) fn(DT_N_S_def_lvol_conf_list_S_lvol_pseudo) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_bb_ram_400af000) fn(DT_N_S_soc_S_clock_controller_4000d000) fn(DT_N_S_soc_S_scfg_400c3000) fn(DT_N_S_soc_S_mdc_4000c000) fn(DT_N_S_soc_S_mdc_4000c00a) fn(DT_N_S_soc_S_miwu_400bb000) fn(DT_N_S_soc_S_miwu_400bd000) fn(DT_N_S_soc_S_miwu_400bf000) fn(DT_N_S_soc_S_gpio_40081000) fn(DT_N_S_soc_S_gpio_40083000) fn(DT_N_S_soc_S_gpio_40085000) fn(DT_N_S_soc_S_gpio_40087000) fn(DT_N_S_soc_S_gpio_40089000) fn(DT_N_S_soc_S_gpio_4008b000) fn(DT_N_S_soc_S_gpio_4008d000) fn(DT_N_S_soc_S_gpio_4008f000) fn(DT_N_S_soc_S_gpio_40091000) fn(DT_N_S_soc_S_gpio_40093000) fn(DT_N_S_soc_S_gpio_40095000) fn(DT_N_S_soc_S_gpio_40097000) fn(DT_N_S_soc_S_gpio_40099000) fn(DT_N_S_soc_S_gpio_4009b000) fn(DT_N_S_soc_S_gpio_4009d000) fn(DT_N_S_soc_S_gpio_4009f000) fn(DT_N_S_soc_S_gpio_400a7000) fn(DT_N_S_soc_S_gpio_400a9000) fn(DT_N_S_soc_S_gpio_400ab000) fn(DT_N_S_soc_S_gpio_400ad000) fn(DT_N_S_soc_S_pwm_40080000) fn(DT_N_S_soc_S_pwm_40082000) fn(DT_N_S_soc_S_pwm_40084000) fn(DT_N_S_soc_S_pwm_40086000) fn(DT_N_S_soc_S_pwm_4008a000) fn(DT_N_S_soc_S_pwm_40090000) fn(DT_N_S_soc_S_pwm_40092000) fn(DT_N_S_soc_S_pwm_40094000) fn(DT_N_S_soc_S_adc_400d1000) fn(DT_N_S_soc_S_watchdog_400d8000) fn(DT_N_S_soc_S_espi_4000a000) fn(DT_N_S_soc_S_lpc_400c1000) fn(DT_N_S_soc_S_i2c_40003000) fn(DT_N_S_soc_S_i2c_40004000) fn(DT_N_S_soc_S_i2c_40005000) fn(DT_N_S_soc_S_i2c_40006000) fn(DT_N_S_soc_S_i2c_40007000) fn(DT_N_S_soc_S_i2c_40008000) fn(DT_N_S_soc_S_tach_400e1000) fn(DT_N_S_soc_S_tach_400e3000) fn(DT_N_S_soc_S_tach_400e5000) fn(DT_N_S_soc_S_tach_400e7000) fn(DT_N_S_soc_S_tach_400e9000) fn(DT_N_S_soc_S_ps2_400b1000) fn(DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2) fn(DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3) fn(DT_N_S_soc_S_quadspi_40020000) fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0) fn(DT_N_S_soc_S_peci_400d4000) fn(DT_N_S_soc_S_kscan_400a3000) fn(DT_N_S_soc_S_timer_400b0000) fn(DT_N_S_soc_S_serial_400c4000) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_power_states) fn(DT_N_S_cpus_S_power_states_S_suspend_to_idle0) fn(DT_N_S_cpus_S_power_states_S_suspend_to_idle1) fn(DT_N_S_def_io_conf_list) fn(DT_N_S_pinctrl) fn(DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off) fn(DT_N_S_pinctrl_S_periph_fiu_shd) fn(DT_N_S_pinctrl_S_periph_fiu_ext) fn(DT_N_S_pinctrl_S_periph_fiu_shd_quad) fn(DT_N_S_pinctrl_S_periph_fiu_shd_cs1) fn(DT_N_S_pinctrl_S_periph_lpc_espi) fn(DT_N_S_pinctrl_S_periph_pwm1) fn(DT_N_S_pinctrl_S_periph_uart1_sin) fn(DT_N_S_pinctrl_S_periph_uart1_sout) fn(DT_N_S_pinctrl_S_periph_psl_in1) fn(DT_N_S_pinctrl_S_periph_psl_out_inactive_high) fn(DT_N_S_pinctrl_S_periph_psl_out_inactive_low) fn(DT_N_S_pinctrl_S_periph_psl_out_fw_ctl) fn(DT_N_S_power_leakage_io) fn(DT_N_S_soc_if) fn(DT_N_S_soc_if_S_io_host_uart) fn(DT_N_S_soc_if_S_io_i2c_ctrl1_porta) fn(DT_N_S_soc_if_S_io_i2c_ctrl1_portb) fn(DT_N_S_soc_if_S_io_i2c_ctrl2_porta) fn(DT_N_S_soc_if_S_io_i2c_ctrl2_portb) fn(DT_N_S_soc_if_S_io_i2c_ctrl3_porta) fn(DT_N_S_soc_if_S_io_i2c_ctrl3_portb) fn(DT_N_S_soc_if_S_io_i2c_ctrl4_porta) fn(DT_N_S_soc_if_S_io_i2c_ctrl4_portb) fn(DT_N_S_soc_if_S_io_i2c_ctrl5_porta) fn(DT_N_S_soc_if_S_io_i2c_ctrl6_porta) fn(DT_N_S_soc_if_S_power_ctrl_psl) fn(DT_N_S_soc_id) fn(DT_N_S_booter_variant) fn(DT_N_S_flash_10070000) fn(DT_N_S_flash_60000000) fn(DT_N_S_memory_200c0000) fn(DT_N_S_memory_200c7800) fn(DT_N_S_poc_gpio) fn(DT_N_S_poc_gpio_S_pulse_out) fn(DT_N_S_poc_gpio_S_pulse_in) fn(DT_N_S_poc_gpio_S_observe_out) fn(DT_N_S_poc_leds_pwm) fn(DT_N_S_poc_leds_pwm_S_pwm_led_0) fn(DT_N_S_hibernate_ctrl_psl) fn(DT_N_S_memory_20010000)
#define DT_FOREACH_OKAY_HELPER(fn) fn(DT_N) fn(DT_N_S_npcx_alts_map) fn(DT_N_S_npcx_alts_map_S_alt00) fn(DT_N_S_npcx_alts_map_S_alt01) fn(DT_N_S_npcx_alts_map_S_alt02) fn(DT_N_S_npcx_alts_map_S_alt03) fn(DT_N_S_npcx_alts_map_S_alt04) fn(DT_N_S_npcx_alts_map_S_alt05) fn(DT_N_S_npcx_alts_map_S_alt05_inv) fn(DT_N_S_npcx_alts_map_S_alt06) fn(DT_N_S_npcx_alts_map_S_alt07) fn(DT_N_S_npcx_alts_map_S_alt10) fn(DT_N_S_npcx_alts_map_S_alt11) fn(DT_N_S_npcx_alts_map_S_alt12) fn(DT_N_S_npcx_alts_map_S_alt14) fn(DT_N_S_npcx_alts_map_S_alt15) fn(DT_N_S_npcx_alts_map_S_alt16) fn(DT_N_S_npcx_alts_map_S_alt17) fn(DT_N_S_npcx_alts_map_S_alt21) fn(DT_N_S_npcx_alts_map_S_alt22) fn(DT_N_S_npcx_alts_map_S_alt23) fn(DT_N_S_npcx_alts_map_S_alt24) fn(DT_N_S_npcx_alts_map_S_alt25) fn(DT_N_S_npcx_alts_map_S_alt26) fn(DT_N_S_npcx_alts_map_S_alt27) fn(DT_N_S_npcx_alts_map_S_alt30) fn(DT_N_S_npcx_alts_map_S_alt31) fn(DT_N_S_npcx_alts_map_S_alt32) fn(DT_N_S_npcx_alts_map_S_alt33) fn(DT_N_S_npcx_alts_map_S_alt34) fn(DT_N_S_npcx_alts_map_S_alt35) fn(DT_N_S_npcx_alts_map_S_alt36) fn(DT_N_S_npcx_alts_map_S_alt37) fn(DT_N_S_npcx_alts_map_S_alt40) fn(DT_N_S_npcx_alts_map_S_alt40_inv) fn(DT_N_S_npcx_alts_map_S_alt41) fn(DT_N_S_npcx_alts_map_S_alt42) fn(DT_N_S_npcx_alts_map_S_alt43) fn(DT_N_S_npcx_alts_map_S_alt44) fn(DT_N_S_npcx_alts_map_S_alt46) fn(DT_N_S_npcx_alts_map_S_alt50) fn(DT_N_S_npcx_alts_map_S_alt51) fn(DT_N_S_npcx_alts_map_S_alt52) fn(DT_N_S_npcx_alts_map_S_alt53) fn(DT_N_S_npcx_alts_map_S_alt55) fn(DT_N_S_npcx_alts_map_S_alt60) fn(DT_N_S_npcx_alts_map_S_alt61) fn(DT_N_S_npcx_alts_map_S_alt62) fn(DT_N_S_npcx_alts_map_S_alt63) fn(DT_N_S_npcx_alts_map_S_alt64) fn(DT_N_S_npcx_alts_map_S_alt65) fn(DT_N_S_npcx_alts_map_S_alt66) fn(DT_N_S_npcx_alts_map_S_alt67) fn(DT_N_S_npcx_alts_map_S_alt72) fn(DT_N_S_npcx_alts_map_S_alt73) fn(DT_N_S_npcx_alts_map_S_alt74) fn(DT_N_S_npcx_alts_map_S_alt75) fn(DT_N_S_npcx_alts_map_S_alt76) fn(DT_N_S_npcx_alts_map_S_alt77) fn(DT_N_S_npcx_alts_map_S_alt81) fn(DT_N_S_npcx_alts_map_S_alt82) fn(DT_N_S_npcx_alts_map_S_alt85) fn(DT_N_S_npcx_alts_map_S_alt86) fn(DT_N_S_npcx_alts_map_S_alt87) fn(DT_N_S_npcx_alts_map_S_alt90_inv) fn(DT_N_S_npcx_alts_map_S_alt92_inv) fn(DT_N_S_npcx_alts_map_S_alt93_inv) fn(DT_N_S_npcx_alts_map_S_alt94_inv) fn(DT_N_S_npcx_alts_map_S_alt95_inv) fn(DT_N_S_npcx_alts_map_S_alt96_inv) fn(DT_N_S_npcx_alts_map_S_alt97_inv) fn(DT_N_S_npcx_alts_map_S_alta0) fn(DT_N_S_npcx_alts_map_S_alta1) fn(DT_N_S_npcx_alts_map_S_alta2) fn(DT_N_S_npcx_alts_map_S_alta4) fn(DT_N_S_npcx_alts_map_S_alta5) fn(DT_N_S_npcx_alts_map_S_alta6) fn(DT_N_S_npcx_alts_map_S_alta7) fn(DT_N_S_npcx_alts_map_S_altb0) fn(DT_N_S_npcx_alts_map_S_altb1) fn(DT_N_S_npcx_alts_map_S_altb2) fn(DT_N_S_npcx_alts_map_S_altb3) fn(DT_N_S_npcx_alts_map_S_altb4) fn(DT_N_S_npcx_alts_map_S_altb5) fn(DT_N_S_npcx_alts_map_S_altb6) fn(DT_N_S_npcx_alts_map_S_altb7) fn(DT_N_S_npcx_alts_map_S_altc4) fn(DT_N_S_npcx_alts_map_S_altc5) fn(DT_N_S_npcx_alts_map_S_altc6) fn(DT_N_S_npcx_alts_map_S_altc7) fn(DT_N_S_npcx_alts_map_S_altd0) fn(DT_N_S_npcx_alts_map_S_altd1) fn(DT_N_S_npcx_alts_map_S_altd2) fn(DT_N_S_npcx_alts_map_S_altd3) fn(DT_N_S_npcx_alts_map_S_altd4) fn(DT_N_S_npcx_alts_map_S_altd5) fn(DT_N_S_npcx_alts_map_S_altd6) fn(DT_N_S_npcx_alts_map_S_altd7) fn(DT_N_S_npcx_alts_map_S_alte5) fn(DT_N_S_npcx_alts_map_S_altf1) fn(DT_N_S_npcx_alts_map_S_altf2) fn(DT_N_S_npcx_alts_map_S_altf3) fn(DT_N_S_npcx_alts_map_S_altf4) fn(DT_N_S_npcx_alts_map_S_altf5) fn(DT_N_S_npcx_alts_map_S_altf6) fn(DT_N_S_npcx_alts_map_S_altf7) fn(DT_N_S_npcx_alts_map_S_alt100) fn(DT_N_S_npcx_alts_map_S_alt101) fn(DT_N_S_npcx_alts_map_S_alt102) fn(DT_N_S_npcx_alts_map_S_alt103) fn(DT_N_S_npcx_alts_map_S_alt104) fn(DT_N_S_npcx_alts_map_S_alt105) fn(DT_N_S_npcx_alts_map_S_alt106) fn(DT_N_S_npcx_alts_map_S_alt107) fn(DT_N_S_npcx_alts_map_S_alt110) fn(DT_N_S_npcx_alts_map_S_alt111) fn(DT_N_S_npcx_alts_map_S_alt112) fn(DT_N_S_npcx_alts_map_S_alt113) fn(DT_N_S_npcx_alts_map_S_alt120) fn(DT_N_S_npcx_alts_map_S_alt121) fn(DT_N_S_npcx_alts_map_S_alt122) fn(DT_N_S_npcx_alts_map_S_alt123) fn(DT_N_S_npcx_alts_map_S_alt124) fn(DT_N_S_npcx_alts_map_S_alt125) fn(DT_N_S_npcx_alts_map_S_alt126) fn(DT_N_S_npcx_alts_map_S_alt127) fn(DT_N_S_npcx_alts_map_S_alt131) fn(DT_N_S_npcx_alts_map_S_alt132) fn(DT_N_S_npcx_alts_map_S_alt133) fn(DT_N_S_npcx_alts_map_S_alt134) fn(DT_N_S_npcx_alts_map_S_alt135) fn(DT_N_S_npcx_alts_map_S_alt136) fn(DT_N_S_npcx_alts_map_S_alt137) fn(DT_N_S_npcx_alts_map_S_alt140) fn(DT_N_S_npcx_alts_map_S_alt141) fn(DT_N_S_npcx_alts_map_S_alt141_inv) fn(DT_N_S_npcx_alts_map_S_alt147) fn(DT_N_S_npcx_miwus_wui_map) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_5_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_5_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_7) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_0) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_1) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_2) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_3) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_4) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_5) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_6) fn(DT_N_S_npcx_miwus_wui_map_S_wui_pseudo) fn(DT_N_S_npcx_miwus_int_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_a0_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_b0_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_c0_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_d0_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_e0_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_f0_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_g0_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_h0_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_a1_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_b1_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_c1_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_d1_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_e1_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_f1_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_g1_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_a2_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_b2_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_c2_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_d2_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_e2_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_f2_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_g2_map) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_h2_map) fn(DT_N_S_npcx_espi_vws_map) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s3) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s4) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s5) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_stat) fn(DT_N_S_npcx_espi_vws_map_S_vw_plt_rst) fn(DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn) fn(DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_warn) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_a) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_lan) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan) fn(DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack) fn(DT_N_S_npcx_espi_vws_map_S_vw_wake) fn(DT_N_S_npcx_espi_vws_map_S_vw_pme) fn(DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done) fn(DT_N_S_npcx_espi_vws_map_S_vw_err_fatal) fn(DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal) fn(DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done) fn(DT_N_S_npcx_espi_vws_map_S_vw_sci) fn(DT_N_S_npcx_espi_vws_map_S_vw_smi) fn(DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_ack) fn(DT_N_S_def_lvol_conf_list) fn(DT_N_S_def_lvol_conf_list_S_lvol00) fn(DT_N_S_def_lvol_conf_list_S_lvol01) fn(DT_N_S_def_lvol_conf_list_S_lvol02) fn(DT_N_S_def_lvol_conf_list_S_lvol03) fn(DT_N_S_def_lvol_conf_list_S_lvol05) fn(DT_N_S_def_lvol_conf_list_S_lvol06) fn(DT_N_S_def_lvol_conf_list_S_lvol07) fn(DT_N_S_def_lvol_conf_list_S_lvol10) fn(DT_N_S_def_lvol_conf_list_S_lvol11) fn(DT_N_S_def_lvol_conf_list_S_lvol12) fn(DT_N_S_def_lvol_conf_list_S_lvol13) fn(DT_N_S_def_lvol_conf_list_S_lvol14) fn(DT_N_S_def_lvol_conf_list_S_lvol15) fn(DT_N_S_def_lvol_conf_list_S_lvol16) fn(DT_N_S_def_lvol_conf_list_S_lvol17) fn(DT_N_S_def_lvol_conf_list_S_lvol20) fn(DT_N_S_def_lvol_conf_list_S_lvol21) fn(DT_N_S_def_lvol_conf_list_S_lvol22) fn(DT_N_S_def_lvol_conf_list_S_lvol23) fn(DT_N_S_def_lvol_conf_list_S_lvol24) fn(DT_N_S_def_lvol_conf_list_S_lvol25) fn(DT_N_S_def_lvol_conf_list_S_lvol26) fn(DT_N_S_def_lvol_conf_list_S_lvol27) fn(DT_N_S_def_lvol_conf_list_S_lvol30) fn(DT_N_S_def_lvol_conf_list_S_lvol31) fn(DT_N_S_def_lvol_conf_list_S_lvol32) fn(DT_N_S_def_lvol_conf_list_S_lvol33) fn(DT_N_S_def_lvol_conf_list_S_lvol34) fn(DT_N_S_def_lvol_conf_list_S_lvol35) fn(DT_N_S_def_lvol_conf_list_S_lvol36) fn(DT_N_S_def_lvol_conf_list_S_lvol37) fn(DT_N_S_def_lvol_conf_list_S_lvol40) fn(DT_N_S_def_lvol_conf_list_S_lvol41) fn(DT_N_S_def_lvol_conf_list_S_lvol42) fn(DT_N_S_def_lvol_conf_list_S_lvol43) fn(DT_N_S_def_lvol_conf_list_S_lvol_pseudo) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_bb_ram_400af000) fn(DT_N_S_soc_S_clock_controller_4000d000) fn(DT_N_S_soc_S_scfg_400c3000) fn(DT_N_S_soc_S_mdc_4000c000) fn(DT_N_S_soc_S_mdc_4000c00a) fn(DT_N_S_soc_S_miwu_400bb000) fn(DT_N_S_soc_S_miwu_400bd000) fn(DT_N_S_soc_S_miwu_400bf000) fn(DT_N_S_soc_S_gpio_40081000) fn(DT_N_S_soc_S_gpio_40083000) fn(DT_N_S_soc_S_gpio_40085000) fn(DT_N_S_soc_S_gpio_40087000) fn(DT_N_S_soc_S_gpio_40089000) fn(DT_N_S_soc_S_gpio_4008b000) fn(DT_N_S_soc_S_gpio_4008d000) fn(DT_N_S_soc_S_gpio_4008f000) fn(DT_N_S_soc_S_gpio_40091000) fn(DT_N_S_soc_S_gpio_40093000) fn(DT_N_S_soc_S_gpio_40095000) fn(DT_N_S_soc_S_gpio_40097000) fn(DT_N_S_soc_S_gpio_40099000) fn(DT_N_S_soc_S_gpio_4009b000) fn(DT_N_S_soc_S_gpio_4009d000) fn(DT_N_S_soc_S_gpio_4009f000) fn(DT_N_S_soc_S_gpio_400a7000) fn(DT_N_S_soc_S_gpio_400a9000) fn(DT_N_S_soc_S_gpio_400ab000) fn(DT_N_S_soc_S_gpio_400ad000) fn(DT_N_S_soc_S_pwm_40082000) fn(DT_N_S_soc_S_watchdog_400d8000) fn(DT_N_S_soc_S_espi_4000a000) fn(DT_N_S_soc_S_lpc_400c1000) fn(DT_N_S_soc_S_ps2_400b1000) fn(DT_N_S_soc_S_quadspi_40020000) fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0) fn(DT_N_S_soc_S_timer_400b0000) fn(DT_N_S_soc_S_serial_400c4000) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_power_states) fn(DT_N_S_cpus_S_power_states_S_suspend_to_idle0) fn(DT_N_S_cpus_S_power_states_S_suspend_to_idle1) fn(DT_N_S_def_io_conf_list) fn(DT_N_S_pinctrl) fn(DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off) fn(DT_N_S_pinctrl_S_periph_fiu_shd) fn(DT_N_S_pinctrl_S_periph_fiu_ext) fn(DT_N_S_pinctrl_S_periph_fiu_shd_quad) fn(DT_N_S_pinctrl_S_periph_fiu_shd_cs1) fn(DT_N_S_pinctrl_S_periph_lpc_espi) fn(DT_N_S_pinctrl_S_periph_pwm1) fn(DT_N_S_pinctrl_S_periph_uart1_sin) fn(DT_N_S_pinctrl_S_periph_uart1_sout) fn(DT_N_S_pinctrl_S_periph_psl_in1) fn(DT_N_S_pinctrl_S_periph_psl_out_inactive_high) fn(DT_N_S_pinctrl_S_periph_psl_out_inactive_low) fn(DT_N_S_pinctrl_S_periph_psl_out_fw_ctl) fn(DT_N_S_power_leakage_io) fn(DT_N_S_soc_if) fn(DT_N_S_soc_id) fn(DT_N_S_booter_variant) fn(DT_N_S_flash_10070000) fn(DT_N_S_flash_60000000) fn(DT_N_S_memory_200c0000) fn(DT_N_S_memory_200c7800) fn(DT_N_S_poc_gpio) fn(DT_N_S_poc_gpio_S_pulse_out) fn(DT_N_S_poc_gpio_S_pulse_in) fn(DT_N_S_poc_gpio_S_observe_out) fn(DT_N_S_poc_leds_pwm) fn(DT_N_S_poc_leds_pwm_S_pwm_led_0) fn(DT_N_S_hibernate_ctrl_psl) fn(DT_N_S_memory_20010000)
#define DT_FOREACH_VARGS_HELPER(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_npcx_alts_map, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt00, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt01, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt02, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt03, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt04, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt05, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt05_inv, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt06, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt07, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt10, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt11, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt12, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt14, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt15, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt16, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt17, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt21, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt22, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt23, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt24, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt25, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt26, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt27, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt30, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt31, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt32, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt33, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt34, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt35, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt36, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt37, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt40, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt40_inv, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt41, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt42, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt43, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt44, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt46, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt50, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt51, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt52, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt53, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt55, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt60, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt61, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt62, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt63, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt64, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt65, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt66, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt67, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt72, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt73, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt74, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt75, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt76, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt77, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt81, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt82, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt85, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt86, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt87, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt90_inv, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt92_inv, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt93_inv, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt94_inv, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt95_inv, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt96_inv, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt97_inv, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alta0, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alta1, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alta2, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alta4, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alta5, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alta6, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alta7, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altb0, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altb1, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altb2, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altb3, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altb4, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altb5, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altb6, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altb7, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altc4, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altc5, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altc6, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altc7, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altd0, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altd1, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altd2, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altd3, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altd4, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altd5, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altd6, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altd7, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alte5, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altf1, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altf2, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altf3, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altf4, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altf5, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altf6, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altf7, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt100, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt101, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt102, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt103, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt104, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt105, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt106, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt107, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt110, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt111, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt112, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt113, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt120, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt121, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt122, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt123, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt124, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt125, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt126, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt127, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt131, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt132, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt133, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt134, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt135, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt136, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt137, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt140, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt141, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt141_inv, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt147, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_5_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_5_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui_pseudo, __VA_ARGS__) fn(DT_N_S_miwu_pseudo, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_a0_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_b0_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_c0_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_d0_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_e0_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_f0_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_g0_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_h0_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_a1_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_b1_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_c1_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_d1_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_e1_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_f1_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_g1_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_a2_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_b2_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_c2_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_d2_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_e2_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_f2_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_g2_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_h2_map, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s3, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s4, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s5, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_stat, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_plt_rst, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_warn, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_a, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_lan, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_wake, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_pme, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_err_fatal, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_sci, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_smi, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_ack, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol00, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol01, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol02, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol03, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol05, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol06, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol07, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol10, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol11, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol12, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol13, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol14, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol15, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol16, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol17, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol20, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol21, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol22, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol23, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol24, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol25, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol26, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol27, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol30, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol31, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol32, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol33, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol34, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol35, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol36, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol37, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol40, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol41, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol42, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol43, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol_pseudo, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_bb_ram_400af000, __VA_ARGS__) fn(DT_N_S_soc_S_clock_controller_4000d000, __VA_ARGS__) fn(DT_N_S_soc_S_scfg_400c3000, __VA_ARGS__) fn(DT_N_S_soc_S_mdc_4000c000, __VA_ARGS__) fn(DT_N_S_soc_S_mdc_4000c00a, __VA_ARGS__) fn(DT_N_S_soc_S_miwu_400bb000, __VA_ARGS__) fn(DT_N_S_soc_S_miwu_400bd000, __VA_ARGS__) fn(DT_N_S_soc_S_miwu_400bf000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40081000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40083000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40085000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40087000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40089000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_4008b000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_4008d000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_4008f000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40091000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40093000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40095000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40097000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40099000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_4009b000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_4009d000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_4009f000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400a7000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400a9000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ab000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ad000, __VA_ARGS__) fn(DT_N_S_soc_S_pwm_40080000, __VA_ARGS__) fn(DT_N_S_soc_S_pwm_40082000, __VA_ARGS__) fn(DT_N_S_soc_S_pwm_40084000, __VA_ARGS__) fn(DT_N_S_soc_S_pwm_40086000, __VA_ARGS__) fn(DT_N_S_soc_S_pwm_4008a000, __VA_ARGS__) fn(DT_N_S_soc_S_pwm_40090000, __VA_ARGS__) fn(DT_N_S_soc_S_pwm_40092000, __VA_ARGS__) fn(DT_N_S_soc_S_pwm_40094000, __VA_ARGS__) fn(DT_N_S_soc_S_adc_400d1000, __VA_ARGS__) fn(DT_N_S_soc_S_watchdog_400d8000, __VA_ARGS__) fn(DT_N_S_soc_S_espi_4000a000, __VA_ARGS__) fn(DT_N_S_soc_S_lpc_400c1000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40003000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40004000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40005000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40006000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40007000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40008000, __VA_ARGS__) fn(DT_N_S_soc_S_tach_400e1000, __VA_ARGS__) fn(DT_N_S_soc_S_tach_400e3000, __VA_ARGS__) fn(DT_N_S_soc_S_tach_400e5000, __VA_ARGS__) fn(DT_N_S_soc_S_tach_400e7000, __VA_ARGS__) fn(DT_N_S_soc_S_tach_400e9000, __VA_ARGS__) fn(DT_N_S_soc_S_ps2_400b1000, __VA_ARGS__) fn(DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel2, __VA_ARGS__) fn(DT_N_S_soc_S_ps2_400b1000_S_io_ps2_channel3, __VA_ARGS__) fn(DT_N_S_soc_S_quadspi_40020000, __VA_ARGS__) fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, __VA_ARGS__) fn(DT_N_S_soc_S_peci_400d4000, __VA_ARGS__) fn(DT_N_S_soc_S_kscan_400a3000, __VA_ARGS__) fn(DT_N_S_soc_S_timer_400b0000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_400c4000, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_suspend_to_idle0, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_suspend_to_idle1, __VA_ARGS__) fn(DT_N_S_def_io_conf_list, __VA_ARGS__) fn(DT_N_S_pinctrl, __VA_ARGS__) fn(DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_fiu_shd, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_fiu_ext, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_fiu_shd_quad, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_fiu_shd_cs1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_lpc_espi, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_pwm1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_uart1_sin, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_uart1_sout, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_psl_in1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_psl_out_inactive_high, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_psl_out_inactive_low, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_psl_out_fw_ctl, __VA_ARGS__) fn(DT_N_S_power_leakage_io, __VA_ARGS__) fn(DT_N_S_soc_if, __VA_ARGS__) fn(DT_N_S_soc_if_S_io_host_uart, __VA_ARGS__) fn(DT_N_S_soc_if_S_io_i2c_ctrl1_porta, __VA_ARGS__) fn(DT_N_S_soc_if_S_io_i2c_ctrl1_portb, __VA_ARGS__) fn(DT_N_S_soc_if_S_io_i2c_ctrl2_porta, __VA_ARGS__) fn(DT_N_S_soc_if_S_io_i2c_ctrl2_portb, __VA_ARGS__) fn(DT_N_S_soc_if_S_io_i2c_ctrl3_porta, __VA_ARGS__) fn(DT_N_S_soc_if_S_io_i2c_ctrl3_portb, __VA_ARGS__) fn(DT_N_S_soc_if_S_io_i2c_ctrl4_porta, __VA_ARGS__) fn(DT_N_S_soc_if_S_io_i2c_ctrl4_portb, __VA_ARGS__) fn(DT_N_S_soc_if_S_io_i2c_ctrl5_porta, __VA_ARGS__) fn(DT_N_S_soc_if_S_io_i2c_ctrl6_porta, __VA_ARGS__) fn(DT_N_S_soc_if_S_power_ctrl_psl, __VA_ARGS__) fn(DT_N_S_soc_id, __VA_ARGS__) fn(DT_N_S_booter_variant, __VA_ARGS__) fn(DT_N_S_flash_10070000, __VA_ARGS__) fn(DT_N_S_flash_60000000, __VA_ARGS__) fn(DT_N_S_memory_200c0000, __VA_ARGS__) fn(DT_N_S_memory_200c7800, __VA_ARGS__) fn(DT_N_S_poc_gpio, __VA_ARGS__) fn(DT_N_S_poc_gpio_S_pulse_out, __VA_ARGS__) fn(DT_N_S_poc_gpio_S_pulse_in, __VA_ARGS__) fn(DT_N_S_poc_gpio_S_observe_out, __VA_ARGS__) fn(DT_N_S_poc_leds_pwm, __VA_ARGS__) fn(DT_N_S_poc_leds_pwm_S_pwm_led_0, __VA_ARGS__) fn(DT_N_S_hibernate_ctrl_psl, __VA_ARGS__) fn(DT_N_S_memory_20010000, __VA_ARGS__)
#define DT_FOREACH_OKAY_VARGS_HELPER(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_npcx_alts_map, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt00, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt01, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt02, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt03, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt04, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt05, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt05_inv, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt06, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt07, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt10, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt11, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt12, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt14, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt15, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt16, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt17, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt21, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt22, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt23, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt24, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt25, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt26, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt27, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt30, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt31, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt32, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt33, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt34, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt35, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt36, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt37, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt40, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt40_inv, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt41, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt42, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt43, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt44, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt46, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt50, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt51, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt52, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt53, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt55, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt60, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt61, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt62, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt63, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt64, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt65, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt66, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt67, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt72, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt73, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt74, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt75, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt76, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt77, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt81, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt82, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt85, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt86, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt87, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt90_inv, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt92_inv, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt93_inv, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt94_inv, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt95_inv, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt96_inv, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt97_inv, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alta0, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alta1, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alta2, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alta4, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alta5, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alta6, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alta7, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altb0, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altb1, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altb2, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altb3, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altb4, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altb5, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altb6, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altb7, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altc4, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altc5, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altc6, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altc7, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altd0, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altd1, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altd2, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altd3, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altd4, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altd5, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altd6, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altd7, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alte5, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altf1, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altf2, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altf3, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altf4, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altf5, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altf6, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_altf7, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt100, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt101, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt102, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt103, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt104, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt105, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt106, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt107, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt110, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt111, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt112, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt113, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt120, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt121, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt122, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt123, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt124, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt125, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt126, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt127, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt131, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt132, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt133, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt134, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt135, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt136, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt137, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt140, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt141, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt141_inv, __VA_ARGS__) fn(DT_N_S_npcx_alts_map_S_alt147, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_1_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_2_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_3_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_4_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_5_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_6_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_7_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui0_8_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_1_7_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_2_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_3_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_4_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_5_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_5_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_6_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_7_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui1_8_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_1_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_2_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_3_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_4_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_5_7, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_6_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_0, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_7_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_1, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_2, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_3, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_4, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_5, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui2_8_6, __VA_ARGS__) fn(DT_N_S_npcx_miwus_wui_map_S_wui_pseudo, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_a0_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_b0_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_c0_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_d0_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_e0_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_f0_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_g0_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups_S_group_h0_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_a1_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_b1_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_c1_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_d1_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_e1_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_f1_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups_S_group_g1_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_a2_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_b2_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_c2_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_d2_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_e2_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_f2_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_g2_map, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups_S_group_h2_map, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s3, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s4, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_s5, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_stat, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_plt_rst, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_warn, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_host_rst_warn, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_warn, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_pwrdn_ack, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_a, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_lan, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_slp_wlan, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_oob_rst_ack, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_wake, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_pme, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_done, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_err_fatal, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_err_non_fatal, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_slv_boot_sts_with_done, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_sci, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_smi, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_host_rst_ack, __VA_ARGS__) fn(DT_N_S_npcx_espi_vws_map_S_vw_sus_ack, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol00, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol01, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol02, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol03, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol05, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol06, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol07, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol10, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol11, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol12, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol13, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol14, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol15, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol16, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol17, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol20, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol21, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol22, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol23, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol24, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol25, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol26, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol27, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol30, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol31, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol32, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol33, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol34, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol35, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol36, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol37, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol40, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol41, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol42, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol43, __VA_ARGS__) fn(DT_N_S_def_lvol_conf_list_S_lvol_pseudo, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_bb_ram_400af000, __VA_ARGS__) fn(DT_N_S_soc_S_clock_controller_4000d000, __VA_ARGS__) fn(DT_N_S_soc_S_scfg_400c3000, __VA_ARGS__) fn(DT_N_S_soc_S_mdc_4000c000, __VA_ARGS__) fn(DT_N_S_soc_S_mdc_4000c00a, __VA_ARGS__) fn(DT_N_S_soc_S_miwu_400bb000, __VA_ARGS__) fn(DT_N_S_soc_S_miwu_400bd000, __VA_ARGS__) fn(DT_N_S_soc_S_miwu_400bf000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40081000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40083000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40085000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40087000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40089000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_4008b000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_4008d000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_4008f000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40091000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40093000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40095000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40097000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40099000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_4009b000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_4009d000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_4009f000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400a7000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400a9000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ab000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ad000, __VA_ARGS__) fn(DT_N_S_soc_S_pwm_40082000, __VA_ARGS__) fn(DT_N_S_soc_S_watchdog_400d8000, __VA_ARGS__) fn(DT_N_S_soc_S_espi_4000a000, __VA_ARGS__) fn(DT_N_S_soc_S_lpc_400c1000, __VA_ARGS__) fn(DT_N_S_soc_S_ps2_400b1000, __VA_ARGS__) fn(DT_N_S_soc_S_quadspi_40020000, __VA_ARGS__) fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, __VA_ARGS__) fn(DT_N_S_soc_S_timer_400b0000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_400c4000, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_suspend_to_idle0, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_suspend_to_idle1, __VA_ARGS__) fn(DT_N_S_def_io_conf_list, __VA_ARGS__) fn(DT_N_S_pinctrl, __VA_ARGS__) fn(DT_N_S_pinctrl_S_devctl_fiu_ext_tris_off, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_fiu_shd, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_fiu_ext, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_fiu_shd_quad, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_fiu_shd_cs1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_lpc_espi, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_pwm1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_uart1_sin, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_uart1_sout, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_psl_in1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_psl_out_inactive_high, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_psl_out_inactive_low, __VA_ARGS__) fn(DT_N_S_pinctrl_S_periph_psl_out_fw_ctl, __VA_ARGS__) fn(DT_N_S_power_leakage_io, __VA_ARGS__) fn(DT_N_S_soc_if, __VA_ARGS__) fn(DT_N_S_soc_id, __VA_ARGS__) fn(DT_N_S_booter_variant, __VA_ARGS__) fn(DT_N_S_flash_10070000, __VA_ARGS__) fn(DT_N_S_flash_60000000, __VA_ARGS__) fn(DT_N_S_memory_200c0000, __VA_ARGS__) fn(DT_N_S_memory_200c7800, __VA_ARGS__) fn(DT_N_S_poc_gpio, __VA_ARGS__) fn(DT_N_S_poc_gpio_S_pulse_out, __VA_ARGS__) fn(DT_N_S_poc_gpio_S_pulse_in, __VA_ARGS__) fn(DT_N_S_poc_gpio_S_observe_out, __VA_ARGS__) fn(DT_N_S_poc_leds_pwm, __VA_ARGS__) fn(DT_N_S_poc_leds_pwm_S_pwm_led_0, __VA_ARGS__) fn(DT_N_S_hibernate_ctrl_psl, __VA_ARGS__) fn(DT_N_S_memory_20010000, __VA_ARGS__)

/*
 * Macros for compatibles with status "okay" nodes
 */
#define DT_COMPAT_HAS_OKAY_nuvoton_npcx_pinctrl_conf 1
#define DT_COMPAT_HAS_OKAY_nuvoton_npcx_miwu_wui_map 1
#define DT_COMPAT_HAS_OKAY_nuvoton_npcx_miwu_int_map 1
#define DT_COMPAT_HAS_OKAY_nuvoton_npcx_espi_vw_conf 1
#define DT_COMPAT_HAS_OKAY_nuvoton_npcx_lvolctrl_conf 1
#define DT_COMPAT_HAS_OKAY_simple_bus 1
#define DT_COMPAT_HAS_OKAY_arm_v7m_nvic 1
#define DT_COMPAT_HAS_OKAY_arm_armv7m_systick 1
#define DT_COMPAT_HAS_OKAY_nuvoton_npcx_bbram 1
#define DT_COMPAT_HAS_OKAY_nuvoton_npcx_pcc 1
#define DT_COMPAT_HAS_OKAY_nuvoton_npcx_scfg 1
#define DT_COMPAT_HAS_OKAY_syscon 1
#define DT_COMPAT_HAS_OKAY_nuvoton_npcx_miwu 1
#define DT_COMPAT_HAS_OKAY_nuvoton_npcx_gpio 1
#define DT_COMPAT_HAS_OKAY_nuvoton_npcx_pwm 1
#define DT_COMPAT_HAS_OKAY_nuvoton_npcx_watchdog 1
#define DT_COMPAT_HAS_OKAY_nuvoton_npcx_espi 1
#define DT_COMPAT_HAS_OKAY_nuvoton_npcx_host_sub 1
#define DT_COMPAT_HAS_OKAY_nuvoton_npcx_ps2_ctrl 1
#define DT_COMPAT_HAS_OKAY_nuvoton_npcx_fiu_qspi 1
#define DT_COMPAT_HAS_OKAY_nuvoton_npcx_fiu_nor 1
#define DT_COMPAT_HAS_OKAY_nuvoton_npcx_itim_timer 1
#define DT_COMPAT_HAS_OKAY_nuvoton_npcx_uart 1
#define DT_COMPAT_HAS_OKAY_arm_cortex_m4f 1
#define DT_COMPAT_HAS_OKAY_zephyr_power_state 1
#define DT_COMPAT_HAS_OKAY_nuvoton_npcx_pinctrl_def 1
#define DT_COMPAT_HAS_OKAY_nuvoton_npcx_pinctrl 1
#define DT_COMPAT_HAS_OKAY_nuvoton_npcx_leakage_io 1
#define DT_COMPAT_HAS_OKAY_nuvoton_npcx_soc_id 1
#define DT_COMPAT_HAS_OKAY_nuvoton_npcx_booter_variant 1
#define DT_COMPAT_HAS_OKAY_mmio_sram 1
#define DT_COMPAT_HAS_OKAY_poc_gpios 1
#define DT_COMPAT_HAS_OKAY_pwm_leds 1
#define DT_COMPAT_HAS_OKAY_npcx_hibernate_psl 1
#define DT_COMPAT_HAS_OKAY_zephyr_memory_region 1

/*
 * Macros for status "okay" instances of each compatible
 */
#define DT_N_INST_nuvoton_npcx_pinctrl_conf_NUM_OKAY 1
#define DT_N_INST_nuvoton_npcx_miwu_wui_map_NUM_OKAY 1
#define DT_N_INST_nuvoton_npcx_miwu_int_map_NUM_OKAY 3
#define DT_N_INST_nuvoton_npcx_espi_vw_conf_NUM_OKAY 1
#define DT_N_INST_nuvoton_npcx_lvolctrl_conf_NUM_OKAY 1
#define DT_N_INST_simple_bus_NUM_OKAY 1
#define DT_N_INST_arm_v7m_nvic_NUM_OKAY 1
#define DT_N_INST_arm_armv7m_systick_NUM_OKAY 1
#define DT_N_INST_nuvoton_npcx_bbram_NUM_OKAY 1
#define DT_N_INST_nuvoton_npcx_pcc_NUM_OKAY 1
#define DT_N_INST_nuvoton_npcx_scfg_NUM_OKAY 1
#define DT_N_INST_syscon_NUM_OKAY 2
#define DT_N_INST_nuvoton_npcx_miwu_NUM_OKAY 3
#define DT_N_INST_nuvoton_npcx_gpio_NUM_OKAY 20
#define DT_N_INST_nuvoton_npcx_pwm_NUM_OKAY 1
#define DT_N_INST_nuvoton_npcx_watchdog_NUM_OKAY 1
#define DT_N_INST_nuvoton_npcx_espi_NUM_OKAY 1
#define DT_N_INST_nuvoton_npcx_host_sub_NUM_OKAY 1
#define DT_N_INST_nuvoton_npcx_ps2_ctrl_NUM_OKAY 1
#define DT_N_INST_nuvoton_npcx_fiu_qspi_NUM_OKAY 1
#define DT_N_INST_nuvoton_npcx_fiu_nor_NUM_OKAY 1
#define DT_N_INST_nuvoton_npcx_itim_timer_NUM_OKAY 1
#define DT_N_INST_nuvoton_npcx_uart_NUM_OKAY 1
#define DT_N_INST_arm_cortex_m4f_NUM_OKAY 1
#define DT_N_INST_zephyr_power_state_NUM_OKAY 2
#define DT_N_INST_nuvoton_npcx_pinctrl_def_NUM_OKAY 1
#define DT_N_INST_nuvoton_npcx_pinctrl_NUM_OKAY 1
#define DT_N_INST_nuvoton_npcx_leakage_io_NUM_OKAY 1
#define DT_N_INST_nuvoton_npcx_soc_id_NUM_OKAY 1
#define DT_N_INST_nuvoton_npcx_booter_variant_NUM_OKAY 1
#define DT_N_INST_mmio_sram_NUM_OKAY 3
#define DT_N_INST_poc_gpios_NUM_OKAY 1
#define DT_N_INST_pwm_leds_NUM_OKAY 1
#define DT_N_INST_npcx_hibernate_psl_NUM_OKAY 1
#define DT_N_INST_zephyr_memory_region_NUM_OKAY 1
#define DT_FOREACH_OKAY_nuvoton_npcx_pinctrl_conf(fn) fn(DT_N_S_npcx_alts_map)
#define DT_FOREACH_OKAY_VARGS_nuvoton_npcx_pinctrl_conf(fn, ...) fn(DT_N_S_npcx_alts_map, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nuvoton_npcx_pinctrl_conf(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nuvoton_npcx_pinctrl_conf(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nuvoton_npcx_miwu_wui_map(fn) fn(DT_N_S_npcx_miwus_wui_map)
#define DT_FOREACH_OKAY_VARGS_nuvoton_npcx_miwu_wui_map(fn, ...) fn(DT_N_S_npcx_miwus_wui_map, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nuvoton_npcx_miwu_wui_map(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nuvoton_npcx_miwu_wui_map(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nuvoton_npcx_miwu_int_map(fn) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups)
#define DT_FOREACH_OKAY_VARGS_nuvoton_npcx_miwu_int_map(fn, ...) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu0_groups, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu1_groups, __VA_ARGS__) fn(DT_N_S_npcx_miwus_int_map_S_map_miwu2_groups, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nuvoton_npcx_miwu_int_map(fn) fn(0) fn(1) fn(2)
#define DT_FOREACH_OKAY_INST_VARGS_nuvoton_npcx_miwu_int_map(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__)
#define DT_FOREACH_OKAY_nuvoton_npcx_espi_vw_conf(fn) fn(DT_N_S_npcx_espi_vws_map)
#define DT_FOREACH_OKAY_VARGS_nuvoton_npcx_espi_vw_conf(fn, ...) fn(DT_N_S_npcx_espi_vws_map, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nuvoton_npcx_espi_vw_conf(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nuvoton_npcx_espi_vw_conf(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nuvoton_npcx_lvolctrl_conf(fn) fn(DT_N_S_def_lvol_conf_list)
#define DT_FOREACH_OKAY_VARGS_nuvoton_npcx_lvolctrl_conf(fn, ...) fn(DT_N_S_def_lvol_conf_list, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nuvoton_npcx_lvolctrl_conf(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nuvoton_npcx_lvolctrl_conf(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_simple_bus(fn) fn(DT_N_S_soc)
#define DT_FOREACH_OKAY_VARGS_simple_bus(fn, ...) fn(DT_N_S_soc, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_simple_bus(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_simple_bus(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_v7m_nvic(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100)
#define DT_FOREACH_OKAY_VARGS_arm_v7m_nvic(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_v7m_nvic(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_v7m_nvic(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_armv7m_systick(fn) fn(DT_N_S_soc_S_timer_e000e010)
#define DT_FOREACH_OKAY_VARGS_arm_armv7m_systick(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_armv7m_systick(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_armv7m_systick(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nuvoton_npcx_bbram(fn) fn(DT_N_S_soc_S_bb_ram_400af000)
#define DT_FOREACH_OKAY_VARGS_nuvoton_npcx_bbram(fn, ...) fn(DT_N_S_soc_S_bb_ram_400af000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nuvoton_npcx_bbram(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nuvoton_npcx_bbram(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nuvoton_npcx_pcc(fn) fn(DT_N_S_soc_S_clock_controller_4000d000)
#define DT_FOREACH_OKAY_VARGS_nuvoton_npcx_pcc(fn, ...) fn(DT_N_S_soc_S_clock_controller_4000d000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nuvoton_npcx_pcc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nuvoton_npcx_pcc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nuvoton_npcx_scfg(fn) fn(DT_N_S_soc_S_scfg_400c3000)
#define DT_FOREACH_OKAY_VARGS_nuvoton_npcx_scfg(fn, ...) fn(DT_N_S_soc_S_scfg_400c3000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nuvoton_npcx_scfg(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nuvoton_npcx_scfg(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_syscon(fn) fn(DT_N_S_soc_S_mdc_4000c000) fn(DT_N_S_soc_S_mdc_4000c00a)
#define DT_FOREACH_OKAY_VARGS_syscon(fn, ...) fn(DT_N_S_soc_S_mdc_4000c000, __VA_ARGS__) fn(DT_N_S_soc_S_mdc_4000c00a, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_syscon(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_syscon(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_nuvoton_npcx_miwu(fn) fn(DT_N_S_soc_S_miwu_400bb000) fn(DT_N_S_soc_S_miwu_400bd000) fn(DT_N_S_soc_S_miwu_400bf000)
#define DT_FOREACH_OKAY_VARGS_nuvoton_npcx_miwu(fn, ...) fn(DT_N_S_soc_S_miwu_400bb000, __VA_ARGS__) fn(DT_N_S_soc_S_miwu_400bd000, __VA_ARGS__) fn(DT_N_S_soc_S_miwu_400bf000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nuvoton_npcx_miwu(fn) fn(0) fn(1) fn(2)
#define DT_FOREACH_OKAY_INST_VARGS_nuvoton_npcx_miwu(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__)
#define DT_FOREACH_OKAY_nuvoton_npcx_gpio(fn) fn(DT_N_S_soc_S_gpio_40081000) fn(DT_N_S_soc_S_gpio_40083000) fn(DT_N_S_soc_S_gpio_40085000) fn(DT_N_S_soc_S_gpio_40087000) fn(DT_N_S_soc_S_gpio_40089000) fn(DT_N_S_soc_S_gpio_4008b000) fn(DT_N_S_soc_S_gpio_4008d000) fn(DT_N_S_soc_S_gpio_4008f000) fn(DT_N_S_soc_S_gpio_40091000) fn(DT_N_S_soc_S_gpio_40093000) fn(DT_N_S_soc_S_gpio_40095000) fn(DT_N_S_soc_S_gpio_40097000) fn(DT_N_S_soc_S_gpio_40099000) fn(DT_N_S_soc_S_gpio_4009b000) fn(DT_N_S_soc_S_gpio_4009d000) fn(DT_N_S_soc_S_gpio_4009f000) fn(DT_N_S_soc_S_gpio_400a7000) fn(DT_N_S_soc_S_gpio_400a9000) fn(DT_N_S_soc_S_gpio_400ab000) fn(DT_N_S_soc_S_gpio_400ad000)
#define DT_FOREACH_OKAY_VARGS_nuvoton_npcx_gpio(fn, ...) fn(DT_N_S_soc_S_gpio_40081000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40083000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40085000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40087000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40089000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_4008b000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_4008d000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_4008f000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40091000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40093000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40095000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40097000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40099000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_4009b000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_4009d000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_4009f000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400a7000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400a9000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ab000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ad000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nuvoton_npcx_gpio(fn) fn(0) fn(1) fn(2) fn(3) fn(4) fn(5) fn(6) fn(7) fn(8) fn(9) fn(10) fn(11) fn(12) fn(13) fn(14) fn(15) fn(16) fn(17) fn(18) fn(19)
#define DT_FOREACH_OKAY_INST_VARGS_nuvoton_npcx_gpio(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__) fn(4, __VA_ARGS__) fn(5, __VA_ARGS__) fn(6, __VA_ARGS__) fn(7, __VA_ARGS__) fn(8, __VA_ARGS__) fn(9, __VA_ARGS__) fn(10, __VA_ARGS__) fn(11, __VA_ARGS__) fn(12, __VA_ARGS__) fn(13, __VA_ARGS__) fn(14, __VA_ARGS__) fn(15, __VA_ARGS__) fn(16, __VA_ARGS__) fn(17, __VA_ARGS__) fn(18, __VA_ARGS__) fn(19, __VA_ARGS__)
#define DT_FOREACH_OKAY_nuvoton_npcx_pwm(fn) fn(DT_N_S_soc_S_pwm_40082000)
#define DT_FOREACH_OKAY_VARGS_nuvoton_npcx_pwm(fn, ...) fn(DT_N_S_soc_S_pwm_40082000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nuvoton_npcx_pwm(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nuvoton_npcx_pwm(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nuvoton_npcx_watchdog(fn) fn(DT_N_S_soc_S_watchdog_400d8000)
#define DT_FOREACH_OKAY_VARGS_nuvoton_npcx_watchdog(fn, ...) fn(DT_N_S_soc_S_watchdog_400d8000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nuvoton_npcx_watchdog(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nuvoton_npcx_watchdog(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nuvoton_npcx_espi(fn) fn(DT_N_S_soc_S_espi_4000a000)
#define DT_FOREACH_OKAY_VARGS_nuvoton_npcx_espi(fn, ...) fn(DT_N_S_soc_S_espi_4000a000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nuvoton_npcx_espi(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nuvoton_npcx_espi(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nuvoton_npcx_host_sub(fn) fn(DT_N_S_soc_S_lpc_400c1000)
#define DT_FOREACH_OKAY_VARGS_nuvoton_npcx_host_sub(fn, ...) fn(DT_N_S_soc_S_lpc_400c1000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nuvoton_npcx_host_sub(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nuvoton_npcx_host_sub(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nuvoton_npcx_ps2_ctrl(fn) fn(DT_N_S_soc_S_ps2_400b1000)
#define DT_FOREACH_OKAY_VARGS_nuvoton_npcx_ps2_ctrl(fn, ...) fn(DT_N_S_soc_S_ps2_400b1000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nuvoton_npcx_ps2_ctrl(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nuvoton_npcx_ps2_ctrl(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nuvoton_npcx_fiu_qspi(fn) fn(DT_N_S_soc_S_quadspi_40020000)
#define DT_FOREACH_OKAY_VARGS_nuvoton_npcx_fiu_qspi(fn, ...) fn(DT_N_S_soc_S_quadspi_40020000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nuvoton_npcx_fiu_qspi(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nuvoton_npcx_fiu_qspi(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nuvoton_npcx_fiu_nor(fn) fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0)
#define DT_FOREACH_OKAY_VARGS_nuvoton_npcx_fiu_nor(fn, ...) fn(DT_N_S_soc_S_quadspi_40020000_S_w25qshd_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nuvoton_npcx_fiu_nor(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nuvoton_npcx_fiu_nor(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nuvoton_npcx_itim_timer(fn) fn(DT_N_S_soc_S_timer_400b0000)
#define DT_FOREACH_OKAY_VARGS_nuvoton_npcx_itim_timer(fn, ...) fn(DT_N_S_soc_S_timer_400b0000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nuvoton_npcx_itim_timer(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nuvoton_npcx_itim_timer(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nuvoton_npcx_uart(fn) fn(DT_N_S_soc_S_serial_400c4000)
#define DT_FOREACH_OKAY_VARGS_nuvoton_npcx_uart(fn, ...) fn(DT_N_S_soc_S_serial_400c4000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nuvoton_npcx_uart(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nuvoton_npcx_uart(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_cortex_m4f(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_FOREACH_OKAY_VARGS_arm_cortex_m4f(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_cortex_m4f(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_cortex_m4f(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_power_state(fn) fn(DT_N_S_cpus_S_power_states_S_suspend_to_idle0) fn(DT_N_S_cpus_S_power_states_S_suspend_to_idle1)
#define DT_FOREACH_OKAY_VARGS_zephyr_power_state(fn, ...) fn(DT_N_S_cpus_S_power_states_S_suspend_to_idle0, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_suspend_to_idle1, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_power_state(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_power_state(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_nuvoton_npcx_pinctrl_def(fn) fn(DT_N_S_def_io_conf_list)
#define DT_FOREACH_OKAY_VARGS_nuvoton_npcx_pinctrl_def(fn, ...) fn(DT_N_S_def_io_conf_list, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nuvoton_npcx_pinctrl_def(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nuvoton_npcx_pinctrl_def(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nuvoton_npcx_pinctrl(fn) fn(DT_N_S_pinctrl)
#define DT_FOREACH_OKAY_VARGS_nuvoton_npcx_pinctrl(fn, ...) fn(DT_N_S_pinctrl, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nuvoton_npcx_pinctrl(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nuvoton_npcx_pinctrl(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nuvoton_npcx_leakage_io(fn) fn(DT_N_S_power_leakage_io)
#define DT_FOREACH_OKAY_VARGS_nuvoton_npcx_leakage_io(fn, ...) fn(DT_N_S_power_leakage_io, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nuvoton_npcx_leakage_io(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nuvoton_npcx_leakage_io(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nuvoton_npcx_soc_id(fn) fn(DT_N_S_soc_id)
#define DT_FOREACH_OKAY_VARGS_nuvoton_npcx_soc_id(fn, ...) fn(DT_N_S_soc_id, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nuvoton_npcx_soc_id(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nuvoton_npcx_soc_id(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nuvoton_npcx_booter_variant(fn) fn(DT_N_S_booter_variant)
#define DT_FOREACH_OKAY_VARGS_nuvoton_npcx_booter_variant(fn, ...) fn(DT_N_S_booter_variant, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nuvoton_npcx_booter_variant(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nuvoton_npcx_booter_variant(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_mmio_sram(fn) fn(DT_N_S_memory_200c0000) fn(DT_N_S_memory_200c7800) fn(DT_N_S_memory_20010000)
#define DT_FOREACH_OKAY_VARGS_mmio_sram(fn, ...) fn(DT_N_S_memory_200c0000, __VA_ARGS__) fn(DT_N_S_memory_200c7800, __VA_ARGS__) fn(DT_N_S_memory_20010000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_mmio_sram(fn) fn(0) fn(1) fn(2)
#define DT_FOREACH_OKAY_INST_VARGS_mmio_sram(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__)
#define DT_FOREACH_OKAY_poc_gpios(fn) fn(DT_N_S_poc_gpio)
#define DT_FOREACH_OKAY_VARGS_poc_gpios(fn, ...) fn(DT_N_S_poc_gpio, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_poc_gpios(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_poc_gpios(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_pwm_leds(fn) fn(DT_N_S_poc_leds_pwm)
#define DT_FOREACH_OKAY_VARGS_pwm_leds(fn, ...) fn(DT_N_S_poc_leds_pwm, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_pwm_leds(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_pwm_leds(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_npcx_hibernate_psl(fn) fn(DT_N_S_hibernate_ctrl_psl)
#define DT_FOREACH_OKAY_VARGS_npcx_hibernate_psl(fn, ...) fn(DT_N_S_hibernate_ctrl_psl, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_npcx_hibernate_psl(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_npcx_hibernate_psl(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_memory_region(fn) fn(DT_N_S_memory_20010000)
#define DT_FOREACH_OKAY_VARGS_zephyr_memory_region(fn, ...) fn(DT_N_S_memory_20010000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_memory_region(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_memory_region(fn, ...) fn(0, __VA_ARGS__)

/*
 * Bus information for status "okay" nodes of each compatible
 */
#define DT_COMPAT_nuvoton_npcx_fiu_nor_BUS_qspi 1
