

================================================================
== Vivado HLS Report for 'payload_validator'
================================================================
* Date:           Thu Jul 25 00:34:46 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        payload_validator
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.10|     1.553|        0.39|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      286|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       45|    -|
|Register             |        -|      -|      198|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      198|      331|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln214_fu_191_p2     |     +    |      0|  0|  32|          32|           1|
    |add_ln700_1_fu_270_p2   |     +    |      0|  0|  64|          64|          64|
    |add_ln700_fu_250_p2     |     +    |      0|  0|  64|          64|           1|
    |ret_V_4_fu_326_p2       |     +    |      0|  0|  33|          33|           1|
    |sub_ln214_fu_376_p2     |     -    |      0|  0|  32|          32|          32|
    |ret_V_1_fu_244_p2       |    and   |      0|  0|   2|           1|           1|
    |ret_V_3_fu_316_p2       |    and   |      0|  0|   2|           1|           1|
    |ret_V_5_fu_304_p2       |    and   |      0|  0|   2|           1|           1|
    |ret_V_6_fu_394_p2       |    and   |      0|  0|   2|           1|           1|
    |ret_V_fu_228_p2         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln879_1_fu_282_p2  |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln879_fu_346_p2    |   icmp   |      0|  0|  21|          33|          33|
    |ap_condition_59         |    or    |      0|  0|   2|           1|           1|
    |lhs_V_2_fu_298_p2       |    xor   |      0|  0|   2|           2|           1|
    |lhs_V_fu_222_p2         |    xor   |      0|  0|   2|           1|           2|
    |rhs_V_1_fu_310_p2       |    xor   |      0|  0|   2|           1|           2|
    |rhs_V_fu_234_p2         |    xor   |      0|  0|   2|           1|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 286|         301|         177|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |done_reg_V         |   9|          2|    1|          2|
    |latency_V          |   9|          2|   32|         64|
    |latency_sum_reg_V  |   9|          2|   64|        128|
    |packet_cnt_V       |   9|          2|   32|         64|
    |time_elapse_reg_V  |   9|          2|   64|        128|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  45|         10|  193|        386|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |IN_PACKET_V        |   1|   0|    1|          0|
    |ap_CS_fsm          |   1|   0|    1|          0|
    |clear_reg_V        |   1|   0|    1|          0|
    |done_reg_V         |   1|   0|    1|          0|
    |error_reg_V        |   1|   0|    1|          0|
    |init_reg_V         |   1|   0|    1|          0|
    |latency_V          |  32|   0|   32|          0|
    |latency_sum_reg_V  |  64|   0|   64|          0|
    |packet_cnt_V       |  32|   0|   32|          0|
    |time_elapse_reg_V  |  64|   0|   64|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 198|   0|  198|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+--------------+-------------------+--------------+
|    RTL Ports   | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+----------------+-----+-----+--------------+-------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_none | payload_validator | return value |
|ap_rst          |  in |    1| ap_ctrl_none | payload_validator | return value |
|clear_V         |  in |    1|    ap_none   |      clear_V      |    scalar    |
|packet_num_V    |  in |   32|    ap_none   |    packet_num_V   |    scalar    |
|counter_in_V    |  in |   32|    ap_none   |    counter_in_V   |    scalar    |
|s_axis_data_V   |  in |  512|    ap_none   |   s_axis_data_V   |    scalar    |
|s_axis_keep_V   |  in |   64|    ap_none   |   s_axis_keep_V   |    scalar    |
|s_axis_last_V   |  in |    1|    ap_none   |   s_axis_last_V   |    scalar    |
|s_axis_valid_V  |  in |    1|    ap_none   |   s_axis_valid_V  |    scalar    |
|latency_sum_V   | out |   64|    ap_none   |   latency_sum_V   |    pointer   |
|time_elapse_V   | out |   64|    ap_none   |   time_elapse_V   |    pointer   |
|curr_cnt_V      | out |   32|    ap_none   |     curr_cnt_V    |    pointer   |
|done_V          | out |    1|    ap_none   |       done_V      |    pointer   |
|error_V         | out |    1|    ap_none   |      error_V      |    pointer   |
+----------------+-----+-----+--------------+-------------------+--------------+

