Analysis & Synthesis report for Altera
Mon Mar  6 14:55:16 2023
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |top_main|StartEventGenState
  9. State Machine - |top_main|I2C_AV_Config:AudioVideoCongfig|mSetup_ST
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated
 16. Source assignments for MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated
 17. Source assignments for MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated
 18. Source assignments for MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated
 19. Source assignments for MemBank16Kx4:MemBank16Kx4_E|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated
 20. Source assignments for MemBank32Kx1:MemBank32Kx1_F|altsyncram:altsyncram_component|altsyncram_2m44:auto_generated
 21. Parameter Settings for User Entity Instance: InFall:s_port_Keys_ev_buffer_0
 22. Parameter Settings for User Entity Instance: InFall:s_port_Keys_ev_buffer_1
 23. Parameter Settings for User Entity Instance: InFall:s_port_Keys_ev_buffer_2
 24. Parameter Settings for User Entity Instance: InFall:s_port_Keys_ev_buffer_3
 25. Parameter Settings for User Entity Instance: InRise:s_port_Keys_ev_buffer_1R
 26. Parameter Settings for User Entity Instance: MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: MemBank16Kx4:MemBank16Kx4_E|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: MemBank32Kx1:MemBank32Kx1_F|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: AudioPLL:AudioPLLinst|AudioPLL_0002:audiopll_inst|altera_pll:altera_pll_i
 33. Parameter Settings for User Entity Instance: I2C_AV_Config:AudioVideoCongfig
 34. Parameter Settings for User Entity Instance: main:CInstanceMain|component_4:architecture_instance_19|FFD_type_21:FFD_type_21_port_oHex0
 35. Parameter Settings for User Entity Instance: main:CInstanceMain|component_4:architecture_instance_19|FFD_signed0:FFD_signed0_port_oPoint0
 36. Parameter Settings for User Entity Instance: main:CInstanceMain|component_4:architecture_instance_19|FFD_type_21:FFD_type_21_port_oHex1
 37. Parameter Settings for User Entity Instance: main:CInstanceMain|component_4:architecture_instance_19|FFD_signed0:FFD_signed0_port_oPoint1
 38. Parameter Settings for User Entity Instance: main:CInstanceMain|component_2:architecture_instance_20|FFD_type_5:FFD_type_5_port_oHex
 39. Parameter Settings for User Entity Instance: main:CInstanceMain|component_2:architecture_instance_21|FFD_type_5:FFD_type_5_port_oHex
 40. Parameter Settings for User Entity Instance: main:CInstanceMain|component_4:architecture_instance_22|FFD_type_21:FFD_type_21_port_oHex0
 41. Parameter Settings for User Entity Instance: main:CInstanceMain|component_4:architecture_instance_22|FFD_signed0:FFD_signed0_port_oPoint0
 42. Parameter Settings for User Entity Instance: main:CInstanceMain|component_4:architecture_instance_22|FFD_type_21:FFD_type_21_port_oHex1
 43. Parameter Settings for User Entity Instance: main:CInstanceMain|component_4:architecture_instance_22|FFD_signed0:FFD_signed0_port_oPoint1
 44. Parameter Settings for User Entity Instance: main:CInstanceMain|component_2:architecture_instance_23|FFD_type_5:FFD_type_5_port_oHex
 45. Parameter Settings for User Entity Instance: main:CInstanceMain|component_2:architecture_instance_24|FFD_type_5:FFD_type_5_port_oHex
 46. Parameter Settings for User Entity Instance: main:CInstanceMain|component_11:architecture_instance_17|FFD_type_28:FFD_type_28_port_oOpr
 47. Parameter Settings for User Entity Instance: main:CInstanceMain|component_11:architecture_instance_17|FFD_std_logic:FFD_std_logic_port_oOpr_ev
 48. Parameter Settings for User Entity Instance: main:CInstanceMain|component_11:architecture_instance_17|FFD_type_5:FFD_type_5_port_oLoadValue
 49. Parameter Settings for User Entity Instance: main:CInstanceMain|component_12:architecture_instance_18|FFD_type_5:FFD_type_5_port_oValue
 50. Parameter Settings for User Entity Instance: main:CInstanceMain|component_12:architecture_instance_18|FFD_std_logic:FFD_std_logic_port_oValue_ev
 51. altsyncram Parameter Settings by Entity Instance
 52. Port Connectivity Checks: "main:CInstanceMain|component_12:architecture_instance_18|component_12_ON0:OnInstance0"
 53. Port Connectivity Checks: "main:CInstanceMain|component_12:architecture_instance_18"
 54. Port Connectivity Checks: "main:CInstanceMain|component_11:architecture_instance_17|multiOr_2:multiOr_2_out_port_oLoadValue"
 55. Port Connectivity Checks: "main:CInstanceMain|component_11:architecture_instance_17|multiOr_0:multiOr_0_in_256"
 56. Port Connectivity Checks: "main:CInstanceMain|component_11:architecture_instance_17|component_11_ON256:OnInstance256"
 57. Port Connectivity Checks: "main:CInstanceMain|component_11:architecture_instance_17|component_11_ON0:OnInstance0"
 58. Port Connectivity Checks: "main:CInstanceMain|component_2:architecture_instance_20|multiOr_1:multiOr_1_out_port_oHex"
 59. Port Connectivity Checks: "main:CInstanceMain|component_2:architecture_instance_20|multiOr_0:multiOr_0_in_256"
 60. Port Connectivity Checks: "main:CInstanceMain|component_2:architecture_instance_20|component_2_ON256:OnInstance256"
 61. Port Connectivity Checks: "main:CInstanceMain|component_4:architecture_instance_19|multiOr_1:multiOr_1_out_port_oPoint1"
 62. Port Connectivity Checks: "main:CInstanceMain|component_4:architecture_instance_19|multiOr_1:multiOr_1_out_port_oHex1"
 63. Port Connectivity Checks: "main:CInstanceMain|component_4:architecture_instance_19|multiOr_1:multiOr_1_out_port_oPoint0"
 64. Port Connectivity Checks: "main:CInstanceMain|component_4:architecture_instance_19|multiOr_1:multiOr_1_out_port_oHex0"
 65. Port Connectivity Checks: "main:CInstanceMain|component_4:architecture_instance_19|multiOr_0:multiOr_0_in_256"
 66. Port Connectivity Checks: "main:CInstanceMain|component_4:architecture_instance_19|component_4_ON256:OnInstance256"
 67. Port Connectivity Checks: "main:CInstanceMain"
 68. Port Connectivity Checks: "I2C_AV_Config:AudioVideoCongfig|I2C_Controller:u0"
 69. Port Connectivity Checks: "AudioPLL:AudioPLLinst|AudioPLL_0002:audiopll_inst|altera_pll:altera_pll_i"
 70. Port Connectivity Checks: "AudioPLL:AudioPLLinst|AudioPLL_0002:audiopll_inst"
 71. Port Connectivity Checks: "MemBank32Kx1:MemBank32Kx1_F"
 72. Port Connectivity Checks: "MemBank16Kx4:MemBank16Kx4_E"
 73. Port Connectivity Checks: "MemBank64Kx8:MemBank64Kx8_D"
 74. Port Connectivity Checks: "MemBank64Kx8:MemBank64Kx8_C"
 75. Port Connectivity Checks: "MemBank64Kx16:MemBank64Kx16_B"
 76. Port Connectivity Checks: "MemBank32Kx32:MemBank32Kx32_A"
 77. Port Connectivity Checks: "InRise:s_port_Keys_ev_buffer_1R"
 78. Post-Synthesis Netlist Statistics for Top Partition
 79. Elapsed Time Per Partition
 80. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Mar  6 14:55:16 2023       ;
; Quartus Prime Version           ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                   ; Altera                                      ;
; Top-level Entity Name           ; top_main                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 145                                         ;
; Total pins                      ; 176                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top_main           ; Altera             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                      ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                          ; Library ;
+---------------------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+
; C:/Novakod_Studio/use/genvhdl/lib/packageConv.vhd                                     ; yes             ; User VHDL File               ; C:/Novakod_Studio/use/genvhdl/lib/packageConv.vhd                                     ;         ;
; C:/Novakod_Studio/use/genvhdl/lib/RodinStd.vhd                                        ; yes             ; User VHDL File               ; C:/Novakod_Studio/use/genvhdl/lib/RodinStd.vhd                                        ;         ;
; C:/Novakod_Studio/use/genvhdl/lib/ctype.vhd                                           ; yes             ; User VHDL File               ; C:/Novakod_Studio/use/genvhdl/lib/ctype.vhd                                           ;         ;
; C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/BoardLib.vhd                                  ; yes             ; User VHDL File               ; C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/BoardLib.vhd                                  ;         ;
; C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/MemoryBankLib.vhd                             ; yes             ; User VHDL File               ; C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/MemoryBankLib.vhd                             ;         ;
; C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/BoardPLL.vhd                                  ; yes             ; User VHDL File               ; C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/BoardPLL.vhd                                  ;         ;
; C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/I2C_AV_Config.v                               ; yes             ; User Verilog HDL File        ; C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/I2C_AV_Config.v                               ;         ;
; C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/I2C_Controller.v                              ; yes             ; User Verilog HDL File        ; C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/I2C_Controller.v                              ;         ;
; C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/AudioPLL_0002.v                               ; yes             ; User Verilog HDL File        ; C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/AudioPLL_0002.v                               ;         ;
; H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd     ; yes             ; User VHDL File               ; H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd     ;         ;
; H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd ; yes             ; User VHDL File               ; H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd ;         ;
; altsyncram.tdf                                                                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf                 ;         ;
; stratix_ram_block.inc                                                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc          ;         ;
; lpm_mux.inc                                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc                    ;         ;
; lpm_decode.inc                                                                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc                 ;         ;
; aglobal211.inc                                                                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                 ;         ;
; a_rdenreg.inc                                                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                  ;         ;
; altrom.inc                                                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altrom.inc                     ;         ;
; altram.inc                                                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altram.inc                     ;         ;
; altdpram.inc                                                                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc                   ;         ;
; db/altsyncram_td24.tdf                                                                ; yes             ; Auto-Generated Megafunction  ; C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf                                            ;         ;
; db/decode_8la.tdf                                                                     ; yes             ; Auto-Generated Megafunction  ; C:/NovakodTemp/vhdl/db/decode_8la.tdf                                                 ;         ;
; db/mux_5hb.tdf                                                                        ; yes             ; Auto-Generated Megafunction  ; C:/NovakodTemp/vhdl/db/mux_5hb.tdf                                                    ;         ;
; db/altsyncram_1e24.tdf                                                                ; yes             ; Auto-Generated Megafunction  ; C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf                                            ;         ;
; db/decode_dla.tdf                                                                     ; yes             ; Auto-Generated Megafunction  ; C:/NovakodTemp/vhdl/db/decode_dla.tdf                                                 ;         ;
; db/mux_chb.tdf                                                                        ; yes             ; Auto-Generated Megafunction  ; C:/NovakodTemp/vhdl/db/mux_chb.tdf                                                    ;         ;
; db/altsyncram_3f24.tdf                                                                ; yes             ; Auto-Generated Megafunction  ; C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf                                            ;         ;
; db/mux_tfb.tdf                                                                        ; yes             ; Auto-Generated Megafunction  ; C:/NovakodTemp/vhdl/db/mux_tfb.tdf                                                    ;         ;
; db/altsyncram_ha24.tdf                                                                ; yes             ; Auto-Generated Megafunction  ; C:/NovakodTemp/vhdl/db/altsyncram_ha24.tdf                                            ;         ;
; db/decode_5la.tdf                                                                     ; yes             ; Auto-Generated Megafunction  ; C:/NovakodTemp/vhdl/db/decode_5la.tdf                                                 ;         ;
; db/mux_hfb.tdf                                                                        ; yes             ; Auto-Generated Megafunction  ; C:/NovakodTemp/vhdl/db/mux_hfb.tdf                                                    ;         ;
; db/altsyncram_2m44.tdf                                                                ; yes             ; Auto-Generated Megafunction  ; C:/NovakodTemp/vhdl/db/altsyncram_2m44.tdf                                            ;         ;
; db/mux_ifb.tdf                                                                        ; yes             ; Auto-Generated Megafunction  ; C:/NovakodTemp/vhdl/db/mux_ifb.tdf                                                    ;         ;
; altera_pll.v                                                                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_pll.v                   ;         ;
+---------------------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 92        ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 149       ;
;     -- 7 input functions                    ; 2         ;
;     -- 6 input functions                    ; 27        ;
;     -- 5 input functions                    ; 27        ;
;     -- 4 input functions                    ; 43        ;
;     -- <=3 input functions                  ; 50        ;
;                                             ;           ;
; Dedicated logic registers                   ; 145       ;
;                                             ;           ;
; I/O pins                                    ; 176       ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Total PLLs                                  ; 1         ;
;     -- PLLs                                 ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 93        ;
; Total fan-out                               ; 1283      ;
; Average fan-out                             ; 1.77      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                               ; Entity Name       ; Library Name ;
+-----------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |top_main                                                 ; 149 (6)             ; 145 (3)                   ; 0                 ; 0          ; 176  ; 0            ; |top_main                                                                                                         ; top_main          ; work         ;
;    |AudioPLL:AudioPLLinst|                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_main|AudioPLL:AudioPLLinst                                                                                   ; AudioPLL          ; work         ;
;       |AudioPLL_0002:audiopll_inst|                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_main|AudioPLL:AudioPLLinst|AudioPLL_0002:audiopll_inst                                                       ; AudioPLL_0002     ; work         ;
;          |altera_pll:altera_pll_i|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_main|AudioPLL:AudioPLLinst|AudioPLL_0002:audiopll_inst|altera_pll:altera_pll_i                               ; altera_pll        ; work         ;
;    |I2C_AV_Config:AudioVideoCongfig|                      ; 83 (53)             ; 70 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |top_main|I2C_AV_Config:AudioVideoCongfig                                                                         ; I2C_AV_Config     ; work         ;
;       |I2C_Controller:u0|                                 ; 30 (30)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |top_main|I2C_AV_Config:AudioVideoCongfig|I2C_Controller:u0                                                       ; I2C_Controller    ; work         ;
;    |InFall:s_port_Keys_ev_buffer_0|                       ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_main|InFall:s_port_Keys_ev_buffer_0                                                                          ; InFall            ; work         ;
;    |InFall:s_port_Keys_ev_buffer_1|                       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_main|InFall:s_port_Keys_ev_buffer_1                                                                          ; InFall            ; work         ;
;    |InFall:s_port_Keys_ev_buffer_2|                       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_main|InFall:s_port_Keys_ev_buffer_2                                                                          ; InFall            ; work         ;
;    |InFall:s_port_Keys_ev_buffer_3|                       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_main|InFall:s_port_Keys_ev_buffer_3                                                                          ; InFall            ; work         ;
;    |main:CInstanceMain|                                   ; 55 (0)              ; 64 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top_main|main:CInstanceMain                                                                                      ; main              ; work         ;
;       |component_11:architecture_instance_17|             ; 3 (0)               ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top_main|main:CInstanceMain|component_11:architecture_instance_17                                                ; component_11      ; work         ;
;          |FFD_std_logic:FFD_std_logic_port_oOpr_ev|       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top_main|main:CInstanceMain|component_11:architecture_instance_17|FFD_std_logic:FFD_std_logic_port_oOpr_ev       ; FFD_std_logic     ; work         ;
;          |FFD_type_28:FFD_type_28_port_oOpr|              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top_main|main:CInstanceMain|component_11:architecture_instance_17|FFD_type_28:FFD_type_28_port_oOpr              ; FFD_type_28       ; work         ;
;          |FFD_type_5:FFD_type_5_port_oLoadValue|          ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top_main|main:CInstanceMain|component_11:architecture_instance_17|FFD_type_5:FFD_type_5_port_oLoadValue          ; FFD_type_5        ; work         ;
;          |MUXPRIO_2_type_28:MUXPRIO_2_type_28_port_oOpr|  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_main|main:CInstanceMain|component_11:architecture_instance_17|MUXPRIO_2_type_28:MUXPRIO_2_type_28_port_oOpr  ; MUXPRIO_2_type_28 ; work         ;
;       |component_12:architecture_instance_18|             ; 24 (0)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_main|main:CInstanceMain|component_12:architecture_instance_18                                                ; component_12      ; work         ;
;          |AND2STD:And_port_oValue_as_0_port_oValue_mux_0| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_main|main:CInstanceMain|component_12:architecture_instance_18|AND2STD:And_port_oValue_as_0_port_oValue_mux_0 ; AND2STD           ; work         ;
;          |FFD_type_5:FFD_type_5_port_oValue|              ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top_main|main:CInstanceMain|component_12:architecture_instance_18|FFD_type_5:FFD_type_5_port_oValue              ; FFD_type_5        ; work         ;
;          |component_12_ON0:OnInstance0|                   ; 23 (23)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_main|main:CInstanceMain|component_12:architecture_instance_18|component_12_ON0:OnInstance0                   ; component_12_ON0  ; work         ;
;       |component_2:architecture_instance_20|              ; 7 (7)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_main|main:CInstanceMain|component_2:architecture_instance_20                                                 ; component_2       ; work         ;
;          |FFD_type_5:FFD_type_5_port_oHex|                ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top_main|main:CInstanceMain|component_2:architecture_instance_20|FFD_type_5:FFD_type_5_port_oHex                 ; FFD_type_5        ; work         ;
;       |component_2:architecture_instance_21|              ; 7 (7)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_main|main:CInstanceMain|component_2:architecture_instance_21                                                 ; component_2       ; work         ;
;          |FFD_type_5:FFD_type_5_port_oHex|                ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top_main|main:CInstanceMain|component_2:architecture_instance_21|FFD_type_5:FFD_type_5_port_oHex                 ; FFD_type_5        ; work         ;
;       |component_2:architecture_instance_23|              ; 7 (7)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_main|main:CInstanceMain|component_2:architecture_instance_23                                                 ; component_2       ; work         ;
;          |FFD_type_5:FFD_type_5_port_oHex|                ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top_main|main:CInstanceMain|component_2:architecture_instance_23|FFD_type_5:FFD_type_5_port_oHex                 ; FFD_type_5        ; work         ;
;       |component_2:architecture_instance_24|              ; 7 (7)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_main|main:CInstanceMain|component_2:architecture_instance_24                                                 ; component_2       ; work         ;
;          |FFD_type_5:FFD_type_5_port_oHex|                ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top_main|main:CInstanceMain|component_2:architecture_instance_24|FFD_type_5:FFD_type_5_port_oHex                 ; FFD_type_5        ; work         ;
;       |component_4:architecture_instance_19|              ; 0 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_main|main:CInstanceMain|component_4:architecture_instance_19                                                 ; component_4       ; work         ;
;          |FFD_type_21:FFD_type_21_port_oHex0|             ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_main|main:CInstanceMain|component_4:architecture_instance_19|FFD_type_21:FFD_type_21_port_oHex0              ; FFD_type_21       ; work         ;
;          |FFD_type_21:FFD_type_21_port_oHex1|             ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_main|main:CInstanceMain|component_4:architecture_instance_19|FFD_type_21:FFD_type_21_port_oHex1              ; FFD_type_21       ; work         ;
;       |component_4:architecture_instance_22|              ; 0 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_main|main:CInstanceMain|component_4:architecture_instance_22                                                 ; component_4       ; work         ;
;          |FFD_type_21:FFD_type_21_port_oHex0|             ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_main|main:CInstanceMain|component_4:architecture_instance_22|FFD_type_21:FFD_type_21_port_oHex0              ; FFD_type_21       ; work         ;
;          |FFD_type_21:FFD_type_21_port_oHex1|             ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_main|main:CInstanceMain|component_4:architecture_instance_22|FFD_type_21:FFD_type_21_port_oHex1              ; FFD_type_21       ; work         ;
+-----------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_main|StartEventGenState                                                                                  ;
+---------------------------------+-----------------------------+---------------------------------+-----------------------------+
; Name                            ; StartEventGenState.SEV_Done ; StartEventGenState.SEG_Key1High ; StartEventGenState.SEG_Idle ;
+---------------------------------+-----------------------------+---------------------------------+-----------------------------+
; StartEventGenState.SEG_Idle     ; 0                           ; 0                               ; 0                           ;
; StartEventGenState.SEG_Key1High ; 0                           ; 1                               ; 1                           ;
; StartEventGenState.SEV_Done     ; 1                           ; 0                               ; 1                           ;
+---------------------------------+-----------------------------+---------------------------------+-----------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |top_main|I2C_AV_Config:AudioVideoCongfig|mSetup_ST ;
+----------------+----------------+----------------+------------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001   ;
+----------------+----------------+----------------+------------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0                ;
; mSetup_ST.0001 ; 1              ; 0              ; 1                ;
; mSetup_ST.0010 ; 1              ; 1              ; 0                ;
+----------------+----------------+----------------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                       ;
+-------------------------------------------------------------------+----------------------------------------------------------------------+
; Register name                                                     ; Reason for Removal                                                   ;
+-------------------------------------------------------------------+----------------------------------------------------------------------+
; I2C_AV_Config:AudioVideoCongfig|mI2C_DATA[16,17,19,23]            ; Stuck at GND due to stuck port data_in                               ;
; I2C_AV_Config:AudioVideoCongfig|I2C_Controller:u0|SD[16,17,19,23] ; Stuck at GND due to stuck port data_in                               ;
; InRise:s_port_Keys_ev_buffer_1R|firstStage[0]                     ; Merged with InFall:s_port_Keys_ev_buffer_1|firstStage[0]             ;
; InRise:s_port_Keys_ev_buffer_1R|secondStage[0]                    ; Merged with InFall:s_port_Keys_ev_buffer_1|secondStage[0]            ;
; I2C_AV_Config:AudioVideoCongfig|I2C_Controller:u0|SD[20,21]       ; Merged with I2C_AV_Config:AudioVideoCongfig|I2C_Controller:u0|SD[18] ;
; I2C_AV_Config:AudioVideoCongfig|mI2C_DATA[20,21]                  ; Merged with I2C_AV_Config:AudioVideoCongfig|mI2C_DATA[18]            ;
; I2C_AV_Config:AudioVideoCongfig|mI2C_DATA[18]                     ; Merged with I2C_AV_Config:AudioVideoCongfig|mI2C_DATA[22]            ;
; I2C_AV_Config:AudioVideoCongfig|I2C_Controller:u0|SD[18]          ; Merged with I2C_AV_Config:AudioVideoCongfig|I2C_Controller:u0|SD[22] ;
; I2C_AV_Config:AudioVideoCongfig|mSetup_ST~9                       ; Lost fanout                                                          ;
; I2C_AV_Config:AudioVideoCongfig|mSetup_ST~10                      ; Lost fanout                                                          ;
; Total Number of Removed Registers = 18                            ;                                                                      ;
+-------------------------------------------------------------------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                          ;
+-----------------------------------------------+---------------------------+----------------------------------------------------------+
; Register name                                 ; Reason for Removal        ; Registers Removed due to This Register                   ;
+-----------------------------------------------+---------------------------+----------------------------------------------------------+
; I2C_AV_Config:AudioVideoCongfig|mI2C_DATA[23] ; Stuck at GND              ; I2C_AV_Config:AudioVideoCongfig|I2C_Controller:u0|SD[23] ;
;                                               ; due to stuck port data_in ;                                                          ;
; I2C_AV_Config:AudioVideoCongfig|mI2C_DATA[19] ; Stuck at GND              ; I2C_AV_Config:AudioVideoCongfig|I2C_Controller:u0|SD[19] ;
;                                               ; due to stuck port data_in ;                                                          ;
; I2C_AV_Config:AudioVideoCongfig|mI2C_DATA[17] ; Stuck at GND              ; I2C_AV_Config:AudioVideoCongfig|I2C_Controller:u0|SD[17] ;
;                                               ; due to stuck port data_in ;                                                          ;
; I2C_AV_Config:AudioVideoCongfig|mI2C_DATA[16] ; Stuck at GND              ; I2C_AV_Config:AudioVideoCongfig|I2C_Controller:u0|SD[16] ;
;                                               ; due to stuck port data_in ;                                                          ;
+-----------------------------------------------+---------------------------+----------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 145   ;
; Number of registers using Synchronous Clear  ; 27    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 36    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 51    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------+
; Inverted Register Statistics                                              ;
+-----------------------------------------------------------------+---------+
; Inverted Register                                               ; Fan out ;
+-----------------------------------------------------------------+---------+
; I2C_AV_Config:AudioVideoCongfig|I2C_Controller:u0|SCLK          ; 2       ;
; I2C_AV_Config:AudioVideoCongfig|I2C_Controller:u0|SD_COUNTER[5] ; 12      ;
; I2C_AV_Config:AudioVideoCongfig|I2C_Controller:u0|SD_COUNTER[4] ; 13      ;
; I2C_AV_Config:AudioVideoCongfig|I2C_Controller:u0|SD_COUNTER[3] ; 18      ;
; I2C_AV_Config:AudioVideoCongfig|I2C_Controller:u0|SD_COUNTER[2] ; 11      ;
; I2C_AV_Config:AudioVideoCongfig|I2C_Controller:u0|SD_COUNTER[1] ; 11      ;
; I2C_AV_Config:AudioVideoCongfig|I2C_Controller:u0|SD_COUNTER[0] ; 21      ;
; I2C_AV_Config:AudioVideoCongfig|I2C_Controller:u0|END           ; 4       ;
; I2C_AV_Config:AudioVideoCongfig|I2C_Controller:u0|SDO           ; 2       ;
; Total number of inverted registers = 9                          ;         ;
+-----------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_main|main:CInstanceMain|component_11:architecture_instance_17|FFD_type_28:FFD_type_28_port_oOpr|sq[0] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_main|I2C_AV_Config:AudioVideoCongfig|I2C_Controller:u0|SD_COUNTER[0]                                  ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |top_main|Selector0                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemBank16Kx4:MemBank16Kx4_E|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemBank32Kx1:MemBank32Kx1_F|altsyncram:altsyncram_component|altsyncram_2m44:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InFall:s_port_Keys_ev_buffer_0 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 1     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InFall:s_port_Keys_ev_buffer_1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 1     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InFall:s_port_Keys_ev_buffer_2 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 1     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InFall:s_port_Keys_ev_buffer_3 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 1     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InRise:s_port_Keys_ev_buffer_1R ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; n              ; 1     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 32                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 32768                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_td24      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_1e24      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                               ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                               ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 8                    ; Signed Integer                               ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                               ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                               ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_3f24      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                               ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                               ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 8                    ; Signed Integer                               ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                               ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                               ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_3f24      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemBank16Kx4:MemBank16Kx4_E|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                      ;
; WIDTH_A                            ; 4                    ; Signed Integer                               ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                               ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 4                    ; Signed Integer                               ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                               ;
; NUMWORDS_B                         ; 16384                ; Signed Integer                               ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                               ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_ha24      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemBank32Kx1:MemBank32Kx1_F|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                      ;
; WIDTH_A                            ; 1                    ; Signed Integer                               ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                               ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Signed Integer                               ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                               ;
; NUMWORDS_B                         ; 32768                ; Signed Integer                               ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                               ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; CharTable.hex        ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_2m44      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioPLL:AudioPLLinst|AudioPLL_0002:audiopll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                   ;
+--------------------------------------+------------------------+--------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                 ;
; fractional_vco_multiplier            ; false                  ; String                                                 ;
; pll_type                             ; General                ; String                                                 ;
; pll_subtype                          ; General                ; String                                                 ;
; number_of_clocks                     ; 1                      ; Signed Integer                                         ;
; operation_mode                       ; direct                 ; String                                                 ;
; deserialization_factor               ; 4                      ; Signed Integer                                         ;
; data_rate                            ; 0                      ; Signed Integer                                         ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                         ;
; output_clock_frequency0              ; 18.432203 MHz          ; String                                                 ;
; phase_shift0                         ; 0 ps                   ; String                                                 ;
; duty_cycle0                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                 ;
; phase_shift1                         ; 0 ps                   ; String                                                 ;
; duty_cycle1                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                 ;
; phase_shift2                         ; 0 ps                   ; String                                                 ;
; duty_cycle2                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                 ;
; phase_shift3                         ; 0 ps                   ; String                                                 ;
; duty_cycle3                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                 ;
; phase_shift4                         ; 0 ps                   ; String                                                 ;
; duty_cycle4                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                 ;
; phase_shift5                         ; 0 ps                   ; String                                                 ;
; duty_cycle5                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                 ;
; phase_shift6                         ; 0 ps                   ; String                                                 ;
; duty_cycle6                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                 ;
; phase_shift7                         ; 0 ps                   ; String                                                 ;
; duty_cycle7                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                 ;
; phase_shift8                         ; 0 ps                   ; String                                                 ;
; duty_cycle8                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                 ;
; phase_shift9                         ; 0 ps                   ; String                                                 ;
; duty_cycle9                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                 ;
; phase_shift10                        ; 0 ps                   ; String                                                 ;
; duty_cycle10                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                 ;
; phase_shift11                        ; 0 ps                   ; String                                                 ;
; duty_cycle11                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                 ;
; phase_shift12                        ; 0 ps                   ; String                                                 ;
; duty_cycle12                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                 ;
; phase_shift13                        ; 0 ps                   ; String                                                 ;
; duty_cycle13                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                 ;
; phase_shift14                        ; 0 ps                   ; String                                                 ;
; duty_cycle14                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                 ;
; phase_shift15                        ; 0 ps                   ; String                                                 ;
; duty_cycle15                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                 ;
; phase_shift16                        ; 0 ps                   ; String                                                 ;
; duty_cycle16                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                 ;
; phase_shift17                        ; 0 ps                   ; String                                                 ;
; duty_cycle17                         ; 50                     ; Signed Integer                                         ;
; clock_name_0                         ;                        ; String                                                 ;
; clock_name_1                         ;                        ; String                                                 ;
; clock_name_2                         ;                        ; String                                                 ;
; clock_name_3                         ;                        ; String                                                 ;
; clock_name_4                         ;                        ; String                                                 ;
; clock_name_5                         ;                        ; String                                                 ;
; clock_name_6                         ;                        ; String                                                 ;
; clock_name_7                         ;                        ; String                                                 ;
; clock_name_8                         ;                        ; String                                                 ;
; clock_name_global_0                  ; false                  ; String                                                 ;
; clock_name_global_1                  ; false                  ; String                                                 ;
; clock_name_global_2                  ; false                  ; String                                                 ;
; clock_name_global_3                  ; false                  ; String                                                 ;
; clock_name_global_4                  ; false                  ; String                                                 ;
; clock_name_global_5                  ; false                  ; String                                                 ;
; clock_name_global_6                  ; false                  ; String                                                 ;
; clock_name_global_7                  ; false                  ; String                                                 ;
; clock_name_global_8                  ; false                  ; String                                                 ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                         ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                         ;
; m_cnt_bypass_en                      ; false                  ; String                                                 ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                 ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                         ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                         ;
; n_cnt_bypass_en                      ; false                  ; String                                                 ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                 ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en0                     ; false                  ; String                                                 ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                 ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en1                     ; false                  ; String                                                 ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                 ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en2                     ; false                  ; String                                                 ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                 ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en3                     ; false                  ; String                                                 ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                 ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en4                     ; false                  ; String                                                 ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                 ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en5                     ; false                  ; String                                                 ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                 ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en6                     ; false                  ; String                                                 ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                 ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en7                     ; false                  ; String                                                 ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                 ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en8                     ; false                  ; String                                                 ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                 ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en9                     ; false                  ; String                                                 ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                 ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en10                    ; false                  ; String                                                 ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                 ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en11                    ; false                  ; String                                                 ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                 ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en12                    ; false                  ; String                                                 ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                 ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en13                    ; false                  ; String                                                 ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                 ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en14                    ; false                  ; String                                                 ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                 ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en15                    ; false                  ; String                                                 ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                 ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en16                    ; false                  ; String                                                 ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                 ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en17                    ; false                  ; String                                                 ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                 ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                         ;
; pll_vco_div                          ; 1                      ; Signed Integer                                         ;
; pll_slf_rst                          ; false                  ; String                                                 ;
; pll_bw_sel                           ; low                    ; String                                                 ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                 ;
; pll_cp_current                       ; 0                      ; Signed Integer                                         ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                         ;
; pll_fractional_division              ; 1                      ; Signed Integer                                         ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                         ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                 ;
; mimic_fbclk_type                     ; gclk                   ; String                                                 ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                 ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                 ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                 ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                         ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                 ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                 ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                 ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                 ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                 ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                 ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                         ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                 ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                 ;
+--------------------------------------+------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_AV_Config:AudioVideoCongfig ;
+----------------+----------+--------------------------------------------------+
; Parameter Name ; Value    ; Type                                             ;
+----------------+----------+--------------------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                                   ;
; I2C_Freq       ; 20000    ; Signed Integer                                   ;
; LUT_SIZE       ; 51       ; Signed Integer                                   ;
; Dummy_DATA     ; 0        ; Signed Integer                                   ;
; SET_LIN_L      ; 1        ; Signed Integer                                   ;
; SET_LIN_R      ; 2        ; Signed Integer                                   ;
; SET_HEAD_L     ; 3        ; Signed Integer                                   ;
; SET_HEAD_R     ; 4        ; Signed Integer                                   ;
; A_PATH_CTRL    ; 5        ; Signed Integer                                   ;
; D_PATH_CTRL    ; 6        ; Signed Integer                                   ;
; POWER_ON       ; 7        ; Signed Integer                                   ;
; SET_FORMAT     ; 8        ; Signed Integer                                   ;
; SAMPLE_CTRL    ; 9        ; Signed Integer                                   ;
; SET_ACTIVE     ; 10       ; Signed Integer                                   ;
; SET_VIDEO      ; 11       ; Signed Integer                                   ;
+----------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:CInstanceMain|component_4:architecture_instance_19|FFD_type_21:FFD_type_21_port_oHex0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; initvalue      ; 0000  ; Unsigned Binary                                                                                                ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:CInstanceMain|component_4:architecture_instance_19|FFD_signed0:FFD_signed0_port_oPoint0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; initvalue      ; 0     ; Unsigned Binary                                                                                                  ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:CInstanceMain|component_4:architecture_instance_19|FFD_type_21:FFD_type_21_port_oHex1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; initvalue      ; 0000  ; Unsigned Binary                                                                                                ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:CInstanceMain|component_4:architecture_instance_19|FFD_signed0:FFD_signed0_port_oPoint1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; initvalue      ; 0     ; Unsigned Binary                                                                                                  ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:CInstanceMain|component_2:architecture_instance_20|FFD_type_5:FFD_type_5_port_oHex ;
+----------------+----------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                     ;
+----------------+----------+----------------------------------------------------------------------------------------------------------+
; initvalue      ; 00000000 ; Unsigned Binary                                                                                          ;
+----------------+----------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:CInstanceMain|component_2:architecture_instance_21|FFD_type_5:FFD_type_5_port_oHex ;
+----------------+----------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                     ;
+----------------+----------+----------------------------------------------------------------------------------------------------------+
; initvalue      ; 00000000 ; Unsigned Binary                                                                                          ;
+----------------+----------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:CInstanceMain|component_4:architecture_instance_22|FFD_type_21:FFD_type_21_port_oHex0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; initvalue      ; 0000  ; Unsigned Binary                                                                                                ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:CInstanceMain|component_4:architecture_instance_22|FFD_signed0:FFD_signed0_port_oPoint0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; initvalue      ; 0     ; Unsigned Binary                                                                                                  ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:CInstanceMain|component_4:architecture_instance_22|FFD_type_21:FFD_type_21_port_oHex1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; initvalue      ; 0000  ; Unsigned Binary                                                                                                ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:CInstanceMain|component_4:architecture_instance_22|FFD_signed0:FFD_signed0_port_oPoint1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; initvalue      ; 0     ; Unsigned Binary                                                                                                  ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:CInstanceMain|component_2:architecture_instance_23|FFD_type_5:FFD_type_5_port_oHex ;
+----------------+----------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                     ;
+----------------+----------+----------------------------------------------------------------------------------------------------------+
; initvalue      ; 00000000 ; Unsigned Binary                                                                                          ;
+----------------+----------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:CInstanceMain|component_2:architecture_instance_24|FFD_type_5:FFD_type_5_port_oHex ;
+----------------+----------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                     ;
+----------------+----------+----------------------------------------------------------------------------------------------------------+
; initvalue      ; 00000000 ; Unsigned Binary                                                                                          ;
+----------------+----------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:CInstanceMain|component_11:architecture_instance_17|FFD_type_28:FFD_type_28_port_oOpr ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; initvalue      ; 000   ; Unsigned Binary                                                                                                ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:CInstanceMain|component_11:architecture_instance_17|FFD_std_logic:FFD_std_logic_port_oOpr_ev ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; initvalue      ; '0'   ; Enumerated                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:CInstanceMain|component_11:architecture_instance_17|FFD_type_5:FFD_type_5_port_oLoadValue ;
+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                            ;
+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
; initvalue      ; 00000000 ; Unsigned Binary                                                                                                 ;
+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:CInstanceMain|component_12:architecture_instance_18|FFD_type_5:FFD_type_5_port_oValue ;
+----------------+----------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                        ;
+----------------+----------+-------------------------------------------------------------------------------------------------------------+
; initvalue      ; 00000000 ; Unsigned Binary                                                                                             ;
+----------------+----------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:CInstanceMain|component_12:architecture_instance_18|FFD_std_logic:FFD_std_logic_port_oValue_ev ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; initvalue      ; '0'   ; Enumerated                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                          ;
+-------------------------------------------+---------------------------------------------------------------+
; Name                                      ; Value                                                         ;
+-------------------------------------------+---------------------------------------------------------------+
; Number of entity instances                ; 6                                                             ;
; Entity Instance                           ; MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 32                                                            ;
;     -- NUMWORDS_A                         ; 32768                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 32                                                            ;
;     -- NUMWORDS_B                         ; 32768                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                      ;
; Entity Instance                           ; MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 16                                                            ;
;     -- NUMWORDS_A                         ; 65536                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 16                                                            ;
;     -- NUMWORDS_B                         ; 65536                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                      ;
; Entity Instance                           ; MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 8                                                             ;
;     -- NUMWORDS_A                         ; 65536                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 8                                                             ;
;     -- NUMWORDS_B                         ; 65536                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                      ;
; Entity Instance                           ; MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 8                                                             ;
;     -- NUMWORDS_A                         ; 65536                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 8                                                             ;
;     -- NUMWORDS_B                         ; 65536                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                      ;
; Entity Instance                           ; MemBank16Kx4:MemBank16Kx4_E|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 4                                                             ;
;     -- NUMWORDS_A                         ; 16384                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 4                                                             ;
;     -- NUMWORDS_B                         ; 16384                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                      ;
; Entity Instance                           ; MemBank32Kx1:MemBank32Kx1_F|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 1                                                             ;
;     -- NUMWORDS_A                         ; 32768                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 32768                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                      ;
+-------------------------------------------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:CInstanceMain|component_12:architecture_instance_18|component_12_ON0:OnInstance0"         ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; timer_value_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; start_timer     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stop_timer      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; timer_as        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:CInstanceMain|component_12:architecture_instance_18"                                     ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; port_ovalue_ev ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:CInstanceMain|component_11:architecture_instance_17|multiOr_2:multiOr_2_out_port_oLoadValue" ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.             ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:CInstanceMain|component_11:architecture_instance_17|multiOr_0:multiOr_0_in_256" ;
+-------+-------+----------+--------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                              ;
+-------+-------+----------+--------------------------------------------------------------------------------------+
; input ; Input ; Info     ; Stuck at VCC                                                                         ;
+-------+-------+----------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:CInstanceMain|component_11:architecture_instance_17|component_11_ON256:OnInstance256"     ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; timer_value_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; start_timer     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stop_timer      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; timer_as        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:CInstanceMain|component_11:architecture_instance_17|component_11_ON0:OnInstance0"         ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; timer_value_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; start_timer     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stop_timer      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; timer_as        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:CInstanceMain|component_2:architecture_instance_20|multiOr_1:multiOr_1_out_port_oHex" ;
+--------+--------+----------+------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                  ;
+--------+--------+----------+------------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.      ;
+--------+--------+----------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:CInstanceMain|component_2:architecture_instance_20|multiOr_0:multiOr_0_in_256" ;
+-------+-------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------+
; input ; Input ; Info     ; Stuck at VCC                                                                        ;
+-------+-------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:CInstanceMain|component_2:architecture_instance_20|component_2_ON256:OnInstance256"        ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; variable_thex[7] ; Input  ; Info     ; Stuck at GND                                                                        ;
; timer_value_out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; start_timer      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stop_timer       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; timer_as         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:CInstanceMain|component_4:architecture_instance_19|multiOr_1:multiOr_1_out_port_oPoint1" ;
+--------+--------+----------+---------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                     ;
+--------+--------+----------+---------------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.         ;
+--------+--------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:CInstanceMain|component_4:architecture_instance_19|multiOr_1:multiOr_1_out_port_oHex1" ;
+--------+--------+----------+-------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
+--------+--------+----------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:CInstanceMain|component_4:architecture_instance_19|multiOr_1:multiOr_1_out_port_oPoint0" ;
+--------+--------+----------+---------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                     ;
+--------+--------+----------+---------------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.         ;
+--------+--------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:CInstanceMain|component_4:architecture_instance_19|multiOr_1:multiOr_1_out_port_oHex0" ;
+--------+--------+----------+-------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
+--------+--------+----------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:CInstanceMain|component_4:architecture_instance_19|multiOr_0:multiOr_0_in_256" ;
+-------+-------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------+
; input ; Input ; Info     ; Stuck at VCC                                                                        ;
+-------+-------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:CInstanceMain|component_4:architecture_instance_19|component_4_ON256:OnInstance256"       ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; timer_value_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; start_timer     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stop_timer      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; timer_as        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:CInstanceMain"                                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; port_hex0[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; port_hex1[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; port_hex4[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; port_hex5[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_AV_Config:AudioVideoCongfig|I2C_Controller:u0"                                                                                                 ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ACK        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AudioPLL:AudioPLLinst|AudioPLL_0002:audiopll_inst|altera_pll:altera_pll_i"                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AudioPLL:AudioPLLinst|AudioPLL_0002:audiopll_inst"                                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MemBank32Kx1:MemBank32Kx1_F"                                                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; address_a[14] ; Input  ; Info     ; Stuck at GND                                                                        ;
; address_b[14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rden_a        ; Input  ; Info     ; Stuck at GND                                                                        ;
; rden_b        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wren_a        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wren_b        ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_a           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q_b           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MemBank16Kx4:MemBank16Kx4_E"                                                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; address_a[13] ; Input  ; Info     ; Stuck at GND                                                                        ;
; address_b[13] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rden_a        ; Input  ; Info     ; Stuck at GND                                                                        ;
; rden_b        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wren_a        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wren_b        ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_a           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q_b           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MemBank64Kx8:MemBank64Kx8_D"                                                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; address_a[15] ; Input  ; Info     ; Stuck at GND                                                                        ;
; address_b[15] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rden_a        ; Input  ; Info     ; Stuck at GND                                                                        ;
; rden_b        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wren_a        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wren_b        ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_a           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q_b           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MemBank64Kx8:MemBank64Kx8_C"                                                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; address_a[15] ; Input  ; Info     ; Stuck at GND                                                                        ;
; address_b[15] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rden_a        ; Input  ; Info     ; Stuck at GND                                                                        ;
; rden_b        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wren_a        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wren_b        ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_a           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q_b           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MemBank64Kx16:MemBank64Kx16_B"                                                               ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; address_a[15] ; Input  ; Info     ; Stuck at GND                                                                        ;
; address_b[15] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rden_a        ; Input  ; Info     ; Stuck at GND                                                                        ;
; rden_b        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wren_a        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wren_b        ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_a           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q_b           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MemBank32Kx32:MemBank32Kx32_A"                                                               ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; address_a[14] ; Input  ; Info     ; Stuck at GND                                                                        ;
; address_b[14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rden_a        ; Input  ; Info     ; Stuck at GND                                                                        ;
; rden_b        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wren_a        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wren_b        ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_a           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q_b           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "InRise:s_port_Keys_ev_buffer_1R"                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 145                         ;
;     CLR               ; 14                          ;
;     CLR SCLR          ; 16                          ;
;     ENA               ; 34                          ;
;     ENA CLR           ; 6                           ;
;     ENA SCLR          ; 11                          ;
;     plain             ; 64                          ;
; arriav_io_obuf        ; 76                          ;
; arriav_lcell_comb     ; 151                         ;
;     arith             ; 31                          ;
;         1 data inputs ; 30                          ;
;         2 data inputs ; 1                           ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 118                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 5                           ;
;         3 data inputs ; 8                           ;
;         4 data inputs ; 43                          ;
;         5 data inputs ; 27                          ;
;         6 data inputs ; 27                          ;
; boundary_port         ; 176                         ;
; generic_pll           ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.23                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Copyright (C) 2021  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Mon Mar  6 14:54:51 2023
Info: Command: quartus_map top_main --source=C:\Novakod_Studio/use/genvhdl/lib\packageConv.vhd --source=C:\Novakod_Studio/use/genvhdl/lib\RodinStd.vhd --source=C:\Novakod_Studio/use/genvhdl/lib\ctype.vhd --source=C:\Novakod_Studio/bsp/TerasicDE1SoC\lib\\BoardLib.vhd --source=C:\Novakod_Studio/bsp/TerasicDE1SoC\lib\\MemoryBankLib.vhd --source=C:\Novakod_Studio/bsp/TerasicDE1SoC\lib\\CharTable.hex --source=C:\Novakod_Studio/bsp/TerasicDE1SoC\lib\\BoardPLL.vhd --source=C:\Novakod_Studio/bsp/TerasicDE1SoC\lib\\I2C_AV_Config.v --source=C:\Novakod_Studio/bsp/TerasicDE1SoC\lib\\I2C_Controller.v --source=C:\Novakod_Studio/bsp/TerasicDE1SoC\lib\\AudioPLL_0002.v --source=H:\012_OpenCores\simple_customized_counter\TestCounterOprEventBoard\vhdl\main.vhd --source=H:\012_OpenCores\simple_customized_counter\TestCounterOprEventBoard\vhdl\top_main.vhd --family="Cyclone V" --part=5CSEMA5F31C6 --csf=C:\NovakodTemp\vhdl\Altera.qsf
Info (125068): Revision "Altera" was previously opened in Quartus II software version 13.1. Created Quartus Prime Default Settings File C:/NovakodTemp/vhdl/Altera_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 13.1.
Info (125069): Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/21.1/quartus/bin64/assignment_defaults.qdf
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 0 entities, in source file /novakod_studio/use/genvhdl/lib/packageconv.vhd
    Info (12022): Found design unit 1: conversion File: C:/Novakod_Studio/use/genvhdl/lib/packageConv.vhd Line: 9
    Info (12022): Found design unit 2: conversion-body File: C:/Novakod_Studio/use/genvhdl/lib/packageConv.vhd Line: 144
Info (12021): Found 33 design units, including 16 entities, in source file /novakod_studio/use/genvhdl/lib/rodinstd.vhd
    Info (12022): Found design unit 1: RodinStd File: C:/Novakod_Studio/use/genvhdl/lib/RodinStd.vhd Line: 9
    Info (12022): Found design unit 2: delay_shift-archi File: C:/Novakod_Studio/use/genvhdl/lib/RodinStd.vhd Line: 236
    Info (12022): Found design unit 3: raminfr-syn File: C:/Novakod_Studio/use/genvhdl/lib/RodinStd.vhd Line: 276
    Info (12022): Found design unit 4: bRaminfrInterface-syn File: C:/Novakod_Studio/use/genvhdl/lib/RodinStd.vhd Line: 328
    Info (12022): Found design unit 5: bRaminfr-syn File: C:/Novakod_Studio/use/genvhdl/lib/RodinStd.vhd Line: 400
    Info (12022): Found design unit 6: raminfrBool-syn File: C:/Novakod_Studio/use/genvhdl/lib/RodinStd.vhd Line: 448
    Info (12022): Found design unit 7: raminfrSigned-syn File: C:/Novakod_Studio/use/genvhdl/lib/RodinStd.vhd Line: 497
    Info (12022): Found design unit 8: raminfrUnsigned-syn File: C:/Novakod_Studio/use/genvhdl/lib/RodinStd.vhd Line: 544
    Info (12022): Found design unit 9: delay-archi File: C:/Novakod_Studio/use/genvhdl/lib/RodinStd.vhd Line: 586
    Info (12022): Found design unit 10: delay_unsigned-structural File: C:/Novakod_Studio/use/genvhdl/lib/RodinStd.vhd Line: 624
    Info (12022): Found design unit 11: delay_signed-structural File: C:/Novakod_Studio/use/genvhdl/lib/RodinStd.vhd Line: 675
    Info (12022): Found design unit 12: delay_boolean-structural File: C:/Novakod_Studio/use/genvhdl/lib/RodinStd.vhd Line: 726
    Info (12022): Found design unit 13: startState-behave File: C:/Novakod_Studio/use/genvhdl/lib/RodinStd.vhd Line: 778
    Info (12022): Found design unit 14: timeInc-structural File: C:/Novakod_Studio/use/genvhdl/lib/RodinStd.vhd Line: 851
    Info (12022): Found design unit 15: ffdstart-structural File: C:/Novakod_Studio/use/genvhdl/lib/RodinStd.vhd Line: 887
    Info (12022): Found design unit 16: getTimer-structural File: C:/Novakod_Studio/use/genvhdl/lib/RodinStd.vhd Line: 949
    Info (12022): Found design unit 17: Timer-structural File: C:/Novakod_Studio/use/genvhdl/lib/RodinStd.vhd Line: 983
    Info (12023): Found entity 1: delay_shift File: C:/Novakod_Studio/use/genvhdl/lib/RodinStd.vhd Line: 228
    Info (12023): Found entity 2: raminfr File: C:/Novakod_Studio/use/genvhdl/lib/RodinStd.vhd Line: 261
    Info (12023): Found entity 3: bRaminfrInterface File: C:/Novakod_Studio/use/genvhdl/lib/RodinStd.vhd Line: 310
    Info (12023): Found entity 4: bRaminfr File: C:/Novakod_Studio/use/genvhdl/lib/RodinStd.vhd Line: 385
    Info (12023): Found entity 5: raminfrBool File: C:/Novakod_Studio/use/genvhdl/lib/RodinStd.vhd Line: 433
    Info (12023): Found entity 6: raminfrSigned File: C:/Novakod_Studio/use/genvhdl/lib/RodinStd.vhd Line: 482
    Info (12023): Found entity 7: raminfrUnsigned File: C:/Novakod_Studio/use/genvhdl/lib/RodinStd.vhd Line: 529
    Info (12023): Found entity 8: delay File: C:/Novakod_Studio/use/genvhdl/lib/RodinStd.vhd Line: 576
    Info (12023): Found entity 9: delay_unsigned File: C:/Novakod_Studio/use/genvhdl/lib/RodinStd.vhd Line: 613
    Info (12023): Found entity 10: delay_signed File: C:/Novakod_Studio/use/genvhdl/lib/RodinStd.vhd Line: 664
    Info (12023): Found entity 11: delay_boolean File: C:/Novakod_Studio/use/genvhdl/lib/RodinStd.vhd Line: 715
    Info (12023): Found entity 12: startState File: C:/Novakod_Studio/use/genvhdl/lib/RodinStd.vhd Line: 766
    Info (12023): Found entity 13: timeInc File: C:/Novakod_Studio/use/genvhdl/lib/RodinStd.vhd Line: 841
    Info (12023): Found entity 14: ffdstart File: C:/Novakod_Studio/use/genvhdl/lib/RodinStd.vhd Line: 872
    Info (12023): Found entity 15: getTimer File: C:/Novakod_Studio/use/genvhdl/lib/RodinStd.vhd Line: 940
    Info (12023): Found entity 16: Timer File: C:/Novakod_Studio/use/genvhdl/lib/RodinStd.vhd Line: 967
Info (12021): Found 2 design units, including 0 entities, in source file /novakod_studio/use/genvhdl/lib/ctype.vhd
    Info (12022): Found design unit 1: ctype File: C:/Novakod_Studio/use/genvhdl/lib/ctype.vhd Line: 14
    Info (12022): Found design unit 2: ctype-body File: C:/Novakod_Studio/use/genvhdl/lib/ctype.vhd Line: 36
Info (12021): Found 21 design units, including 10 entities, in source file /novakod_studio/bsp/terasicde1soc/lib/boardlib.vhd
    Info (12022): Found design unit 1: TerasicDE1SoC File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/BoardLib.vhd Line: 6
    Info (12022): Found design unit 2: DetectInEvent-behavioral File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/BoardLib.vhd Line: 144
    Info (12022): Found design unit 3: InDiff-structural File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/BoardLib.vhd Line: 195
    Info (12022): Found design unit 4: InFall-structural File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/BoardLib.vhd Line: 233
    Info (12022): Found design unit 5: InRise-structural File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/BoardLib.vhd Line: 272
    Info (12022): Found design unit 6: SRlatch-behavioral File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/BoardLib.vhd Line: 307
    Info (12022): Found design unit 7: BiDir-structural File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/BoardLib.vhd Line: 339
    Info (12022): Found design unit 8: Zbuffer-structural File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/BoardLib.vhd Line: 372
    Info (12022): Found design unit 9: Dreg-Behavioral File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/BoardLib.vhd Line: 402
    Info (12022): Found design unit 10: pll-SYN File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/BoardLib.vhd Line: 431
    Info (12022): Found design unit 11: CsramWe-structural File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/BoardLib.vhd Line: 522
    Info (12023): Found entity 1: DetectInEvent File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/BoardLib.vhd Line: 133
    Info (12023): Found entity 2: InDiff File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/BoardLib.vhd Line: 181
    Info (12023): Found entity 3: InFall File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/BoardLib.vhd Line: 221
    Info (12023): Found entity 4: InRise File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/BoardLib.vhd Line: 260
    Info (12023): Found entity 5: SRlatch File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/BoardLib.vhd Line: 297
    Info (12023): Found entity 6: BiDir File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/BoardLib.vhd Line: 327
    Info (12023): Found entity 7: Zbuffer File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/BoardLib.vhd Line: 363
    Info (12023): Found entity 8: Dreg File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/BoardLib.vhd Line: 392
    Info (12023): Found entity 9: pll File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/BoardLib.vhd Line: 419
    Info (12023): Found entity 10: CsramWe File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/BoardLib.vhd Line: 512
Info (12021): Found 11 design units, including 5 entities, in source file /novakod_studio/bsp/terasicde1soc/lib/memorybanklib.vhd
    Info (12022): Found design unit 1: TerasicDE1SoCMem File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/MemoryBankLib.vhd Line: 7
    Info (12022): Found design unit 2: membank32kx32-SYN File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/MemoryBankLib.vhd Line: 123
    Info (12022): Found design unit 3: membank64kx16-SYN File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/MemoryBankLib.vhd Line: 206
    Info (12022): Found design unit 4: membank64kx8-SYN File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/MemoryBankLib.vhd Line: 290
    Info (12022): Found design unit 5: membank16kx4-SYN File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/MemoryBankLib.vhd Line: 372
    Info (12022): Found design unit 6: membank32kx1-SYN File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/MemoryBankLib.vhd Line: 456
    Info (12023): Found entity 1: MemBank32Kx32 File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/MemoryBankLib.vhd Line: 105
    Info (12023): Found entity 2: MemBank64Kx16 File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/MemoryBankLib.vhd Line: 188
    Info (12023): Found entity 3: MemBank64Kx8 File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/MemoryBankLib.vhd Line: 272
    Info (12023): Found entity 4: MemBank16Kx4 File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/MemoryBankLib.vhd Line: 354
    Info (12023): Found entity 5: MemBank32Kx1 File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/MemoryBankLib.vhd Line: 438
Info (12021): Found 3 design units, including 1 entities, in source file /novakod_studio/bsp/terasicde1soc/lib/boardpll.vhd
    Info (12022): Found design unit 1: TerasicDE1SoCPll File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/BoardPLL.vhd Line: 6
    Info (12022): Found design unit 2: AudioPLL-rtl File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/BoardPLL.vhd Line: 38
    Info (12023): Found entity 1: AudioPLL File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/BoardPLL.vhd Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file /novakod_studio/bsp/terasicde1soc/lib/i2c_av_config.v
    Info (12023): Found entity 1: I2C_AV_Config File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/I2C_AV_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /novakod_studio/bsp/terasicde1soc/lib/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file /novakod_studio/bsp/terasicde1soc/lib/audiopll_0002.v
    Info (12023): Found entity 1: AudioPLL_0002 File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/AudioPLL_0002.v Line: 2
Info (12021): Found 69 design units, including 34 entities, in source file h:/012_opencores/simple_customized_counter/testcounteropreventboard/vhdl/main.vhd
    Info (12022): Found design unit 1: package_main File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 10
    Info (12022): Found design unit 2: component_11_ON0-ON0 File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 951
    Info (12022): Found design unit 3: component_11_ON256-ON256 File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 1006
    Info (12022): Found design unit 4: component_12_ON0-ON0 File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 1043
    Info (12022): Found design unit 5: component_2_ON256-ON256 File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 1110
    Info (12022): Found design unit 6: component_4_ON256-ON256 File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 1139
    Info (12022): Found design unit 7: component_6_ON256-ON256 File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 1236
    Info (12022): Found design unit 8: component_8_ON256-ON256 File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 1415
    Info (12022): Found design unit 9: AND2STD-behavioural File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 1696
    Info (12022): Found design unit 10: multiOr_1-behavioural File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 1719
    Info (12022): Found design unit 11: multiOr_0-behavioural File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 1746
    Info (12022): Found design unit 12: MUXPRIO_2_type_28-behavioural File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 1776
    Info (12022): Found design unit 13: FFD_type_28-behavioural File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 1810
    Info (12022): Found design unit 14: multiOr_2-behavioural File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 1840
    Info (12022): Found design unit 15: MUXPRIO_2_type_5-behavioural File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 1870
    Info (12022): Found design unit 16: FFD_type_5-behavioural File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 1904
    Info (12022): Found design unit 17: FFD_std_logic-behavioural File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 1936
    Info (12022): Found design unit 18: MUXPRIO_2_time-behavioural File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 1969
    Info (12022): Found design unit 19: component_11-behavioural File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 1981
    Info (12022): Found design unit 20: MUXPRIO_1_type_5-behavioural File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2219
    Info (12022): Found design unit 21: MUXPRIO_1_time-behavioural File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2251
    Info (12022): Found design unit 22: component_12-behavioural File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2261
    Info (12022): Found design unit 23: component_2-behavioural File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2365
    Info (12022): Found design unit 24: MUXPRIO_1_type_21-behavioural File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2544
    Info (12022): Found design unit 25: FFD_type_21-behavioural File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2576
    Info (12022): Found design unit 26: MUXPRIO_1_signed0-behavioural File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2608
    Info (12022): Found design unit 27: FFD_signed0-behavioural File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2640
    Info (12022): Found design unit 28: component_4-behavioural File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2650
    Info (12022): Found design unit 29: MUXPRIO_1_type_23-behavioural File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2884
    Info (12022): Found design unit 30: FFD_type_23-behavioural File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2916
    Info (12022): Found design unit 31: component_6-behavioural File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2926
    Info (12022): Found design unit 32: MUXPRIO_1_type_26-behavioural File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 3328
    Info (12022): Found design unit 33: FFD_type_26-behavioural File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 3360
    Info (12022): Found design unit 34: component_8-behavioural File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 3370
    Info (12022): Found design unit 35: main-schematic File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 3920
    Info (12023): Found entity 1: main File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 524
    Info (12023): Found entity 2: component_11 File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 551
    Info (12023): Found entity 3: component_11_ON0 File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 575
    Info (12023): Found entity 4: component_11_ON256 File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 606
    Info (12023): Found entity 5: component_12 File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 637
    Info (12023): Found entity 6: component_12_ON0 File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 660
    Info (12023): Found entity 7: component_2 File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 688
    Info (12023): Found entity 8: component_2_ON256 File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 709
    Info (12023): Found entity 9: component_4 File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 737
    Info (12023): Found entity 10: component_4_ON256 File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 761
    Info (12023): Found entity 11: component_6 File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 796
    Info (12023): Found entity 12: component_6_ON256 File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 824
    Info (12023): Found entity 13: component_8 File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 871
    Info (12023): Found entity 14: component_8_ON256 File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 903
    Info (12023): Found entity 15: AND2STD File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 1687
    Info (12023): Found entity 16: multiOr_1 File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 1710
    Info (12023): Found entity 17: multiOr_0 File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 1737
    Info (12023): Found entity 18: MUXPRIO_2_type_28 File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 1764
    Info (12023): Found entity 19: FFD_type_28 File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 1799
    Info (12023): Found entity 20: multiOr_2 File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 1831
    Info (12023): Found entity 21: MUXPRIO_2_type_5 File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 1858
    Info (12023): Found entity 22: FFD_type_5 File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 1893
    Info (12023): Found entity 23: FFD_std_logic File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 1925
    Info (12023): Found entity 24: MUXPRIO_2_time File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 1957
    Info (12023): Found entity 25: MUXPRIO_1_type_5 File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2208
    Info (12023): Found entity 26: MUXPRIO_1_time File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2240
    Info (12023): Found entity 27: MUXPRIO_1_type_21 File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2533
    Info (12023): Found entity 28: FFD_type_21 File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2565
    Info (12023): Found entity 29: MUXPRIO_1_signed0 File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2597
    Info (12023): Found entity 30: FFD_signed0 File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2629
    Info (12023): Found entity 31: MUXPRIO_1_type_23 File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2873
    Info (12023): Found entity 32: FFD_type_23 File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2905
    Info (12023): Found entity 33: MUXPRIO_1_type_26 File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 3317
    Info (12023): Found entity 34: FFD_type_26 File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 3349
Info (12021): Found 2 design units, including 1 entities, in source file h:/012_opencores/simple_customized_counter/testcounteropreventboard/vhdl/top_main.vhd
    Info (12022): Found design unit 1: top_main-top_main_arch File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 56
    Info (12023): Found entity 1: top_main File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 10
Info (12127): Elaborating entity "top_main" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(123): object "s_Hex0_7" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 123
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(133): object "s_Hex1_7" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 133
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(136): used explicit default value for signal "s_Hex2_0" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 136
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(137): used explicit default value for signal "s_Hex2_1" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 137
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(138): used explicit default value for signal "s_Hex2_2" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 138
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(139): used explicit default value for signal "s_Hex2_3" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 139
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(140): used explicit default value for signal "s_Hex2_4" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 140
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(141): used explicit default value for signal "s_Hex2_5" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 141
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(142): used explicit default value for signal "s_Hex2_6" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 142
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(146): used explicit default value for signal "s_Hex3_0" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 146
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(147): used explicit default value for signal "s_Hex3_1" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 147
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(148): used explicit default value for signal "s_Hex3_2" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 148
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(149): used explicit default value for signal "s_Hex3_3" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 149
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(150): used explicit default value for signal "s_Hex3_4" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 150
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(151): used explicit default value for signal "s_Hex3_5" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 151
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(152): used explicit default value for signal "s_Hex3_6" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 152
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(163): object "s_Hex4_7" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 163
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(173): object "s_Hex5_7" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 173
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(176): used implicit default value for signal "s_VgaR0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 176
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(177): used implicit default value for signal "s_VgaR1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 177
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(178): used implicit default value for signal "s_VgaR2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 178
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(179): used implicit default value for signal "s_VgaR3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 179
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(180): used implicit default value for signal "s_VgaR4" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 180
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(181): used implicit default value for signal "s_VgaR5" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 181
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(182): used implicit default value for signal "s_VgaR6" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 182
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(183): used implicit default value for signal "s_VgaR7" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 183
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(186): used implicit default value for signal "s_VgaG0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 186
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(187): used implicit default value for signal "s_VgaG1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 187
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(188): used implicit default value for signal "s_VgaG2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 188
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(189): used implicit default value for signal "s_VgaG3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 189
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(190): used implicit default value for signal "s_VgaG4" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 190
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(191): used implicit default value for signal "s_VgaG5" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 191
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(192): used implicit default value for signal "s_VgaG6" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 192
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(193): used implicit default value for signal "s_VgaG7" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 193
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(196): used implicit default value for signal "s_VgaB0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 196
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(197): used implicit default value for signal "s_VgaB1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 197
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(198): used implicit default value for signal "s_VgaB2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 198
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(199): used implicit default value for signal "s_VgaB3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 199
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(200): used implicit default value for signal "s_VgaB4" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 200
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(201): used implicit default value for signal "s_VgaB5" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 201
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(202): used implicit default value for signal "s_VgaB6" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 202
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(203): used implicit default value for signal "s_VgaB7" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 203
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(206): used implicit default value for signal "s_VgaClk0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 206
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(208): used implicit default value for signal "s_VgaBlankN0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 208
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(210): used implicit default value for signal "s_VgaSyncN0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 210
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(212): used implicit default value for signal "s_VgaHS0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 212
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(214): used implicit default value for signal "s_VgaVS0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 214
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(222): object "s_iP0A0" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 222
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(223): object "s_iP0A1" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 223
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(224): object "s_iP0A2" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 224
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(225): object "s_iP0A3" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 225
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(226): object "s_iP0A4" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 226
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(227): object "s_iP0A5" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 227
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(228): object "s_iP0A6" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 228
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(229): object "s_iP0A7" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 229
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(230): object "s_iP0A8" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 230
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(231): object "s_iP0A9" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 231
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(232): object "s_iP0A10" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 232
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(233): object "s_iP0A11" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 233
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(234): object "s_iP0A12" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 234
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(235): object "s_iP0A13" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 235
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(236): object "s_iP0A14" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 236
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(237): object "s_iP0A15" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 237
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(240): used explicit default value for signal "s_oP0A0" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 240
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(241): used explicit default value for signal "s_oP0A1" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 241
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(242): used explicit default value for signal "s_oP0A2" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 242
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(243): used explicit default value for signal "s_oP0A3" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 243
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(244): used explicit default value for signal "s_oP0A4" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 244
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(245): used explicit default value for signal "s_oP0A5" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 245
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(246): used explicit default value for signal "s_oP0A6" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 246
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(247): used explicit default value for signal "s_oP0A7" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 247
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(248): used explicit default value for signal "s_oP0A8" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 248
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(249): used explicit default value for signal "s_oP0A9" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 249
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(250): used explicit default value for signal "s_oP0A10" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 250
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(251): used explicit default value for signal "s_oP0A11" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 251
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(252): used explicit default value for signal "s_oP0A12" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 252
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(253): used explicit default value for signal "s_oP0A13" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 253
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(254): used explicit default value for signal "s_oP0A14" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 254
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(255): used explicit default value for signal "s_oP0A15" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 255
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(263): object "s_iP0B0" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 263
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(264): object "s_iP0B1" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 264
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(265): object "s_iP0B2" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 265
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(266): object "s_iP0B3" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 266
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(267): object "s_iP0B4" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 267
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(268): object "s_iP0B5" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 268
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(269): object "s_iP0B6" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 269
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(270): object "s_iP0B7" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 270
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(271): object "s_iP0B8" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 271
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(272): object "s_iP0B9" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 272
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(273): object "s_iP0B10" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 273
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(274): object "s_iP0B11" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 274
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(275): object "s_iP0B12" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 275
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(276): object "s_iP0B13" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 276
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(277): object "s_iP0B14" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 277
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(278): object "s_iP0B15" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 278
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(281): used explicit default value for signal "s_oP0B0" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 281
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(282): used explicit default value for signal "s_oP0B1" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 282
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(283): used explicit default value for signal "s_oP0B2" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 283
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(284): used explicit default value for signal "s_oP0B3" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 284
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(285): used explicit default value for signal "s_oP0B4" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 285
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(286): used explicit default value for signal "s_oP0B5" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 286
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(287): used explicit default value for signal "s_oP0B6" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 287
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(288): used explicit default value for signal "s_oP0B7" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 288
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(289): used explicit default value for signal "s_oP0B8" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 289
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(290): used explicit default value for signal "s_oP0B9" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 290
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(291): used explicit default value for signal "s_oP0B10" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 291
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(292): used explicit default value for signal "s_oP0B11" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 292
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(293): used explicit default value for signal "s_oP0B12" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 293
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(294): used explicit default value for signal "s_oP0B13" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 294
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(295): used explicit default value for signal "s_oP0B14" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 295
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(296): used explicit default value for signal "s_oP0B15" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 296
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(304): object "s_iP0C0" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 304
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(305): object "s_iP0C1" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 305
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(306): object "s_iP0C2" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 306
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(307): object "s_iP0C3" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 307
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(310): used explicit default value for signal "s_oP0C0" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 310
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(311): used explicit default value for signal "s_oP0C1" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 311
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(312): used explicit default value for signal "s_oP0C2" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 312
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(313): used explicit default value for signal "s_oP0C3" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 313
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(321): object "s_iP1A0" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 321
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(322): object "s_iP1A1" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 322
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(323): object "s_iP1A2" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 323
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(324): object "s_iP1A3" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 324
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(325): object "s_iP1A4" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 325
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(326): object "s_iP1A5" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 326
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(327): object "s_iP1A6" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 327
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(328): object "s_iP1A7" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 328
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(329): object "s_iP1A8" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 329
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(330): object "s_iP1A9" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 330
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(331): object "s_iP1A10" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 331
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(332): object "s_iP1A11" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 332
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(333): object "s_iP1A12" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 333
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(334): object "s_iP1A13" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 334
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(335): object "s_iP1A14" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 335
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(336): object "s_iP1A15" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 336
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(339): used explicit default value for signal "s_oP1A0" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 339
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(340): used explicit default value for signal "s_oP1A1" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 340
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(341): used explicit default value for signal "s_oP1A2" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 341
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(342): used explicit default value for signal "s_oP1A3" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 342
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(343): used explicit default value for signal "s_oP1A4" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 343
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(344): used explicit default value for signal "s_oP1A5" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 344
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(345): used explicit default value for signal "s_oP1A6" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 345
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(346): used explicit default value for signal "s_oP1A7" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 346
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(347): used explicit default value for signal "s_oP1A8" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 347
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(348): used explicit default value for signal "s_oP1A9" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 348
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(349): used explicit default value for signal "s_oP1A10" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 349
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(350): used explicit default value for signal "s_oP1A11" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 350
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(351): used explicit default value for signal "s_oP1A12" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 351
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(352): used explicit default value for signal "s_oP1A13" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 352
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(353): used explicit default value for signal "s_oP1A14" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 353
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(354): used explicit default value for signal "s_oP1A15" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 354
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(362): object "s_iP1B0" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 362
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(363): object "s_iP1B1" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 363
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(364): object "s_iP1B2" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 364
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(365): object "s_iP1B3" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 365
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(366): object "s_iP1B4" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 366
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(367): object "s_iP1B5" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 367
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(368): object "s_iP1B6" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 368
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(369): object "s_iP1B7" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 369
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(370): object "s_iP1B8" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 370
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(371): object "s_iP1B9" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 371
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(372): object "s_iP1B10" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 372
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(373): object "s_iP1B11" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 373
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(374): object "s_iP1B12" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 374
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(375): object "s_iP1B13" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 375
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(376): object "s_iP1B14" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 376
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(377): object "s_iP1B15" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 377
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(380): used explicit default value for signal "s_oP1B0" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 380
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(381): used explicit default value for signal "s_oP1B1" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 381
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(382): used explicit default value for signal "s_oP1B2" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 382
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(383): used explicit default value for signal "s_oP1B3" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 383
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(384): used explicit default value for signal "s_oP1B4" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 384
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(385): used explicit default value for signal "s_oP1B5" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 385
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(386): used explicit default value for signal "s_oP1B6" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 386
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(387): used explicit default value for signal "s_oP1B7" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 387
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(388): used explicit default value for signal "s_oP1B8" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 388
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(389): used explicit default value for signal "s_oP1B9" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 389
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(390): used explicit default value for signal "s_oP1B10" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 390
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(391): used explicit default value for signal "s_oP1B11" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 391
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(392): used explicit default value for signal "s_oP1B12" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 392
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(393): used explicit default value for signal "s_oP1B13" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 393
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(394): used explicit default value for signal "s_oP1B14" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 394
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(395): used explicit default value for signal "s_oP1B15" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 395
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(403): object "s_iP1C0" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 403
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(404): object "s_iP1C1" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 404
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(405): object "s_iP1C2" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 405
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(406): object "s_iP1C3" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 406
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(409): used explicit default value for signal "s_oP1C0" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 409
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(410): used explicit default value for signal "s_oP1C1" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 410
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(411): used explicit default value for signal "s_oP1C2" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 411
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(412): used explicit default value for signal "s_oP1C3" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 412
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(418): used implicit default value for signal "s_Command_AL" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 418
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(419): used implicit default value for signal "s_Command_AL_ev" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 419
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(421): used implicit default value for signal "s_Address_AL" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 421
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(422): used implicit default value for signal "s_DataW_AL" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 422
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(423): object "s_DataR_AL" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 423
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(424): object "s_DataR_AL_ev" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 424
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(427): used explicit default value for signal "s_SelectH_AL" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 427
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(429): used implicit default value for signal "s_Command_AH" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 429
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(430): used implicit default value for signal "s_Command_AH_ev" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 430
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(432): used implicit default value for signal "s_Address_AH" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 432
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(433): used implicit default value for signal "s_DataW_AH" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 433
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(434): object "s_DataR_AH" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 434
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(435): object "s_DataR_AH_ev" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 435
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(438): used explicit default value for signal "s_SelectH_AH" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 438
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(441): used implicit default value for signal "s_Command_BL" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 441
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(442): used implicit default value for signal "s_Command_BL_ev" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 442
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(444): used implicit default value for signal "s_Address_BL" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 444
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(445): used implicit default value for signal "s_DataW_BL" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 445
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(446): object "s_DataR_BL" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 446
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(447): object "s_DataR_BL_ev" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 447
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(450): used explicit default value for signal "s_SelectH_BL" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 450
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(452): used implicit default value for signal "s_Command_BH" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 452
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(453): used implicit default value for signal "s_Command_BH_ev" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 453
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(455): used implicit default value for signal "s_Address_BH" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 455
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(456): used implicit default value for signal "s_DataW_BH" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 456
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(457): object "s_DataR_BH" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 457
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(458): object "s_DataR_BH_ev" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 458
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(461): used explicit default value for signal "s_SelectH_BH" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 461
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(464): used implicit default value for signal "s_Command_CL" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 464
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(465): used implicit default value for signal "s_Command_CL_ev" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 465
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(467): used implicit default value for signal "s_Address_CL" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 467
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(468): used implicit default value for signal "s_DataW_CL" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 468
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(469): object "s_DataR_CL" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 469
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(470): object "s_DataR_CL_ev" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 470
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(473): used explicit default value for signal "s_SelectH_CL" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 473
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(475): used implicit default value for signal "s_Command_CH" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 475
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(476): used implicit default value for signal "s_Command_CH_ev" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 476
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(478): used implicit default value for signal "s_Address_CH" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 478
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(479): used implicit default value for signal "s_DataW_CH" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 479
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(480): object "s_DataR_CH" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 480
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(481): object "s_DataR_CH_ev" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 481
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(484): used explicit default value for signal "s_SelectH_CH" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 484
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(487): used implicit default value for signal "s_Command_DL" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 487
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(488): used implicit default value for signal "s_Command_DL_ev" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 488
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(490): used implicit default value for signal "s_Address_DL" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 490
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(491): used implicit default value for signal "s_DataW_DL" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 491
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(492): object "s_DataR_DL" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 492
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(493): object "s_DataR_DL_ev" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 493
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(496): used explicit default value for signal "s_SelectH_DL" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 496
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(498): used implicit default value for signal "s_Command_DH" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 498
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(499): used implicit default value for signal "s_Command_DH_ev" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 499
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(501): used implicit default value for signal "s_Address_DH" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 501
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(502): used implicit default value for signal "s_DataW_DH" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 502
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(503): object "s_DataR_DH" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 503
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(504): object "s_DataR_DH_ev" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 504
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(507): used explicit default value for signal "s_SelectH_DH" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 507
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(510): used implicit default value for signal "s_Command_EL" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 510
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(511): used implicit default value for signal "s_Command_EL_ev" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 511
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(513): used implicit default value for signal "s_Address_EL" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 513
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(514): used implicit default value for signal "s_DataW_EL" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 514
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(515): object "s_DataR_EL" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 515
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(516): object "s_DataR_EL_ev" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 516
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(519): used explicit default value for signal "s_SelectH_EL" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 519
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(521): used implicit default value for signal "s_Command_EH" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 521
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(522): used implicit default value for signal "s_Command_EH_ev" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 522
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(524): used implicit default value for signal "s_Address_EH" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 524
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(525): used implicit default value for signal "s_DataW_EH" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 525
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(526): object "s_DataR_EH" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 526
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(527): object "s_DataR_EH_ev" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 527
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(530): used explicit default value for signal "s_SelectH_EH" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 530
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(533): used implicit default value for signal "s_Command_FL" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 533
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(534): used implicit default value for signal "s_Command_FL_ev" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 534
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(536): used implicit default value for signal "s_Address_FL" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 536
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(537): used implicit default value for signal "s_DataW_FL" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 537
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(538): object "s_DataR_FL" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 538
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(539): object "s_DataR_FL_ev" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 539
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(542): used explicit default value for signal "s_SelectH_FL" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 542
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(544): used implicit default value for signal "s_Command_FH" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 544
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(545): used implicit default value for signal "s_Command_FH_ev" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 545
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(547): used implicit default value for signal "s_Address_FH" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 547
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(548): used implicit default value for signal "s_DataW_FH" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 548
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(549): object "s_DataR_FH" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 549
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(550): object "s_DataR_FH_ev" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 550
Warning (10540): VHDL Signal Declaration warning at top_main.vhd(553): used explicit default value for signal "s_SelectH_FH" because signal was never assigned a value File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 553
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(558): object "s_I2C_Clock0" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 558
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(560): object "s_I2C_Data0" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 560
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(566): object "s_AudioMainClock0" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 566
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(568): object "s_AudioBitClock0" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 568
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(570): object "s_AudioDacLRselect0" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 570
Warning (10541): VHDL Signal Declaration warning at top_main.vhd(572): used implicit default value for signal "s_AudioDacData0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 572
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(574): object "s_AudioAdcLRselect0" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 574
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(576): object "s_AudioAdcData0" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 576
Warning (10036): Verilog HDL or VHDL warning at top_main.vhd(582): object "s_port_2_virt_ev" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 582
Info (12128): Elaborating entity "InFall" for hierarchy "InFall:s_port_Keys_ev_buffer_0" File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 595
Info (12128): Elaborating entity "InRise" for hierarchy "InRise:s_port_Keys_ev_buffer_1R" File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 636
Info (12128): Elaborating entity "MemBank32Kx32" for hierarchy "MemBank32Kx32:MemBank32Kx32_A" File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 1059
Info (12128): Elaborating entity "altsyncram" for hierarchy "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component" File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/MemoryBankLib.vhd Line: 132
Info (12130): Elaborated megafunction instantiation "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component" File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/MemoryBankLib.vhd Line: 132
Info (12133): Instantiated megafunction "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component" with the following parameter: File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/MemoryBankLib.vhd Line: 132
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "numwords_b" = "32768"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_td24.tdf
    Info (12023): Found entity 1: altsyncram_td24 File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_td24" for hierarchy "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: C:/NovakodTemp/vhdl/db/decode_8la.tdf Line: 23
Info (12128): Elaborating entity "decode_8la" for hierarchy "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|decode_8la:decode2" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: C:/NovakodTemp/vhdl/db/mux_5hb.tdf Line: 23
Info (12128): Elaborating entity "mux_5hb" for hierarchy "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|mux_5hb:mux4" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 51
Info (12128): Elaborating entity "MemBank64Kx16" for hierarchy "MemBank64Kx16:MemBank64Kx16_B" File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 1097
Info (12128): Elaborating entity "altsyncram" for hierarchy "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component" File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/MemoryBankLib.vhd Line: 215
Info (12130): Elaborated megafunction instantiation "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component" File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/MemoryBankLib.vhd Line: 215
Info (12133): Instantiated megafunction "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component" with the following parameter: File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/MemoryBankLib.vhd Line: 215
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1e24.tdf
    Info (12023): Found entity 1: altsyncram_1e24 File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_1e24" for hierarchy "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: C:/NovakodTemp/vhdl/db/decode_dla.tdf Line: 23
Info (12128): Elaborating entity "decode_dla" for hierarchy "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|decode_dla:decode2" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_chb.tdf
    Info (12023): Found entity 1: mux_chb File: C:/NovakodTemp/vhdl/db/mux_chb.tdf Line: 23
Info (12128): Elaborating entity "mux_chb" for hierarchy "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|mux_chb:mux4" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 51
Info (12128): Elaborating entity "MemBank64Kx8" for hierarchy "MemBank64Kx8:MemBank64Kx8_C" File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 1135
Info (12128): Elaborating entity "altsyncram" for hierarchy "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component" File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/MemoryBankLib.vhd Line: 299
Info (12130): Elaborated megafunction instantiation "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component" File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/MemoryBankLib.vhd Line: 299
Info (12133): Instantiated megafunction "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component" with the following parameter: File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/MemoryBankLib.vhd Line: 299
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3f24.tdf
    Info (12023): Found entity 1: altsyncram_3f24 File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_3f24" for hierarchy "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf
    Info (12023): Found entity 1: mux_tfb File: C:/NovakodTemp/vhdl/db/mux_tfb.tdf Line: 23
Info (12128): Elaborating entity "mux_tfb" for hierarchy "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|mux_tfb:mux4" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 51
Info (12128): Elaborating entity "MemBank16Kx4" for hierarchy "MemBank16Kx4:MemBank16Kx4_E" File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 1211
Info (12128): Elaborating entity "altsyncram" for hierarchy "MemBank16Kx4:MemBank16Kx4_E|altsyncram:altsyncram_component" File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/MemoryBankLib.vhd Line: 381
Info (12130): Elaborated megafunction instantiation "MemBank16Kx4:MemBank16Kx4_E|altsyncram:altsyncram_component" File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/MemoryBankLib.vhd Line: 381
Info (12133): Instantiated megafunction "MemBank16Kx4:MemBank16Kx4_E|altsyncram:altsyncram_component" with the following parameter: File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/MemoryBankLib.vhd Line: 381
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "16384"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "4"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ha24.tdf
    Info (12023): Found entity 1: altsyncram_ha24 File: C:/NovakodTemp/vhdl/db/altsyncram_ha24.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_ha24" for hierarchy "MemBank16Kx4:MemBank16Kx4_E|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: C:/NovakodTemp/vhdl/db/decode_5la.tdf Line: 23
Info (12128): Elaborating entity "decode_5la" for hierarchy "MemBank16Kx4:MemBank16Kx4_E|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|decode_5la:decode2" File: C:/NovakodTemp/vhdl/db/altsyncram_ha24.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hfb.tdf
    Info (12023): Found entity 1: mux_hfb File: C:/NovakodTemp/vhdl/db/mux_hfb.tdf Line: 23
Info (12128): Elaborating entity "mux_hfb" for hierarchy "MemBank16Kx4:MemBank16Kx4_E|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|mux_hfb:mux4" File: C:/NovakodTemp/vhdl/db/altsyncram_ha24.tdf Line: 51
Info (12128): Elaborating entity "MemBank32Kx1" for hierarchy "MemBank32Kx1:MemBank32Kx1_F" File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 1249
Info (12128): Elaborating entity "altsyncram" for hierarchy "MemBank32Kx1:MemBank32Kx1_F|altsyncram:altsyncram_component" File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/MemoryBankLib.vhd Line: 465
Info (12130): Elaborated megafunction instantiation "MemBank32Kx1:MemBank32Kx1_F|altsyncram:altsyncram_component" File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/MemoryBankLib.vhd Line: 465
Info (12133): Instantiated megafunction "MemBank32Kx1:MemBank32Kx1_F|altsyncram:altsyncram_component" with the following parameter: File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/MemoryBankLib.vhd Line: 465
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "CharTable.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "numwords_b" = "32768"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2m44.tdf
    Info (12023): Found entity 1: altsyncram_2m44 File: C:/NovakodTemp/vhdl/db/altsyncram_2m44.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_2m44" for hierarchy "MemBank32Kx1:MemBank32Kx1_F|altsyncram:altsyncram_component|altsyncram_2m44:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Critical Warning (127002): Can't read Memory Initialization File or Hexadecimal (Intel-Format) File CharTable.hex -- setting all initial values to 0 File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/MemoryBankLib.vhd Line: 465
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf
    Info (12023): Found entity 1: mux_ifb File: C:/NovakodTemp/vhdl/db/mux_ifb.tdf Line: 23
Info (12128): Elaborating entity "mux_ifb" for hierarchy "MemBank32Kx1:MemBank32Kx1_F|altsyncram:altsyncram_component|altsyncram_2m44:auto_generated|mux_ifb:mux4" File: C:/NovakodTemp/vhdl/db/altsyncram_2m44.tdf Line: 51
Info (12128): Elaborating entity "AudioPLL" for hierarchy "AudioPLL:AudioPLLinst" File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 1290
Info (12128): Elaborating entity "AudioPLL_0002" for hierarchy "AudioPLL:AudioPLLinst|AudioPLL_0002:audiopll_inst" File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/BoardPLL.vhd Line: 50
Info (12128): Elaborating entity "altera_pll" for hierarchy "AudioPLL:AudioPLLinst|AudioPLL_0002:audiopll_inst|altera_pll:altera_pll_i" File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/AudioPLL_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "AudioPLL:AudioPLLinst|AudioPLL_0002:audiopll_inst|altera_pll:altera_pll_i" File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/AudioPLL_0002.v Line: 85
Info (12133): Instantiated megafunction "AudioPLL:AudioPLLinst|AudioPLL_0002:audiopll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/AudioPLL_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "18.432203 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "I2C_AV_Config" for hierarchy "I2C_AV_Config:AudioVideoCongfig" File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 1301
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(56): truncated value with size 32 to match size of target (16) File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/I2C_AV_Config.v Line: 56
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(108): truncated value with size 32 to match size of target (6) File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/I2C_AV_Config.v Line: 108
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_AV_Config:AudioVideoCongfig|I2C_Controller:u0" File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/I2C_AV_Config.v Line: 72
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1) File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/I2C_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1) File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/I2C_Controller.v Line: 77
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6) File: C:/Novakod_Studio/bsp/TerasicDE1SoC/lib/I2C_Controller.v Line: 90
Info (12128): Elaborating entity "main" for hierarchy "main:CInstanceMain" File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 1312
Warning (10036): Verilog HDL or VHDL warning at main.vhd(3926): object "Signal_44_ev" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 3926
Warning (10541): VHDL Signal Declaration warning at main.vhd(3939): used implicit default value for signal "Signal_51" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 3939
Warning (10541): VHDL Signal Declaration warning at main.vhd(3941): used implicit default value for signal "Signal_52" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 3941
Info (12128): Elaborating entity "component_4" for hierarchy "main:CInstanceMain|component_4:architecture_instance_19" File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 3961
Warning (10036): Verilog HDL or VHDL warning at main.vhd(2654): object "sig_timer_start_256" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2654
Warning (10036): Verilog HDL or VHDL warning at main.vhd(2655): object "sig_timer_stop_256" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2655
Warning (10036): Verilog HDL or VHDL warning at main.vhd(2656): object "sig_timer_as_256" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2656
Warning (10036): Verilog HDL or VHDL warning at main.vhd(2660): object "sig_timer_value_256" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2660
Warning (10541): VHDL Signal Declaration warning at main.vhd(2672): used implicit default value for signal "port_oHex0_bef_256" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2672
Warning (10036): Verilog HDL or VHDL warning at main.vhd(2676): object "port_oHex0_bef" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2676
Warning (10541): VHDL Signal Declaration warning at main.vhd(2681): used implicit default value for signal "port_oPoint0_bef_256" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2681
Warning (10036): Verilog HDL or VHDL warning at main.vhd(2685): object "port_oPoint0_bef" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2685
Warning (10541): VHDL Signal Declaration warning at main.vhd(2690): used implicit default value for signal "port_oHex1_bef_256" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2690
Warning (10036): Verilog HDL or VHDL warning at main.vhd(2694): object "port_oHex1_bef" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2694
Warning (10541): VHDL Signal Declaration warning at main.vhd(2699): used implicit default value for signal "port_oPoint1_bef_256" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2699
Warning (10036): Verilog HDL or VHDL warning at main.vhd(2703): object "port_oPoint1_bef" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2703
Warning (10541): VHDL Signal Declaration warning at main.vhd(2708): used implicit default value for signal "sig_timer_val" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2708
Info (12128): Elaborating entity "component_4_ON256" for hierarchy "main:CInstanceMain|component_4:architecture_instance_19|component_4_ON256:OnInstance256" File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2712
Warning (10541): VHDL Signal Declaration warning at main.vhd(778): used implicit default value for signal "timer_value_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 778
Warning (10036): Verilog HDL or VHDL warning at main.vhd(1154): object "SignalExp_0" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 1154
Info (12128): Elaborating entity "multiOr_0" for hierarchy "main:CInstanceMain|component_4:architecture_instance_19|multiOr_0:multiOr_0_in_256" File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2735
Info (12128): Elaborating entity "MUXPRIO_1_type_21" for hierarchy "main:CInstanceMain|component_4:architecture_instance_19|MUXPRIO_1_type_21:MUXPRIO_1_type_21_port_oHex0" File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2741
Info (12128): Elaborating entity "MUXPRIO_1_signed0" for hierarchy "main:CInstanceMain|component_4:architecture_instance_19|MUXPRIO_1_signed0:MUXPRIO_1_signed0_port_oPoint0" File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2749
Info (12128): Elaborating entity "FFD_type_21" for hierarchy "main:CInstanceMain|component_4:architecture_instance_19|FFD_type_21:FFD_type_21_port_oHex0" File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2773
Info (12128): Elaborating entity "FFD_signed0" for hierarchy "main:CInstanceMain|component_4:architecture_instance_19|FFD_signed0:FFD_signed0_port_oPoint0" File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2783
Info (12128): Elaborating entity "AND2STD" for hierarchy "main:CInstanceMain|component_4:architecture_instance_19|AND2STD:And_port_oHex0_as_256_port_oHex0_mux_256" File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2813
Info (12128): Elaborating entity "multiOr_1" for hierarchy "main:CInstanceMain|component_4:architecture_instance_19|multiOr_1:multiOr_1_out_port_oHex0" File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2837
Info (12128): Elaborating entity "component_2" for hierarchy "main:CInstanceMain|component_2:architecture_instance_20" File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 3973
Warning (10036): Verilog HDL or VHDL warning at main.vhd(2395): object "sig_timer_start_256" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2395
Warning (10036): Verilog HDL or VHDL warning at main.vhd(2396): object "sig_timer_stop_256" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2396
Warning (10036): Verilog HDL or VHDL warning at main.vhd(2397): object "sig_timer_as_256" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2397
Warning (10036): Verilog HDL or VHDL warning at main.vhd(2401): object "sig_timer_value_256" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2401
Warning (10541): VHDL Signal Declaration warning at main.vhd(2413): used implicit default value for signal "port_oHex_bef_256" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2413
Warning (10036): Verilog HDL or VHDL warning at main.vhd(2417): object "port_oHex_bef" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2417
Warning (10541): VHDL Signal Declaration warning at main.vhd(2422): used implicit default value for signal "sig_timer_val" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2422
Info (12128): Elaborating entity "component_2_ON256" for hierarchy "main:CInstanceMain|component_2:architecture_instance_20|component_2_ON256:OnInstance256" File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2469
Warning (10541): VHDL Signal Declaration warning at main.vhd(719): used implicit default value for signal "timer_value_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 719
Info (12128): Elaborating entity "MUXPRIO_1_type_5" for hierarchy "main:CInstanceMain|component_2:architecture_instance_20|MUXPRIO_1_type_5:MUXPRIO_1_type_5_port_oHex" File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2491
Info (12128): Elaborating entity "FFD_type_5" for hierarchy "main:CInstanceMain|component_2:architecture_instance_20|FFD_type_5:FFD_type_5_port_oHex" File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2499
Info (12128): Elaborating entity "component_11" for hierarchy "main:CInstanceMain|component_11:architecture_instance_17" File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 4021
Warning (10036): Verilog HDL or VHDL warning at main.vhd(1985): object "sig_timer_start_0" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 1985
Warning (10036): Verilog HDL or VHDL warning at main.vhd(1986): object "sig_timer_stop_0" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 1986
Warning (10036): Verilog HDL or VHDL warning at main.vhd(1987): object "sig_timer_as_0" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 1987
Warning (10036): Verilog HDL or VHDL warning at main.vhd(1991): object "sig_timer_value_0" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 1991
Warning (10036): Verilog HDL or VHDL warning at main.vhd(1994): object "sig_timer_start_256" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 1994
Warning (10036): Verilog HDL or VHDL warning at main.vhd(1995): object "sig_timer_stop_256" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 1995
Warning (10036): Verilog HDL or VHDL warning at main.vhd(1996): object "sig_timer_as_256" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 1996
Warning (10036): Verilog HDL or VHDL warning at main.vhd(2000): object "sig_timer_value_256" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2000
Warning (10541): VHDL Signal Declaration warning at main.vhd(2031): used implicit default value for signal "port_oLoadValue_bef_0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2031
Warning (10541): VHDL Signal Declaration warning at main.vhd(2035): used implicit default value for signal "port_oLoadValue_bef_256" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2035
Warning (10036): Verilog HDL or VHDL warning at main.vhd(2039): object "port_oLoadValue_bef" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2039
Warning (10541): VHDL Signal Declaration warning at main.vhd(2044): used implicit default value for signal "sig_timer_val" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2044
Info (12128): Elaborating entity "component_11_ON0" for hierarchy "main:CInstanceMain|component_11:architecture_instance_17|component_11_ON0:OnInstance0" File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2048
Warning (10541): VHDL Signal Declaration warning at main.vhd(588): used implicit default value for signal "timer_value_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 588
Warning (10036): Verilog HDL or VHDL warning at main.vhd(961): object "SignalExp_0" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 961
Info (12128): Elaborating entity "component_11_ON256" for hierarchy "main:CInstanceMain|component_11:architecture_instance_17|component_11_ON256:OnInstance256" File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2067
Warning (10541): VHDL Signal Declaration warning at main.vhd(619): used implicit default value for signal "timer_value_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 619
Info (12128): Elaborating entity "MUXPRIO_2_type_28" for hierarchy "main:CInstanceMain|component_11:architecture_instance_17|MUXPRIO_2_type_28:MUXPRIO_2_type_28_port_oOpr" File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2098
Info (12128): Elaborating entity "MUXPRIO_2_type_5" for hierarchy "main:CInstanceMain|component_11:architecture_instance_17|MUXPRIO_2_type_5:MUXPRIO_2_type_5_port_oLoadValue" File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2108
Info (12128): Elaborating entity "FFD_type_28" for hierarchy "main:CInstanceMain|component_11:architecture_instance_17|FFD_type_28:FFD_type_28_port_oOpr" File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2118
Info (12128): Elaborating entity "FFD_std_logic" for hierarchy "main:CInstanceMain|component_11:architecture_instance_17|FFD_std_logic:FFD_std_logic_port_oOpr_ev" File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2128
Info (12128): Elaborating entity "multiOr_2" for hierarchy "main:CInstanceMain|component_11:architecture_instance_17|multiOr_2:multiOr_2_out_port_oOpr" File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2182
Info (12128): Elaborating entity "component_12" for hierarchy "main:CInstanceMain|component_12:architecture_instance_18" File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 4033
Warning (10036): Verilog HDL or VHDL warning at main.vhd(2265): object "sig_timer_start_0" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2265
Warning (10036): Verilog HDL or VHDL warning at main.vhd(2266): object "sig_timer_stop_0" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2266
Warning (10036): Verilog HDL or VHDL warning at main.vhd(2267): object "sig_timer_as_0" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2267
Warning (10036): Verilog HDL or VHDL warning at main.vhd(2271): object "sig_timer_value_0" assigned a value but never read File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2271
Warning (10541): VHDL Signal Declaration warning at main.vhd(2294): used implicit default value for signal "sig_timer_val" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2294
Info (12128): Elaborating entity "component_12_ON0" for hierarchy "main:CInstanceMain|component_12:architecture_instance_18|component_12_ON0:OnInstance0" File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 2298
Warning (10541): VHDL Signal Declaration warning at main.vhd(670): used implicit default value for signal "timer_value_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 670
Warning (12161): Node "main:CInstanceMain|component_11:architecture_instance_17|component_11_ON0:OnInstance0|port_oLoadValue[7]" is stuck at GND because node is in wire loop and does not have a source File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 584
Warning (12161): Node "main:CInstanceMain|component_11:architecture_instance_17|component_11_ON0:OnInstance0|port_oLoadValue[6]" is stuck at GND because node is in wire loop and does not have a source File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 584
Warning (12161): Node "main:CInstanceMain|component_11:architecture_instance_17|component_11_ON0:OnInstance0|port_oLoadValue[5]" is stuck at GND because node is in wire loop and does not have a source File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 584
Warning (12161): Node "main:CInstanceMain|component_11:architecture_instance_17|component_11_ON0:OnInstance0|port_oLoadValue[4]" is stuck at GND because node is in wire loop and does not have a source File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 584
Warning (12161): Node "main:CInstanceMain|component_11:architecture_instance_17|component_11_ON0:OnInstance0|port_oLoadValue[3]" is stuck at GND because node is in wire loop and does not have a source File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 584
Warning (12161): Node "main:CInstanceMain|component_11:architecture_instance_17|component_11_ON0:OnInstance0|port_oLoadValue[2]" is stuck at GND because node is in wire loop and does not have a source File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 584
Warning (12161): Node "main:CInstanceMain|component_11:architecture_instance_17|component_11_ON0:OnInstance0|port_oLoadValue[1]" is stuck at GND because node is in wire loop and does not have a source File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 584
Warning (12161): Node "main:CInstanceMain|component_11:architecture_instance_17|component_11_ON0:OnInstance0|port_oLoadValue[0]" is stuck at GND because node is in wire loop and does not have a source File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 584
Warning (12161): Node "main:CInstanceMain|component_11:architecture_instance_17|component_11_ON256:OnInstance256|port_oOpr[2]" is stuck at GND because node is in wire loop and does not have a source File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 612
Warning (12161): Node "main:CInstanceMain|component_11:architecture_instance_17|component_11_ON256:OnInstance256|port_oOpr[1]" is stuck at GND because node is in wire loop and does not have a source File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 612
Warning (12161): Node "main:CInstanceMain|component_11:architecture_instance_17|component_11_ON256:OnInstance256|port_oOpr[0]" is stuck at GND because node is in wire loop and does not have a source File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/main.vhd Line: 612
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "MemBank32Kx1:MemBank32Kx1_F|altsyncram:altsyncram_component|altsyncram_2m44:auto_generated|ram_block1a0" File: C:/NovakodTemp/vhdl/db/altsyncram_2m44.tdf Line: 53
        Warning (14320): Synthesized away node "MemBank32Kx1:MemBank32Kx1_F|altsyncram:altsyncram_component|altsyncram_2m44:auto_generated|ram_block1a1" File: C:/NovakodTemp/vhdl/db/altsyncram_2m44.tdf Line: 88
        Warning (14320): Synthesized away node "MemBank32Kx1:MemBank32Kx1_F|altsyncram:altsyncram_component|altsyncram_2m44:auto_generated|ram_block1a2" File: C:/NovakodTemp/vhdl/db/altsyncram_2m44.tdf Line: 123
        Warning (14320): Synthesized away node "MemBank32Kx1:MemBank32Kx1_F|altsyncram:altsyncram_component|altsyncram_2m44:auto_generated|ram_block1a3" File: C:/NovakodTemp/vhdl/db/altsyncram_2m44.tdf Line: 158
        Warning (14320): Synthesized away node "MemBank16Kx4:MemBank16Kx4_E|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ram_block1a0" File: C:/NovakodTemp/vhdl/db/altsyncram_ha24.tdf Line: 53
        Warning (14320): Synthesized away node "MemBank16Kx4:MemBank16Kx4_E|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ram_block1a1" File: C:/NovakodTemp/vhdl/db/altsyncram_ha24.tdf Line: 86
        Warning (14320): Synthesized away node "MemBank16Kx4:MemBank16Kx4_E|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ram_block1a2" File: C:/NovakodTemp/vhdl/db/altsyncram_ha24.tdf Line: 119
        Warning (14320): Synthesized away node "MemBank16Kx4:MemBank16Kx4_E|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ram_block1a3" File: C:/NovakodTemp/vhdl/db/altsyncram_ha24.tdf Line: 152
        Warning (14320): Synthesized away node "MemBank16Kx4:MemBank16Kx4_E|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ram_block1a4" File: C:/NovakodTemp/vhdl/db/altsyncram_ha24.tdf Line: 185
        Warning (14320): Synthesized away node "MemBank16Kx4:MemBank16Kx4_E|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ram_block1a5" File: C:/NovakodTemp/vhdl/db/altsyncram_ha24.tdf Line: 218
        Warning (14320): Synthesized away node "MemBank16Kx4:MemBank16Kx4_E|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ram_block1a6" File: C:/NovakodTemp/vhdl/db/altsyncram_ha24.tdf Line: 251
        Warning (14320): Synthesized away node "MemBank16Kx4:MemBank16Kx4_E|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ram_block1a7" File: C:/NovakodTemp/vhdl/db/altsyncram_ha24.tdf Line: 284
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a0" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 53
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a1" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 86
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a2" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 119
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a3" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 152
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a4" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 185
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a5" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 218
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a6" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 251
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a7" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 284
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a8" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 317
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a9" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 350
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a10" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 383
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a11" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 416
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a12" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 449
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a13" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 482
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a14" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 515
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a15" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 548
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a16" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 581
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a17" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 614
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a18" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 647
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a19" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 680
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a20" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 713
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a21" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 746
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a22" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 779
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a23" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 812
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a24" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 845
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a25" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 878
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a26" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 911
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a27" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 944
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a28" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 977
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a29" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1010
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a30" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1043
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a31" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1076
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a32" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1109
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a33" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1142
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a34" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1175
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a35" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1208
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a36" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1241
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a37" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1274
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a38" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1307
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a39" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1340
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a40" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1373
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a41" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1406
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a42" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1439
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a43" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1472
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a44" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1505
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a45" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1538
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a46" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1571
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a47" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1604
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a48" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1637
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a49" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1670
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a50" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1703
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a51" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1736
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a52" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1769
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a53" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1802
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a54" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1835
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a55" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1868
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a56" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1901
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a57" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1934
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a58" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1967
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a59" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 2000
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a60" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 2033
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a61" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 2066
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a62" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 2099
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_D|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a63" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 2132
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a0" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 53
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a1" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 86
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a2" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 119
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a3" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 152
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a4" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 185
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a5" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 218
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a6" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 251
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a7" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 284
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a8" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 317
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a9" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 350
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a10" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 383
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a11" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 416
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a12" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 449
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a13" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 482
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a14" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 515
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a15" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 548
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a16" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 581
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a17" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 614
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a18" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 647
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a19" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 680
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a20" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 713
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a21" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 746
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a22" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 779
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a23" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 812
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a24" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 845
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a25" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 878
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a26" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 911
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a27" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 944
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a28" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 977
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a29" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1010
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a30" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1043
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a31" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1076
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a32" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1109
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a33" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1142
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a34" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1175
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a35" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1208
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a36" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1241
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a37" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1274
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a38" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1307
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a39" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1340
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a40" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1373
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a41" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1406
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a42" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1439
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a43" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1472
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a44" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1505
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a45" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1538
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a46" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1571
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a47" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1604
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a48" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1637
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a49" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1670
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a50" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1703
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a51" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1736
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a52" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1769
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a53" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1802
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a54" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1835
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a55" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1868
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a56" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1901
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a57" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1934
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a58" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 1967
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a59" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 2000
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a60" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 2033
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a61" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 2066
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a62" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 2099
        Warning (14320): Synthesized away node "MemBank64Kx8:MemBank64Kx8_C|altsyncram:altsyncram_component|altsyncram_3f24:auto_generated|ram_block1a63" File: C:/NovakodTemp/vhdl/db/altsyncram_3f24.tdf Line: 2132
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a0" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 53
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a1" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 86
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a2" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 119
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a3" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 152
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a4" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 185
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a5" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 218
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a6" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 251
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a7" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 284
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a8" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 317
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a9" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 350
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a10" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 383
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a11" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 416
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a12" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 449
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a13" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 482
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a14" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 515
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a15" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 548
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a16" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 581
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a17" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 614
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a18" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 647
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a19" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 680
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a20" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 713
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a21" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 746
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a22" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 779
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a23" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 812
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a24" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 845
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a25" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 878
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a26" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 911
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a27" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 944
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a28" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 977
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a29" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 1010
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a30" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 1043
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a31" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 1076
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a32" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 1109
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a33" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 1142
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a34" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 1175
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a35" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 1208
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a36" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 1241
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a37" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 1274
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a38" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 1307
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a39" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 1340
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a40" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 1373
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a41" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 1406
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a42" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 1439
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a43" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 1472
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a44" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 1505
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a45" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 1538
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a46" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 1571
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a47" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 1604
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a48" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 1637
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a49" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 1670
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a50" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 1703
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a51" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 1736
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a52" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 1769
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a53" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 1802
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a54" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 1835
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a55" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 1868
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a56" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 1901
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a57" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 1934
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a58" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 1967
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a59" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 2000
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a60" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 2033
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a61" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 2066
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a62" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 2099
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a63" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 2132
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a64" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 2165
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a65" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 2198
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a66" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 2231
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a67" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 2264
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a68" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 2297
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a69" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 2330
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a70" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 2363
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a71" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 2396
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a72" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 2429
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a73" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 2462
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a74" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 2495
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a75" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 2528
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a76" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 2561
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a77" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 2594
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a78" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 2627
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a79" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 2660
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a80" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 2693
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a81" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 2726
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a82" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 2759
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a83" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 2792
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a84" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 2825
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a85" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 2858
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a86" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 2891
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a87" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 2924
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a88" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 2957
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a89" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 2990
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a90" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 3023
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a91" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 3056
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a92" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 3089
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a93" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 3122
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a94" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 3155
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a95" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 3188
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a96" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 3221
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a97" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 3254
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a98" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 3287
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a99" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 3320
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a100" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 3353
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a101" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 3386
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a102" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 3419
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a103" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 3452
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a104" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 3485
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a105" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 3518
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a106" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 3551
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a107" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 3584
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a108" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 3617
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a109" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 3650
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a110" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 3683
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a111" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 3716
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a112" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 3749
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a113" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 3782
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a114" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 3815
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a115" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 3848
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a116" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 3881
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a117" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 3914
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a118" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 3947
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a119" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 3980
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a120" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 4013
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a121" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 4046
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a122" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 4079
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a123" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 4112
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a124" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 4145
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a125" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 4178
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a126" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 4211
        Warning (14320): Synthesized away node "MemBank64Kx16:MemBank64Kx16_B|altsyncram:altsyncram_component|altsyncram_1e24:auto_generated|ram_block1a127" File: C:/NovakodTemp/vhdl/db/altsyncram_1e24.tdf Line: 4244
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a0" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 53
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a1" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 86
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a2" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 119
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a3" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 152
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a4" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 185
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a5" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 218
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a6" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 251
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a7" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 284
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a8" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 317
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a9" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 350
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a10" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 383
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a11" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 416
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a12" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 449
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a13" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 482
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a14" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 515
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a15" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 548
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a16" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 581
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a17" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 614
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a18" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 647
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a19" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 680
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a20" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 713
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a21" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 746
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a22" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 779
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a23" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 812
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a24" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 845
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a25" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 878
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a26" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 911
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a27" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 944
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a28" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 977
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a29" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 1010
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a30" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 1043
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a31" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 1076
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a32" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 1109
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a33" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 1142
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a34" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 1175
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a35" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 1208
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a36" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 1241
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a37" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 1274
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a38" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 1307
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a39" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 1340
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a40" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 1373
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a41" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 1406
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a42" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 1439
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a43" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 1472
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a44" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 1505
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a45" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 1538
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a46" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 1571
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a47" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 1604
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a48" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 1637
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a49" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 1670
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a50" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 1703
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a51" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 1736
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a52" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 1769
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a53" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 1802
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a54" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 1835
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a55" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 1868
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a56" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 1901
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a57" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 1934
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a58" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 1967
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a59" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 2000
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a60" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 2033
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a61" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 2066
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a62" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 2099
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a63" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 2132
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a64" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 2165
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a65" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 2198
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a66" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 2231
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a67" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 2264
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a68" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 2297
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a69" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 2330
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a70" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 2363
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a71" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 2396
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a72" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 2429
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a73" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 2462
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a74" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 2495
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a75" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 2528
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a76" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 2561
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a77" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 2594
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a78" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 2627
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a79" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 2660
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a80" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 2693
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a81" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 2726
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a82" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 2759
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a83" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 2792
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a84" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 2825
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a85" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 2858
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a86" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 2891
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a87" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 2924
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a88" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 2957
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a89" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 2990
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a90" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 3023
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a91" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 3056
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a92" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 3089
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a93" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 3122
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a94" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 3155
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a95" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 3188
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a96" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 3221
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a97" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 3254
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a98" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 3287
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a99" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 3320
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a100" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 3353
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a101" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 3386
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a102" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 3419
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a103" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 3452
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a104" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 3485
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a105" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 3518
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a106" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 3551
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a107" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 3584
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a108" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 3617
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a109" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 3650
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a110" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 3683
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a111" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 3716
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a112" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 3749
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a113" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 3782
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a114" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 3815
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a115" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 3848
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a116" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 3881
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a117" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 3914
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a118" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 3947
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a119" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 3980
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a120" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 4013
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a121" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 4046
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a122" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 4079
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a123" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 4112
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a124" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 4145
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a125" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 4178
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a126" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 4211
        Warning (14320): Synthesized away node "MemBank32Kx32:MemBank32Kx32_A|altsyncram:altsyncram_component|altsyncram_td24:auto_generated|ram_block1a127" File: C:/NovakodTemp/vhdl/db/altsyncram_td24.tdf Line: 4244
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AudioBitClock" has no driver File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 46
    Warning (13040): bidirectional pin "AudioDacLRselect" has no driver File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 47
    Warning (13040): bidirectional pin "AudioAdcLRselect" has no driver File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 49
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "Hex2[0]" is stuck at VCC File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 21
    Warning (13410): Pin "Hex2[1]" is stuck at VCC File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 21
    Warning (13410): Pin "Hex2[2]" is stuck at VCC File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 21
    Warning (13410): Pin "Hex2[3]" is stuck at VCC File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 21
    Warning (13410): Pin "Hex2[4]" is stuck at VCC File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 21
    Warning (13410): Pin "Hex2[5]" is stuck at VCC File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 21
    Warning (13410): Pin "Hex2[6]" is stuck at VCC File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 21
    Warning (13410): Pin "Hex3[0]" is stuck at VCC File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 22
    Warning (13410): Pin "Hex3[1]" is stuck at VCC File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 22
    Warning (13410): Pin "Hex3[2]" is stuck at VCC File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 22
    Warning (13410): Pin "Hex3[3]" is stuck at VCC File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 22
    Warning (13410): Pin "Hex3[4]" is stuck at VCC File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 22
    Warning (13410): Pin "Hex3[5]" is stuck at VCC File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 22
    Warning (13410): Pin "Hex3[6]" is stuck at VCC File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 22
    Warning (13410): Pin "VgaR[0]" is stuck at GND File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 26
    Warning (13410): Pin "VgaR[1]" is stuck at GND File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 26
    Warning (13410): Pin "VgaR[2]" is stuck at GND File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 26
    Warning (13410): Pin "VgaR[3]" is stuck at GND File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 26
    Warning (13410): Pin "VgaR[4]" is stuck at GND File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 26
    Warning (13410): Pin "VgaR[5]" is stuck at GND File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 26
    Warning (13410): Pin "VgaR[6]" is stuck at GND File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 26
    Warning (13410): Pin "VgaR[7]" is stuck at GND File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 26
    Warning (13410): Pin "VgaG[0]" is stuck at GND File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 27
    Warning (13410): Pin "VgaG[1]" is stuck at GND File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 27
    Warning (13410): Pin "VgaG[2]" is stuck at GND File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 27
    Warning (13410): Pin "VgaG[3]" is stuck at GND File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 27
    Warning (13410): Pin "VgaG[4]" is stuck at GND File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 27
    Warning (13410): Pin "VgaG[5]" is stuck at GND File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 27
    Warning (13410): Pin "VgaG[6]" is stuck at GND File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 27
    Warning (13410): Pin "VgaG[7]" is stuck at GND File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 27
    Warning (13410): Pin "VgaB[0]" is stuck at GND File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 28
    Warning (13410): Pin "VgaB[1]" is stuck at GND File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 28
    Warning (13410): Pin "VgaB[2]" is stuck at GND File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 28
    Warning (13410): Pin "VgaB[3]" is stuck at GND File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 28
    Warning (13410): Pin "VgaB[4]" is stuck at GND File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 28
    Warning (13410): Pin "VgaB[5]" is stuck at GND File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 28
    Warning (13410): Pin "VgaB[6]" is stuck at GND File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 28
    Warning (13410): Pin "VgaB[7]" is stuck at GND File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 28
    Warning (13410): Pin "VgaClk" is stuck at GND File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 29
    Warning (13410): Pin "VgaBlankN" is stuck at GND File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 30
    Warning (13410): Pin "VgaSyncN" is stuck at GND File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 31
    Warning (13410): Pin "VgaHS" is stuck at GND File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 32
    Warning (13410): Pin "VgaVS" is stuck at GND File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 33
    Warning (13410): Pin "AudioDacData" is stuck at GND File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 48
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AudioAdcData" File: H:/012_OpenCores/simple_customized_counter/TestCounterOprEventBoard/vhdl/top_main.vhd Line: 50
Info (21057): Implemented 372 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 84 output pins
    Info (21060): Implemented 76 bidirectional pins
    Info (21061): Implemented 195 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 799 warnings
    Info: Peak virtual memory: 4964 megabytes
    Info: Processing ended: Mon Mar  6 14:55:16 2023
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:13


