{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543879542056 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543879542057 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  3 19:25:41 2018 " "Processing started: Mon Dec  3 19:25:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543879542057 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1543879542057 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProcessadorAgamotto -c ProcessadorAgamotto --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProcessadorAgamotto -c ProcessadorAgamotto --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1543879542057 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1543879542347 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1543879542348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_to_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4_to_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4_to_1-hardware " "Found design unit 1: mux_4_to_1-hardware" {  } { { "mux_4_to_1.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/mux_4_to_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543879558753 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4_to_1 " "Found entity 1: mux_4_to_1" {  } { { "mux_4_to_1.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/mux_4_to_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543879558753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1543879558753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Xor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Xor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 portXor-xorPort " "Found design unit 1: portXor-xorPort" {  } { { "Xor.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/Xor.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543879558754 ""} { "Info" "ISGN_ENTITY_NAME" "1 portXor " "Found entity 1: portXor" {  } { { "Xor.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/Xor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543879558754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1543879558754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_ROM_16_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_ROM_16_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_ROM_16_bits-rom16bits " "Found design unit 1: memoria_ROM_16_bits-rom16bits" {  } { { "memoria_ROM_16_bits.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/memoria_ROM_16_bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543879558754 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_ROM_16_bits " "Found entity 1: memoria_ROM_16_bits" {  } { { "memoria_ROM_16_bits.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/memoria_ROM_16_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543879558754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1543879558754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_RAM_16_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_RAM_16_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_RAM_16_bits-ram16bits " "Found design unit 1: memoria_RAM_16_bits-ram16bits" {  } { { "memoria_RAM_16_bits.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/memoria_RAM_16_bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543879558755 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_RAM_16_bits " "Found entity 1: memoria_RAM_16_bits" {  } { { "memoria_RAM_16_bits.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/memoria_RAM_16_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543879558755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1543879558755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_16bits-hardware " "Found design unit 1: adder_16bits-hardware" {  } { { "adder_16bits.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/adder_16bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543879558756 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_16bits " "Found entity 1: adder_16bits" {  } { { "adder_16bits.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/adder_16bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543879558756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1543879558756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adderplus4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adderplus4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adderplus4-logica " "Found design unit 1: adderplus4-logica" {  } { { "adderplus4.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/adderplus4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543879558757 ""} { "Info" "ISGN_ENTITY_NAME" "1 adderplus4 " "Found entity 1: adderplus4" {  } { { "adderplus4.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/adderplus4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543879558757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1543879558757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor_sinal16_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extensor_sinal16_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extensor_sinal16_bits-extsignal " "Found design unit 1: extensor_sinal16_bits-extsignal" {  } { { "extensor_sinal16_bits.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/extensor_sinal16_bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543879558758 ""} { "Info" "ISGN_ENTITY_NAME" "1 extensor_sinal16_bits " "Found entity 1: extensor_sinal16_bits" {  } { { "extensor_sinal16_bits.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/extensor_sinal16_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543879558758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1543879558758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file state_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_machine-hardware " "Found design unit 1: state_machine-hardware" {  } { { "state_machine.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/state_machine.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543879558759 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "state_machine.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/state_machine.vhd" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543879558759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1543879558759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-hardware " "Found design unit 1: counter-hardware" {  } { { "counter.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/counter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543879558760 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/counter.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543879558760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1543879558760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-hardware " "Found design unit 1: PC-hardware" {  } { { "PC.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/PC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543879558760 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543879558760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1543879558760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULAx16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULAx16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULAx16-ULA " "Found design unit 1: ULAx16-ULA" {  } { { "ULAx16.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/ULAx16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543879558761 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULAx16 " "Found entity 1: ULAx16" {  } { { "ULAx16.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/ULAx16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543879558761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1543879558761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ucontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Ucontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UControl-behavior " "Found design unit 1: UControl-behavior" {  } { { "Ucontrol.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/Ucontrol.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543879558762 ""} { "Info" "ISGN_ENTITY_NAME" "1 UControl " "Found entity 1: UControl" {  } { { "Ucontrol.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/Ucontrol.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543879558762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1543879558762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reg_Instrucoes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Reg_Instrucoes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_Instrucoes-hardware " "Found design unit 1: Reg_Instrucoes-hardware" {  } { { "Reg_Instrucoes.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/Reg_Instrucoes.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543879558763 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_Instrucoes " "Found entity 1: Reg_Instrucoes" {  } { { "Reg_Instrucoes.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/Reg_Instrucoes.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543879558763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1543879558763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegistradorA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RegistradorA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistradorA-hardware " "Found design unit 1: RegistradorA-hardware" {  } { { "RegistradorA.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/RegistradorA.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543879558763 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistradorA " "Found entity 1: RegistradorA" {  } { { "RegistradorA.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/RegistradorA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543879558763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1543879558763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegistradorB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RegistradorB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistradorB-hardware " "Found design unit 1: RegistradorB-hardware" {  } { { "RegistradorB.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/RegistradorB.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543879558764 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistradorB " "Found entity 1: RegistradorB" {  } { { "RegistradorB.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/RegistradorB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543879558764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1543879558764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegistradorDeDadosDaMem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RegistradorDeDadosDaMem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistradorDeDadosDaMem-hardware " "Found design unit 1: RegistradorDeDadosDaMem-hardware" {  } { { "RegistradorDeDadosDaMem.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/RegistradorDeDadosDaMem.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543879558765 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistradorDeDadosDaMem " "Found entity 1: RegistradorDeDadosDaMem" {  } { { "RegistradorDeDadosDaMem.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/RegistradorDeDadosDaMem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543879558765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1543879558765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "REG_UAL_Saida.vhd 2 1 " "Found 2 design units, including 1 entities, in source file REG_UAL_Saida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_UAL_Saida-hardware " "Found design unit 1: REG_UAL_Saida-hardware" {  } { { "REG_UAL_Saida.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/REG_UAL_Saida.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543879558765 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_UAL_Saida " "Found entity 1: REG_UAL_Saida" {  } { { "REG_UAL_Saida.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/REG_UAL_Saida.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543879558765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1543879558765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProcessadorAgamotto.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ProcessadorAgamotto.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1543879558766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3_to_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_3_to_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_3_to_1-Multiplexador " "Found design unit 1: mux_3_to_1-Multiplexador" {  } { { "mux_3_to_1.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/mux_3_to_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543879558766 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_3_to_1 " "Found entity 1: mux_3_to_1" {  } { { "mux_3_to_1.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/mux_3_to_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543879558766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1543879558766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_to_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2_to_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_to_1-Multiplexador " "Found design unit 1: mux_2_to_1-Multiplexador" {  } { { "mux_2_to_1.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/mux_2_to_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543879558767 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1 " "Found entity 1: mux_2_to_1" {  } { { "mux_2_to_1.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/mux_2_to_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543879558767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1543879558767 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux_3_to_1 " "Elaborating entity \"mux_3_to_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1543879558832 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A mux_3_to_1.vhd(17) " "VHDL Process Statement warning at mux_3_to_1.vhd(17): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_3_to_1.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/mux_3_to_1.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1543879558834 "|mux_3_to_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B mux_3_to_1.vhd(21) " "VHDL Process Statement warning at mux_3_to_1.vhd(21): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_3_to_1.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/mux_3_to_1.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1543879558834 "|mux_3_to_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C mux_3_to_1.vhd(25) " "VHDL Process Statement warning at mux_3_to_1.vhd(25): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_3_to_1.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/mux_3_to_1.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1543879558834 "|mux_3_to_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saida mux_3_to_1.vhd(14) " "VHDL Process Statement warning at mux_3_to_1.vhd(14): inferring latch(es) for signal or variable \"saida\", which holds its previous value in one or more paths through the process" {  } { { "mux_3_to_1.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/mux_3_to_1.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1543879558834 "|mux_3_to_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] mux_3_to_1.vhd(14) " "Inferred latch for \"saida\[0\]\" at mux_3_to_1.vhd(14)" {  } { { "mux_3_to_1.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/mux_3_to_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1543879558834 "|mux_3_to_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] mux_3_to_1.vhd(14) " "Inferred latch for \"saida\[1\]\" at mux_3_to_1.vhd(14)" {  } { { "mux_3_to_1.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/mux_3_to_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1543879558834 "|mux_3_to_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] mux_3_to_1.vhd(14) " "Inferred latch for \"saida\[2\]\" at mux_3_to_1.vhd(14)" {  } { { "mux_3_to_1.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/mux_3_to_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1543879558834 "|mux_3_to_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] mux_3_to_1.vhd(14) " "Inferred latch for \"saida\[3\]\" at mux_3_to_1.vhd(14)" {  } { { "mux_3_to_1.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/mux_3_to_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1543879558834 "|mux_3_to_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] mux_3_to_1.vhd(14) " "Inferred latch for \"saida\[4\]\" at mux_3_to_1.vhd(14)" {  } { { "mux_3_to_1.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/mux_3_to_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1543879558834 "|mux_3_to_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] mux_3_to_1.vhd(14) " "Inferred latch for \"saida\[5\]\" at mux_3_to_1.vhd(14)" {  } { { "mux_3_to_1.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/mux_3_to_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1543879558834 "|mux_3_to_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] mux_3_to_1.vhd(14) " "Inferred latch for \"saida\[6\]\" at mux_3_to_1.vhd(14)" {  } { { "mux_3_to_1.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/mux_3_to_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1543879558834 "|mux_3_to_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] mux_3_to_1.vhd(14) " "Inferred latch for \"saida\[7\]\" at mux_3_to_1.vhd(14)" {  } { { "mux_3_to_1.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/mux_3_to_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1543879558834 "|mux_3_to_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] mux_3_to_1.vhd(14) " "Inferred latch for \"saida\[8\]\" at mux_3_to_1.vhd(14)" {  } { { "mux_3_to_1.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/mux_3_to_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1543879558834 "|mux_3_to_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] mux_3_to_1.vhd(14) " "Inferred latch for \"saida\[9\]\" at mux_3_to_1.vhd(14)" {  } { { "mux_3_to_1.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/mux_3_to_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1543879558834 "|mux_3_to_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] mux_3_to_1.vhd(14) " "Inferred latch for \"saida\[10\]\" at mux_3_to_1.vhd(14)" {  } { { "mux_3_to_1.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/mux_3_to_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1543879558834 "|mux_3_to_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] mux_3_to_1.vhd(14) " "Inferred latch for \"saida\[11\]\" at mux_3_to_1.vhd(14)" {  } { { "mux_3_to_1.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/mux_3_to_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1543879558834 "|mux_3_to_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] mux_3_to_1.vhd(14) " "Inferred latch for \"saida\[12\]\" at mux_3_to_1.vhd(14)" {  } { { "mux_3_to_1.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/mux_3_to_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1543879558834 "|mux_3_to_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] mux_3_to_1.vhd(14) " "Inferred latch for \"saida\[13\]\" at mux_3_to_1.vhd(14)" {  } { { "mux_3_to_1.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/mux_3_to_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1543879558834 "|mux_3_to_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] mux_3_to_1.vhd(14) " "Inferred latch for \"saida\[14\]\" at mux_3_to_1.vhd(14)" {  } { { "mux_3_to_1.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/mux_3_to_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1543879558834 "|mux_3_to_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] mux_3_to_1.vhd(14) " "Inferred latch for \"saida\[15\]\" at mux_3_to_1.vhd(14)" {  } { { "mux_3_to_1.vhd" "" { Text "/home/brunoclaudino/intelFPGA_lite/18.0/ProcessadorAgamotto/mux_3_to_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1543879558834 "|mux_3_to_1"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1342 " "Peak virtual memory: 1342 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543879558932 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  3 19:25:58 2018 " "Processing ended: Mon Dec  3 19:25:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543879558932 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543879558932 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543879558932 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1543879558932 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543879572513 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543879572515 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  3 19:26:12 2018 " "Processing started: Mon Dec  3 19:26:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543879572515 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1543879572515 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp ProcessadorAgamotto -c ProcessadorAgamotto --netlist_type=sgate " "Command: quartus_npp ProcessadorAgamotto -c ProcessadorAgamotto --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1543879572515 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1543879572591 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "805 " "Peak virtual memory: 805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543879572599 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  3 19:26:12 2018 " "Processing ended: Mon Dec  3 19:26:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543879572599 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543879572599 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543879572599 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1543879572599 ""}
