{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/CFG/cfgmclk_pll_50MHz:false|/SCOPE_FSM_Timebase_CE_1:false|/mig_7series_0_ui_clk_sync_rst:false|/TRX_rx24_32bits_CD100_1:false|/EUI48_data_1:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out1_RMII:false|/TRX_tx_DDS1_gpio_ampt_1:false|/TRX_post_fft_rx09_mem_b_dout_1:false|/PWM_lights/RGB_blue_compare_0_S:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_13_Q:false|/mig_7series_0_ui_addn_clk_2_50MHz:false|/TRX_clk_trx_pll_25MHz_vio_1:false|/PWM_lights/RGB_green_compare_0_S:false|/rst_mig_7series_0_100M_peripheral_reset:false|/mig_7series_0_ui_addn_clk_0_200MHz:false|/BOOT_PLL/BOOT_PLL_proc_sys_reset_0_bus_struct_reset:false|/TRX_ip2intc_irpt_1:false|/CLK2_125MHz_mgt_g_0:false|/CLOCK/CLOCK_c_counter_binary_0_Q:false|/TRX_tx_im_1:false|/CLK0_NA_0:false|/mig_7series_0_ui_addn_clk_1_100MHz:false|/PWM_lights/axi_PWM_gpio_0_ip2intc_irpt:false|/PWM_lights/RGB_red_compare_0_S:false|/TRX_data_count_1:false|/TRX_rx_clkdiv_16MHz_in_1:false|/ETH0/ETH0_txd_CDC_c_shift_ram_0_Q:false|/PWM_lights/LCD_BL_compare_0_S:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_11_Q:false|/TRX_decoder_rx09_ch00_squelch_lvl_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_10_Q:false|/TRX_tx_DDS0_gpio_ampt_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_8_Q:false|/ARESETN_1:false|/ROTENC_decoder/ROTENC_counter_32bit_0_Q:false|/TRX_rd_data_count_CD100_1:false|/UART0/axi_UART0_gpio_0_ip2intc_irpt:false|/decoder_rx09_ch00_int_0:false|/ETH0/ETH0_LEDstatus_CDC_c_shift_ram_0_Q:false|/reset_1:false|/BOOT_PLL/BOOT_PLL_proc_sys_reset_0_mb_reset:false|/ETH0/ETH0_MIIstatus_CDC_c_shift_ram_0_Q:false|/CLK1B_50MHz_phy_clk_0:false|/decoder_rx09_ch00_center_pos_1:false|/ETH0/ETH0_rxd_CDC_c_shift_ram_0_Q:false|/ETH0/ETH0_axi_ethernetlite_0_ip2intc_irpt:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_7_Q:false|/UART0_clk_wiz_0_clk_out1:false|/microblaze_0_Clk_100MHz:false|/ETH0/ETH0_LEDs/ETH0_LEDs_c_counter_binary_0_THRESH0:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_12_Q:false|/rst_mig_7series_0_100M_peripheral_aresetn:false|/BOOT_PLL/proc_sys_reset_0_peripheral_aresetn:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_0_Q:false|/CFG/axi_quad_spi_0_ip2intc_irpt:false|/CLOCK/CLOCK_CDC_c_shift_ram_1_Q:false|/rst_mig_7series_0_100M_mb_reset:false|/TRX_tx_DDS0_gpio_inc_1:false|/decoder_rx09_ch00_strength_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_2_Q:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_1_Q:false|/mdm_USER2_0_Debug_SYS_Rst_0:false|/UART0/rst_mig_7series_0_12M_peripheral_aresetn:false|/TRX_rx09_32bits_CD100_1:false|/TRX_tx_re_1:false|/ETH0/mii_y_adapater_0_s_mii_rx_clk:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out3_Scope:false|/CLOCK/CLOCK_c_shift_ram_0_Q:false|/PWM_lights/PWM_counter_binary_0_Q:false|/CLK0_NA_g_0:false|/ETH0/mii_y_adapater_0_s_mii_tx_clk:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out2_fmeter:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_14_Q:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out4_000deg:false|/ETH0/ETH0_axi_ethernetlite_0_phy_rst_n:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_9_Q:false|/TRX_pushdata_rx09_irpt_1:false|/EUI48_state_1:false|/CFG/SC0712_0_reset_out:false|/CFG/CFG_clk_wiz_0_clkmclk_pll_65MHz_vio:false|/UART0/axi_UART0_uartlite_0_interrupt:false|/decoder_rx09_ch00_noise_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_16_Q:false|/CLK1B_CW_0/CLK1B_c_shift_ram_0_Q:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_15_Q:false|/EUI48_abort_1:false|/axi_BOARD_iic_0_iic2intc_irpt:false|/TRX_clk_trx_26MHz_vio_1:false|/BOOT_PLL/BOOT_proc_sys_reset_0_interconnect_aresetn:false|/rst_mig_7series_0_50M_peripheral_aresetn:false|/SCOPE/SCOPE_Timebase_c_counter_binary_0_Q:false|/SCOPE_FSM_FIFO_Rst_1:false|/PLL_int_1:false|/axi_timer_0_interrupt:false|/ROTENC_decoder/axi_ROTENC_gpio_0_ip2intc_irpt:false|/ETH0/rst_n_0:false|/rst_mig_7series_0_100M_bus_struct_reset:false|",
   "Addressing View_ScaleFactor":"1.35132",
   "Addressing View_TopLeft":"-224,-47",
   "Color Coded_ScaleFactor":"0.470659",
   "Color Coded_TopLeft":"-750,0",
   "Default View_Layers":"/CFG/cfgmclk_pll_50MHz:true|/SCOPE_FSM_Timebase_CE_1:true|/mig_7series_0_ui_clk_sync_rst:true|/TRX_rx24_32bits_CD100_1:true|/EUI48_data_1:true|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out1_RMII:true|/TRX_tx_DDS1_gpio_ampt_1:true|/TRX_post_fft_rx09_mem_b_dout_1:true|/PWM_lights/RGB_blue_compare_0_S:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_13_Q:true|/mig_7series_0_ui_addn_clk_2_50MHz:true|/TRX_clk_trx_pll_25MHz_vio_1:true|/PWM_lights/RGB_green_compare_0_S:true|/rst_mig_7series_0_100M_peripheral_reset:true|/mig_7series_0_ui_addn_clk_0_200MHz:true|/BOOT_PLL/BOOT_PLL_proc_sys_reset_0_bus_struct_reset:true|/TRX_ip2intc_irpt_1:true|/CLK2_125MHz_mgt_g_0:true|/CLOCK/CLOCK_c_counter_binary_0_Q:true|/TRX_tx_im_1:true|/CLK0_NA_0:true|/mig_7series_0_ui_addn_clk_1_100MHz:true|/PWM_lights/axi_PWM_gpio_0_ip2intc_irpt:true|/PWM_lights/RGB_red_compare_0_S:true|/TRX_data_count_1:true|/TRX_rx_clkdiv_16MHz_in_1:true|/ETH0/ETH0_txd_CDC_c_shift_ram_0_Q:true|/PWM_lights/LCD_BL_compare_0_S:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_11_Q:true|/TRX_decoder_rx09_ch00_squelch_lvl_1:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_10_Q:true|/TRX_tx_DDS0_gpio_ampt_1:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_8_Q:true|/ARESETN_1:true|/ROTENC_decoder/ROTENC_counter_32bit_0_Q:true|/TRX_rd_data_count_CD100_1:true|/UART0/axi_UART0_gpio_0_ip2intc_irpt:true|/decoder_rx09_ch00_int_0:true|/ETH0/ETH0_LEDstatus_CDC_c_shift_ram_0_Q:true|/reset_1:true|/BOOT_PLL/BOOT_PLL_proc_sys_reset_0_mb_reset:true|/ETH0/ETH0_MIIstatus_CDC_c_shift_ram_0_Q:true|/CLK1B_50MHz_phy_clk_0:true|/decoder_rx09_ch00_center_pos_1:true|/ETH0/ETH0_rxd_CDC_c_shift_ram_0_Q:true|/ETH0/ETH0_axi_ethernetlite_0_ip2intc_irpt:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_7_Q:true|/UART0_clk_wiz_0_clk_out1:true|/microblaze_0_Clk_100MHz:true|/ETH0/ETH0_LEDs/ETH0_LEDs_c_counter_binary_0_THRESH0:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_12_Q:true|/rst_mig_7series_0_100M_peripheral_aresetn:true|/BOOT_PLL/proc_sys_reset_0_peripheral_aresetn:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_0_Q:true|/CFG/axi_quad_spi_0_ip2intc_irpt:true|/CLOCK/CLOCK_CDC_c_shift_ram_1_Q:true|/rst_mig_7series_0_100M_mb_reset:true|/TRX_tx_DDS0_gpio_inc_1:true|/decoder_rx09_ch00_strength_1:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_2_Q:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_1_Q:true|/mdm_USER2_0_Debug_SYS_Rst_0:true|/UART0/rst_mig_7series_0_12M_peripheral_aresetn:true|/TRX_rx09_32bits_CD100_1:true|/TRX_tx_re_1:true|/ETH0/mii_y_adapater_0_s_mii_rx_clk:true|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out3_Scope:true|/CLOCK/CLOCK_c_shift_ram_0_Q:true|/PWM_lights/PWM_counter_binary_0_Q:true|/CLK0_NA_g_0:true|/ETH0/mii_y_adapater_0_s_mii_tx_clk:true|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out2_fmeter:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_14_Q:true|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out4_000deg:true|/ETH0/ETH0_axi_ethernetlite_0_phy_rst_n:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_9_Q:true|/TRX_pushdata_rx09_irpt_1:true|/EUI48_state_1:true|/CFG/SC0712_0_reset_out:true|/CFG/CFG_clk_wiz_0_clkmclk_pll_65MHz_vio:true|/UART0/axi_UART0_uartlite_0_interrupt:true|/decoder_rx09_ch00_noise_1:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_16_Q:true|/CLK1B_CW_0/CLK1B_c_shift_ram_0_Q:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_15_Q:true|/EUI48_abort_1:true|/axi_BOARD_iic_0_iic2intc_irpt:true|/TRX_clk_trx_26MHz_vio_1:true|/BOOT_PLL/BOOT_proc_sys_reset_0_interconnect_aresetn:true|/rst_mig_7series_0_50M_peripheral_aresetn:true|/SCOPE/SCOPE_Timebase_c_counter_binary_0_Q:true|/SCOPE_FSM_FIFO_Rst_1:true|/PLL_int_1:true|/axi_timer_0_interrupt:true|/ROTENC_decoder/axi_ROTENC_gpio_0_ip2intc_irpt:true|/ETH0/rst_n_0:true|/rst_mig_7series_0_100M_bus_struct_reset:true|",
   "Default View_ScaleFactor":"0.14666",
   "Default View_TopLeft":"-6382,20",
   "Display-PortTypeClock":"true",
   "Display-PortTypeClockEnable":"true",
   "Display-PortTypeData":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.579232",
   "Grouping and No Loops_TopLeft":"-221,-167",
   "Interfaces View_Layers":"/CFG/cfgmclk_pll_50MHz:false|/SCOPE_FSM_Timebase_CE_1:false|/mig_7series_0_ui_clk_sync_rst:false|/TRX_rx24_32bits_CD100_1:false|/EUI48_data_1:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out1_RMII:false|/TRX_tx_DDS1_gpio_ampt_1:false|/TRX_post_fft_rx09_mem_b_dout_1:false|/PWM_lights/RGB_blue_compare_0_S:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_13_Q:false|/mig_7series_0_ui_addn_clk_2_50MHz:false|/TRX_clk_trx_pll_25MHz_vio_1:false|/PWM_lights/RGB_green_compare_0_S:false|/rst_mig_7series_0_100M_peripheral_reset:false|/mig_7series_0_ui_addn_clk_0_200MHz:false|/BOOT_PLL/BOOT_PLL_proc_sys_reset_0_bus_struct_reset:false|/TRX_ip2intc_irpt_1:false|/CLK2_125MHz_mgt_g_0:false|/CLOCK/CLOCK_c_counter_binary_0_Q:false|/TRX_tx_im_1:false|/CLK0_NA_0:false|/mig_7series_0_ui_addn_clk_1_100MHz:false|/PWM_lights/axi_PWM_gpio_0_ip2intc_irpt:false|/PWM_lights/RGB_red_compare_0_S:false|/TRX_data_count_1:false|/TRX_rx_clkdiv_16MHz_in_1:false|/ETH0/ETH0_txd_CDC_c_shift_ram_0_Q:false|/PWM_lights/LCD_BL_compare_0_S:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_11_Q:false|/TRX_decoder_rx09_ch00_squelch_lvl_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_10_Q:false|/TRX_tx_DDS0_gpio_ampt_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_8_Q:false|/ARESETN_1:false|/ROTENC_decoder/ROTENC_counter_32bit_0_Q:false|/TRX_rd_data_count_CD100_1:false|/UART0/axi_UART0_gpio_0_ip2intc_irpt:false|/decoder_rx09_ch00_int_0:false|/ETH0/ETH0_LEDstatus_CDC_c_shift_ram_0_Q:false|/reset_1:false|/BOOT_PLL/BOOT_PLL_proc_sys_reset_0_mb_reset:false|/ETH0/ETH0_MIIstatus_CDC_c_shift_ram_0_Q:false|/CLK1B_50MHz_phy_clk_0:false|/decoder_rx09_ch00_center_pos_1:false|/ETH0/ETH0_rxd_CDC_c_shift_ram_0_Q:false|/ETH0/ETH0_axi_ethernetlite_0_ip2intc_irpt:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_7_Q:false|/UART0_clk_wiz_0_clk_out1:false|/microblaze_0_Clk_100MHz:false|/ETH0/ETH0_LEDs/ETH0_LEDs_c_counter_binary_0_THRESH0:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_12_Q:false|/rst_mig_7series_0_100M_peripheral_aresetn:false|/BOOT_PLL/proc_sys_reset_0_peripheral_aresetn:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_0_Q:false|/CFG/axi_quad_spi_0_ip2intc_irpt:false|/CLOCK/CLOCK_CDC_c_shift_ram_1_Q:false|/rst_mig_7series_0_100M_mb_reset:false|/TRX_tx_DDS0_gpio_inc_1:false|/decoder_rx09_ch00_strength_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_2_Q:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_1_Q:false|/mdm_USER2_0_Debug_SYS_Rst_0:false|/UART0/rst_mig_7series_0_12M_peripheral_aresetn:false|/TRX_rx09_32bits_CD100_1:false|/TRX_tx_re_1:false|/ETH0/mii_y_adapater_0_s_mii_rx_clk:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out3_Scope:false|/CLOCK/CLOCK_c_shift_ram_0_Q:false|/PWM_lights/PWM_counter_binary_0_Q:false|/CLK0_NA_g_0:false|/ETH0/mii_y_adapater_0_s_mii_tx_clk:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out2_fmeter:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_14_Q:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out4_000deg:false|/ETH0/ETH0_axi_ethernetlite_0_phy_rst_n:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_9_Q:false|/TRX_pushdata_rx09_irpt_1:false|/EUI48_state_1:false|/CFG/SC0712_0_reset_out:false|/CFG/CFG_clk_wiz_0_clkmclk_pll_65MHz_vio:false|/UART0/axi_UART0_uartlite_0_interrupt:false|/decoder_rx09_ch00_noise_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_16_Q:false|/CLK1B_CW_0/CLK1B_c_shift_ram_0_Q:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_15_Q:false|/EUI48_abort_1:false|/axi_BOARD_iic_0_iic2intc_irpt:false|/TRX_clk_trx_26MHz_vio_1:false|/BOOT_PLL/BOOT_proc_sys_reset_0_interconnect_aresetn:false|/rst_mig_7series_0_50M_peripheral_aresetn:false|/SCOPE/SCOPE_Timebase_c_counter_binary_0_Q:false|/SCOPE_FSM_FIFO_Rst_1:false|/PLL_int_1:false|/axi_timer_0_interrupt:false|/ROTENC_decoder/axi_ROTENC_gpio_0_ip2intc_irpt:false|/ETH0/rst_n_0:false|/rst_mig_7series_0_100M_bus_struct_reset:false|",
   "Interfaces View_ScaleFactor":"1.35132",
   "Interfaces View_TopLeft":"-224,-1",
   "No Loops_ScaleFactor":"0.339487",
   "No Loops_TopLeft":"-365,-430",
   "PinnedBlocks":"",
   "Reduced Jogs_ScaleFactor":"0.345465",
   "Reduced Jogs_TopLeft":"-365,-301",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port CLK0 -pg 1 -lvl 0 -x -250 -y 4950 -defaultsOSRD
preplace port DDR3_SDRAM -pg 1 -lvl 10 -x 6040 -y 8850 -defaultsOSRD
preplace port ETH0_MDIO_MDC -pg 1 -lvl 10 -x 6040 -y 4730 -defaultsOSRD
preplace port RMII_PHY_M_0 -pg 1 -lvl 10 -x 6040 -y 4320 -defaultsOSRD
preplace port UART0 -pg 1 -lvl 10 -x 6040 -y 7580 -defaultsOSRD
preplace port CLK2_mgt_clk0 -pg 1 -lvl 0 -x -250 -y 4840 -defaultsOSRD
preplace port qspi_flash -pg 1 -lvl 10 -x 6040 -y 10140 -defaultsOSRD
preplace port CLK3_sys_diff -pg 1 -lvl 0 -x -250 -y 8900 -defaultsOSRD
preplace port BOARD_IIC -pg 1 -lvl 10 -x 6040 -y 7340 -defaultsOSRD
preplace port TRX_CONFIG_SPI -pg 1 -lvl 10 -x 6040 -y 1130 -defaultsOSRD
preplace port PLL_I2C_ext_scl_o -pg 1 -lvl 10 -x 6040 -y 10270 -defaultsOSRD
preplace port PLL_I2C_ext_sda -pg 1 -lvl 10 -x 6040 -y 10300 -defaultsOSRD
preplace port phy_rst_n -pg 1 -lvl 10 -x 6040 -y 5530 -defaultsOSRD
preplace port reset -pg 1 -lvl 0 -x -250 -y 10230 -defaultsOSRD
preplace port UART0EXT_RTSn -pg 1 -lvl 0 -x -250 -y 8200 -defaultsOSRD
preplace port UART0EXT_DTRn -pg 1 -lvl 0 -x -250 -y 8230 -defaultsOSRD
preplace port UART0_clk -pg 1 -lvl 10 -x 6040 -y 9070 -defaultsOSRD
preplace port DDR3_init_calib_complete -pg 1 -lvl 10 -x 6040 -y 8990 -defaultsOSRD
preplace port ETH0_LINK_LED_g -pg 1 -lvl 0 -x -250 -y 4690 -defaultsOSRD
preplace port microblaze_0_Clk_100MHz -pg 1 -lvl 10 -x 6040 -y 8880 -defaultsOSRD
preplace port rotenc_dec_cnt_up_dwn -pg 1 -lvl 0 -x -250 -y 8640 -defaultsOSRD
preplace port rotenc_dec_cnt_en -pg 1 -lvl 0 -x -250 -y 8670 -defaultsOSRD
preplace port BOARD_ROTENC_PUSH -pg 1 -lvl 0 -x -250 -y 8170 -defaultsOSRD
preplace port PLL_int -pg 1 -lvl 0 -x -250 -y 7840 -defaultsOSRD
preplace port TRX_int -pg 1 -lvl 0 -x -250 -y 7780 -defaultsOSRD
preplace port EUI48_FSM_run -pg 1 -lvl 0 -x -250 -y 7390 -defaultsOSRD
preplace port SCOPE_FSM_Timebase_CE -pg 1 -lvl 0 -x -250 -y 3800 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_Rst -pg 1 -lvl 0 -x -250 -y 3830 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_RdEn -pg 1 -lvl 0 -x -250 -y 3860 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_WrFull -pg 1 -lvl 10 -x 6040 -y 3730 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_RdValid -pg 1 -lvl 10 -x 6040 -y 3760 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_RdEmpty -pg 1 -lvl 10 -x 6040 -y 3790 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_WrEn -pg 1 -lvl 0 -x -250 -y 3890 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_rd_rst_busy -pg 1 -lvl 10 -x 6040 -y 3950 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_wr_rst_busy -pg 1 -lvl 10 -x 6040 -y 3920 -defaultsOSRD
preplace port LVDS_rx09_synced -pg 1 -lvl 0 -x -250 -y 5920 -defaultsOSRD
preplace port LVDS_rx24_synced -pg 1 -lvl 0 -x -250 -y 5950 -defaultsOSRD
preplace port dds_tx09_ptt -pg 1 -lvl 0 -x -250 -y 5890 -defaultsOSRD
preplace port mig_7series_0_mmcm_locked -pg 1 -lvl 10 -x 6040 -y 8940 -defaultsOSRD
preplace port TRX_rx_clkdiv_16MHz_in -pg 1 -lvl 0 -x -250 -y 5010 -defaultsOSRD
preplace port TRX_clk_trx_26MHz_vio -pg 1 -lvl 0 -x -250 -y 5040 -defaultsOSRD
preplace port TRX_clk_trx_pll_25MHz_vio -pg 1 -lvl 0 -x -250 -y 5070 -defaultsOSRD
preplace port TRX_TX_RF09_PULLDATA_FIFO_empty -pg 1 -lvl 0 -x -250 -y 5650 -defaultsOSRD
preplace port mig_7series_0_ui_addn_clk_0_200MHz -pg 1 -lvl 10 -x 6040 -y 8910 -defaultsOSRD
preplace port LVDS_mrk09ok -pg 1 -lvl 0 -x -250 -y 6670 -defaultsOSRD
preplace port LVDS_mrk24ok -pg 1 -lvl 0 -x -250 -y 6700 -defaultsOSRD
preplace portBus UART0EXT_CTSn -pg 1 -lvl 10 -x 6040 -y 7710 -defaultsOSRD
preplace portBus UART0EXT_DSRn -pg 1 -lvl 10 -x 6040 -y 7810 -defaultsOSRD
preplace portBus UART0EXT_DCDn -pg 1 -lvl 10 -x 6040 -y 7910 -defaultsOSRD
preplace portBus UART0EXT_RIn -pg 1 -lvl 10 -x 6040 -y 8010 -defaultsOSRD
preplace portBus UART0_rst_n -pg 1 -lvl 10 -x 6040 -y 8210 -defaultsOSRD
preplace portBus ETH0_DA_Y -pg 1 -lvl 10 -x 6040 -y 4850 -defaultsOSRD
preplace portBus ETH0_DA_G -pg 1 -lvl 10 -x 6040 -y 4910 -defaultsOSRD
preplace portBus LED_RGB_red -pg 1 -lvl 10 -x 6040 -y 930 -defaultsOSRD
preplace portBus LED_RGB_green -pg 1 -lvl 10 -x 6040 -y 250 -defaultsOSRD
preplace portBus LED_RGB_blue -pg 1 -lvl 10 -x 6040 -y 120 -defaultsOSRD
preplace portBus LCD_BL -pg 1 -lvl 10 -x 6040 -y 590 -defaultsOSRD
preplace portBus LCD_rstn -pg 1 -lvl 10 -x 6040 -y 90 -defaultsOSRD
preplace portBus CLK1B_clk -pg 1 -lvl 0 -x -250 -y 5150 -defaultsOSRD
preplace portBus EUI48_FSM_start -pg 1 -lvl 10 -x 6040 -y 7030 -defaultsOSRD
preplace portBus EUI48_data -pg 1 -lvl 0 -x -250 -y 5620 -defaultsOSRD
preplace portBus SCOPE_FSM_TrigSrc -pg 1 -lvl 10 -x 6040 -y 3820 -defaultsOSRD
preplace portBus SCOPE_FSM_GPIO0_Out -pg 1 -lvl 10 -x 6040 -y 3980 -defaultsOSRD
preplace portBus SCOPE_FSM_GPIO1_In -pg 1 -lvl 0 -x -250 -y 3920 -defaultsOSRD
preplace portBus decoder_rx09_ch00_center_pos -pg 1 -lvl 0 -x -250 -y 6130 -defaultsOSRD
preplace portBus decoder_rx09_ch00_strength -pg 1 -lvl 0 -x -250 -y 6100 -defaultsOSRD
preplace portBus decoder_rx09_ch00_noise -pg 1 -lvl 0 -x -250 -y 6070 -defaultsOSRD
preplace portBus dds_tx09_inc -pg 1 -lvl 0 -x -250 -y 5860 -defaultsOSRD
preplace portBus rst_mig_7series_0_100M_peripheral_reset -pg 1 -lvl 10 -x 6040 -y 8740 -defaultsOSRD
preplace portBus TRX_rx24_32bits_CD100 -pg 1 -lvl 0 -x -250 -y 5590 -defaultsOSRD
preplace portBus TRX_rx09_32bits_CD100 -pg 1 -lvl 0 -x -250 -y 5560 -defaultsOSRD
preplace portBus TRX_rx_rd_data_count -pg 1 -lvl 0 -x -250 -y 5530 -defaultsOSRD
preplace portBus TRX_tx_re -pg 1 -lvl 0 -x -250 -y 5800 -defaultsOSRD
preplace portBus TRX_tx_im -pg 1 -lvl 0 -x -250 -y 5830 -defaultsOSRD
preplace portBus TRX_tx_data_count -pg 1 -lvl 0 -x -250 -y 5680 -defaultsOSRD
preplace portBus TRX_decoder_rx09_ch00_squelch_lvl -pg 1 -lvl 0 -x -250 -y 6040 -defaultsOSRD
preplace portBus TRX_tx_DDS0_gpio_inc -pg 1 -lvl 0 -x -250 -y 5710 -defaultsOSRD
preplace portBus TRX_tx_DDS0_gpio_ampt -pg 1 -lvl 0 -x -250 -y 5740 -defaultsOSRD
preplace portBus TRX_tx_DDS1_gpio_ampt -pg 1 -lvl 0 -x -250 -y 5770 -defaultsOSRD
preplace portBus decoder_rx09_chXX_sql_open -pg 1 -lvl 0 -x -250 -y 5980 -defaultsOSRD
preplace portBus decoder_rx09_chXX_active -pg 1 -lvl 0 -x -250 -y 6010 -defaultsOSRD
preplace portBus decoder_rx09_ch01_noise -pg 1 -lvl 0 -x -250 -y 6160 -defaultsOSRD
preplace portBus decoder_rx09_ch02_noise -pg 1 -lvl 0 -x -250 -y 6250 -defaultsOSRD
preplace portBus decoder_rx09_ch03_noise -pg 1 -lvl 0 -x -250 -y 6340 -defaultsOSRD
preplace portBus decoder_rx09_ch04_noise -pg 1 -lvl 0 -x -250 -y 6430 -defaultsOSRD
preplace portBus decoder_rx09_ch05_noise -pg 1 -lvl 0 -x -250 -y 6520 -defaultsOSRD
preplace portBus decoder_rx09_ch06_noise -pg 1 -lvl 0 -x -250 -y 6610 -defaultsOSRD
preplace portBus decoder_rx09_ch07_noise -pg 1 -lvl 0 -x -250 -y 80 -defaultsOSRD
preplace portBus decoder_rx09_ch01_strength -pg 1 -lvl 0 -x -250 -y 6190 -defaultsOSRD
preplace portBus decoder_rx09_ch02_strength -pg 1 -lvl 0 -x -250 -y 6280 -defaultsOSRD
preplace portBus decoder_rx09_ch03_strength -pg 1 -lvl 0 -x -250 -y 6370 -defaultsOSRD
preplace portBus decoder_rx09_ch04_strength -pg 1 -lvl 0 -x -250 -y 6460 -defaultsOSRD
preplace portBus decoder_rx09_ch05_strength -pg 1 -lvl 0 -x -250 -y 6550 -defaultsOSRD
preplace portBus decoder_rx09_ch06_strength -pg 1 -lvl 0 -x -250 -y 6640 -defaultsOSRD
preplace portBus decoder_rx09_ch07_strength -pg 1 -lvl 0 -x -250 -y 110 -defaultsOSRD
preplace portBus decoder_rx09_ch01_center_pos -pg 1 -lvl 0 -x -250 -y 6220 -defaultsOSRD
preplace portBus decoder_rx09_ch02_center_pos -pg 1 -lvl 0 -x -250 -y 6310 -defaultsOSRD
preplace portBus decoder_rx09_ch03_center_pos -pg 1 -lvl 0 -x -250 -y 6400 -defaultsOSRD
preplace portBus decoder_rx09_ch04_center_pos -pg 1 -lvl 0 -x -250 -y 6490 -defaultsOSRD
preplace portBus decoder_rx09_ch05_center_pos -pg 1 -lvl 0 -x -250 -y 6580 -defaultsOSRD
preplace portBus decoder_rx09_ch06_center_pos -pg 1 -lvl 0 -x -250 -y 20 -defaultsOSRD
preplace portBus decoder_rx09_ch07_center_pos -pg 1 -lvl 0 -x -250 -y 50 -defaultsOSRD
preplace portBus TRX_CONFIG_GPIO1_o -pg 1 -lvl 10 -x 6040 -y 1290 -defaultsOSRD
preplace portBus TRX_CONFIG_GPIO2_i -pg 1 -lvl 0 -x -250 -y 1720 -defaultsOSRD
preplace portBus TRX_TX_DDS_GPIO1_o -pg 1 -lvl 10 -x 6040 -y 1470 -defaultsOSRD
preplace portBus TRX_TX_DDS_GPIO1_i -pg 1 -lvl 0 -x -250 -y 1750 -defaultsOSRD
preplace portBus TRX_TX_DDS_GPIO2_o -pg 1 -lvl 10 -x 6040 -y 1510 -defaultsOSRD
preplace portBus TRX_TX_DDSAMPL_GPIO1_o -pg 1 -lvl 10 -x 6040 -y 1660 -defaultsOSRD
preplace portBus TRX_TX_DDSAMPL_GPIO2_o -pg 1 -lvl 10 -x 6040 -y 1700 -defaultsOSRD
preplace portBus TRX_RX_PUSHDATA_GPIO1_i -pg 1 -lvl 0 -x -250 -y 1780 -defaultsOSRD
preplace portBus TRX_RX_PUSHDATA_GPIO2_o -pg 1 -lvl 10 -x 6040 -y 1890 -defaultsOSRD
preplace portBus TRX_LVDS_tx09_fifo_din -pg 1 -lvl 0 -x -250 -y 6730 -defaultsOSRD
preplace portBus rst_mig_7series_0_100M_peripheral_aresetn -pg 1 -lvl 10 -x 6040 -y 8320 -defaultsOSRD
preplace portBus USER_dbg_02_signal -pg 1 -lvl 10 -x 6040 -y 9160 -defaultsOSRD
preplace portBus USER_dbg_00_signal -pg 1 -lvl 10 -x 6040 -y 9190 -defaultsOSRD
preplace portBus USER_dbg_04_signal -pg 1 -lvl 10 -x 6040 -y 9250 -defaultsOSRD
preplace portBus USER_dbg_05_signal -pg 1 -lvl 10 -x 6040 -y 9280 -defaultsOSRD
preplace portBus USER_dbg_06_signal -pg 1 -lvl 10 -x 6040 -y 9310 -defaultsOSRD
preplace portBus USER_dbg_07_signal -pg 1 -lvl 10 -x 6040 -y 9340 -defaultsOSRD
preplace portBus USER_dbg_08_signal -pg 1 -lvl 10 -x 6040 -y 9370 -defaultsOSRD
preplace portBus USER_dbg_09_signal -pg 1 -lvl 10 -x 6040 -y 9400 -defaultsOSRD
preplace portBus USER_dbg_10_signal -pg 1 -lvl 10 -x 6040 -y 9430 -defaultsOSRD
preplace portBus USER_dbg_11_signal -pg 1 -lvl 10 -x 6040 -y 9460 -defaultsOSRD
preplace portBus USER_dbg_12_signal -pg 1 -lvl 10 -x 6040 -y 9490 -defaultsOSRD
preplace portBus USER_dbg_13_signal -pg 1 -lvl 10 -x 6040 -y 9520 -defaultsOSRD
preplace portBus USER_dbg_01_signal -pg 1 -lvl 10 -x 6040 -y 9130 -defaultsOSRD
preplace portBus USER_dbg_03_signal -pg 1 -lvl 10 -x 6040 -y 9220 -defaultsOSRD
preplace inst labtools_fmeter_0 -pg 1 -lvl 4 -x 1190 -y 5410 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 7 -x 3340 -y 7854 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 9 -x 5150 -y 3018 -defaultsOSRD
preplace inst rst_mig_7series_0_100M -pg 1 -lvl 3 -x 790 -y 8320 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 5 -x 1910 -y 5950 -defaultsOSRD
preplace inst lt_fmeter_xlconcat_0 -pg 1 -lvl 3 -x 790 -y 4980 -defaultsOSRD
preplace inst UART0 -pg 1 -lvl 9 -x 5150 -y 2438 -defaultsOSRD -resize 238 248
preplace inst PWM_lights -pg 1 -lvl 9 -x 5150 -y 108 -defaultsOSRD
preplace inst ROTENC_decoder -pg 1 -lvl 9 -x 5150 -y 2728 -defaultsOSRD
preplace inst ETH0 -pg 1 -lvl 9 -x 5150 -y 1296 -defaultsOSRD
preplace inst INT_ctrl -pg 1 -lvl 5 -x 1910 -y 7598 -defaultsOSRD
preplace inst axi_BOARD_iic_0 -pg 1 -lvl 9 -x 5150 -y 2170 -defaultsOSRD
preplace inst microblaze_0_axi_mem_interconnect_0 -pg 1 -lvl 8 -x 4090 -y 8174 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 8 -x 4090 -y 5966 -defaultsOSRD
preplace inst BOARD_clk_wiz_0 -pg 1 -lvl 8 -x 4090 -y 7556 -defaultsOSRD
preplace inst mdm_USER2_0 -pg 1 -lvl 5 -x 1910 -y 9546 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 6 -x 2533 -y 9280 -defaultsOSRD
preplace inst microblaze_0_axi_periph_interconnect_0 -pg 1 -lvl 7 -x 3340 -y 6268 -defaultsOSRD
preplace inst mgt_clk0_CLK2_util_ds_buf_1 -pg 1 -lvl 2 -x 410 -y 4840 -defaultsOSRD
preplace inst CLK0_util_ds_buf_0 -pg 1 -lvl 1 -x 140 -y 4950 -defaultsOSRD
preplace inst CLK0_util_ds_buf_1 -pg 1 -lvl 2 -x 410 -y 4950 -defaultsOSRD
preplace inst EUI48 -pg 1 -lvl 9 -x 5150 -y 2012 -defaultsOSRD
preplace inst CLK1B_CW_0 -pg 1 -lvl 9 -x 5150 -y 1772 -defaultsOSRD
preplace inst SCOPE -pg 1 -lvl 9 -x 5150 -y 766 -defaultsOSRD
preplace inst CFG_Si5338 -pg 1 -lvl 9 -x 5150 -y 3448 -defaultsOSRD
preplace inst CLOCK -pg 1 -lvl 8 -x 4090 -y 8650 -defaultsOSRD
preplace inst AXI_TRX -pg 1 -lvl 9 -x 5150 -y 354 -defaultsOSRD
preplace inst microblaze_0_axi_periph_interconnect_1 -pg 1 -lvl 8 -x 4090 -y 5506 -defaultsOSRD
preplace inst rst_microblaze_0_sys_reset_0 -pg 1 -lvl 4 -x 1190 -y 8070 -defaultsOSRD
preplace inst xlconstant_val0_len1 -pg 1 -lvl 9 -x 5150 -y 3228 -defaultsOSRD
preplace inst SREC_boot_loader_FSM_0 -pg 1 -lvl 6 -x 2533 -y 6560 -defaultsOSRD
preplace netloc ARESETN_1 1 3 5 NJ 8340 1400J 9160 NJ 9160 2790J 9330 3690
preplace netloc CFG_SC0712_0_reset_0 1 4 6 1630 4780 NJ 4780 NJ 4780 NJ 4780 4610 3158 5410
preplace netloc labtools_fmeter_0_F1_CLK2_125MHz_mgt 1 4 1 1580 5340n
preplace netloc labtools_fmeter_0_F0_microblaze_0_Clk_100MHz 1 4 1 1580 5320n
preplace netloc labtools_fmeter_0_update 1 4 1 1480 5410n
preplace netloc labtools_fmeter_0_F3_CLK0_NA 1 4 1 1560 5380n
preplace netloc labtools_fmeter_0_F2_CLK1B_50MHz_eth 1 4 1 1580 5360n
preplace netloc microblaze_0_Clk_100MHz 1 2 8 600 7960 990 7960 1590 7840 2170 6450 2860 6630 3640 4760 4340 2888 5700
preplace netloc mig_7series_0_mmcm_locked 1 2 8 620 8210 980 7970 NJ 7970 NJ 7970 NJ 7970 NJ 7970 NJ 7970 5670
preplace netloc mig_7series_0_ui_addn_clk_0_200MHz 1 8 2 4730 3148 5680
preplace netloc mig_7series_0_ui_clk_sync_rst 1 2 8 610 6840 NJ 6840 NJ 6840 NJ 6840 NJ 6840 NJ 6840 NJ 6840 5470
preplace netloc ext_reset_1 1 0 9 -100J 9180 NJ 9180 NJ 9180 NJ 9180 NJ 9180 NJ 9180 2770J 9350 3650 5186 4700J
preplace netloc rst_mig_7series_0_100M_bus_struct_reset 1 3 5 970J 7368 NJ 7368 NJ 7368 2830 7546 N
preplace netloc rst_mig_7series_0_100M_mb_reset 1 4 2 1620 9150 2090J
preplace netloc rst_mig_7series_0_100M_peripheral_aresetn 1 3 7 1000J 7950 1610 7828 2120 6460 2830 6618 3670 5206 4460 5836 5650J
preplace netloc CLK2_125MHz_mgt_g_0 1 2 1 550J 4830n
preplace netloc lt_fmeter_xlconcat_0_dout 1 3 1 960 4980n
preplace netloc mig_7series_0_init_calib_complete 1 9 1 5660J 3088n
preplace netloc UART0_clk_wiz_0_clk_out1 1 8 2 4710 7724 5610J
preplace netloc rst_mig_7series_0_100M_peripheral_reset 1 3 7 970J 8350 1370J 9170 NJ 9170 2780J 9340 3700J 8550 4570 8740 NJ
preplace netloc labtools_fmeter_0_F4_TRX_LVDS_divclk 1 4 1 1560 5400n
preplace netloc UART0_UART0EXT_CTSn 1 9 1 5750J 2378n
preplace netloc UART0_UART0EXT_DSRn 1 9 1 5740J 2398n
preplace netloc UART0_UART0EXT_DCDn 1 9 1 5730J 2418n
preplace netloc UART0_UART0EXT_RIn 1 9 1 5720J 2448n
preplace netloc UART0EXT_RTSn_1 1 0 9 -150J 4700 NJ 4700 NJ 4700 NJ 4700 NJ 4700 NJ 4700 NJ 4700 NJ 4700 4490J
preplace netloc UART0EXT_DTRn_1 1 0 9 -130J 4730 NJ 4730 550J 4720 NJ 4720 1480J 4710 NJ 4710 NJ 4710 NJ 4710 4500J
preplace netloc UART0_UART0_rst_n 1 9 1 5710J 2498n
preplace netloc PWM_lights_LCD_rstn 1 9 1 6020J 78n
preplace netloc PWM_lights_LED_RGB_blue 1 9 1 6010J 98n
preplace netloc PWM_lights_LED_RGB_green 1 9 1 6000J 118n
preplace netloc PWM_lights_LCD_BL 1 9 1 5990J 138n
preplace netloc PWM_lights_LED_RGB_red 1 9 1 5980J 158n
preplace netloc rotenc_dec_cnt_up_dwn_1 1 0 9 -110J 4740 NJ 4740 560J 4730 NJ 4730 1490J 4720 NJ 4720 NJ 4720 NJ 4720 4520J
preplace netloc rotenc_dec_cnt_en_1 1 0 9 -80J 4760 NJ 4760 570J 4740 NJ 4740 1500J 4730 NJ 4730 NJ 4730 NJ 4730 4530J
preplace netloc BOARD_ROTENC_PUSH_1 1 0 9 -100J 5610 NJ 5610 NJ 5610 NJ 5610 1520 4740 NJ 4740 NJ 4740 NJ 4740 4550J
preplace netloc ETH0_DA_G 1 9 1 5800J 1166n
preplace netloc CFG_Si5338_qspi_0_ip2intc_irpt 1 4 6 1610 6770 2050 5846 NJ 5846 NJ 5846 NJ 5846 5400
preplace netloc axi_timer_0_interrupt 1 4 5 1630 7808 2160J 7764 2850J 7754 NJ 7754 4250
preplace netloc decoder_rx09_ch00_int_0 1 0 5 NJ 7780 NJ 7780 NJ 7780 NJ 7780 1370J
preplace netloc PLL_irpt 1 0 5 NJ 7840 NJ 7840 NJ 7840 NJ 7840 1560J
preplace netloc UART0_ip2intc_irpt 1 4 6 1640 6810 2100J 6790 NJ 6790 NJ 6790 NJ 6790 5490
preplace netloc axi_BOARD_iic_0_iic2intc_irpt 1 4 6 1660 6830 NJ 6830 NJ 6830 NJ 6830 NJ 6830 5510
preplace netloc ROTENC_decoder_ip2intc_irpt 1 4 6 1620 6820 NJ 6820 NJ 6820 NJ 6820 NJ 6820 5480
preplace netloc UART0_irpt 1 4 6 1650 7378 NJ 7378 NJ 7378 NJ 7378 NJ 7378 5500
preplace netloc ETH0_ip2intc_irpt 1 4 6 1660 7798 2130J 7734 NJ 7734 NJ 7734 NJ 7734 5570
preplace netloc PWM_lights_ip2intc_irpt 1 4 6 1650 7954 NJ 7954 NJ 7954 NJ 7954 NJ 7954 5590
preplace netloc CLK1B_50MHz_phy_clk_0 1 0 9 -220J 4680 NJ 4680 NJ 4680 NJ 4680 1490J 4670 NJ 4670 NJ 4670 NJ 4670 4420J
preplace netloc ETH0_LINK_LED_g_0 1 0 9 -230J 4670 NJ 4670 NJ 4670 NJ 4670 1480J 4660 NJ 4660 NJ 4660 NJ 4660 4410J
preplace netloc ROTENC_decoder_Q 1 4 6 1550 6740 NJ 6740 NJ 6740 NJ 6740 NJ 6740 5450
preplace netloc CLK0_NA_50M_0 1 1 1 NJ 4950
preplace netloc CLK0_NA_50M_g_0 1 2 6 570 4840 NJ 4840 NJ 4840 2170J 5246 NJ 5246 3550J
preplace netloc labtools_fmeter_0_F5_ETH0_s_mii_tx_clk 1 4 1 1550 5420n
preplace netloc labtools_fmeter_0_F6_ETH0_s_mii_rx_clk 1 4 1 1540 5440n
preplace netloc ETH0_s_mii_tx_clk 1 2 8 590 4640 NJ 4640 NJ 4640 NJ 4640 NJ 4640 NJ 4640 4360 1046 5390
preplace netloc ETH0_s_mii_rx_clk 1 2 8 580 4630 NJ 4630 NJ 4630 NJ 4630 NJ 4630 NJ 4630 4330 1036 5400
preplace netloc ETH0_DA_Y 1 9 1 5810J 1146n
preplace netloc ETH0_LEDstatus_vio_0 1 4 6 1640 6690 NJ 6690 NJ 6690 NJ 6690 NJ 6690 5530
preplace netloc ETH0_m_mii_txd_vio_0 1 4 6 1660 6720 NJ 6720 NJ 6720 NJ 6720 NJ 6720 5550
preplace netloc ETH0_mii_rxd_vio_0 1 4 6 1590 6730 NJ 6730 NJ 6730 NJ 6730 NJ 6730 5540
preplace netloc EUI48_EUI48_FSM_start 1 9 1 5780J 2012n
preplace netloc EUI48_FSM_run_1 1 0 9 -180J 4690 NJ 4690 NJ 4690 NJ 4690 1500J 4680 NJ 4680 NJ 4680 NJ 4680 4430J
preplace netloc EUI48_data_1 1 0 9 NJ 5620 NJ 5620 NJ 5620 NJ 5620 1570 4690 NJ 4690 NJ 4690 NJ 4690 4440J
preplace netloc mdm_USER2_0_Debug_SYS_Rst_1 1 5 4 2140J 5236 NJ 5236 3600J 5196 4510
preplace netloc CLK1B_clk_wiz_0_clk_out2_fmeter 1 2 8 620 4750 NJ 4750 NJ 4750 NJ 4750 NJ 4750 NJ 4750 4560J 2878 5400
preplace netloc dcm_locked_1 1 8 2 4690 1620 5390
preplace netloc ETH0_MIIstatus_vio_0 1 4 6 1650 6700 NJ 6700 NJ 6700 NJ 6700 NJ 6700 5520
preplace netloc ETH0_s_mii_col 1 8 2 4700 1536 5420
preplace netloc ETH0_s_mii_crs 1 8 2 4710 1546 5410
preplace netloc ETH0_s_mii_rx_dv 1 8 2 4650 1566 5430
preplace netloc ETH0_s_mii_rxd_1 1 8 2 4620 1586 5440
preplace netloc ETH0_s_mii_rx_er 1 8 2 4720 1576 5400
preplace netloc ETH0_m_mii_tx_en 1 8 2 4630 -12 5460
preplace netloc ETH0_m_mii_txd_1 1 8 2 4740 1556 5390
preplace netloc ETH0_m_mii_tx_er 1 8 2 4640 -2 5450
preplace netloc SCOPE_FSM_Timebase_CE_1 1 0 9 -50J 4260 NJ 4260 NJ 4260 NJ 4260 NJ 4260 NJ 4260 NJ 4260 3670J 4580 4310J
preplace netloc SCOPE_FSM_FIFO_Rst_1 1 0 9 -60J 4280 NJ 4280 NJ 4280 NJ 4280 NJ 4280 NJ 4280 NJ 4280 3650J 4590 4320J
preplace netloc SCOPE_FSM_FIFO_RdEn_1 1 0 9 -150J 4300 NJ 4300 NJ 4300 NJ 4300 NJ 4300 NJ 4300 NJ 4300 3640J 4600 4350J
preplace netloc SCOPE_SCOPE_FSM_FIFO_WrFull 1 9 1 5900J 706n
preplace netloc SCOPE_SCOPE_FSM_FIFO_RdValid 1 9 1 5890J 726n
preplace netloc SCOPE_SCOPE_FSM_FIFO_RdEmpty 1 9 1 5880J 746n
preplace netloc SCOPE_SCOPE_FSM_TrigSrc 1 9 1 5870J 766n
preplace netloc SCOPE_FSM_FIFO_WrEn_0 1 0 9 -180J 4320 NJ 4320 NJ 4320 NJ 4320 NJ 4320 NJ 4320 NJ 4320 3600J 4610 4370J
preplace netloc CLK1B_CW_0_clk_out1_RMII 1 8 2 4730 1600 5400
preplace netloc CLK1B_CW_0_clk_out3_Scope 1 8 2 4610 1610 5410
preplace netloc CLK1B_CW_0_psdone 1 4 6 1610 6680 NJ 6680 NJ 6680 NJ 6680 NJ 6680 5460
preplace netloc SCOPE_SCOPE_FSM_FIFO_wr_rst_busy 1 9 1 5860J 786n
preplace netloc SCOPE_SCOPE_FSM_FIFO_rd_rst_busy 1 9 1 5850J 806n
preplace netloc SCOPE_SCOPE_FSM_GPIO0_Out 1 9 1 5840J 826n
preplace netloc SCOPE_FSM_GPIO1_In_1 1 0 9 -230J 4340 NJ 4340 NJ 4340 NJ 4340 NJ 4340 NJ 4340 NJ 4340 3570J 4620 4380J
preplace netloc ETH0_phy_rst_n 1 9 1 5790J 1486n
preplace netloc CFG_Si5338_peripheral_aresetn 1 6 4 2870 5856 NJ 5856 NJ 5856 5390
preplace netloc CFG_Si5338_clk_wiz_0_65MHz_1 1 3 7 1010 5580 1500 6650 2060J 6440 2770 4790 NJ 4790 4480 3168 5440
preplace netloc labtools_fmeter_0_F7_TRX_clk_trx_26MHz 1 4 1 1530 5460n
preplace netloc labtools_fmeter_0_F8_TRX_clk_trx_pll_25MHz 1 4 1 1510 5480n
preplace netloc Status_LVDS_rx09_synced_1 1 0 5 NJ 5920 NJ 5920 NJ 5920 NJ 5920 1410J
preplace netloc decoder_rx09_ch00_center_pos_1 1 0 5 NJ 6130 NJ 6130 NJ 6130 NJ 6130 NJ
preplace netloc decoder_rx09_ch00_strength_1 1 0 5 NJ 6100 NJ 6100 NJ 6100 NJ 6100 1370J
preplace netloc decoder_rx09_ch00_noise_1 1 0 5 NJ 6070 NJ 6070 NJ 6070 NJ 6070 1360J
preplace netloc Status_LVDS_rx24_synced_1 1 0 5 NJ 5950 NJ 5950 NJ 5950 NJ 5950 1400J
preplace netloc pulldata_dds_inc_1 1 0 5 NJ 5860 NJ 5860 NJ 5860 NJ 5860 1430J
preplace netloc dds_tx09_ptt_1 1 0 5 NJ 5890 NJ 5890 NJ 5890 NJ 5890 1420J
preplace netloc TRX_rx_clkdiv_16MHz_in_1 1 0 3 NJ 5010 NJ 5010 550J
preplace netloc TRX_rx24_32bits_CD100_1 1 0 5 NJ 5590 NJ 5590 NJ 5590 NJ 5590 NJ
preplace netloc TRX_rx09_32bits_CD100_1 1 0 5 NJ 5560 NJ 5560 NJ 5560 960J 5570 NJ
preplace netloc TRX_rx_rd_data_count_1 1 0 5 NJ 5530 NJ 5530 NJ 5530 970J 5560 1480J
preplace netloc TRX_clk_trx_26MHz_vio_1 1 0 3 NJ 5040 NJ 5040 NJ
preplace netloc TRX_clk_trx_pll_25MHz_vio_1 1 0 3 -210J 5060 NJ 5060 NJ
preplace netloc TRX_tx_re_1 1 0 5 NJ 5800 NJ 5800 NJ 5800 NJ 5800 1450J
preplace netloc TRX_tx_im_1 1 0 5 NJ 5830 NJ 5830 NJ 5830 NJ 5830 1440J
preplace netloc TRX_tx_data_count_1 1 0 5 NJ 5680 NJ 5680 NJ 5680 NJ 5680 1490J
preplace netloc TRX_TX_RF09_PULLDATA_FIFO_empty_1 1 0 5 NJ 5650 NJ 5650 NJ 5650 NJ 5650 1510J
preplace netloc TRX_decoder_rx09_ch00_squelch_lvl_1 1 0 5 NJ 6040 NJ 6040 NJ 6040 NJ 6040 1370J
preplace netloc TRX_tx_DDS0_gpio_inc_1 1 0 5 NJ 5710 NJ 5710 NJ 5710 NJ 5710 1480J
preplace netloc TRX_tx_DDS0_gpio_ampt_1 1 0 5 NJ 5740 NJ 5740 NJ 5740 NJ 5740 1470J
preplace netloc TRX_tx_DDS1_gpio_ampt_1 1 0 5 NJ 5770 NJ 5770 NJ 5770 NJ 5770 1460J
preplace netloc decoder_rx09_chXX_sql_open_1 1 0 5 NJ 5980 NJ 5980 NJ 5980 NJ 5980 1390J
preplace netloc decoder_rx09_chXX_active_1 1 0 5 NJ 6010 NJ 6010 NJ 6010 NJ 6010 1380J
preplace netloc decoder_rx09_ch01_noise_1 1 0 5 -230J 6150 NJ 6150 NJ 6150 NJ 6150 NJ
preplace netloc decoder_rx09_ch02_noise_1 1 0 5 -210J 6210 NJ 6210 NJ 6210 NJ 6210 NJ
preplace netloc decoder_rx09_ch03_noise_1 1 0 5 -170J 6270 NJ 6270 NJ 6270 NJ 6270 NJ
preplace netloc decoder_rx09_ch04_noise_1 1 0 5 -120J 6330 NJ 6330 NJ 6330 NJ 6330 NJ
preplace netloc decoder_rx09_ch05_noise_1 1 0 5 -50J 6390 NJ 6390 NJ 6390 NJ 6390 NJ
preplace netloc decoder_rx09_ch06_noise_1 1 0 5 -20J 6450 NJ 6450 NJ 6450 NJ 6450 NJ
preplace netloc decoder_rx09_ch01_strength_1 1 0 5 -230J 6170 NJ 6170 NJ 6170 NJ 6170 NJ
preplace netloc decoder_rx09_ch02_strength_1 1 0 5 -200J 6230 NJ 6230 NJ 6230 NJ 6230 NJ
preplace netloc decoder_rx09_ch03_strength_1 1 0 5 -160J 6290 NJ 6290 NJ 6290 NJ 6290 NJ
preplace netloc decoder_rx09_ch04_strength_1 1 0 5 -90J 6350 NJ 6350 NJ 6350 NJ 6350 NJ
preplace netloc decoder_rx09_ch05_strength_1 1 0 5 -40J 6410 NJ 6410 NJ 6410 NJ 6410 NJ
preplace netloc decoder_rx09_ch06_strength_1 1 0 5 -10J 6470 NJ 6470 NJ 6470 NJ 6470 NJ
preplace netloc decoder_rx09_ch01_center_pos_1 1 0 5 -220J 6190 NJ 6190 NJ 6190 NJ 6190 NJ
preplace netloc decoder_rx09_ch02_center_pos_1 1 0 5 -190J 6250 NJ 6250 NJ 6250 NJ 6250 NJ
preplace netloc decoder_rx09_ch03_center_pos_1 1 0 5 -140J 6310 NJ 6310 NJ 6310 NJ 6310 NJ
preplace netloc decoder_rx09_ch04_center_pos_1 1 0 5 -70J 6370 NJ 6370 NJ 6370 NJ 6370 NJ
preplace netloc decoder_rx09_ch05_center_pos_1 1 0 5 -30J 6430 NJ 6430 NJ 6430 NJ 6430 NJ
preplace netloc TRX_CONFIG_qspi_irpt_1 1 4 6 1600 6800 NJ 6800 NJ 6800 NJ 6800 NJ 6800 5560
preplace netloc AXI_TRX_TRX_CONFIG_GPIO1_0 1 9 1 5960J 314n
preplace netloc TRX_CONFIG_GPIO2_i_1 1 0 9 -20J 4210 NJ 4210 NJ 4210 NJ 4210 NJ 4210 NJ 4210 NJ 4210 3700J 4550 4280J
preplace netloc AXI_TRX_TRX_TX_DDS_GPIO1_0 1 9 1 5950J 334n
preplace netloc TRX_TX_DDS_GPIO1_i_1 1 0 9 -30J 4230 NJ 4230 NJ 4230 NJ 4230 NJ 4230 NJ 4230 NJ 4230 3690J 4560 4290J
preplace netloc AXI_TRX_TRX_TX_DDS_GPIO2_0 1 9 1 5940J 354n
preplace netloc AXI_TRX_TRX_TX_DDSAMPL_GPIO1_0 1 9 1 5930J 374n
preplace netloc AXI_TRX_TRX_TX_DDSAMPL_GPIO2_0 1 9 1 5920J 394n
preplace netloc TRX_RX_PUSHDATA_GPIO1_i_1 1 0 9 -40J 4250 NJ 4250 NJ 4250 NJ 4250 NJ 4250 NJ 4250 NJ 4250 3680J 4570 4300J
preplace netloc AXI_TRX_TRX_RX_PUSHDATA_GPIO2_0 1 9 1 5910J 434n
preplace netloc TRX_LVDS_tx09_fifo_din_1 1 0 5 20J 6570 NJ 6570 NJ 6570 NJ 6570 NJ
preplace netloc LVDS_mrk09ok_1 1 0 5 0J 6530 NJ 6530 NJ 6530 NJ 6530 NJ
preplace netloc LVDS_mrk24ok_1 1 0 5 10J 6550 NJ 6550 NJ 6550 NJ 6550 NJ
preplace netloc rst_mig_7series_0_100M_mb_reset1 1 3 3 960 6790 NJ 6790 2090J
preplace netloc CFG_mon_GPIO1_I 1 4 6 1630 6660 NJ 6660 NJ 6660 NJ 6660 NJ 6660 5430
preplace netloc CFG_mon_GPIO1_O 1 4 6 1580 6670 NJ 6670 NJ 6670 NJ 6670 NJ 6670 5420
preplace netloc CFG_PLL_I2C_ext_scl_o 1 9 1 5620J 3428n
preplace netloc Net 1 9 1 5600J 3448n
preplace netloc vio_0_probe_out0 1 5 1 2130 5950n
preplace netloc CFG_Si5338_rst_proc_interconnect_aresetn_0 1 8 2 4740 3288 5390
preplace netloc AXI_TRX_TRX_RX_PUSHDATA_gpio_irpt 1 4 6 1670 7818 2150J 7754 2820J 7744 NJ 7744 NJ 7744 5580
preplace netloc SREC_boot_loader_FSM_1_SREC_error 1 4 3 1670 6710 NJ 6710 2790
preplace netloc SREC_boot_loader_FSM_1_SREC_resetn 1 3 4 1010 6780 NJ 6780 NJ 6780 2800
preplace netloc SREC_boot_loader_FSM_1_SREC_done 1 4 3 1600 6750 NJ 6750 2780
preplace netloc CFG_Si5338_rst_dbg_interconnect_aresetn 1 4 6 1670 7944 NJ 7944 NJ 7944 NJ 7944 NJ 7944 5440
preplace netloc xlconstant_val0_len1_dout 1 9 1 5640J 3228n
preplace netloc SREC_boot_loader_FSM_0_DBG_out 1 4 3 1620 6760 NJ 6760 2770
preplace netloc microblaze_0_axi_dp 1 6 1 2810 5978n
preplace netloc S_AXI_1 1 8 1 4540 1972n
preplace netloc microblaze_0_axi_periph_interconnect_0_M04_AXI 1 7 1 3540 6248n
preplace netloc ETH0_RMII_PHY_M_0 1 9 1 5830J 1106n
preplace netloc mdm_USER2_0_LMB_0 1 5 4 2070J 5156 NJ 5156 NJ 5156 4670
preplace netloc axi_quad_spi_0_SPI_0 1 9 1 5630J 3348n
preplace netloc CLK0_NA_50M_diff_0 1 0 1 NJ 4950
preplace netloc s_axi_6 1 4 4 1670 7388 NJ 7388 NJ 7388 3500
preplace netloc mig_7series_0_DDR3 1 9 1 5690J 2948n
preplace netloc S_AXI1_1 1 8 1 4470 566n
preplace netloc microblaze_0_axi_periph_M05_AXI 1 7 2 3570J 4650 4390
preplace netloc ETH0_ETH0_MDIO_MDC 1 9 1 5820J 1126n
preplace netloc AXI_LITE_2 1 7 2 3510J 4500 4230
preplace netloc S_AXI_2 1 8 1 4650 2668n
preplace netloc microblaze_0_axi_periph_interconnect_1_M07_AXI 1 8 1 4620 2150n
preplace netloc mdm_USER2_0_MBDEBUG_0 1 5 4 2110J 5196 NJ 5196 3550J 5176 4690
preplace netloc SREC_boot_loader_FSM_1_m00_axi 1 6 1 2780 5998n
preplace netloc CLK2_125MHz_mgt_diff_0 1 0 2 NJ 4840 NJ
preplace netloc S_AXI_5 1 8 1 4630 2358n
preplace netloc S_AXI_8 1 8 1 4580 1732n
preplace netloc microblaze_0_axi_periph_interconnect_0_M02_AXI 1 7 1 3630 5916n
preplace netloc S_AXI3_1 1 7 2 3610J 4540 4270
preplace netloc mdm_USER2_0_MBDEBUG_1 1 5 1 2190 9270n
preplace netloc axi_iic_1_IIC 1 9 1 5770J 2150n
preplace netloc AXI_TRX_TRX_CONFIG_SPI 1 9 1 5970J 274n
preplace netloc S_AXI_3 1 8 1 4400 88n
preplace netloc axi_interconnect_0_M00_AXI 1 8 1 4720 2978n
preplace netloc mdm_USER2_0_microblaze_LMB_1 1 5 2 2180 7854 NJ
preplace netloc microblaze_0_M_AXI_DC 1 6 2 NJ 9300 3660
preplace netloc S_AXI1_2 1 8 1 4640 2378n
preplace netloc microblaze_0_dlmb_1 1 6 1 2840 7814n
preplace netloc microblaze_0_ilmb_1 1 6 1 2850 7834n
preplace netloc INT_ctrl_interrupt 1 5 1 2100 7598n
preplace netloc CLK3_50MHz_mig_diff_0 1 0 9 -60J 4770 NJ 4770 NJ 4770 NJ 4770 NJ 4770 NJ 4770 NJ 4770 NJ 4770 4590J
preplace netloc UART0_UART0 1 9 1 5760J 2358n
preplace netloc microblaze_0_axi_periph_interconnect_0_M03_AXI 1 7 2 3580 4800 4660J
preplace netloc S_AXI_4 1 8 1 4450 546n
preplace netloc S_AXI_7 1 7 2 3530J 4510 4240
preplace netloc S00_AXI_1 1 7 1 3620 5266n
preplace netloc mdm_USER2_0_M_AXI 1 5 4 2080J 5176 NJ 5176 3520J 5166 4680
preplace netloc s_axi_lite_1 1 8 1 4600 1752n
preplace netloc microblaze_0_M_AXI_IC 1 6 2 NJ 9320 3680
preplace netloc S_AXI1_3 1 7 2 3560J 4520 4250
preplace netloc S_AXI2_1 1 7 2 3590J 4530 4260
levelinfo -pg 1 -250 140 410 790 1190 1910 2533 3340 4090 5150 6040
pagesize -pg 1 -db -bbox -sgen -560 -30 6400 10630
"
}
0
