<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › include › cpu-sh4 › cpu › sh7757.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>sh7757.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __ASM_SH7757_H__</span>
<span class="cp">#define __ASM_SH7757_H__</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="cm">/* PTA */</span>
	<span class="n">GPIO_PTA0</span><span class="p">,</span> <span class="n">GPIO_PTA1</span><span class="p">,</span> <span class="n">GPIO_PTA2</span><span class="p">,</span> <span class="n">GPIO_PTA3</span><span class="p">,</span>
	<span class="n">GPIO_PTA4</span><span class="p">,</span> <span class="n">GPIO_PTA5</span><span class="p">,</span> <span class="n">GPIO_PTA6</span><span class="p">,</span> <span class="n">GPIO_PTA7</span><span class="p">,</span>

	<span class="cm">/* PTB */</span>
	<span class="n">GPIO_PTB0</span><span class="p">,</span> <span class="n">GPIO_PTB1</span><span class="p">,</span> <span class="n">GPIO_PTB2</span><span class="p">,</span> <span class="n">GPIO_PTB3</span><span class="p">,</span>
	<span class="n">GPIO_PTB4</span><span class="p">,</span> <span class="n">GPIO_PTB5</span><span class="p">,</span> <span class="n">GPIO_PTB6</span><span class="p">,</span> <span class="n">GPIO_PTB7</span><span class="p">,</span>

	<span class="cm">/* PTC */</span>
	<span class="n">GPIO_PTC0</span><span class="p">,</span> <span class="n">GPIO_PTC1</span><span class="p">,</span> <span class="n">GPIO_PTC2</span><span class="p">,</span> <span class="n">GPIO_PTC3</span><span class="p">,</span>
	<span class="n">GPIO_PTC4</span><span class="p">,</span> <span class="n">GPIO_PTC5</span><span class="p">,</span> <span class="n">GPIO_PTC6</span><span class="p">,</span> <span class="n">GPIO_PTC7</span><span class="p">,</span>

	<span class="cm">/* PTD */</span>
	<span class="n">GPIO_PTD0</span><span class="p">,</span> <span class="n">GPIO_PTD1</span><span class="p">,</span> <span class="n">GPIO_PTD2</span><span class="p">,</span> <span class="n">GPIO_PTD3</span><span class="p">,</span>
	<span class="n">GPIO_PTD4</span><span class="p">,</span> <span class="n">GPIO_PTD5</span><span class="p">,</span> <span class="n">GPIO_PTD6</span><span class="p">,</span> <span class="n">GPIO_PTD7</span><span class="p">,</span>

	<span class="cm">/* PTE */</span>
	<span class="n">GPIO_PTE0</span><span class="p">,</span> <span class="n">GPIO_PTE1</span><span class="p">,</span> <span class="n">GPIO_PTE2</span><span class="p">,</span> <span class="n">GPIO_PTE3</span><span class="p">,</span>
	<span class="n">GPIO_PTE4</span><span class="p">,</span> <span class="n">GPIO_PTE5</span><span class="p">,</span> <span class="n">GPIO_PTE6</span><span class="p">,</span> <span class="n">GPIO_PTE7</span><span class="p">,</span>

	<span class="cm">/* PTF */</span>
	<span class="n">GPIO_PTF0</span><span class="p">,</span> <span class="n">GPIO_PTF1</span><span class="p">,</span> <span class="n">GPIO_PTF2</span><span class="p">,</span> <span class="n">GPIO_PTF3</span><span class="p">,</span>
	<span class="n">GPIO_PTF4</span><span class="p">,</span> <span class="n">GPIO_PTF5</span><span class="p">,</span> <span class="n">GPIO_PTF6</span><span class="p">,</span> <span class="n">GPIO_PTF7</span><span class="p">,</span>

	<span class="cm">/* PTG */</span>
	<span class="n">GPIO_PTG0</span><span class="p">,</span> <span class="n">GPIO_PTG1</span><span class="p">,</span> <span class="n">GPIO_PTG2</span><span class="p">,</span> <span class="n">GPIO_PTG3</span><span class="p">,</span>
	<span class="n">GPIO_PTG4</span><span class="p">,</span> <span class="n">GPIO_PTG5</span><span class="p">,</span> <span class="n">GPIO_PTG6</span><span class="p">,</span> <span class="n">GPIO_PTG7</span><span class="p">,</span>

	<span class="cm">/* PTH */</span>
	<span class="n">GPIO_PTH0</span><span class="p">,</span> <span class="n">GPIO_PTH1</span><span class="p">,</span> <span class="n">GPIO_PTH2</span><span class="p">,</span> <span class="n">GPIO_PTH3</span><span class="p">,</span>
	<span class="n">GPIO_PTH4</span><span class="p">,</span> <span class="n">GPIO_PTH5</span><span class="p">,</span> <span class="n">GPIO_PTH6</span><span class="p">,</span> <span class="n">GPIO_PTH7</span><span class="p">,</span>

	<span class="cm">/* PTI */</span>
	<span class="n">GPIO_PTI0</span><span class="p">,</span> <span class="n">GPIO_PTI1</span><span class="p">,</span> <span class="n">GPIO_PTI2</span><span class="p">,</span> <span class="n">GPIO_PTI3</span><span class="p">,</span>
	<span class="n">GPIO_PTI4</span><span class="p">,</span> <span class="n">GPIO_PTI5</span><span class="p">,</span> <span class="n">GPIO_PTI6</span><span class="p">,</span> <span class="n">GPIO_PTI7</span><span class="p">,</span>

	<span class="cm">/* PTJ */</span>
	<span class="n">GPIO_PTJ0</span><span class="p">,</span> <span class="n">GPIO_PTJ1</span><span class="p">,</span> <span class="n">GPIO_PTJ2</span><span class="p">,</span> <span class="n">GPIO_PTJ3</span><span class="p">,</span>
	<span class="n">GPIO_PTJ4</span><span class="p">,</span> <span class="n">GPIO_PTJ5</span><span class="p">,</span> <span class="n">GPIO_PTJ6</span><span class="p">,</span> <span class="n">GPIO_PTJ7_RESV</span><span class="p">,</span>

	<span class="cm">/* PTK */</span>
	<span class="n">GPIO_PTK0</span><span class="p">,</span> <span class="n">GPIO_PTK1</span><span class="p">,</span> <span class="n">GPIO_PTK2</span><span class="p">,</span> <span class="n">GPIO_PTK3</span><span class="p">,</span>
	<span class="n">GPIO_PTK4</span><span class="p">,</span> <span class="n">GPIO_PTK5</span><span class="p">,</span> <span class="n">GPIO_PTK6</span><span class="p">,</span> <span class="n">GPIO_PTK7</span><span class="p">,</span>

	<span class="cm">/* PTL */</span>
	<span class="n">GPIO_PTL0</span><span class="p">,</span> <span class="n">GPIO_PTL1</span><span class="p">,</span> <span class="n">GPIO_PTL2</span><span class="p">,</span> <span class="n">GPIO_PTL3</span><span class="p">,</span>
	<span class="n">GPIO_PTL4</span><span class="p">,</span> <span class="n">GPIO_PTL5</span><span class="p">,</span> <span class="n">GPIO_PTL6</span><span class="p">,</span> <span class="n">GPIO_PTL7_RESV</span><span class="p">,</span>

	<span class="cm">/* PTM */</span>
	<span class="n">GPIO_PTM0</span><span class="p">,</span> <span class="n">GPIO_PTM1</span><span class="p">,</span> <span class="n">GPIO_PTM2</span><span class="p">,</span> <span class="n">GPIO_PTM3</span><span class="p">,</span>
	<span class="n">GPIO_PTM4</span><span class="p">,</span> <span class="n">GPIO_PTM5</span><span class="p">,</span> <span class="n">GPIO_PTM6</span><span class="p">,</span> <span class="n">GPIO_PTM7</span><span class="p">,</span>

	<span class="cm">/* PTN */</span>
	<span class="n">GPIO_PTN0</span><span class="p">,</span> <span class="n">GPIO_PTN1</span><span class="p">,</span> <span class="n">GPIO_PTN2</span><span class="p">,</span> <span class="n">GPIO_PTN3</span><span class="p">,</span>
	<span class="n">GPIO_PTN4</span><span class="p">,</span> <span class="n">GPIO_PTN5</span><span class="p">,</span> <span class="n">GPIO_PTN6</span><span class="p">,</span> <span class="n">GPIO_PTN7_RESV</span><span class="p">,</span>

	<span class="cm">/* PTO */</span>
	<span class="n">GPIO_PTO0</span><span class="p">,</span> <span class="n">GPIO_PTO1</span><span class="p">,</span> <span class="n">GPIO_PTO2</span><span class="p">,</span> <span class="n">GPIO_PTO3</span><span class="p">,</span>
	<span class="n">GPIO_PTO4</span><span class="p">,</span> <span class="n">GPIO_PTO5</span><span class="p">,</span> <span class="n">GPIO_PTO6</span><span class="p">,</span> <span class="n">GPIO_PTO7</span><span class="p">,</span>

	<span class="cm">/* PTP */</span>
	<span class="n">GPIO_PTP0</span><span class="p">,</span> <span class="n">GPIO_PTP1</span><span class="p">,</span> <span class="n">GPIO_PTP2</span><span class="p">,</span> <span class="n">GPIO_PTP3</span><span class="p">,</span>
	<span class="n">GPIO_PTP4</span><span class="p">,</span> <span class="n">GPIO_PTP5</span><span class="p">,</span> <span class="n">GPIO_PTP6</span><span class="p">,</span> <span class="n">GPIO_PTP7</span><span class="p">,</span>

	<span class="cm">/* PTQ */</span>
	<span class="n">GPIO_PTQ0</span><span class="p">,</span> <span class="n">GPIO_PTQ1</span><span class="p">,</span> <span class="n">GPIO_PTQ2</span><span class="p">,</span> <span class="n">GPIO_PTQ3</span><span class="p">,</span>
	<span class="n">GPIO_PTQ4</span><span class="p">,</span> <span class="n">GPIO_PTQ5</span><span class="p">,</span> <span class="n">GPIO_PTQ6</span><span class="p">,</span> <span class="n">GPIO_PTQ7_RESV</span><span class="p">,</span>

	<span class="cm">/* PTR */</span>
	<span class="n">GPIO_PTR0</span><span class="p">,</span> <span class="n">GPIO_PTR1</span><span class="p">,</span> <span class="n">GPIO_PTR2</span><span class="p">,</span> <span class="n">GPIO_PTR3</span><span class="p">,</span>
	<span class="n">GPIO_PTR4</span><span class="p">,</span> <span class="n">GPIO_PTR5</span><span class="p">,</span> <span class="n">GPIO_PTR6</span><span class="p">,</span> <span class="n">GPIO_PTR7</span><span class="p">,</span>

	<span class="cm">/* PTS */</span>
	<span class="n">GPIO_PTS0</span><span class="p">,</span> <span class="n">GPIO_PTS1</span><span class="p">,</span> <span class="n">GPIO_PTS2</span><span class="p">,</span> <span class="n">GPIO_PTS3</span><span class="p">,</span>
	<span class="n">GPIO_PTS4</span><span class="p">,</span> <span class="n">GPIO_PTS5</span><span class="p">,</span> <span class="n">GPIO_PTS6</span><span class="p">,</span> <span class="n">GPIO_PTS7</span><span class="p">,</span>

	<span class="cm">/* PTT */</span>
	<span class="n">GPIO_PTT0</span><span class="p">,</span> <span class="n">GPIO_PTT1</span><span class="p">,</span> <span class="n">GPIO_PTT2</span><span class="p">,</span> <span class="n">GPIO_PTT3</span><span class="p">,</span>
	<span class="n">GPIO_PTT4</span><span class="p">,</span> <span class="n">GPIO_PTT5</span><span class="p">,</span> <span class="n">GPIO_PTT6</span><span class="p">,</span> <span class="n">GPIO_PTT7</span><span class="p">,</span>

	<span class="cm">/* PTU */</span>
	<span class="n">GPIO_PTU0</span><span class="p">,</span> <span class="n">GPIO_PTU1</span><span class="p">,</span> <span class="n">GPIO_PTU2</span><span class="p">,</span> <span class="n">GPIO_PTU3</span><span class="p">,</span>
	<span class="n">GPIO_PTU4</span><span class="p">,</span> <span class="n">GPIO_PTU5</span><span class="p">,</span> <span class="n">GPIO_PTU6</span><span class="p">,</span> <span class="n">GPIO_PTU7</span><span class="p">,</span>

	<span class="cm">/* PTV */</span>
	<span class="n">GPIO_PTV0</span><span class="p">,</span> <span class="n">GPIO_PTV1</span><span class="p">,</span> <span class="n">GPIO_PTV2</span><span class="p">,</span> <span class="n">GPIO_PTV3</span><span class="p">,</span>
	<span class="n">GPIO_PTV4</span><span class="p">,</span> <span class="n">GPIO_PTV5</span><span class="p">,</span> <span class="n">GPIO_PTV6</span><span class="p">,</span> <span class="n">GPIO_PTV7</span><span class="p">,</span>

	<span class="cm">/* PTW */</span>
	<span class="n">GPIO_PTW0</span><span class="p">,</span> <span class="n">GPIO_PTW1</span><span class="p">,</span> <span class="n">GPIO_PTW2</span><span class="p">,</span> <span class="n">GPIO_PTW3</span><span class="p">,</span>
	<span class="n">GPIO_PTW4</span><span class="p">,</span> <span class="n">GPIO_PTW5</span><span class="p">,</span> <span class="n">GPIO_PTW6</span><span class="p">,</span> <span class="n">GPIO_PTW7</span><span class="p">,</span>

	<span class="cm">/* PTX */</span>
	<span class="n">GPIO_PTX0</span><span class="p">,</span> <span class="n">GPIO_PTX1</span><span class="p">,</span> <span class="n">GPIO_PTX2</span><span class="p">,</span> <span class="n">GPIO_PTX3</span><span class="p">,</span>
	<span class="n">GPIO_PTX4</span><span class="p">,</span> <span class="n">GPIO_PTX5</span><span class="p">,</span> <span class="n">GPIO_PTX6</span><span class="p">,</span> <span class="n">GPIO_PTX7</span><span class="p">,</span>

	<span class="cm">/* PTY */</span>
	<span class="n">GPIO_PTY0</span><span class="p">,</span> <span class="n">GPIO_PTY1</span><span class="p">,</span> <span class="n">GPIO_PTY2</span><span class="p">,</span> <span class="n">GPIO_PTY3</span><span class="p">,</span>
	<span class="n">GPIO_PTY4</span><span class="p">,</span> <span class="n">GPIO_PTY5</span><span class="p">,</span> <span class="n">GPIO_PTY6</span><span class="p">,</span> <span class="n">GPIO_PTY7</span><span class="p">,</span>

	<span class="cm">/* PTZ */</span>
	<span class="n">GPIO_PTZ0</span><span class="p">,</span> <span class="n">GPIO_PTZ1</span><span class="p">,</span> <span class="n">GPIO_PTZ2</span><span class="p">,</span> <span class="n">GPIO_PTZ3</span><span class="p">,</span>
	<span class="n">GPIO_PTZ4</span><span class="p">,</span> <span class="n">GPIO_PTZ5</span><span class="p">,</span> <span class="n">GPIO_PTZ6</span><span class="p">,</span> <span class="n">GPIO_PTZ7</span><span class="p">,</span>


	<span class="cm">/* PTA (mobule: LBSC, RGMII) */</span>
	<span class="n">GPIO_FN_BS</span><span class="p">,</span>	<span class="n">GPIO_FN_RDWR</span><span class="p">,</span>	<span class="n">GPIO_FN_WE1</span><span class="p">,</span>	<span class="n">GPIO_FN_RDY</span><span class="p">,</span>
	<span class="n">GPIO_FN_ET0_MDC</span><span class="p">,</span>	<span class="n">GPIO_FN_ET0_MDIO</span><span class="p">,</span>
	<span class="n">GPIO_FN_ET1_MDC</span><span class="p">,</span>	<span class="n">GPIO_FN_ET1_MDIO</span><span class="p">,</span>

	<span class="cm">/* PTB (mobule: INTC, ONFI, TMU) */</span>
	<span class="n">GPIO_FN_IRQ15</span><span class="p">,</span>	<span class="n">GPIO_FN_IRQ14</span><span class="p">,</span>	<span class="n">GPIO_FN_IRQ13</span><span class="p">,</span>	<span class="n">GPIO_FN_IRQ12</span><span class="p">,</span>
	<span class="n">GPIO_FN_IRQ11</span><span class="p">,</span>	<span class="n">GPIO_FN_IRQ10</span><span class="p">,</span>	<span class="n">GPIO_FN_IRQ9</span><span class="p">,</span>	<span class="n">GPIO_FN_IRQ8</span><span class="p">,</span>
	<span class="n">GPIO_FN_ON_NRE</span><span class="p">,</span>	<span class="n">GPIO_FN_ON_NWE</span><span class="p">,</span>	<span class="n">GPIO_FN_ON_NWP</span><span class="p">,</span>	<span class="n">GPIO_FN_ON_NCE0</span><span class="p">,</span>
	<span class="n">GPIO_FN_ON_R_B0</span><span class="p">,</span>	<span class="n">GPIO_FN_ON_ALE</span><span class="p">,</span>	<span class="n">GPIO_FN_ON_CLE</span><span class="p">,</span>
	<span class="n">GPIO_FN_TCLK</span><span class="p">,</span>

	<span class="cm">/* PTC (mobule: IRQ, PWMU) */</span>
	<span class="n">GPIO_FN_IRQ7</span><span class="p">,</span>	<span class="n">GPIO_FN_IRQ6</span><span class="p">,</span>	<span class="n">GPIO_FN_IRQ5</span><span class="p">,</span>	<span class="n">GPIO_FN_IRQ4</span><span class="p">,</span>
	<span class="n">GPIO_FN_IRQ3</span><span class="p">,</span>	<span class="n">GPIO_FN_IRQ2</span><span class="p">,</span>	<span class="n">GPIO_FN_IRQ1</span><span class="p">,</span>	<span class="n">GPIO_FN_IRQ0</span><span class="p">,</span>
	<span class="n">GPIO_FN_PWMU0</span><span class="p">,</span>	<span class="n">GPIO_FN_PWMU1</span><span class="p">,</span>	<span class="n">GPIO_FN_PWMU2</span><span class="p">,</span>	<span class="n">GPIO_FN_PWMU3</span><span class="p">,</span>
	<span class="n">GPIO_FN_PWMU4</span><span class="p">,</span>	<span class="n">GPIO_FN_PWMU5</span><span class="p">,</span>

	<span class="cm">/* PTD (mobule: SPI0, DMAC) */</span>
	<span class="n">GPIO_FN_SP0_MOSI</span><span class="p">,</span>	<span class="n">GPIO_FN_SP0_MISO</span><span class="p">,</span>	<span class="n">GPIO_FN_SP0_SCK</span><span class="p">,</span>
	<span class="n">GPIO_FN_SP0_SCK_FB</span><span class="p">,</span>	<span class="n">GPIO_FN_SP0_SS0</span><span class="p">,</span>	<span class="n">GPIO_FN_SP0_SS1</span><span class="p">,</span>
	<span class="n">GPIO_FN_SP0_SS2</span><span class="p">,</span>	<span class="n">GPIO_FN_SP0_SS3</span><span class="p">,</span>	<span class="n">GPIO_FN_DREQ0</span><span class="p">,</span>
	<span class="n">GPIO_FN_DACK0</span><span class="p">,</span>		<span class="n">GPIO_FN_TEND0</span><span class="p">,</span>

	<span class="cm">/* PTE (mobule: RMII) */</span>
	<span class="n">GPIO_FN_RMII0_CRS_DV</span><span class="p">,</span>	<span class="n">GPIO_FN_RMII0_TXD1</span><span class="p">,</span>	<span class="n">GPIO_FN_RMII0_TXD0</span><span class="p">,</span>
	<span class="n">GPIO_FN_RMII0_TXEN</span><span class="p">,</span>	<span class="n">GPIO_FN_RMII0_REFCLK</span><span class="p">,</span>	<span class="n">GPIO_FN_RMII0_RXD1</span><span class="p">,</span>
	<span class="n">GPIO_FN_RMII0_RXD0</span><span class="p">,</span>	<span class="n">GPIO_FN_RMII0_RX_ER</span><span class="p">,</span>

	<span class="cm">/* PTF (mobule: RMII, SerMux) */</span>
	<span class="n">GPIO_FN_RMII1_CRS_DV</span><span class="p">,</span>	<span class="n">GPIO_FN_RMII1_TXD1</span><span class="p">,</span>	<span class="n">GPIO_FN_RMII1_TXD0</span><span class="p">,</span>
	<span class="n">GPIO_FN_RMII1_TXEN</span><span class="p">,</span>	<span class="n">GPIO_FN_RMII1_REFCLK</span><span class="p">,</span>	<span class="n">GPIO_FN_RMII1_RXD1</span><span class="p">,</span>
	<span class="n">GPIO_FN_RMII1_RXD0</span><span class="p">,</span>	<span class="n">GPIO_FN_RMII1_RX_ER</span><span class="p">,</span>	<span class="n">GPIO_FN_RAC_RI</span><span class="p">,</span>

	<span class="cm">/* PTG (mobule: system, LBSC, LPC, WDT, LPC, eMMC) */</span>
	<span class="n">GPIO_FN_BOOTFMS</span><span class="p">,</span>		<span class="n">GPIO_FN_BOOTWP</span><span class="p">,</span>
	<span class="n">GPIO_FN_A25</span><span class="p">,</span>	<span class="n">GPIO_FN_A24</span><span class="p">,</span>	<span class="n">GPIO_FN_SERIRQ</span><span class="p">,</span>	<span class="n">GPIO_FN_WDTOVF</span><span class="p">,</span>
	<span class="n">GPIO_FN_LPCPD</span><span class="p">,</span>	<span class="n">GPIO_FN_LDRQ</span><span class="p">,</span>	<span class="n">GPIO_FN_MMCCLK</span><span class="p">,</span>	<span class="n">GPIO_FN_MMCCMD</span><span class="p">,</span>

	<span class="cm">/* PTH (mobule: SPI1, LPC, DMAC, ADC) */</span>
	<span class="n">GPIO_FN_SP1_MOSI</span><span class="p">,</span>		<span class="n">GPIO_FN_SP1_MISO</span><span class="p">,</span>
	<span class="n">GPIO_FN_SP1_SCK</span><span class="p">,</span>		<span class="n">GPIO_FN_SP1_SCK_FB</span><span class="p">,</span>
	<span class="n">GPIO_FN_SP1_SS0</span><span class="p">,</span>		<span class="n">GPIO_FN_SP1_SS1</span><span class="p">,</span>
	<span class="n">GPIO_FN_WP</span><span class="p">,</span>	<span class="n">GPIO_FN_FMS0</span><span class="p">,</span>	<span class="n">GPIO_FN_TEND1</span><span class="p">,</span>	<span class="n">GPIO_FN_DREQ1</span><span class="p">,</span>
	<span class="n">GPIO_FN_DACK1</span><span class="p">,</span>	<span class="n">GPIO_FN_ADTRG1</span><span class="p">,</span>	<span class="n">GPIO_FN_ADTRG0</span><span class="p">,</span>

	<span class="cm">/* PTI (mobule: LBSC, SDHI) */</span>
	<span class="n">GPIO_FN_D15</span><span class="p">,</span>	<span class="n">GPIO_FN_D14</span><span class="p">,</span>	<span class="n">GPIO_FN_D13</span><span class="p">,</span>	<span class="n">GPIO_FN_D12</span><span class="p">,</span>
	<span class="n">GPIO_FN_D11</span><span class="p">,</span>	<span class="n">GPIO_FN_D10</span><span class="p">,</span>	<span class="n">GPIO_FN_D9</span><span class="p">,</span>	<span class="n">GPIO_FN_D8</span><span class="p">,</span>
	<span class="n">GPIO_FN_SD_WP</span><span class="p">,</span>	<span class="n">GPIO_FN_SD_CD</span><span class="p">,</span>	<span class="n">GPIO_FN_SD_CLK</span><span class="p">,</span>	<span class="n">GPIO_FN_SD_CMD</span><span class="p">,</span>
	<span class="n">GPIO_FN_SD_D3</span><span class="p">,</span>	<span class="n">GPIO_FN_SD_D2</span><span class="p">,</span>	<span class="n">GPIO_FN_SD_D1</span><span class="p">,</span>	<span class="n">GPIO_FN_SD_D0</span><span class="p">,</span>

	<span class="cm">/* PTJ (mobule: SCIF234) */</span>
	<span class="n">GPIO_FN_RTS3</span><span class="p">,</span>	<span class="n">GPIO_FN_CTS3</span><span class="p">,</span>	<span class="n">GPIO_FN_TXD3</span><span class="p">,</span>	<span class="n">GPIO_FN_RXD3</span><span class="p">,</span>
	<span class="n">GPIO_FN_RTS4</span><span class="p">,</span>	<span class="n">GPIO_FN_RXD4</span><span class="p">,</span>	<span class="n">GPIO_FN_TXD4</span><span class="p">,</span>

	<span class="cm">/* PTK (mobule: SERMUX, LBSC, SCIF) */</span>
	<span class="n">GPIO_FN_COM2_TXD</span><span class="p">,</span>	<span class="n">GPIO_FN_COM2_RXD</span><span class="p">,</span>	<span class="n">GPIO_FN_COM2_RTS</span><span class="p">,</span>
	<span class="n">GPIO_FN_COM2_CTS</span><span class="p">,</span>	<span class="n">GPIO_FN_COM2_DTR</span><span class="p">,</span>	<span class="n">GPIO_FN_COM2_DSR</span><span class="p">,</span>
	<span class="n">GPIO_FN_COM2_DCD</span><span class="p">,</span>	<span class="n">GPIO_FN_CLKOUT</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCK2</span><span class="p">,</span>		<span class="n">GPIO_FN_SCK4</span><span class="p">,</span>	<span class="n">GPIO_FN_SCK3</span><span class="p">,</span>

	<span class="cm">/* PTL (mobule: SERMUX, SCIF, LBSC, AUD) */</span>
	<span class="n">GPIO_FN_RAC_RXD</span><span class="p">,</span>	<span class="n">GPIO_FN_RAC_RTS</span><span class="p">,</span>	<span class="n">GPIO_FN_RAC_CTS</span><span class="p">,</span>
	<span class="n">GPIO_FN_RAC_DTR</span><span class="p">,</span>	<span class="n">GPIO_FN_RAC_DSR</span><span class="p">,</span>	<span class="n">GPIO_FN_RAC_DCD</span><span class="p">,</span>
	<span class="n">GPIO_FN_RAC_TXD</span><span class="p">,</span>	<span class="n">GPIO_FN_RXD2</span><span class="p">,</span>		<span class="n">GPIO_FN_CS5</span><span class="p">,</span>
	<span class="n">GPIO_FN_CS6</span><span class="p">,</span>		<span class="n">GPIO_FN_AUDSYNC</span><span class="p">,</span>	<span class="n">GPIO_FN_AUDCK</span><span class="p">,</span>
	<span class="n">GPIO_FN_TXD2</span><span class="p">,</span>

	<span class="cm">/* PTM (mobule: LBSC, IIC) */</span>
	<span class="n">GPIO_FN_CS4</span><span class="p">,</span>	<span class="n">GPIO_FN_RD</span><span class="p">,</span>	<span class="n">GPIO_FN_WE0</span><span class="p">,</span>	<span class="n">GPIO_FN_CS0</span><span class="p">,</span>
	<span class="n">GPIO_FN_SDA6</span><span class="p">,</span>	<span class="n">GPIO_FN_SCL6</span><span class="p">,</span>	<span class="n">GPIO_FN_SDA7</span><span class="p">,</span>	<span class="n">GPIO_FN_SCL7</span><span class="p">,</span>

	<span class="cm">/* PTN (mobule: USB, JMC, SGPIO, WDT) */</span>
	<span class="n">GPIO_FN_VBUS_EN</span><span class="p">,</span>	<span class="n">GPIO_FN_VBUS_OC</span><span class="p">,</span>	<span class="n">GPIO_FN_JMCTCK</span><span class="p">,</span>
	<span class="n">GPIO_FN_JMCTMS</span><span class="p">,</span>		<span class="n">GPIO_FN_JMCTDO</span><span class="p">,</span>		<span class="n">GPIO_FN_JMCTDI</span><span class="p">,</span>
	<span class="n">GPIO_FN_JMCTRST</span><span class="p">,</span>
	<span class="n">GPIO_FN_SGPIO1_CLK</span><span class="p">,</span>	<span class="n">GPIO_FN_SGPIO1_LOAD</span><span class="p">,</span>	<span class="n">GPIO_FN_SGPIO1_DI</span><span class="p">,</span>
	<span class="n">GPIO_FN_SGPIO1_DO</span><span class="p">,</span>	<span class="n">GPIO_FN_SUB_CLKIN</span><span class="p">,</span>

	<span class="cm">/* PTO (mobule: SGPIO, SerMux) */</span>
	<span class="n">GPIO_FN_SGPIO0_CLK</span><span class="p">,</span>	<span class="n">GPIO_FN_SGPIO0_LOAD</span><span class="p">,</span>	<span class="n">GPIO_FN_SGPIO0_DI</span><span class="p">,</span>
	<span class="n">GPIO_FN_SGPIO0_DO</span><span class="p">,</span>	<span class="n">GPIO_FN_SGPIO2_CLK</span><span class="p">,</span>	<span class="n">GPIO_FN_SGPIO2_LOAD</span><span class="p">,</span>
	<span class="n">GPIO_FN_SGPIO2_DI</span><span class="p">,</span>	<span class="n">GPIO_FN_SGPIO2_DO</span><span class="p">,</span>	<span class="n">GPIO_FN_COM1_TXD</span><span class="p">,</span>
	<span class="n">GPIO_FN_COM1_RXD</span><span class="p">,</span>	<span class="n">GPIO_FN_COM1_RTS</span><span class="p">,</span>	<span class="n">GPIO_FN_COM1_CTS</span><span class="p">,</span>

	<span class="cm">/* PTQ (mobule: LPC) */</span>
	<span class="n">GPIO_FN_LAD3</span><span class="p">,</span>	<span class="n">GPIO_FN_LAD2</span><span class="p">,</span>	<span class="n">GPIO_FN_LAD1</span><span class="p">,</span>	<span class="n">GPIO_FN_LAD0</span><span class="p">,</span>
	<span class="n">GPIO_FN_LFRAME</span><span class="p">,</span>	<span class="n">GPIO_FN_LRESET</span><span class="p">,</span>	<span class="n">GPIO_FN_LCLK</span><span class="p">,</span>

	<span class="cm">/* PTR (mobule: GRA, IIC) */</span>
	<span class="n">GPIO_FN_DDC3</span><span class="p">,</span>	<span class="n">GPIO_FN_DDC2</span><span class="p">,</span>	<span class="n">GPIO_FN_SDA2</span><span class="p">,</span>	<span class="n">GPIO_FN_SCL2</span><span class="p">,</span>
	<span class="n">GPIO_FN_SDA1</span><span class="p">,</span>	<span class="n">GPIO_FN_SCL1</span><span class="p">,</span>	<span class="n">GPIO_FN_SDA0</span><span class="p">,</span>	<span class="n">GPIO_FN_SCL0</span><span class="p">,</span>
	<span class="n">GPIO_FN_SDA8</span><span class="p">,</span>	<span class="n">GPIO_FN_SCL8</span><span class="p">,</span>

	<span class="cm">/* PTS (mobule: GRA, IIC) */</span>
	<span class="n">GPIO_FN_DDC1</span><span class="p">,</span>	<span class="n">GPIO_FN_DDC0</span><span class="p">,</span>	<span class="n">GPIO_FN_SDA5</span><span class="p">,</span>	<span class="n">GPIO_FN_SCL5</span><span class="p">,</span>
	<span class="n">GPIO_FN_SDA4</span><span class="p">,</span>	<span class="n">GPIO_FN_SCL4</span><span class="p">,</span>	<span class="n">GPIO_FN_SDA3</span><span class="p">,</span>	<span class="n">GPIO_FN_SCL3</span><span class="p">,</span>
	<span class="n">GPIO_FN_SDA9</span><span class="p">,</span>	<span class="n">GPIO_FN_SCL9</span><span class="p">,</span>

	<span class="cm">/* PTT (mobule: PWMX, AUD) */</span>
	<span class="n">GPIO_FN_PWMX7</span><span class="p">,</span>	<span class="n">GPIO_FN_PWMX6</span><span class="p">,</span>	<span class="n">GPIO_FN_PWMX5</span><span class="p">,</span>	<span class="n">GPIO_FN_PWMX4</span><span class="p">,</span>
	<span class="n">GPIO_FN_PWMX3</span><span class="p">,</span>	<span class="n">GPIO_FN_PWMX2</span><span class="p">,</span>	<span class="n">GPIO_FN_PWMX1</span><span class="p">,</span>	<span class="n">GPIO_FN_PWMX0</span><span class="p">,</span>
	<span class="n">GPIO_FN_AUDATA3</span><span class="p">,</span>	<span class="n">GPIO_FN_AUDATA2</span><span class="p">,</span>	<span class="n">GPIO_FN_AUDATA1</span><span class="p">,</span>
	<span class="n">GPIO_FN_AUDATA0</span><span class="p">,</span>	<span class="n">GPIO_FN_STATUS1</span><span class="p">,</span>	<span class="n">GPIO_FN_STATUS0</span><span class="p">,</span>

	<span class="cm">/* PTU (mobule: LPC, APM) */</span>
	<span class="n">GPIO_FN_LGPIO7</span><span class="p">,</span>	<span class="n">GPIO_FN_LGPIO6</span><span class="p">,</span>	<span class="n">GPIO_FN_LGPIO5</span><span class="p">,</span>	<span class="n">GPIO_FN_LGPIO4</span><span class="p">,</span>
	<span class="n">GPIO_FN_LGPIO3</span><span class="p">,</span>	<span class="n">GPIO_FN_LGPIO2</span><span class="p">,</span>	<span class="n">GPIO_FN_LGPIO1</span><span class="p">,</span>	<span class="n">GPIO_FN_LGPIO0</span><span class="p">,</span>
	<span class="n">GPIO_FN_APMONCTL_O</span><span class="p">,</span>	<span class="n">GPIO_FN_APMPWBTOUT_O</span><span class="p">,</span>	<span class="n">GPIO_FN_APMSCI_O</span><span class="p">,</span>
	<span class="n">GPIO_FN_APMVDDON</span><span class="p">,</span>	<span class="n">GPIO_FN_APMSLPBTN</span><span class="p">,</span>	<span class="n">GPIO_FN_APMPWRBTN</span><span class="p">,</span>
	<span class="n">GPIO_FN_APMS5N</span><span class="p">,</span>		<span class="n">GPIO_FN_APMS3N</span><span class="p">,</span>

	<span class="cm">/* PTV (mobule: LBSC, SerMux, R-SPI, EVC, GRA) */</span>
	<span class="n">GPIO_FN_A23</span><span class="p">,</span>	<span class="n">GPIO_FN_A22</span><span class="p">,</span>	<span class="n">GPIO_FN_A21</span><span class="p">,</span>	<span class="n">GPIO_FN_A20</span><span class="p">,</span>
	<span class="n">GPIO_FN_A19</span><span class="p">,</span>	<span class="n">GPIO_FN_A18</span><span class="p">,</span>	<span class="n">GPIO_FN_A17</span><span class="p">,</span>	<span class="n">GPIO_FN_A16</span><span class="p">,</span>
	<span class="n">GPIO_FN_COM2_RI</span><span class="p">,</span>	<span class="n">GPIO_FN_R_SPI_MOSI</span><span class="p">,</span>	<span class="n">GPIO_FN_R_SPI_MISO</span><span class="p">,</span>
	<span class="n">GPIO_FN_R_SPI_RSPCK</span><span class="p">,</span>	<span class="n">GPIO_FN_R_SPI_SSL0</span><span class="p">,</span>	<span class="n">GPIO_FN_R_SPI_SSL1</span><span class="p">,</span>
	<span class="n">GPIO_FN_EVENT7</span><span class="p">,</span>		<span class="n">GPIO_FN_EVENT6</span><span class="p">,</span>		<span class="n">GPIO_FN_VBIOS_DI</span><span class="p">,</span>
	<span class="n">GPIO_FN_VBIOS_DO</span><span class="p">,</span>	<span class="n">GPIO_FN_VBIOS_CLK</span><span class="p">,</span>	<span class="n">GPIO_FN_VBIOS_CS</span><span class="p">,</span>

	<span class="cm">/* PTW (mobule: LBSC, EVC, SCIF) */</span>
	<span class="n">GPIO_FN_A15</span><span class="p">,</span>	<span class="n">GPIO_FN_A14</span><span class="p">,</span>	<span class="n">GPIO_FN_A13</span><span class="p">,</span>	<span class="n">GPIO_FN_A12</span><span class="p">,</span>
	<span class="n">GPIO_FN_A11</span><span class="p">,</span>	<span class="n">GPIO_FN_A10</span><span class="p">,</span>	<span class="n">GPIO_FN_A9</span><span class="p">,</span>	<span class="n">GPIO_FN_A8</span><span class="p">,</span>
	<span class="n">GPIO_FN_EVENT5</span><span class="p">,</span>	<span class="n">GPIO_FN_EVENT4</span><span class="p">,</span>	<span class="n">GPIO_FN_EVENT3</span><span class="p">,</span>	<span class="n">GPIO_FN_EVENT2</span><span class="p">,</span>
	<span class="n">GPIO_FN_EVENT1</span><span class="p">,</span>	<span class="n">GPIO_FN_EVENT0</span><span class="p">,</span>	<span class="n">GPIO_FN_CTS4</span><span class="p">,</span>	<span class="n">GPIO_FN_CTS2</span><span class="p">,</span>

	<span class="cm">/* PTX (mobule: LBSC, SCIF, SIM) */</span>
	<span class="n">GPIO_FN_A7</span><span class="p">,</span>	<span class="n">GPIO_FN_A6</span><span class="p">,</span>	<span class="n">GPIO_FN_A5</span><span class="p">,</span>	<span class="n">GPIO_FN_A4</span><span class="p">,</span>
	<span class="n">GPIO_FN_A3</span><span class="p">,</span>	<span class="n">GPIO_FN_A2</span><span class="p">,</span>	<span class="n">GPIO_FN_A1</span><span class="p">,</span>	<span class="n">GPIO_FN_A0</span><span class="p">,</span>
	<span class="n">GPIO_FN_RTS2</span><span class="p">,</span>	<span class="n">GPIO_FN_SIM_D</span><span class="p">,</span>	<span class="n">GPIO_FN_SIM_CLK</span><span class="p">,</span> <span class="n">GPIO_FN_SIM_RST</span><span class="p">,</span>

	<span class="cm">/* PTY (mobule: LBSC) */</span>
	<span class="n">GPIO_FN_D7</span><span class="p">,</span>	<span class="n">GPIO_FN_D6</span><span class="p">,</span>	<span class="n">GPIO_FN_D5</span><span class="p">,</span>	<span class="n">GPIO_FN_D4</span><span class="p">,</span>
	<span class="n">GPIO_FN_D3</span><span class="p">,</span>	<span class="n">GPIO_FN_D2</span><span class="p">,</span>	<span class="n">GPIO_FN_D1</span><span class="p">,</span>	<span class="n">GPIO_FN_D0</span><span class="p">,</span>

	<span class="cm">/* PTZ (mobule: eMMC, ONFI) */</span>
	<span class="n">GPIO_FN_MMCDAT7</span><span class="p">,</span>	<span class="n">GPIO_FN_MMCDAT6</span><span class="p">,</span>	<span class="n">GPIO_FN_MMCDAT5</span><span class="p">,</span>
	<span class="n">GPIO_FN_MMCDAT4</span><span class="p">,</span>	<span class="n">GPIO_FN_MMCDAT3</span><span class="p">,</span>	<span class="n">GPIO_FN_MMCDAT2</span><span class="p">,</span>
	<span class="n">GPIO_FN_MMCDAT1</span><span class="p">,</span>	<span class="n">GPIO_FN_MMCDAT0</span><span class="p">,</span>
	<span class="n">GPIO_FN_ON_DQ7</span><span class="p">,</span>	<span class="n">GPIO_FN_ON_DQ6</span><span class="p">,</span>	<span class="n">GPIO_FN_ON_DQ5</span><span class="p">,</span>	<span class="n">GPIO_FN_ON_DQ4</span><span class="p">,</span>
	<span class="n">GPIO_FN_ON_DQ3</span><span class="p">,</span>	<span class="n">GPIO_FN_ON_DQ2</span><span class="p">,</span>	<span class="n">GPIO_FN_ON_DQ1</span><span class="p">,</span>	<span class="n">GPIO_FN_ON_DQ0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">SHDMA_SLAVE_INVALID</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_SDHI_TX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_SDHI_RX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_MMCIF_TX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_MMCIF_RX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_SCIF2_TX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_SCIF2_RX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_SCIF3_TX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_SCIF3_RX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_SCIF4_TX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_SCIF4_RX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_RIIC0_TX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_RIIC0_RX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_RIIC1_TX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_RIIC1_RX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_RIIC2_TX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_RIIC2_RX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_RIIC3_TX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_RIIC3_RX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_RIIC4_TX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_RIIC4_RX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_RIIC5_TX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_RIIC5_RX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_RIIC6_TX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_RIIC6_RX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_RIIC7_TX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_RIIC7_RX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_RIIC8_TX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_RIIC8_RX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_RIIC9_TX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_RIIC9_RX</span><span class="p">,</span>
<span class="p">};</span>
<span class="cp">#endif </span><span class="cm">/* __ASM_SH7757_H__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
