#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~226.addr1[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.in[1] (.names)                                                                                                            0.997     1.259
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.out[0] (.names)                                                                                                           0.235     1.494
dummy_implicit_memory_output~226.addr1[0] (dual_port_ram)                                                                                                                   1.287     2.781
data arrival time                                                                                                                                                                     2.781

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~226.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.781
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.247


#Path 2
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~234.addr1[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.in[1] (.names)                                                                                                            0.997     1.259
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.out[0] (.names)                                                                                                           0.235     1.494
dummy_implicit_memory_output~234.addr1[0] (dual_port_ram)                                                                                                                   1.287     2.781
data arrival time                                                                                                                                                                     2.781

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~234.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.781
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.247


#Path 3
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~233.addr1[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.in[1] (.names)                                                                                                            0.997     1.259
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.out[0] (.names)                                                                                                           0.235     1.494
dummy_implicit_memory_output~233.addr1[0] (dual_port_ram)                                                                                                                   1.287     2.781
data arrival time                                                                                                                                                                     2.781

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~233.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.781
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.247


#Path 4
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~232.addr1[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.in[1] (.names)                                                                                                            0.997     1.259
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.out[0] (.names)                                                                                                           0.235     1.494
dummy_implicit_memory_output~232.addr1[0] (dual_port_ram)                                                                                                                   1.287     2.781
data arrival time                                                                                                                                                                     2.781

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~232.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.781
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.247


#Path 5
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~231.addr1[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.in[1] (.names)                                                                                                            0.997     1.259
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.out[0] (.names)                                                                                                           0.235     1.494
dummy_implicit_memory_output~231.addr1[0] (dual_port_ram)                                                                                                                   1.287     2.781
data arrival time                                                                                                                                                                     2.781

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~231.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.781
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.247


#Path 6
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~230.addr1[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.in[1] (.names)                                                                                                            0.997     1.259
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.out[0] (.names)                                                                                                           0.235     1.494
dummy_implicit_memory_output~230.addr1[0] (dual_port_ram)                                                                                                                   1.287     2.781
data arrival time                                                                                                                                                                     2.781

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~230.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.781
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.247


#Path 7
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~229.addr1[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.in[1] (.names)                                                                                                            0.997     1.259
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.out[0] (.names)                                                                                                           0.235     1.494
dummy_implicit_memory_output~229.addr1[0] (dual_port_ram)                                                                                                                   1.287     2.781
data arrival time                                                                                                                                                                     2.781

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~229.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.781
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.247


#Path 8
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~228.addr1[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.in[1] (.names)                                                                                                            0.997     1.259
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.out[0] (.names)                                                                                                           0.235     1.494
dummy_implicit_memory_output~228.addr1[0] (dual_port_ram)                                                                                                                   1.287     2.781
data arrival time                                                                                                                                                                     2.781

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~228.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.781
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.247


#Path 9
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~227.addr1[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.in[1] (.names)                                                                                                            0.997     1.259
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.out[0] (.names)                                                                                                           0.235     1.494
dummy_implicit_memory_output~227.addr1[0] (dual_port_ram)                                                                                                                   1.287     2.781
data arrival time                                                                                                                                                                     2.781

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~227.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.781
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.247


#Path 10
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~235.addr1[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.in[1] (.names)                                                                                                            0.997     1.259
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.out[0] (.names)                                                                                                           0.235     1.494
dummy_implicit_memory_output~235.addr1[0] (dual_port_ram)                                                                                                                   1.287     2.781
data arrival time                                                                                                                                                                     2.781

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~235.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.781
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.247


#Path 11
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~225.addr1[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.in[1] (.names)                                                                                                            0.997     1.259
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.out[0] (.names)                                                                                                           0.235     1.494
dummy_implicit_memory_output~225.addr1[0] (dual_port_ram)                                                                                                                   1.287     2.781
data arrival time                                                                                                                                                                     2.781

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~225.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.781
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.247


#Path 12
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~224.addr1[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.in[1] (.names)                                                                                                            0.997     1.259
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.out[0] (.names)                                                                                                           0.235     1.494
dummy_implicit_memory_output~224.addr1[0] (dual_port_ram)                                                                                                                   1.287     2.781
data arrival time                                                                                                                                                                     2.781

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~224.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.781
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.247


#Path 13
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~223.addr1[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.in[1] (.names)                                                                                                            0.997     1.259
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.out[0] (.names)                                                                                                           0.235     1.494
dummy_implicit_memory_output~223.addr1[0] (dual_port_ram)                                                                                                                   1.287     2.781
data arrival time                                                                                                                                                                     2.781

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~223.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.781
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.247


#Path 14
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~222.addr1[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.in[1] (.names)                                                                                                            0.997     1.259
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.out[0] (.names)                                                                                                           0.235     1.494
dummy_implicit_memory_output~222.addr1[0] (dual_port_ram)                                                                                                                   1.287     2.781
data arrival time                                                                                                                                                                     2.781

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~222.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.781
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.247


#Path 15
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~221.addr1[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.in[1] (.names)                                                                                                            0.997     1.259
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.out[0] (.names)                                                                                                           0.235     1.494
dummy_implicit_memory_output~221.addr1[0] (dual_port_ram)                                                                                                                   1.287     2.781
data arrival time                                                                                                                                                                     2.781

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~221.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.781
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.247


#Path 16
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~220.addr1[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.in[1] (.names)                                                                                                            0.997     1.259
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.out[0] (.names)                                                                                                           0.235     1.494
dummy_implicit_memory_output~220.addr1[0] (dual_port_ram)                                                                                                                   1.287     2.781
data arrival time                                                                                                                                                                     2.781

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~220.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.781
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.247


#Path 17
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~255.addr1[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.in[1] (.names)                                                                                                            0.997     1.259
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.out[0] (.names)                                                                                                           0.235     1.494
dummy_implicit_memory_output~255.addr1[0] (dual_port_ram)                                                                                                                   1.287     2.781
data arrival time                                                                                                                                                                     2.781

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~255.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.781
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.247


#Path 18
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~236.addr1[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.in[1] (.names)                                                                                                            0.997     1.259
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.out[0] (.names)                                                                                                           0.235     1.494
dummy_implicit_memory_output~236.addr1[0] (dual_port_ram)                                                                                                                   1.287     2.781
data arrival time                                                                                                                                                                     2.781

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~236.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.781
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.247


#Path 19
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~237.addr1[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.in[1] (.names)                                                                                                            0.997     1.259
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.out[0] (.names)                                                                                                           0.235     1.494
dummy_implicit_memory_output~237.addr1[0] (dual_port_ram)                                                                                                                   1.287     2.781
data arrival time                                                                                                                                                                     2.781

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~237.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.781
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.247


#Path 20
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~238.addr1[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.in[1] (.names)                                                                                                            0.997     1.259
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.out[0] (.names)                                                                                                           0.235     1.494
dummy_implicit_memory_output~238.addr1[0] (dual_port_ram)                                                                                                                   1.287     2.781
data arrival time                                                                                                                                                                     2.781

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~238.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.781
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.247


#Path 21
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~239.addr1[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.in[1] (.names)                                                                                                            0.997     1.259
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.out[0] (.names)                                                                                                           0.235     1.494
dummy_implicit_memory_output~239.addr1[0] (dual_port_ram)                                                                                                                   1.287     2.781
data arrival time                                                                                                                                                                     2.781

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~239.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.781
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.247


#Path 22
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~240.addr1[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.in[1] (.names)                                                                                                            0.997     1.259
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.out[0] (.names)                                                                                                           0.235     1.494
dummy_implicit_memory_output~240.addr1[0] (dual_port_ram)                                                                                                                   1.287     2.781
data arrival time                                                                                                                                                                     2.781

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~240.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.781
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.247


#Path 23
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~241.addr1[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.in[1] (.names)                                                                                                            0.997     1.259
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.out[0] (.names)                                                                                                           0.235     1.494
dummy_implicit_memory_output~241.addr1[0] (dual_port_ram)                                                                                                                   1.287     2.781
data arrival time                                                                                                                                                                     2.781

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~241.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.781
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.247


#Path 24
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~242.addr1[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.in[1] (.names)                                                                                                            0.997     1.259
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.out[0] (.names)                                                                                                           0.235     1.494
dummy_implicit_memory_output~242.addr1[0] (dual_port_ram)                                                                                                                   1.287     2.781
data arrival time                                                                                                                                                                     2.781

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~242.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.781
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.247


#Path 25
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~243.addr1[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.in[1] (.names)                                                                                                            0.997     1.259
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.out[0] (.names)                                                                                                           0.235     1.494
dummy_implicit_memory_output~243.addr1[0] (dual_port_ram)                                                                                                                   1.287     2.781
data arrival time                                                                                                                                                                     2.781

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~243.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.781
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.247


#Path 26
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~244.addr1[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.in[1] (.names)                                                                                                            0.997     1.259
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.out[0] (.names)                                                                                                           0.235     1.494
dummy_implicit_memory_output~244.addr1[0] (dual_port_ram)                                                                                                                   1.287     2.781
data arrival time                                                                                                                                                                     2.781

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~244.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.781
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.247


#Path 27
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~245.addr1[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.in[1] (.names)                                                                                                            0.997     1.259
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.out[0] (.names)                                                                                                           0.235     1.494
dummy_implicit_memory_output~245.addr1[0] (dual_port_ram)                                                                                                                   1.287     2.781
data arrival time                                                                                                                                                                     2.781

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~245.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.781
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.247


#Path 28
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~246.addr1[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.in[1] (.names)                                                                                                            0.997     1.259
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.out[0] (.names)                                                                                                           0.235     1.494
dummy_implicit_memory_output~246.addr1[0] (dual_port_ram)                                                                                                                   1.287     2.781
data arrival time                                                                                                                                                                     2.781

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~246.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.781
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.247


#Path 29
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~247.addr1[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.in[1] (.names)                                                                                                            0.997     1.259
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.out[0] (.names)                                                                                                           0.235     1.494
dummy_implicit_memory_output~247.addr1[0] (dual_port_ram)                                                                                                                   1.287     2.781
data arrival time                                                                                                                                                                     2.781

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~247.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.781
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.247


#Path 30
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~248.addr1[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.in[1] (.names)                                                                                                            0.997     1.259
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.out[0] (.names)                                                                                                           0.235     1.494
dummy_implicit_memory_output~248.addr1[0] (dual_port_ram)                                                                                                                   1.287     2.781
data arrival time                                                                                                                                                                     2.781

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~248.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.781
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.247


#Path 31
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~249.addr1[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.in[1] (.names)                                                                                                            0.997     1.259
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.out[0] (.names)                                                                                                           0.235     1.494
dummy_implicit_memory_output~249.addr1[0] (dual_port_ram)                                                                                                                   1.287     2.781
data arrival time                                                                                                                                                                     2.781

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~249.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.781
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.247


#Path 32
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~250.addr1[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.in[1] (.names)                                                                                                            0.997     1.259
matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658.out[0] (.names)                                                                                                           0.235     1.494
dummy_implicit_memory_output~250.addr1[0] (dual_port_ram)                                                                                                                   1.287     2.781
data arrival time                                                                                                                                                                     2.781

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~250.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.781
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.247


#Path 33
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~487.addr2[2] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.in[1] (.names)                                                                                            0.837     1.100
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.out[0] (.names)                                                                                           0.235     1.335
dummy_implicit_memory_output~487.addr2[2] (dual_port_ram)                                                                                                                   1.342     2.676
data arrival time                                                                                                                                                                     2.676

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~487.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.676
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.143


#Path 34
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~507.addr2[2] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.in[1] (.names)                                                                                            0.837     1.100
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.out[0] (.names)                                                                                           0.235     1.335
dummy_implicit_memory_output~507.addr2[2] (dual_port_ram)                                                                                                                   1.342     2.676
data arrival time                                                                                                                                                                     2.676

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~507.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.676
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.143


#Path 35
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~448.addr2[2] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.in[1] (.names)                                                                                            0.837     1.100
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.out[0] (.names)                                                                                           0.235     1.335
dummy_implicit_memory_output~448.addr2[2] (dual_port_ram)                                                                                                                   1.342     2.676
data arrival time                                                                                                                                                                     2.676

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~448.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.676
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.143


#Path 36
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~477.addr2[2] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.in[1] (.names)                                                                                            0.837     1.100
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.out[0] (.names)                                                                                           0.235     1.335
dummy_implicit_memory_output~477.addr2[2] (dual_port_ram)                                                                                                                   1.342     2.676
data arrival time                                                                                                                                                                     2.676

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~477.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.676
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.143


#Path 37
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~478.addr2[2] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.in[1] (.names)                                                                                            0.837     1.100
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.out[0] (.names)                                                                                           0.235     1.335
dummy_implicit_memory_output~478.addr2[2] (dual_port_ram)                                                                                                                   1.342     2.676
data arrival time                                                                                                                                                                     2.676

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~478.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.676
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.143


#Path 38
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~479.addr2[2] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.in[1] (.names)                                                                                            0.837     1.100
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.out[0] (.names)                                                                                           0.235     1.335
dummy_implicit_memory_output~479.addr2[2] (dual_port_ram)                                                                                                                   1.342     2.676
data arrival time                                                                                                                                                                     2.676

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~479.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.676
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.143


#Path 39
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~480.addr2[2] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.in[1] (.names)                                                                                            0.837     1.100
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.out[0] (.names)                                                                                           0.235     1.335
dummy_implicit_memory_output~480.addr2[2] (dual_port_ram)                                                                                                                   1.342     2.676
data arrival time                                                                                                                                                                     2.676

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~480.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.676
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.143


#Path 40
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~481.addr2[2] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.in[1] (.names)                                                                                            0.837     1.100
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.out[0] (.names)                                                                                           0.235     1.335
dummy_implicit_memory_output~481.addr2[2] (dual_port_ram)                                                                                                                   1.342     2.676
data arrival time                                                                                                                                                                     2.676

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~481.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.676
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.143


#Path 41
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~482.addr2[2] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.in[1] (.names)                                                                                            0.837     1.100
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.out[0] (.names)                                                                                           0.235     1.335
dummy_implicit_memory_output~482.addr2[2] (dual_port_ram)                                                                                                                   1.342     2.676
data arrival time                                                                                                                                                                     2.676

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~482.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.676
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.143


#Path 42
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~483.addr2[2] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.in[1] (.names)                                                                                            0.837     1.100
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.out[0] (.names)                                                                                           0.235     1.335
dummy_implicit_memory_output~483.addr2[2] (dual_port_ram)                                                                                                                   1.342     2.676
data arrival time                                                                                                                                                                     2.676

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~483.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.676
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.143


#Path 43
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~484.addr2[2] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.in[1] (.names)                                                                                            0.837     1.100
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.out[0] (.names)                                                                                           0.235     1.335
dummy_implicit_memory_output~484.addr2[2] (dual_port_ram)                                                                                                                   1.342     2.676
data arrival time                                                                                                                                                                     2.676

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~484.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.676
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.143


#Path 44
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~485.addr2[2] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.in[1] (.names)                                                                                            0.837     1.100
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.out[0] (.names)                                                                                           0.235     1.335
dummy_implicit_memory_output~485.addr2[2] (dual_port_ram)                                                                                                                   1.342     2.676
data arrival time                                                                                                                                                                     2.676

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~485.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.676
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.143


#Path 45
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~486.addr2[2] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.in[1] (.names)                                                                                            0.837     1.100
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.out[0] (.names)                                                                                           0.235     1.335
dummy_implicit_memory_output~486.addr2[2] (dual_port_ram)                                                                                                                   1.342     2.676
data arrival time                                                                                                                                                                     2.676

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~486.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.676
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.143


#Path 46
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~506.addr2[2] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.in[1] (.names)                                                                                            0.837     1.100
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.out[0] (.names)                                                                                           0.235     1.335
dummy_implicit_memory_output~506.addr2[2] (dual_port_ram)                                                                                                                   1.342     2.676
data arrival time                                                                                                                                                                     2.676

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~506.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.676
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.143


#Path 47
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~505.addr2[2] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.in[1] (.names)                                                                                            0.837     1.100
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.out[0] (.names)                                                                                           0.235     1.335
dummy_implicit_memory_output~505.addr2[2] (dual_port_ram)                                                                                                                   1.342     2.676
data arrival time                                                                                                                                                                     2.676

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~505.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.676
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.143


#Path 48
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~504.addr2[2] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.in[1] (.names)                                                                                            0.837     1.100
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.out[0] (.names)                                                                                           0.235     1.335
dummy_implicit_memory_output~504.addr2[2] (dual_port_ram)                                                                                                                   1.342     2.676
data arrival time                                                                                                                                                                     2.676

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~504.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.676
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.143


#Path 49
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~503.addr2[2] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.in[1] (.names)                                                                                            0.837     1.100
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.out[0] (.names)                                                                                           0.235     1.335
dummy_implicit_memory_output~503.addr2[2] (dual_port_ram)                                                                                                                   1.342     2.676
data arrival time                                                                                                                                                                     2.676

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~503.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.676
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.143


#Path 50
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~501.addr2[2] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.in[1] (.names)                                                                                            0.837     1.100
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.out[0] (.names)                                                                                           0.235     1.335
dummy_implicit_memory_output~501.addr2[2] (dual_port_ram)                                                                                                                   1.342     2.676
data arrival time                                                                                                                                                                     2.676

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~501.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.676
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.143


#Path 51
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~502.addr2[2] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.in[1] (.names)                                                                                            0.837     1.100
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.out[0] (.names)                                                                                           0.235     1.335
dummy_implicit_memory_output~502.addr2[2] (dual_port_ram)                                                                                                                   1.342     2.676
data arrival time                                                                                                                                                                     2.676

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~502.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.676
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.143


#Path 52
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~488.addr2[2] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.in[1] (.names)                                                                                            0.837     1.100
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.out[0] (.names)                                                                                           0.235     1.335
dummy_implicit_memory_output~488.addr2[2] (dual_port_ram)                                                                                                                   1.342     2.676
data arrival time                                                                                                                                                                     2.676

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~488.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.676
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.143


#Path 53
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~489.addr2[2] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.in[1] (.names)                                                                                            0.837     1.100
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.out[0] (.names)                                                                                           0.235     1.335
dummy_implicit_memory_output~489.addr2[2] (dual_port_ram)                                                                                                                   1.342     2.676
data arrival time                                                                                                                                                                     2.676

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~489.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.676
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.143


#Path 54
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~490.addr2[2] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.in[1] (.names)                                                                                            0.837     1.100
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.out[0] (.names)                                                                                           0.235     1.335
dummy_implicit_memory_output~490.addr2[2] (dual_port_ram)                                                                                                                   1.342     2.676
data arrival time                                                                                                                                                                     2.676

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~490.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.676
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.143


#Path 55
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~491.addr2[2] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.in[1] (.names)                                                                                            0.837     1.100
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.out[0] (.names)                                                                                           0.235     1.335
dummy_implicit_memory_output~491.addr2[2] (dual_port_ram)                                                                                                                   1.342     2.676
data arrival time                                                                                                                                                                     2.676

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~491.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.676
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.143


#Path 56
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~492.addr2[2] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.in[1] (.names)                                                                                            0.837     1.100
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.out[0] (.names)                                                                                           0.235     1.335
dummy_implicit_memory_output~492.addr2[2] (dual_port_ram)                                                                                                                   1.342     2.676
data arrival time                                                                                                                                                                     2.676

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~492.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.676
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.143


#Path 57
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~493.addr2[2] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.in[1] (.names)                                                                                            0.837     1.100
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.out[0] (.names)                                                                                           0.235     1.335
dummy_implicit_memory_output~493.addr2[2] (dual_port_ram)                                                                                                                   1.342     2.676
data arrival time                                                                                                                                                                     2.676

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~493.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.676
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.143


#Path 58
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~494.addr2[2] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.in[1] (.names)                                                                                            0.837     1.100
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.out[0] (.names)                                                                                           0.235     1.335
dummy_implicit_memory_output~494.addr2[2] (dual_port_ram)                                                                                                                   1.342     2.676
data arrival time                                                                                                                                                                     2.676

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~494.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.676
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.143


#Path 59
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~495.addr2[2] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.in[1] (.names)                                                                                            0.837     1.100
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.out[0] (.names)                                                                                           0.235     1.335
dummy_implicit_memory_output~495.addr2[2] (dual_port_ram)                                                                                                                   1.342     2.676
data arrival time                                                                                                                                                                     2.676

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~495.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.676
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.143


#Path 60
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~496.addr2[2] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.in[1] (.names)                                                                                            0.837     1.100
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.out[0] (.names)                                                                                           0.235     1.335
dummy_implicit_memory_output~496.addr2[2] (dual_port_ram)                                                                                                                   1.342     2.676
data arrival time                                                                                                                                                                     2.676

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~496.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.676
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.143


#Path 61
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~497.addr2[2] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.in[1] (.names)                                                                                            0.837     1.100
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.out[0] (.names)                                                                                           0.235     1.335
dummy_implicit_memory_output~497.addr2[2] (dual_port_ram)                                                                                                                   1.342     2.676
data arrival time                                                                                                                                                                     2.676

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~497.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.676
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.143


#Path 62
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~498.addr2[2] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.in[1] (.names)                                                                                            0.837     1.100
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.out[0] (.names)                                                                                           0.235     1.335
dummy_implicit_memory_output~498.addr2[2] (dual_port_ram)                                                                                                                   1.342     2.676
data arrival time                                                                                                                                                                     2.676

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~498.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.676
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.143


#Path 63
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~499.addr2[2] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.in[1] (.names)                                                                                            0.837     1.100
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.out[0] (.names)                                                                                           0.235     1.335
dummy_implicit_memory_output~499.addr2[2] (dual_port_ram)                                                                                                                   1.342     2.676
data arrival time                                                                                                                                                                     2.676

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~499.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.676
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.143


#Path 64
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~500.addr2[2] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.in[1] (.names)                                                                                            0.837     1.100
matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437.out[0] (.names)                                                                                           0.235     1.335
dummy_implicit_memory_output~500.addr2[2] (dual_port_ram)                                                                                                                   1.342     2.676
data arrival time                                                                                                                                                                     2.676

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~500.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.676
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.143


#Path 65
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~234.addr2[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.in[1] (.names)                                                                                            0.997     1.259
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.out[0] (.names)                                                                                           0.235     1.494
dummy_implicit_memory_output~234.addr2[0] (dual_port_ram)                                                                                                                   1.162     2.656
data arrival time                                                                                                                                                                     2.656

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~234.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.656
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.122


#Path 66
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~233.addr2[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.in[1] (.names)                                                                                            0.997     1.259
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.out[0] (.names)                                                                                           0.235     1.494
dummy_implicit_memory_output~233.addr2[0] (dual_port_ram)                                                                                                                   1.162     2.656
data arrival time                                                                                                                                                                     2.656

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~233.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.656
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.122


#Path 67
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~232.addr2[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.in[1] (.names)                                                                                            0.997     1.259
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.out[0] (.names)                                                                                           0.235     1.494
dummy_implicit_memory_output~232.addr2[0] (dual_port_ram)                                                                                                                   1.162     2.656
data arrival time                                                                                                                                                                     2.656

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~232.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.656
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.122


#Path 68
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~231.addr2[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.in[1] (.names)                                                                                            0.997     1.259
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.out[0] (.names)                                                                                           0.235     1.494
dummy_implicit_memory_output~231.addr2[0] (dual_port_ram)                                                                                                                   1.162     2.656
data arrival time                                                                                                                                                                     2.656

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~231.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.656
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.122


#Path 69
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~230.addr2[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.in[1] (.names)                                                                                            0.997     1.259
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.out[0] (.names)                                                                                           0.235     1.494
dummy_implicit_memory_output~230.addr2[0] (dual_port_ram)                                                                                                                   1.162     2.656
data arrival time                                                                                                                                                                     2.656

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~230.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.656
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.122


#Path 70
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~255.addr2[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.in[1] (.names)                                                                                            0.997     1.259
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.out[0] (.names)                                                                                           0.235     1.494
dummy_implicit_memory_output~255.addr2[0] (dual_port_ram)                                                                                                                   1.162     2.656
data arrival time                                                                                                                                                                     2.656

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~255.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.656
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.122


#Path 71
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~220.addr2[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.in[1] (.names)                                                                                            0.997     1.259
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.out[0] (.names)                                                                                           0.235     1.494
dummy_implicit_memory_output~220.addr2[0] (dual_port_ram)                                                                                                                   1.162     2.656
data arrival time                                                                                                                                                                     2.656

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~220.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.656
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.122


#Path 72
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~221.addr2[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.in[1] (.names)                                                                                            0.997     1.259
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.out[0] (.names)                                                                                           0.235     1.494
dummy_implicit_memory_output~221.addr2[0] (dual_port_ram)                                                                                                                   1.162     2.656
data arrival time                                                                                                                                                                     2.656

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~221.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.656
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.122


#Path 73
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~222.addr2[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.in[1] (.names)                                                                                            0.997     1.259
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.out[0] (.names)                                                                                           0.235     1.494
dummy_implicit_memory_output~222.addr2[0] (dual_port_ram)                                                                                                                   1.162     2.656
data arrival time                                                                                                                                                                     2.656

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~222.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.656
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.122


#Path 74
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~223.addr2[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.in[1] (.names)                                                                                            0.997     1.259
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.out[0] (.names)                                                                                           0.235     1.494
dummy_implicit_memory_output~223.addr2[0] (dual_port_ram)                                                                                                                   1.162     2.656
data arrival time                                                                                                                                                                     2.656

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~223.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.656
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.122


#Path 75
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~224.addr2[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.in[1] (.names)                                                                                            0.997     1.259
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.out[0] (.names)                                                                                           0.235     1.494
dummy_implicit_memory_output~224.addr2[0] (dual_port_ram)                                                                                                                   1.162     2.656
data arrival time                                                                                                                                                                     2.656

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~224.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.656
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.122


#Path 76
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~225.addr2[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.in[1] (.names)                                                                                            0.997     1.259
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.out[0] (.names)                                                                                           0.235     1.494
dummy_implicit_memory_output~225.addr2[0] (dual_port_ram)                                                                                                                   1.162     2.656
data arrival time                                                                                                                                                                     2.656

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~225.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.656
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.122


#Path 77
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~226.addr2[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.in[1] (.names)                                                                                            0.997     1.259
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.out[0] (.names)                                                                                           0.235     1.494
dummy_implicit_memory_output~226.addr2[0] (dual_port_ram)                                                                                                                   1.162     2.656
data arrival time                                                                                                                                                                     2.656

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~226.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.656
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.122


#Path 78
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~227.addr2[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.in[1] (.names)                                                                                            0.997     1.259
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.out[0] (.names)                                                                                           0.235     1.494
dummy_implicit_memory_output~227.addr2[0] (dual_port_ram)                                                                                                                   1.162     2.656
data arrival time                                                                                                                                                                     2.656

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~227.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.656
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.122


#Path 79
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~228.addr2[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.in[1] (.names)                                                                                            0.997     1.259
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.out[0] (.names)                                                                                           0.235     1.494
dummy_implicit_memory_output~228.addr2[0] (dual_port_ram)                                                                                                                   1.162     2.656
data arrival time                                                                                                                                                                     2.656

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~228.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.656
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.122


#Path 80
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~229.addr2[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.in[1] (.names)                                                                                            0.997     1.259
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.out[0] (.names)                                                                                           0.235     1.494
dummy_implicit_memory_output~229.addr2[0] (dual_port_ram)                                                                                                                   1.162     2.656
data arrival time                                                                                                                                                                     2.656

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~229.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.656
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.122


#Path 81
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~236.addr2[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.in[1] (.names)                                                                                            0.997     1.259
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.out[0] (.names)                                                                                           0.235     1.494
dummy_implicit_memory_output~236.addr2[0] (dual_port_ram)                                                                                                                   1.162     2.656
data arrival time                                                                                                                                                                     2.656

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~236.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.656
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.122


#Path 82
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~250.addr2[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.in[1] (.names)                                                                                            0.997     1.259
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.out[0] (.names)                                                                                           0.235     1.494
dummy_implicit_memory_output~250.addr2[0] (dual_port_ram)                                                                                                                   1.162     2.656
data arrival time                                                                                                                                                                     2.656

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~250.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.656
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.122


#Path 83
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~249.addr2[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.in[1] (.names)                                                                                            0.997     1.259
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.out[0] (.names)                                                                                           0.235     1.494
dummy_implicit_memory_output~249.addr2[0] (dual_port_ram)                                                                                                                   1.162     2.656
data arrival time                                                                                                                                                                     2.656

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~249.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.656
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.122


#Path 84
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~248.addr2[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.in[1] (.names)                                                                                            0.997     1.259
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.out[0] (.names)                                                                                           0.235     1.494
dummy_implicit_memory_output~248.addr2[0] (dual_port_ram)                                                                                                                   1.162     2.656
data arrival time                                                                                                                                                                     2.656

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~248.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.656
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.122


#Path 85
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~247.addr2[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.in[1] (.names)                                                                                            0.997     1.259
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.out[0] (.names)                                                                                           0.235     1.494
dummy_implicit_memory_output~247.addr2[0] (dual_port_ram)                                                                                                                   1.162     2.656
data arrival time                                                                                                                                                                     2.656

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~247.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.656
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.122


#Path 86
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~246.addr2[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.in[1] (.names)                                                                                            0.997     1.259
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.out[0] (.names)                                                                                           0.235     1.494
dummy_implicit_memory_output~246.addr2[0] (dual_port_ram)                                                                                                                   1.162     2.656
data arrival time                                                                                                                                                                     2.656

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~246.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.656
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.122


#Path 87
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~245.addr2[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.in[1] (.names)                                                                                            0.997     1.259
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.out[0] (.names)                                                                                           0.235     1.494
dummy_implicit_memory_output~245.addr2[0] (dual_port_ram)                                                                                                                   1.162     2.656
data arrival time                                                                                                                                                                     2.656

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~245.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.656
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.122


#Path 88
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~244.addr2[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.in[1] (.names)                                                                                            0.997     1.259
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.out[0] (.names)                                                                                           0.235     1.494
dummy_implicit_memory_output~244.addr2[0] (dual_port_ram)                                                                                                                   1.162     2.656
data arrival time                                                                                                                                                                     2.656

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~244.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.656
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.122


#Path 89
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~243.addr2[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.in[1] (.names)                                                                                            0.997     1.259
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.out[0] (.names)                                                                                           0.235     1.494
dummy_implicit_memory_output~243.addr2[0] (dual_port_ram)                                                                                                                   1.162     2.656
data arrival time                                                                                                                                                                     2.656

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~243.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.656
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.122


#Path 90
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~242.addr2[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.in[1] (.names)                                                                                            0.997     1.259
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.out[0] (.names)                                                                                           0.235     1.494
dummy_implicit_memory_output~242.addr2[0] (dual_port_ram)                                                                                                                   1.162     2.656
data arrival time                                                                                                                                                                     2.656

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~242.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.656
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.122


#Path 91
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~241.addr2[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.in[1] (.names)                                                                                            0.997     1.259
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.out[0] (.names)                                                                                           0.235     1.494
dummy_implicit_memory_output~241.addr2[0] (dual_port_ram)                                                                                                                   1.162     2.656
data arrival time                                                                                                                                                                     2.656

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~241.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.656
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.122


#Path 92
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~240.addr2[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.in[1] (.names)                                                                                            0.997     1.259
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.out[0] (.names)                                                                                           0.235     1.494
dummy_implicit_memory_output~240.addr2[0] (dual_port_ram)                                                                                                                   1.162     2.656
data arrival time                                                                                                                                                                     2.656

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~240.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.656
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.122


#Path 93
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~239.addr2[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.in[1] (.names)                                                                                            0.997     1.259
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.out[0] (.names)                                                                                           0.235     1.494
dummy_implicit_memory_output~239.addr2[0] (dual_port_ram)                                                                                                                   1.162     2.656
data arrival time                                                                                                                                                                     2.656

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~239.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.656
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.122


#Path 94
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~238.addr2[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.in[1] (.names)                                                                                            0.997     1.259
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.out[0] (.names)                                                                                           0.235     1.494
dummy_implicit_memory_output~238.addr2[0] (dual_port_ram)                                                                                                                   1.162     2.656
data arrival time                                                                                                                                                                     2.656

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~238.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.656
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.122


#Path 95
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~237.addr2[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.in[1] (.names)                                                                                            0.997     1.259
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.out[0] (.names)                                                                                           0.235     1.494
dummy_implicit_memory_output~237.addr2[0] (dual_port_ram)                                                                                                                   1.162     2.656
data arrival time                                                                                                                                                                     2.656

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~237.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.656
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.122


#Path 96
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~235.addr2[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.in[1] (.names)                                                                                            0.997     1.259
matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586.out[0] (.names)                                                                                           0.235     1.494
dummy_implicit_memory_output~235.addr2[0] (dual_port_ram)                                                                                                                   1.162     2.656
data arrival time                                                                                                                                                                     2.656

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~235.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.656
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.122


#Path 97
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.a_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~132.addr2[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.a_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830.in[1] (.names)                                                                                             0.680     0.942
matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830.out[0] (.names)                                                                                            0.235     1.177
dummy_implicit_memory_output~132.addr2[0] (dual_port_ram)                                                                                                                   1.409     2.586
data arrival time                                                                                                                                                                     2.586

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~132.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.586
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.053


#Path 98
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.a_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~129.addr2[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.a_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830.in[1] (.names)                                                                                             0.680     0.942
matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830.out[0] (.names)                                                                                            0.235     1.177
dummy_implicit_memory_output~129.addr2[0] (dual_port_ram)                                                                                                                   1.409     2.586
data arrival time                                                                                                                                                                     2.586

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~129.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.586
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.053


#Path 99
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.a_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~190.addr2[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.a_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830.in[1] (.names)                                                                                             0.680     0.942
matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830.out[0] (.names)                                                                                            0.235     1.177
dummy_implicit_memory_output~190.addr2[0] (dual_port_ram)                                                                                                                   1.409     2.586
data arrival time                                                                                                                                                                     2.586

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~190.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.586
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.053


#Path 100
Startpoint: matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.a_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : dummy_implicit_memory_output~189.addr2[0] (dual_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.a_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830.in[1] (.names)                                                                                             0.680     0.942
matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830.out[0] (.names)                                                                                            0.235     1.177
dummy_implicit_memory_output~189.addr2[0] (dual_port_ram)                                                                                                                   1.409     2.586
data arrival time                                                                                                                                                                     2.586

clock matrix_multiplication^clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dummy_implicit_memory_output~189.clk[0] (dual_port_ram)                                                                                                                     0.042     0.042
clock uncertainty                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                            -0.509    -0.467
data required time                                                                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   -0.467
data arrival time                                                                                                                                                                    -2.586
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -3.053


#End of timing report
