

================================================================
== Vivado HLS Report for 'normalise_1'
================================================================
* Date:           Tue Dec  5 11:38:06 2017

* Version:        2017.3.1 (Build 2033595 on Fri Oct 20 14:40:16 MDT 2017)
* Project:        MadgwickAHRS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.35|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  113|  113|  113|  113|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- SumOfSquare     |   45|   45|        15|          -|          -|     3|    no    |
        |- calculateQ1to3  |   14|   14|         7|          -|          -|     2|    no    |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    372|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     550|    997|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    491|
|Register         |        -|      -|     470|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1020|   1860|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |MadgwickAHRSupdatbkb_U8   |MadgwickAHRSupdatbkb  |        0|      2|  324|  424|
    |MadgwickAHRSupdatcud_U9   |MadgwickAHRSupdatcud  |        0|      3|  151|  325|
    |MadgwickAHRSupdatdEe_U10  |MadgwickAHRSupdatdEe  |        0|      0|   75|  248|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      5|  550|  997|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_200_p2                |     +    |      0|  0|  12|           1|           3|
    |i_2_fu_300_p2                |     +    |      0|  0|  10|           2|           1|
    |y_1_fu_270_p2                |     -    |      0|  0|  39|          31|          32|
    |tmp_7_fu_241_p2              |    and   |      0|  0|   8|           1|           1|
    |cond_fu_286_p2               |   icmp   |      0|  0|   8|           2|           1|
    |exitcond1_fu_165_p2          |   icmp   |      0|  0|   9|           3|           4|
    |exitcond_fu_280_p2           |   icmp   |      0|  0|   8|           2|           2|
    |notlhs_fu_223_p2             |   icmp   |      0|  0|  11|           8|           2|
    |notrhs_fu_229_p2             |   icmp   |      0|  0|  18|          23|           1|
    |sel_tmp2_fu_187_p2           |   icmp   |      0|  0|   8|           2|           1|
    |sel_tmp_fu_175_p2            |   icmp   |      0|  0|   9|           2|           3|
    |tmp_4_fu_235_p2              |    or    |      0|  0|   8|           1|           1|
    |SumOfSquare_3_fu_247_p3      |  select  |      0|  0|  32|           1|          32|
    |in12_1_fu_312_p3             |  select  |      0|  0|  32|           1|          32|
    |in2_1_fu_306_p3              |  select  |      0|  0|  32|           1|          32|
    |in_0_write_assign_fu_318_p3  |  select  |      0|  0|  32|           1|           1|
    |in_load_1_phi_fu_193_p3      |  select  |      0|  0|  32|           1|          32|
    |in_load_3_phi_fu_292_p3      |  select  |      0|  0|  32|           1|          32|
    |sel_tmp1_fu_181_p3           |  select  |      0|  0|  32|           1|          32|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 372|          85|         245|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |SumOfSquare_reg_93  |    9|          2|   32|         64|
    |ap_NS_fsm           |  337|         76|    1|         76|
    |grp_fu_136_opcode   |   15|          3|    2|          6|
    |grp_fu_136_p0       |   15|          3|   32|         96|
    |grp_fu_142_p0       |   38|          7|   32|        224|
    |grp_fu_142_p1       |   41|          8|   32|        256|
    |i1_reg_125          |    9|          2|    2|          4|
    |i_reg_82            |    9|          2|    3|          6|
    |in2_reg_105         |    9|          2|   32|         64|
    |in_reg_115          |    9|          2|   32|         64|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  491|        107|  200|        860|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |SumOfSquare_3_reg_388  |  32|   0|   32|          0|
    |SumOfSquare_reg_93     |  32|   0|   32|          0|
    |ap_CS_fsm              |  75|   0|   75|          0|
    |cond_reg_413           |   1|   0|    1|          0|
    |i1_reg_125             |   2|   0|    2|          0|
    |i_1_reg_377            |   3|   0|    3|          0|
    |i_2_reg_424            |   2|   0|    2|          0|
    |i_reg_82               |   3|   0|    3|          0|
    |in2_reg_105            |  32|   0|   32|          0|
    |in_load_1_phi_reg_371  |  32|   0|   32|          0|
    |in_load_3_phi_reg_419  |  32|   0|   32|          0|
    |in_reg_115             |  32|   0|   32|          0|
    |reg_152                |  32|   0|   32|          0|
    |reg_159                |  32|   0|   32|          0|
    |tmp_7_reg_382          |   1|   0|    1|          0|
    |tmp_i_4_reg_404        |  32|   0|   32|          0|
    |tmp_i_reg_394          |  31|   0|   31|          0|
    |tmp_s_reg_429          |  32|   0|   32|          0|
    |y_1_reg_399            |  32|   0|   32|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 470|   0|  470|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |  normalise.1 | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |  normalise.1 | return value |
|ap_start     |  in |    1| ap_ctrl_hs |  normalise.1 | return value |
|ap_done      | out |    1| ap_ctrl_hs |  normalise.1 | return value |
|ap_idle      | out |    1| ap_ctrl_hs |  normalise.1 | return value |
|ap_ready     | out |    1| ap_ctrl_hs |  normalise.1 | return value |
|ap_return_0  | out |   32| ap_ctrl_hs |  normalise.1 | return value |
|ap_return_1  | out |   32| ap_ctrl_hs |  normalise.1 | return value |
|ap_return_2  | out |   32| ap_ctrl_hs |  normalise.1 | return value |
|in_0_read    |  in |   32|   ap_none  |   in_0_read  |    scalar    |
|in_1_read    |  in |   32|   ap_none  |   in_1_read  |    scalar    |
|in_2_read    |  in |   32|   ap_none  |   in_2_read  |    scalar    |
|in_3_read    |  in |   32|   ap_none  |   in_3_read  |    scalar    |
+-------------+-----+-----+------------+--------------+--------------+

