
*** Running vivado
    with args -log contatore.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source contatore.tcl -notrace


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source contatore.tcl -notrace
Command: link_design -top contatore -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/psf/Home/VivadoProjects/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [/media/psf/Home/VivadoProjects/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1447.414 ; gain = 260.234 ; free physical = 262 ; free virtual = 2770
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:02 . Memory (MB): peak = 1519.438 ; gain = 72.023 ; free physical = 257 ; free virtual = 2765
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: dc2c29cf

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:01 . Memory (MB): peak = 1964.938 ; gain = 0.000 ; free physical = 107 ; free virtual = 2316
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: dc2c29cf

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:02 . Memory (MB): peak = 1964.938 ; gain = 0.000 ; free physical = 107 ; free virtual = 2316
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: dc2c29cf

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:02 . Memory (MB): peak = 1964.938 ; gain = 0.000 ; free physical = 107 ; free virtual = 2316
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: dc2c29cf

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:02 . Memory (MB): peak = 1964.938 ; gain = 0.000 ; free physical = 107 ; free virtual = 2316
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: dc2c29cf

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:02 . Memory (MB): peak = 1964.938 ; gain = 0.000 ; free physical = 106 ; free virtual = 2316
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: dc2c29cf

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:02 . Memory (MB): peak = 1964.938 ; gain = 0.000 ; free physical = 106 ; free virtual = 2316
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1964.938 ; gain = 0.000 ; free physical = 106 ; free virtual = 2316
Ending Logic Optimization Task | Checksum: dc2c29cf

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:02 . Memory (MB): peak = 1964.938 ; gain = 0.000 ; free physical = 106 ; free virtual = 2316

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: dc2c29cf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1964.938 ; gain = 0.000 ; free physical = 109 ; free virtual = 2317
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:35 . Memory (MB): peak = 1964.938 ; gain = 517.523 ; free physical = 109 ; free virtual = 2317
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/media/psf/Home/VivadoProjects/earl/earl.runs/impl_1/contatore_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file contatore_drc_opted.rpt -pb contatore_drc_opted.pb -rpx contatore_drc_opted.rpx
Command: report_drc -file contatore_drc_opted.rpt -pb contatore_drc_opted.pb -rpx contatore_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/psf/Home/VivadoProjects/earl/earl.runs/impl_1/contatore_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 2012.961 ; gain = 16.008 ; free physical = 129 ; free virtual = 2283
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2012.961 ; gain = 0.000 ; free physical = 122 ; free virtual = 2281
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 0edf92f3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2012.961 ; gain = 0.000 ; free physical = 122 ; free virtual = 2281
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2012.961 ; gain = 0.000 ; free physical = 122 ; free virtual = 2281

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1136292df

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2024.965 ; gain = 12.004 ; free physical = 110 ; free virtual = 2278

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17b3c1ffc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2064.613 ; gain = 51.652 ; free physical = 119 ; free virtual = 2273

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17b3c1ffc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2064.613 ; gain = 51.652 ; free physical = 119 ; free virtual = 2273
Phase 1 Placer Initialization | Checksum: 17b3c1ffc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2064.613 ; gain = 51.652 ; free physical = 119 ; free virtual = 2273

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 149a6696e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2136.648 ; gain = 123.688 ; free physical = 116 ; free virtual = 2258

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 149a6696e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2136.648 ; gain = 123.688 ; free physical = 116 ; free virtual = 2258

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 127c67eb1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2136.648 ; gain = 123.688 ; free physical = 114 ; free virtual = 2257

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16820c995

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2136.648 ; gain = 123.688 ; free physical = 114 ; free virtual = 2257

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16820c995

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2136.648 ; gain = 123.688 ; free physical = 114 ; free virtual = 2257

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 16820c995

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2136.648 ; gain = 123.688 ; free physical = 114 ; free virtual = 2257

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1b1bd6741

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2136.648 ; gain = 123.688 ; free physical = 113 ; free virtual = 2257

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1b5ae982b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2136.648 ; gain = 123.688 ; free physical = 110 ; free virtual = 2254

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 174b01ab4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2136.648 ; gain = 123.688 ; free physical = 110 ; free virtual = 2254

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 174b01ab4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2136.648 ; gain = 123.688 ; free physical = 110 ; free virtual = 2254

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 11df6a3e1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2136.648 ; gain = 123.688 ; free physical = 110 ; free virtual = 2254
Phase 3 Detail Placement | Checksum: 11df6a3e1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2136.648 ; gain = 123.688 ; free physical = 110 ; free virtual = 2254

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: bcc35282

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 6 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: bcc35282

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2136.648 ; gain = 123.688 ; free physical = 112 ; free virtual = 2259
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.701. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1410e8490

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2136.648 ; gain = 123.688 ; free physical = 108 ; free virtual = 2259
Phase 4.1 Post Commit Optimization | Checksum: 1410e8490

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2136.648 ; gain = 123.688 ; free physical = 108 ; free virtual = 2259

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1410e8490

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2136.648 ; gain = 123.688 ; free physical = 108 ; free virtual = 2260

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1410e8490

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2136.648 ; gain = 123.688 ; free physical = 108 ; free virtual = 2260

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: f3ecdf31

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2136.648 ; gain = 123.688 ; free physical = 108 ; free virtual = 2260
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f3ecdf31

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2136.648 ; gain = 123.688 ; free physical = 108 ; free virtual = 2260
Ending Placer Task | Checksum: b29de942

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2136.648 ; gain = 123.688 ; free physical = 122 ; free virtual = 2274
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2136.648 ; gain = 123.688 ; free physical = 122 ; free virtual = 2274
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2136.648 ; gain = 0.000 ; free physical = 118 ; free virtual = 2270
INFO: [Common 17-1381] The checkpoint '/media/psf/Home/VivadoProjects/earl/earl.runs/impl_1/contatore_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file contatore_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2136.648 ; gain = 0.000 ; free physical = 124 ; free virtual = 2265
INFO: [runtcl-4] Executing : report_utilization -file contatore_utilization_placed.rpt -pb contatore_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2136.648 ; gain = 0.000 ; free physical = 131 ; free virtual = 2272
INFO: [runtcl-4] Executing : report_control_sets -verbose -file contatore_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2136.648 ; gain = 0.000 ; free physical = 131 ; free virtual = 2272
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs
Checksum: PlaceDB: a3be564f ConstDB: 0 ShapeSum: edf92f3 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: db67f7c2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2197.285 ; gain = 60.637 ; free physical = 110 ; free virtual = 2173
Post Restoration Checksum: NetGraph: d4a1cdf0 NumContArr: 6c629d2 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: db67f7c2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2197.285 ; gain = 60.637 ; free physical = 108 ; free virtual = 2173

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: db67f7c2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2212.281 ; gain = 75.633 ; free physical = 121 ; free virtual = 2127

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: db67f7c2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2212.281 ; gain = 75.633 ; free physical = 121 ; free virtual = 2127
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 175731a65

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2221.547 ; gain = 84.898 ; free physical = 112 ; free virtual = 2123
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.752 | TNS=-4.176 | WHS=-0.075 | THS=-0.556 |

Phase 2 Router Initialization | Checksum: 1c3083265

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2221.547 ; gain = 84.898 ; free physical = 111 ; free virtual = 2123

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14cfc8190

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2221.547 ; gain = 84.898 ; free physical = 110 ; free virtual = 2124

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.805 | TNS=-4.310 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 23197e9b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2221.547 ; gain = 84.898 ; free physical = 108 ; free virtual = 2123

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.805 | TNS=-4.044 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 19d1366f3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2221.547 ; gain = 84.898 ; free physical = 106 ; free virtual = 2123
Phase 4 Rip-up And Reroute | Checksum: 19d1366f3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2221.547 ; gain = 84.898 ; free physical = 106 ; free virtual = 2123

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1a1a7471e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2221.547 ; gain = 84.898 ; free physical = 106 ; free virtual = 2123
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.710 | TNS=-3.343 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 13173bc49

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2221.547 ; gain = 84.898 ; free physical = 105 ; free virtual = 2122

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13173bc49

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2221.547 ; gain = 84.898 ; free physical = 105 ; free virtual = 2122
Phase 5 Delay and Skew Optimization | Checksum: 13173bc49

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2221.547 ; gain = 84.898 ; free physical = 105 ; free virtual = 2122

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 5ac7138a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2221.547 ; gain = 84.898 ; free physical = 104 ; free virtual = 2122
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.710 | TNS=-3.341 | WHS=0.215  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 5ac7138a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2221.547 ; gain = 84.898 ; free physical = 104 ; free virtual = 2122
Phase 6 Post Hold Fix | Checksum: 5ac7138a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2221.547 ; gain = 84.898 ; free physical = 104 ; free virtual = 2122

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00248074 %
  Global Horizontal Routing Utilization  = 0.00291276 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 8.10811%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 1.8018%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 4.41176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 13.2353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 14d3e591f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2221.547 ; gain = 84.898 ; free physical = 104 ; free virtual = 2122

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14d3e591f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2221.547 ; gain = 84.898 ; free physical = 104 ; free virtual = 2122

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1661bdb08

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2221.547 ; gain = 84.898 ; free physical = 121 ; free virtual = 2121

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.710 | TNS=-3.341 | WHS=0.215  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1661bdb08

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2221.547 ; gain = 84.898 ; free physical = 122 ; free virtual = 2121
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2221.547 ; gain = 84.898 ; free physical = 149 ; free virtual = 2149

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2221.547 ; gain = 84.898 ; free physical = 142 ; free virtual = 2150
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2224.547 ; gain = 0.000 ; free physical = 140 ; free virtual = 2149
INFO: [Common 17-1381] The checkpoint '/media/psf/Home/VivadoProjects/earl/earl.runs/impl_1/contatore_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file contatore_drc_routed.rpt -pb contatore_drc_routed.pb -rpx contatore_drc_routed.rpx
Command: report_drc -file contatore_drc_routed.rpt -pb contatore_drc_routed.pb -rpx contatore_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/psf/Home/VivadoProjects/earl/earl.runs/impl_1/contatore_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file contatore_methodology_drc_routed.rpt -pb contatore_methodology_drc_routed.pb -rpx contatore_methodology_drc_routed.rpx
Command: report_methodology -file contatore_methodology_drc_routed.rpt -pb contatore_methodology_drc_routed.pb -rpx contatore_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 6 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /media/psf/Home/VivadoProjects/earl/earl.runs/impl_1/contatore_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file contatore_power_routed.rpt -pb contatore_power_summary_routed.pb -rpx contatore_power_routed.rpx
Command: report_power -file contatore_power_routed.rpt -pb contatore_power_summary_routed.pb -rpx contatore_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
75 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file contatore_route_status.rpt -pb contatore_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file contatore_timing_summary_routed.rpt -pb contatore_timing_summary_routed.pb -rpx contatore_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file contatore_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file contatore_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Apr 17 16:02:03 2018...
