
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 14.4 Build EDK_P.49d
# Tue Mar 19 20:18:31 2013
# Target Board:  em.avnet.com S6_MicroBoard Rev B
# Family:    spartan6
# Device:    xc6slx9
# Package:   csg324
# Speed Grade:  -2
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT rzq = rzq, DIR = IO
 PORT mcbx_dram_we_n = mcbx_dram_we_n, DIR = O
 PORT mcbx_dram_udqs = mcbx_dram_udqs, DIR = IO
 PORT mcbx_dram_udm = mcbx_dram_udm, DIR = O
 PORT mcbx_dram_ras_n = mcbx_dram_ras_n, DIR = O
 PORT mcbx_dram_ldm = mcbx_dram_ldm, DIR = O
 PORT mcbx_dram_dqs = mcbx_dram_dqs, DIR = IO
 PORT mcbx_dram_dq = mcbx_dram_dq, DIR = IO, VEC = [15:0]
 PORT mcbx_dram_clk_n = mcbx_dram_clk_n, DIR = O, SIGIS = CLK
 PORT mcbx_dram_clk = mcbx_dram_clk, DIR = O, SIGIS = CLK
 PORT mcbx_dram_cke = mcbx_dram_cke, DIR = O
 PORT mcbx_dram_cas_n = mcbx_dram_cas_n, DIR = O
 PORT mcbx_dram_ba = mcbx_dram_ba, DIR = O, VEC = [1:0]
 PORT mcbx_dram_addr = mcbx_dram_addr, DIR = O, VEC = [12:0]
 PORT USB_Uart_sout = USB_Uart_sout, DIR = O
 PORT USB_Uart_sin = USB_Uart_sin, DIR = I
 PORT RESET = RESET, DIR = I, SIGIS = RST, RST_POLARITY = 1
 PORT LEDs_4Bits_TRI_O = LEDs_4Bits_TRI_O, DIR = O, VEC = [3:0]
 PORT Ethernet_MAC_TX_EN = Ethernet_MAC_TX_EN, DIR = O
 PORT Ethernet_MAC_TX_CLK = Ethernet_MAC_TX_CLK, DIR = I
 PORT Ethernet_MAC_TXD = Ethernet_MAC_TXD, DIR = O, VEC = [3:0]
 PORT Ethernet_MAC_RX_ER = Ethernet_MAC_RX_ER, DIR = I
 PORT Ethernet_MAC_RX_DV = Ethernet_MAC_RX_DV, DIR = I
 PORT Ethernet_MAC_RX_CLK = Ethernet_MAC_RX_CLK, DIR = I
 PORT Ethernet_MAC_RXD = Ethernet_MAC_RXD, DIR = I, VEC = [3:0]
 PORT Ethernet_MAC_PHY_RST_N = Ethernet_MAC_PHY_RST_N, DIR = O
 PORT Ethernet_MAC_MDIO = Ethernet_MAC_MDIO, DIR = IO
 PORT Ethernet_MAC_MDC = Ethernet_MAC_MDC, DIR = O
 PORT Ethernet_MAC_CRS = Ethernet_MAC_CRS, DIR = I
 PORT Ethernet_MAC_COL = Ethernet_MAC_COL, DIR = I
 PORT DIP_Switches_4Bits_TRI_I = DIP_Switches_4Bits_TRI_I, DIR = I, VEC = [3:0]
 PORT CLK_66MHZ = CLK_66MHZ, DIR = I, SIGIS = CLK, CLK_FREQ = 66666667
 PORT mimtlu_0_BUSY_DUT_pin = mimtlu_0_BUSY_DUT, DIR = I
 PORT mimtlu_0_TRIGGER_DUT_pin = mimtlu_0_TRIGGER_DUT, DIR = O
 PORT mimtlu_0_TRIGGER_COPY_pin = mimtlu_0_TRIGGER_COPY, DIR = O
 PORT mimtlu_0_BUSY_COPY_pin = mimtlu_0_BUSY_COPY, DIR = O
 PORT mimtlu_0_CLOCK_Y3_pin = mimtlu_0_CLOCK_Y3, DIR = I, SIGIS = CLK
 PORT mimtlu_0_TEST_pin = net_mimtlu_0_TEST_pin, DIR = I


BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_EXT_RESET_HIGH = 1
 PORT MB_Debug_Sys_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT Dcm_locked = proc_sys_reset_0_Dcm_locked
 PORT MB_Reset = proc_sys_reset_0_MB_Reset
 PORT Slowest_sync_clk = clk_66_6667MHzPLL0
 PORT Interconnect_aresetn = proc_sys_reset_0_Interconnect_aresetn
 PORT Ext_Reset_In = net_gnd
 PORT BUS_STRUCT_RESET = proc_sys_reset_0_BUS_STRUCT_RESET
END

BEGIN axi_intc
 PARAMETER INSTANCE = microblaze_0_intc
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_BASEADDR = 0x41200000
 PARAMETER C_HIGHADDR = 0x4120ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE INTERRUPT = microblaze_0_interrupt
 PORT S_AXI_ACLK = clk_66_6667MHzPLL0
 PORT INTR = mimtlu_0_DATA_ITR & USB_Uart_Interrupt & Ethernet_MAC_IP2INTC_Irpt & axi_timer_0_Interrupt
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_ilmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_66_6667MHzPLL0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_i_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00001fff
 BUS_INTERFACE SLMB = microblaze_0_ilmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_dlmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_66_6667MHzPLL0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_d_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00001fff
 BUS_INTERFACE SLMB = microblaze_0_dlmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN bram_block
 PARAMETER INSTANCE = microblaze_0_bram_block
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
 BUS_INTERFACE PORTB = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER HW_VER = 8.40.b
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_USE_FPU = 0
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_ICACHE_BASEADDR = 0xa4000000
 PARAMETER C_ICACHE_HIGHADDR = 0xa7ffffff
 PARAMETER C_USE_ICACHE = 1
 PARAMETER C_CACHE_BYTE_SIZE = 16384
 PARAMETER C_ICACHE_ALWAYS_USED = 1
 PARAMETER C_DCACHE_BASEADDR = 0xa4000000
 PARAMETER C_DCACHE_HIGHADDR = 0xa7ffffff
 PARAMETER C_USE_DCACHE = 1
 PARAMETER C_DCACHE_BYTE_SIZE = 16384
 PARAMETER C_DCACHE_ALWAYS_USED = 1
 PARAMETER C_ICACHE_LINE_LEN = 8
 PARAMETER C_DCACHE_LINE_LEN = 8
 PARAMETER C_USE_DIV = 1
 PARAMETER C_AREA_OPTIMIZED = 1
 BUS_INTERFACE M_AXI_DP = axi4lite_0
 BUS_INTERFACE M_AXI_DC = axi4_0
 BUS_INTERFACE M_AXI_IC = axi4_0
 BUS_INTERFACE DEBUG = microblaze_0_debug
 BUS_INTERFACE INTERRUPT = microblaze_0_interrupt
 BUS_INTERFACE DLMB = microblaze_0_dlmb
 BUS_INTERFACE ILMB = microblaze_0_ilmb
 PORT MB_RESET = proc_sys_reset_0_MB_Reset
 PORT CLK = clk_66_6667MHzPLL0
END

BEGIN mdm
 PARAMETER INSTANCE = debug_module
 PARAMETER HW_VER = 2.10.a
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_UART = 1
 PARAMETER C_BASEADDR = 0x41400000
 PARAMETER C_HIGHADDR = 0x4140ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_debug
 PORT Debug_SYS_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT S_AXI_ACLK = clk_66_6667MHzPLL0
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_CLKIN_FREQ = 66666667
 PARAMETER C_CLKOUT0_FREQ = 400000000
 PARAMETER C_CLKOUT0_GROUP = PLL0
 PARAMETER C_CLKOUT0_BUF = FALSE
 PARAMETER C_CLKOUT1_FREQ = 400000000
 PARAMETER C_CLKOUT1_PHASE = 180
 PARAMETER C_CLKOUT1_GROUP = PLL0
 PARAMETER C_CLKOUT1_BUF = FALSE
 PARAMETER C_CLKOUT2_FREQ = 66666666
 PARAMETER C_CLKOUT2_GROUP = PLL0
 PARAMETER C_CLKOUT3_FREQ = 10000000
 PORT LOCKED = proc_sys_reset_0_Dcm_locked
 PORT CLKOUT2 = clk_66_6667MHzPLL0
 PORT RST = RESET
 PORT CLKOUT0 = clk_400_0000MHzPLL0_nobuf
 PORT CLKOUT1 = clk_400_0000MHz180PLL0_nobuf
 PORT CLKIN = CLK_66MHZ
 PORT CLKOUT3 = clock_generator_0_CLKOUT3
END

BEGIN axi_timer
 PARAMETER INSTANCE = axi_timer_0
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_COUNT_WIDTH = 32
 PARAMETER C_ONE_TIMER_ONLY = 0
 PARAMETER C_BASEADDR = 0x41c00000
 PARAMETER C_HIGHADDR = 0x41c0ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_66_6667MHzPLL0
 PORT Interrupt = axi_timer_0_Interrupt
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4lite_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
 PORT INTERCONNECT_ACLK = clk_66_6667MHzPLL0
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4_0
 PARAMETER HW_VER = 1.06.a
 PORT interconnect_aclk = clk_66_6667MHzPLL0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
END

BEGIN axi_uartlite
 PARAMETER INSTANCE = USB_Uart
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BAUDRATE = 9600
 PARAMETER C_DATA_BITS = 8
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_ODD_PARITY = 1
 PARAMETER C_BASEADDR = 0x40600000
 PARAMETER C_HIGHADDR = 0x4060ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_66_6667MHzPLL0
 PORT TX = USB_Uart_sout
 PORT RX = USB_Uart_sin
 PORT Interrupt = USB_Uart_Interrupt
END

BEGIN axi_s6_ddrx
 PARAMETER INSTANCE = MCB3_LPDDR
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_MCB_RZQ_LOC = N4
 PARAMETER C_MCB_ZIO_LOC = NOT_SET
 PARAMETER C_MEM_TYPE = MDDR
 PARAMETER C_MEM_PARTNO = MT46H32M16XXXX-5
 PARAMETER C_MEM_BANKADDR_WIDTH = 2
 PARAMETER C_MEM_NUM_COL_BITS = 10
 PARAMETER C_SKIP_IN_TERM_CAL = 1
 PARAMETER C_S0_AXI_ENABLE = 1
 PARAMETER C_INTERCONNECT_S0_AXI_MASTERS = microblaze_0.M_AXI_DC & microblaze_0.M_AXI_IC
 PARAMETER C_MEM_DDR2_RTT = 50OHMS
 PARAMETER C_S0_AXI_STRICT_COHERENCY = 0
 PARAMETER C_INTERCONNECT_S0_AXI_AW_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_AR_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_W_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_R_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_B_REGISTER = 8
 PARAMETER C_S0_AXI_BASEADDR = 0xa4000000
 PARAMETER C_S0_AXI_HIGHADDR = 0xa7ffffff
 BUS_INTERFACE S0_AXI = axi4_0
 PORT rzq = rzq
 PORT s0_axi_aclk = clk_66_6667MHzPLL0
 PORT ui_clk = clk_66_6667MHzPLL0
 PORT mcbx_dram_we_n = mcbx_dram_we_n
 PORT mcbx_dram_udqs = mcbx_dram_udqs
 PORT mcbx_dram_udm = mcbx_dram_udm
 PORT mcbx_dram_ras_n = mcbx_dram_ras_n
 PORT mcbx_dram_ldm = mcbx_dram_ldm
 PORT mcbx_dram_dqs = mcbx_dram_dqs
 PORT mcbx_dram_dq = mcbx_dram_dq
 PORT mcbx_dram_clk_n = mcbx_dram_clk_n
 PORT mcbx_dram_clk = mcbx_dram_clk
 PORT mcbx_dram_cke = mcbx_dram_cke
 PORT mcbx_dram_cas_n = mcbx_dram_cas_n
 PORT mcbx_dram_ba = mcbx_dram_ba
 PORT mcbx_dram_addr = mcbx_dram_addr
 PORT sysclk_2x = clk_400_0000MHzPLL0_nobuf
 PORT sysclk_2x_180 = clk_400_0000MHz180PLL0_nobuf
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT PLL_LOCK = proc_sys_reset_0_Dcm_locked
END

BEGIN axi_gpio
 PARAMETER INSTANCE = LEDs_4Bits
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_GPIO_WIDTH = 4
 PARAMETER C_ALL_INPUTS = 0
 PARAMETER C_INTERRUPT_PRESENT = 0
 PARAMETER C_IS_DUAL = 0
 PARAMETER C_BASEADDR = 0x40000000
 PARAMETER C_HIGHADDR = 0x4000ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_66_6667MHzPLL0
 PORT GPIO_IO_O = LEDs_4Bits_TRI_O
END

BEGIN axi_ethernetlite
 PARAMETER INSTANCE = Ethernet_MAC
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_S_AXI_ID_WIDTH = 1
 PARAMETER C_S_AXI_PROTOCOL = AXI4LITE
 PARAMETER C_RX_PING_PONG = 1
 PARAMETER C_TX_PING_PONG = 1
 PARAMETER C_BASEADDR = 0x40e00000
 PARAMETER C_HIGHADDR = 0x40e0ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_66_6667MHzPLL0
 PORT PHY_tx_en = Ethernet_MAC_TX_EN
 PORT PHY_tx_clk = Ethernet_MAC_TX_CLK
 PORT PHY_tx_data = Ethernet_MAC_TXD
 PORT PHY_rx_er = Ethernet_MAC_RX_ER
 PORT PHY_dv = Ethernet_MAC_RX_DV
 PORT PHY_rx_clk = Ethernet_MAC_RX_CLK
 PORT PHY_rx_data = Ethernet_MAC_RXD
 PORT PHY_rst_n = Ethernet_MAC_PHY_RST_N
 PORT PHY_MDIO = Ethernet_MAC_MDIO
 PORT PHY_MDC = Ethernet_MAC_MDC
 PORT PHY_crs = Ethernet_MAC_CRS
 PORT PHY_col = Ethernet_MAC_COL
 PORT IP2INTC_Irpt = Ethernet_MAC_IP2INTC_Irpt
END

BEGIN axi_gpio
 PARAMETER INSTANCE = DIP_Switches_4Bits
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_GPIO_WIDTH = 4
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_INTERRUPT_PRESENT = 0
 PARAMETER C_IS_DUAL = 0
 PARAMETER C_BASEADDR = 0x40020000
 PARAMETER C_HIGHADDR = 0x4002ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_66_6667MHzPLL0
 PORT GPIO_IO_I = DIP_Switches_4Bits_TRI_I
END

BEGIN mimtlu
 PARAMETER INSTANCE = mimtlu_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x75000000
 PARAMETER C_HIGHADDR = 0x7500ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_66_6667MHzPLL0
 PORT CLOCK_Y3 = clk_66_6667MHzPLL0
 PORT BUSY_DUT = mimtlu_0_BUSY_DUT
 PORT TRIGGER_DUT = mimtlu_0_TRIGGER_DUT
 PORT TRIGGER_COPY = mimtlu_0_TRIGGER_COPY
 PORT BUSY_COPY = mimtlu_0_BUSY_COPY
 PORT DATA_ITR = mimtlu_0_DATA_ITR
 PORT TEST = net_mimtlu_0_TEST_pin
END

