* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Apr 13 2022 17:54:52

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP  --package  QN84  --outdir  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer\TOP_pl.sdc  --dst_sdc_file  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer\TOP_pk.sdc  --devicename  iCE40LP1K  

***** Device Info *****
Chip: iCE40LP1K
Package: QN84
Size: 12 X 16

***** Design Utilization Info *****
Design: TOP
Used Logic Cell: 1128/1280
Used Logic Tile: 155/160
Used IO Cell:    59/112
Used Bram Cell For iCE40: 0/16
Used PLL For iCE40: 0/0
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: fpga_osc
Clock Source: ipInertedIONet_FPGA_OSC 
Clock Driver: ipInertedIOPad_FPGA_OSC (ICE_IO)
Driver Position: (7, 0, 0)
Fanout to FF: 201
Fanout to Tile: 79


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   7 8 0 7 1 0 6 8 7 0 0 0   
15|   8 7 0 8 8 8 8 8 2 0 8 0   
14|   8 8 0 8 8 8 8 8 8 0 8 6   
13|   8 8 0 3 8 8 3 8 7 0 8 8   
12|   8 8 0 8 7 5 6 8 8 0 8 7   
11|   8 7 0 8 7 6 8 7 8 0 8 3   
10|   8 8 0 8 7 8 8 8 7 0 7 6   
 9|   8 8 0 8 8 8 7 8 8 0 4 8   
 8|   3 8 0 8 7 8 8 8 8 0 8 6   
 7|   8 8 0 6 8 8 8 8 8 0 7 2   
 6|   8 8 0 8 8 8 8 8 8 0 8 2   
 5|   7 8 0 5 7 8 8 8 8 0 7 1   
 4|   8 8 0 8 8 8 8 8 8 0 8 8   
 3|   8 8 0 5 6 8 8 8 8 0 8 8   
 2|   8 8 0 3 7 8 8 8 8 0 8 8   
 1|   7 8 0 3 8 0 8 8 8 0 8 8   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 7.28

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|    15  9  0 10  1  0 11 19 14  0  0  0    
15|    17 22  0 16 18 16 14 17  2  0  9  0    
14|    10  9  0 16 17 16 16 10 16  0 16  6    
13|     9 14  0  3 18 16  7 22 22  0 17 13    
12|    16 17  0 24  7 10 13 22 21  0 19 20    
11|    16  6  0 24 13 10 17 21 20  0 16  8    
10|    16 17  0  9 11 21 18 21 17  0 18 17    
 9|    16 16  0 18 12 21 15 21 22  0  7 22    
 8|     5 14  0 18 17 14 19 16 17  0 22 15    
 7|    17 10  0 18 17 16 16 13  9  0 10  4    
 6|    17 13  0 20 17 14 17 15 16  0 12  2    
 5|     7 17  0 10 18 14 16 13 19  0 15  4    
 4|    12 16  0 13  8 16 16 17 13  0 18 19    
 3|    13 17  0 13 21 16 10 16  9  0 13 14    
 2|    14 19  0  6 11 16 13 15 19  0 16 10    
 1|    15 15  0  4 14  0 10 13  9  0 17 13    
 0|                                           

Maximum number of input nets per logic tile: 24
Average number of input nets per logic tile: 14.45

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|    21 16  0 14  1  0 15 25 22  0  0  0    
15|    23 25  0 20 21 20 24 23  2  0 16  0    
14|    19 16  0 20 21 20 26 20 23  0 22  6    
13|    16 24  0  3 20 20  7 28 27  0 23 19    
12|    20 20  0 24  7 11 18 29 32  0 25 24    
11|    20  7  0 24 13 10 32 23 27  0 32  8    
10|    20 20  0  9 17 24 31 28 23  0 25 21    
 9|    20 20  0 21 14 24 26 24 28  0 11 28    
 8|     6 24  0 25 27 27 29 31 25  0 28 20    
 7|    19 19  0 22 29 26 22 30 24  0 20  4    
 6|    18 22  0 28 32 31 18 27 19  0 23  2    
 5|     7 23  0 15 23 18 21 20 30  0 26  4    
 4|    23 20  0 19  8 16 26 21 19  0 26 27    
 3|    19 17  0 16 21 16 20 18 20  0 24 25    
 2|    28 27  0  7 23 16 19 29 30  0 20 19    
 1|    25 30  0  5 23  0 25 30 29  0 17 30    
 0|                                           

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 20.68

***** Run Time Info *****
Run Time:  1
