// Seed: 2019627502
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  input wire id_10;
  input wire id_9;
  inout tri id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_8 = 1'b0;
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    input wire id_2,
    output logic id_3,
    input wor id_4
    , id_6
);
  logic [-1 : 1] id_7;
  initial begin : LABEL_0
    id_7 <= id_6;
  end
  final begin : LABEL_1
    #1 id_6 <= 1;
    id_3 <= id_6;
    id_6 = id_2;
    id_3 <= id_4;
  end
  wire \id_8 ;
  ;
  wire id_9;
  assign id_3 = id_0;
  wire id_10;
  module_0 modCall_1 (
      \id_8 ,
      \id_8 ,
      \id_8 ,
      id_9,
      id_9,
      \id_8 ,
      \id_8 ,
      id_9,
      \id_8 ,
      id_9,
      \id_8
  );
  assign id_1 = 1'h0;
endmodule
