{
    "1343086592": {
        "name": "CTRL",
        "address": 1343086592,
        "size": 32,
        "access": "",
        "desc": "Register",
        "fields": [
            {
                "name": "START_FORCE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "START",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "WORK_MODE",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "0: single mode, 1: double mode, 2: alternate mode"
            },
            {
                "name": "SAR_SEL",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "0: SAR1, 1: SAR2, only work for single SAR mode"
            },
            {
                "name": "SAR_CLK_GATED",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SAR_CLK_DIV",
                "bitOffset": 6,
                "bitWidth": 8,
                "desc": "SAR clock divider"
            },
            {
                "name": "SAR1_PATT_LEN",
                "bitOffset": 14,
                "bitWidth": 4,
                "desc": "0 ~ 15 means length 1 ~ 16"
            },
            {
                "name": "SAR2_PATT_LEN",
                "bitOffset": 18,
                "bitWidth": 4,
                "desc": "0 ~ 15 means length 1 ~ 16"
            },
            {
                "name": "SAR1_PATT_P_CLEAR",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "clear the pointer of pattern table for DIG ADC1 CTRL"
            },
            {
                "name": "SAR2_PATT_P_CLEAR",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "clear the pointer of pattern table for DIG ADC2 CTRL"
            },
            {
                "name": "DATA_SAR_SEL",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "1: sar_sel will be coded by the MSB of the 16-bit output data, in this case the resolution should not be larger than 11 bits."
            },
            {
                "name": "DATA_TO_I2S",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "1: I2S input data is from SAR ADC (for DMA), 0: I2S input data is from GPIO matrix"
            },
            {
                "name": "XPD_SAR1_FORCE",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "force option to xpd sar1 blocks"
            },
            {
                "name": "XPD_SAR2_FORCE",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "force option to xpd sar2 blocks"
            },
            {
                "name": "WAIT_ARB_CYCLE",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "wait arbit signal stable after sar_done"
            }
        ]
    },
    "1343086596": {
        "name": "CTRL2",
        "address": 1343086596,
        "size": 32,
        "access": "",
        "desc": "Register",
        "fields": [
            {
                "name": "MEAS_NUM_LIMIT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "MAX_MEAS_NUM",
                "bitOffset": 1,
                "bitWidth": 8,
                "desc": "max conversion number"
            },
            {
                "name": "SAR1_INV",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "1: data to DIG ADC1 CTRL is inverted, otherwise not"
            },
            {
                "name": "SAR2_INV",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "1: data to DIG ADC2 CTRL is inverted, otherwise not"
            },
            {
                "name": "TIMER_SEL",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "1: select saradc timer 0: i2s_ws trigger"
            },
            {
                "name": "TIMER_TARGET",
                "bitOffset": 12,
                "bitWidth": 12,
                "desc": "to set saradc timer target"
            },
            {
                "name": "TIMER_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "to enable saradc timer trigger"
            }
        ]
    },
    "1343086600": {
        "name": "FILTER_CTRL1",
        "address": 1343086600,
        "size": 32,
        "access": "",
        "desc": "Register",
        "fields": [
            {
                "name": "FILTER_FACTOR1",
                "bitOffset": 26,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "FILTER_FACTOR0",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "need_des"
            }
        ]
    },
    "1343086604": {
        "name": "FSM_WAIT",
        "address": 1343086604,
        "size": 32,
        "access": "",
        "desc": "Register",
        "fields": [
            {
                "name": "XPD_WAIT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "need_des"
            },
            {
                "name": "RSTB_WAIT",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "need_des"
            },
            {
                "name": "STANDBY_WAIT",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "need_des"
            }
        ]
    },
    "1343086608": {
        "name": "SAR1_STATUS",
        "address": 1343086608,
        "size": 32,
        "access": "",
        "desc": "Register",
        "fields": [
            {
                "name": "SAR1_STATUS",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": ""
            }
        ]
    },
    "1343086612": {
        "name": "SAR2_STATUS",
        "address": 1343086612,
        "size": 32,
        "access": "",
        "desc": "Register",
        "fields": [
            {
                "name": "SAR2_STATUS",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": ""
            }
        ]
    },
    "1343086616": {
        "name": "SAR1_PATT_TAB1",
        "address": 1343086616,
        "size": 32,
        "access": "",
        "desc": "Register",
        "fields": [
            {
                "name": "SAR1_PATT_TAB1",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "item 0 ~ 3 for pattern table 1 (each item one byte)"
            }
        ]
    },
    "1343086620": {
        "name": "SAR1_PATT_TAB2",
        "address": 1343086620,
        "size": 32,
        "access": "",
        "desc": "Register",
        "fields": [
            {
                "name": "SAR1_PATT_TAB2",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "Item 4 ~ 7 for pattern table 1 (each item one byte)"
            }
        ]
    },
    "1343086624": {
        "name": "SAR1_PATT_TAB3",
        "address": 1343086624,
        "size": 32,
        "access": "",
        "desc": "Register",
        "fields": [
            {
                "name": "SAR1_PATT_TAB3",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "Item 8 ~ 11 for pattern table 1 (each item one byte)"
            }
        ]
    },
    "1343086628": {
        "name": "SAR1_PATT_TAB4",
        "address": 1343086628,
        "size": 32,
        "access": "",
        "desc": "Register",
        "fields": [
            {
                "name": "SAR1_PATT_TAB4",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "Item 12 ~ 15 for pattern table 1 (each item one byte)"
            }
        ]
    },
    "1343086632": {
        "name": "SAR2_PATT_TAB1",
        "address": 1343086632,
        "size": 32,
        "access": "",
        "desc": "Register",
        "fields": [
            {
                "name": "SAR2_PATT_TAB1",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "item 0 ~ 3 for pattern table 2 (each item one byte)"
            }
        ]
    },
    "1343086636": {
        "name": "SAR2_PATT_TAB2",
        "address": 1343086636,
        "size": 32,
        "access": "",
        "desc": "Register",
        "fields": [
            {
                "name": "SAR2_PATT_TAB2",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "Item 4 ~ 7 for pattern table 2 (each item one byte)"
            }
        ]
    },
    "1343086640": {
        "name": "SAR2_PATT_TAB3",
        "address": 1343086640,
        "size": 32,
        "access": "",
        "desc": "Register",
        "fields": [
            {
                "name": "SAR2_PATT_TAB3",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "Item 8 ~ 11 for pattern table 2 (each item one byte)"
            }
        ]
    },
    "1343086644": {
        "name": "SAR2_PATT_TAB4",
        "address": 1343086644,
        "size": 32,
        "access": "",
        "desc": "Register",
        "fields": [
            {
                "name": "SAR2_PATT_TAB4",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "Item 12 ~ 15 for pattern table 2 (each item one byte)"
            }
        ]
    },
    "1343086648": {
        "name": "ARB_CTRL",
        "address": 1343086648,
        "size": 32,
        "access": "",
        "desc": "Register",
        "fields": [
            {
                "name": "ARB_APB_FORCE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "adc2 arbiter force to enableapb controller"
            },
            {
                "name": "ARB_RTC_FORCE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "adc2 arbiter force to enable rtc controller"
            },
            {
                "name": "ARB_WIFI_FORCE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "adc2 arbiter force to enable wifi controller"
            },
            {
                "name": "ARB_GRANT_FORCE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "adc2 arbiter force grant"
            },
            {
                "name": "ARB_APB_PRIORITY",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Set adc2 arbiterapb priority"
            },
            {
                "name": "ARB_RTC_PRIORITY",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Set adc2 arbiter rtc priority"
            },
            {
                "name": "ARB_WIFI_PRIORITY",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Set adc2 arbiter wifi priority"
            },
            {
                "name": "ARB_FIX_PRIORITY",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "adc2 arbiter uses fixed priority"
            }
        ]
    },
    "1343086652": {
        "name": "FILTER_CTRL0",
        "address": 1343086652,
        "size": 32,
        "access": "",
        "desc": "Register",
        "fields": [
            {
                "name": "FILTER_CHANNEL1",
                "bitOffset": 14,
                "bitWidth": 5,
                "desc": "need_des"
            },
            {
                "name": "FILTER_CHANNEL0",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "apb_adc1_filter_factor"
            },
            {
                "name": "FILTER_RESET",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "enable apb_adc1_filter"
            }
        ]
    },
    "1343086656": {
        "name": "SAR1_DATA_STATUS",
        "address": 1343086656,
        "size": 32,
        "access": "",
        "desc": "Register",
        "fields": [
            {
                "name": "APB_SARADC1_DATA",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "need_des"
            }
        ]
    },
    "1343086660": {
        "name": "THRES0_CTRL",
        "address": 1343086660,
        "size": 32,
        "access": "",
        "desc": "Register",
        "fields": [
            {
                "name": "THRES0_CHANNEL",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "need_des"
            },
            {
                "name": "THRES0_HIGH",
                "bitOffset": 5,
                "bitWidth": 13,
                "desc": "saradc1's thres0 monitor thres"
            },
            {
                "name": "THRES0_LOW",
                "bitOffset": 18,
                "bitWidth": 13,
                "desc": "saradc1's thres0 monitor thres"
            }
        ]
    },
    "1343086664": {
        "name": "THRES1_CTRL",
        "address": 1343086664,
        "size": 32,
        "access": "",
        "desc": "Register",
        "fields": [
            {
                "name": "THRES1_CHANNEL",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "need_des"
            },
            {
                "name": "THRES1_HIGH",
                "bitOffset": 5,
                "bitWidth": 13,
                "desc": "saradc1's thres0 monitor thres"
            },
            {
                "name": "THRES1_LOW",
                "bitOffset": 18,
                "bitWidth": 13,
                "desc": "saradc1's thres0 monitor thres"
            }
        ]
    },
    "1343086668": {
        "name": "THRES_CTRL",
        "address": 1343086668,
        "size": 32,
        "access": "",
        "desc": "Register",
        "fields": [
            {
                "name": "THRES_ALL_EN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "THRES3_EN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "THRES2_EN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "THRES1_EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "THRES0_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343086672": {
        "name": "INT_ENA",
        "address": 1343086672,
        "size": 32,
        "access": "",
        "desc": "Register",
        "fields": [
            {
                "name": "THRES1_LOW_INT_ENA",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "THRES0_LOW_INT_ENA",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "THRES1_HIGH_INT_ENA",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "THRES0_HIGH_INT_ENA",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SAR2_DONE_INT_ENA",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SAR1_DONE_INT_ENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343086676": {
        "name": "INT_RAW",
        "address": 1343086676,
        "size": 32,
        "access": "",
        "desc": "Register",
        "fields": [
            {
                "name": "THRES1_LOW_INT_RAW",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "THRES0_LOW_INT_RAW",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "THRES1_HIGH_INT_RAW",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "THRES0_HIGH_INT_RAW",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SAR2_DONE_INT_RAW",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SAR1_DONE_INT_RAW",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343086680": {
        "name": "INT_ST",
        "address": 1343086680,
        "size": 32,
        "access": "",
        "desc": "Register",
        "fields": [
            {
                "name": "THRES1_LOW_INT_ST",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "THRES0_LOW_INT_ST",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "THRES1_HIGH_INT_ST",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "THRES0_HIGH_INT_ST",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "APB_SARADC2_DONE_INT_ST",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "APB_SARADC1_DONE_INT_ST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343086684": {
        "name": "INT_CLR",
        "address": 1343086684,
        "size": 32,
        "access": "",
        "desc": "Register",
        "fields": [
            {
                "name": "THRES1_LOW_INT_CLR",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "THRES0_LOW_INT_CLR",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "THRES1_HIGH_INT_CLR",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "THRES0_HIGH_INT_CLR",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "APB_SARADC2_DONE_INT_CLR",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "APB_SARADC1_DONE_INT_CLR",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343086688": {
        "name": "DMA_CONF",
        "address": 1343086688,
        "size": 32,
        "access": "",
        "desc": "Register",
        "fields": [
            {
                "name": "APB_ADC_EOF_NUM",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "the dma_in_suc_eof gen when sample cnt = spi_eof_num"
            },
            {
                "name": "APB_ADC_RESET_FSM",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "reset_apb_adc_state"
            },
            {
                "name": "APB_ADC_TRANS",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "enable apb_adc use spi_dma"
            }
        ]
    },
    "1343086692": {
        "name": "SAR2_DATA_STATUS",
        "address": 1343086692,
        "size": 32,
        "access": "",
        "desc": "Register",
        "fields": [
            {
                "name": "APB_SARADC2_DATA",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "need_des"
            }
        ]
    },
    "1343086696": {
        "name": "CALI",
        "address": 1343086696,
        "size": 32,
        "access": "",
        "desc": "Register",
        "fields": [
            {
                "name": "CFG",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "need_des"
            }
        ]
    },
    "1343086700": {
        "name": "RND_ECO_LOW",
        "address": 1343086700,
        "size": 32,
        "access": "",
        "desc": "Register",
        "fields": [
            {
                "name": "RND_ECO_LOW",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "rnd eco low"
            }
        ]
    },
    "1343086704": {
        "name": "RND_ECO_HIGH",
        "address": 1343086704,
        "size": 32,
        "access": "",
        "desc": "Register",
        "fields": [
            {
                "name": "RND_ECO_HIGH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "rnd eco high"
            }
        ]
    },
    "1343086708": {
        "name": "RND_ECO_CS",
        "address": 1343086708,
        "size": 32,
        "access": "",
        "desc": "Register",
        "fields": [
            {
                "name": "RND_ECO_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "RND_ECO_RESULT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343087612": {
        "name": "CTRL_DATE",
        "address": 1343087612,
        "size": 32,
        "access": "",
        "desc": "Register",
        "fields": [
            {
                "name": "CTRL_DATE",
                "bitOffset": 0,
                "bitWidth": 31,
                "desc": "need_des"
            },
            {
                "name": "CLK_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1342767104": {
        "name": "KEY_0",
        "address": 1342767104,
        "size": 32,
        "access": "",
        "desc": "Key material key_0 configure register",
        "fields": [
            {
                "name": "KEY_0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This bits stores key_0 that is a part of key material."
            }
        ]
    },
    "1342767108": {
        "name": "KEY_1",
        "address": 1342767108,
        "size": 32,
        "access": "",
        "desc": "Key material key_1 configure register",
        "fields": [
            {
                "name": "KEY_1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This bits stores key_1 that is a part of key material."
            }
        ]
    },
    "1342767112": {
        "name": "KEY_2",
        "address": 1342767112,
        "size": 32,
        "access": "",
        "desc": "Key material key_2 configure register",
        "fields": [
            {
                "name": "KEY_2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This bits stores key_2 that is a part of key material."
            }
        ]
    },
    "1342767116": {
        "name": "KEY_3",
        "address": 1342767116,
        "size": 32,
        "access": "",
        "desc": "Key material key_3 configure register",
        "fields": [
            {
                "name": "KEY_3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This bits stores key_3 that is a part of key material."
            }
        ]
    },
    "1342767120": {
        "name": "KEY_4",
        "address": 1342767120,
        "size": 32,
        "access": "",
        "desc": "Key material key_4 configure register",
        "fields": [
            {
                "name": "KEY_4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This bits stores key_4 that is a part of key material."
            }
        ]
    },
    "1342767124": {
        "name": "KEY_5",
        "address": 1342767124,
        "size": 32,
        "access": "",
        "desc": "Key material key_5 configure register",
        "fields": [
            {
                "name": "KEY_5",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This bits stores key_5 that is a part of key material."
            }
        ]
    },
    "1342767128": {
        "name": "KEY_6",
        "address": 1342767128,
        "size": 32,
        "access": "",
        "desc": "Key material key_6 configure register",
        "fields": [
            {
                "name": "KEY_6",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This bits stores key_6 that is a part of key material."
            }
        ]
    },
    "1342767132": {
        "name": "KEY_7",
        "address": 1342767132,
        "size": 32,
        "access": "",
        "desc": "Key material key_7 configure register",
        "fields": [
            {
                "name": "KEY_7",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This bits stores key_7 that is a part of key material."
            }
        ]
    },
    "1342767136": {
        "name": "TEXT_IN_0",
        "address": 1342767136,
        "size": 32,
        "access": "",
        "desc": "source text material text_in_0 configure register",
        "fields": [
            {
                "name": "TEXT_IN_0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This bits stores text_in_0 that is a part of source text material."
            }
        ]
    },
    "1342767140": {
        "name": "TEXT_IN_1",
        "address": 1342767140,
        "size": 32,
        "access": "",
        "desc": "source text material text_in_1 configure register",
        "fields": [
            {
                "name": "TEXT_IN_1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This bits stores text_in_1 that is a part of source text material."
            }
        ]
    },
    "1342767144": {
        "name": "TEXT_IN_2",
        "address": 1342767144,
        "size": 32,
        "access": "",
        "desc": "source text material text_in_2 configure register",
        "fields": [
            {
                "name": "TEXT_IN_2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This bits stores text_in_2 that is a part of source text material."
            }
        ]
    },
    "1342767148": {
        "name": "TEXT_IN_3",
        "address": 1342767148,
        "size": 32,
        "access": "",
        "desc": "source text material text_in_3 configure register",
        "fields": [
            {
                "name": "TEXT_IN_3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This bits stores text_in_3 that is a part of source text material."
            }
        ]
    },
    "1342767152": {
        "name": "TEXT_OUT_0",
        "address": 1342767152,
        "size": 32,
        "access": "",
        "desc": "result text material text_out_0 configure register",
        "fields": [
            {
                "name": "TEXT_OUT_0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This bits stores text_out_0 that is a part of result text material."
            }
        ]
    },
    "1342767156": {
        "name": "TEXT_OUT_1",
        "address": 1342767156,
        "size": 32,
        "access": "",
        "desc": "result text material text_out_1 configure register",
        "fields": [
            {
                "name": "TEXT_OUT_1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This bits stores text_out_1 that is a part of result text material."
            }
        ]
    },
    "1342767160": {
        "name": "TEXT_OUT_2",
        "address": 1342767160,
        "size": 32,
        "access": "",
        "desc": "result text material text_out_2 configure register",
        "fields": [
            {
                "name": "TEXT_OUT_2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This bits stores text_out_2 that is a part of result text material."
            }
        ]
    },
    "1342767164": {
        "name": "TEXT_OUT_3",
        "address": 1342767164,
        "size": 32,
        "access": "",
        "desc": "result text material text_out_3 configure register",
        "fields": [
            {
                "name": "TEXT_OUT_3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This bits stores text_out_3 that is a part of result text material."
            }
        ]
    },
    "1342767168": {
        "name": "MODE",
        "address": 1342767168,
        "size": 32,
        "access": "",
        "desc": "AES Mode register",
        "fields": [
            {
                "name": "MODE",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "This bits decides which one operation mode will be used. 3'd0: AES-EN-128, 3'd1: AES-EN-192, 3'd2: AES-EN-256, 3'd4: AES-DE-128, 3'd5: AES-DE-192, 3'd6: AES-DE-256."
            }
        ]
    },
    "1342767172": {
        "name": "ENDIAN",
        "address": 1342767172,
        "size": 32,
        "access": "",
        "desc": "AES Endian configure register",
        "fields": [
            {
                "name": "ENDIAN",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "endian. [1:0] key endian, [3:2] text_in endian or in_stream endian,  [5:4] text_out endian or out_stream endian"
            }
        ]
    },
    "1342767176": {
        "name": "TRIGGER",
        "address": 1342767176,
        "size": 32,
        "access": "",
        "desc": "AES trigger register",
        "fields": [
            {
                "name": "TRIGGER",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to start AES calculation."
            }
        ]
    },
    "1342767180": {
        "name": "STATE",
        "address": 1342767180,
        "size": 32,
        "access": "",
        "desc": "AES state register",
        "fields": [
            {
                "name": "STATE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Those bits shows AES status. For typical AES, 0: idle, 1: busy. For DMA-AES, 0: idle, 1: busy, 2: calculation_done."
            }
        ]
    },
    "1342767184": {
        "name": "IV_MEM[%s]",
        "address": 1342767184,
        "size": 32,
        "access": "",
        "desc": "The memory that stores initialization vector",
        "fields": []
    },
    "1342767200": {
        "name": "H_MEM[%s]",
        "address": 1342767200,
        "size": 32,
        "access": "",
        "desc": "The memory that stores GCM hash subkey",
        "fields": []
    },
    "1342767216": {
        "name": "J0_MEM[%s]",
        "address": 1342767216,
        "size": 32,
        "access": "",
        "desc": "The memory that stores J0",
        "fields": []
    },
    "1342767232": {
        "name": "T0_MEM[%s]",
        "address": 1342767232,
        "size": 32,
        "access": "",
        "desc": "The memory that stores T0",
        "fields": []
    },
    "1342767248": {
        "name": "DMA_ENABLE",
        "address": 1342767248,
        "size": 32,
        "access": "",
        "desc": "DMA-AES working mode register",
        "fields": [
            {
                "name": "DMA_ENABLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "1'b0: typical AES working mode, 1'b1: DMA-AES working mode."
            }
        ]
    },
    "1342767252": {
        "name": "BLOCK_MODE",
        "address": 1342767252,
        "size": 32,
        "access": "",
        "desc": "AES cipher block mode register",
        "fields": [
            {
                "name": "BLOCK_MODE",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Those bits decides which block mode will be used. 0x0: ECB, 0x1: CBC, 0x2: OFB, 0x3: CTR, 0x4: CFB-8, 0x5: CFB-128, 0x6: GCM, 0x7: reserved."
            }
        ]
    },
    "1342767256": {
        "name": "BLOCK_NUM",
        "address": 1342767256,
        "size": 32,
        "access": "",
        "desc": "AES block number register",
        "fields": [
            {
                "name": "BLOCK_NUM",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Those bits stores the number of Plaintext/ciphertext block."
            }
        ]
    },
    "1342767260": {
        "name": "INC_SEL",
        "address": 1342767260,
        "size": 32,
        "access": "",
        "desc": "Standard incrementing function configure register",
        "fields": [
            {
                "name": "INC_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "This bit decides the standard incrementing function. 0: INC32. 1: INC128."
            }
        ]
    },
    "1342767264": {
        "name": "AAD_BLOCK_NUM",
        "address": 1342767264,
        "size": 32,
        "access": "",
        "desc": "Additional Authential Data block number register",
        "fields": [
            {
                "name": "AAD_BLOCK_NUM",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Those bits stores the number of AAD block."
            }
        ]
    },
    "1342767268": {
        "name": "REMAINDER_BIT_NUM",
        "address": 1342767268,
        "size": 32,
        "access": "",
        "desc": "AES remainder bit number register",
        "fields": [
            {
                "name": "REMAINDER_BIT_NUM",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Those bits stores the number of remainder bit."
            }
        ]
    },
    "1342767272": {
        "name": "CONTINUE",
        "address": 1342767272,
        "size": 32,
        "access": "",
        "desc": "AES continue register",
        "fields": [
            {
                "name": "CONTINUE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to continue GCM operation."
            }
        ]
    },
    "1342767276": {
        "name": "INT_CLEAR",
        "address": 1342767276,
        "size": 32,
        "access": "",
        "desc": "AES Interrupt clear register",
        "fields": [
            {
                "name": "INT_CLEAR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to clear the AES interrupt."
            }
        ]
    },
    "1342767280": {
        "name": "INT_ENA",
        "address": 1342767280,
        "size": 32,
        "access": "",
        "desc": "AES Interrupt enable register",
        "fields": [
            {
                "name": "INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to enable interrupt that occurs when DMA-AES calculation is done."
            }
        ]
    },
    "1342767284": {
        "name": "DATE",
        "address": 1342767284,
        "size": 32,
        "access": "",
        "desc": "AES version control register",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 30,
                "desc": "This bits stores the version information of AES."
            }
        ]
    },
    "1342767288": {
        "name": "DMA_EXIT",
        "address": 1342767288,
        "size": 32,
        "access": "",
        "desc": "AES-DMA exit config",
        "fields": [
            {
                "name": "DMA_EXIT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this register to leave calculation done stage. Recommend to use it after software finishes reading DMA's output buffer."
            }
        ]
    },
    "1342722048": {
        "name": "IN_INT_RAW_CH%s",
        "address": 1342722048,
        "size": 32,
        "access": "",
        "desc": "Raw status interrupt of channel 0",
        "fields": [
            {
                "name": "IN_DONE_CH_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received for Rx channel 0."
            },
            {
                "name": "IN_SUC_EOF_CH_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received for Rx channel 0. For UHCI0 the raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received and no data error is detected for Rx channel 0."
            },
            {
                "name": "IN_ERR_EOF_CH_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when data error is detected only in the case that the peripheral is UHCI0 for Rx channel 0. For other peripherals this raw interrupt is reserved."
            },
            {
                "name": "IN_DSCR_ERR_CH_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when detecting inlink descriptor error including owner error and the second and third word error of inlink descriptor for Rx channel 0."
            },
            {
                "name": "IN_DSCR_EMPTY_CH_INT_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when Rx buffer pointed by inlink is full and receiving data is not completed but there is no more inlink for Rx channel 0."
            },
            {
                "name": "INFIFO_OVF_CH_INT_RAW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "This raw interrupt bit turns to high level when level 1 fifo of Rx channel 0 is overflow."
            },
            {
                "name": "INFIFO_UDF_CH_INT_RAW",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "This raw interrupt bit turns to high level when level 1 fifo of Rx channel 0 is underflow."
            }
        ]
    },
    "1342722052": {
        "name": "IN_INT_ST_CH%s",
        "address": 1342722052,
        "size": 32,
        "access": "",
        "desc": "Masked interrupt of channel 0",
        "fields": [
            {
                "name": "IN_DONE_CH_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_DONE_CH_INT interrupt."
            },
            {
                "name": "IN_SUC_EOF_CH_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_SUC_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_ERR_EOF_CH_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_ERR_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_ERR_CH_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_DSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_EMPTY_CH_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_DSCR_EMPTY_CH_INT interrupt."
            },
            {
                "name": "INFIFO_OVF_CH_INT_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the INFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "INFIFO_UDF_CH_INT_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the INFIFO_UDF_L1_CH_INT interrupt."
            }
        ]
    },
    "1342722056": {
        "name": "IN_INT_ENA_CH%s",
        "address": 1342722056,
        "size": 32,
        "access": "",
        "desc": "Interrupt enable bits of channel 0",
        "fields": [
            {
                "name": "IN_DONE_CH_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_DONE_CH_INT interrupt."
            },
            {
                "name": "IN_SUC_EOF_CH_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_SUC_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_ERR_EOF_CH_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_ERR_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_ERR_CH_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_DSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_EMPTY_CH_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_DSCR_EMPTY_CH_INT interrupt."
            },
            {
                "name": "INFIFO_OVF_CH_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the INFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "INFIFO_UDF_CH_INT_ENA",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the INFIFO_UDF_L1_CH_INT interrupt."
            }
        ]
    },
    "1342722060": {
        "name": "IN_INT_CLR_CH%s",
        "address": 1342722060,
        "size": 32,
        "access": "",
        "desc": "Interrupt clear bits of channel 0",
        "fields": [
            {
                "name": "IN_DONE_CH_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to clear the IN_DONE_CH_INT interrupt."
            },
            {
                "name": "IN_SUC_EOF_CH_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to clear the IN_SUC_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_ERR_EOF_CH_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to clear the IN_ERR_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_ERR_CH_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to clear the IN_DSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_EMPTY_CH_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to clear the IN_DSCR_EMPTY_CH_INT interrupt."
            },
            {
                "name": "INFIFO_OVF_CH_INT_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Set this bit to clear the INFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "INFIFO_UDF_CH_INT_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Set this bit to clear the INFIFO_UDF_L1_CH_INT interrupt."
            }
        ]
    },
    "1342722096": {
        "name": "OUT_INT_RAW_CH%s",
        "address": 1342722096,
        "size": 32,
        "access": "",
        "desc": "Raw status interrupt of channel 0",
        "fields": [
            {
                "name": "OUT_DONE_CH_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been transmitted to peripherals for Tx channel 0."
            },
            {
                "name": "OUT_EOF_CH_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been read from memory for Tx channel 0."
            },
            {
                "name": "OUT_DSCR_ERR_CH_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when detecting outlink descriptor error including owner error and the second and third word error of outlink descriptor for Tx channel 0."
            },
            {
                "name": "OUT_TOTAL_EOF_CH_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when data corresponding a outlink (includes one link descriptor or few link descriptors) is transmitted out for Tx channel 0."
            },
            {
                "name": "OUTFIFO_OVF_CH_INT_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "This raw interrupt bit turns to high level when level 1 fifo of Tx channel 0 is overflow."
            },
            {
                "name": "OUTFIFO_UDF_CH_INT_RAW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "This raw interrupt bit turns to high level when level 1 fifo of Tx channel 0 is underflow."
            }
        ]
    },
    "1342722100": {
        "name": "OUT_INT_ST_CH%s",
        "address": 1342722100,
        "size": 32,
        "access": "",
        "desc": "Masked interrupt of channel 0",
        "fields": [
            {
                "name": "OUT_DONE_CH_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUT_DONE_CH_INT interrupt."
            },
            {
                "name": "OUT_EOF_CH_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUT_EOF_CH_INT interrupt."
            },
            {
                "name": "OUT_DSCR_ERR_CH_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUT_DSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "OUT_TOTAL_EOF_CH_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUT_TOTAL_EOF_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_OVF_CH_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUTFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_UDF_CH_INT_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUTFIFO_UDF_L1_CH_INT interrupt."
            }
        ]
    },
    "1342722104": {
        "name": "OUT_INT_ENA_CH%s",
        "address": 1342722104,
        "size": 32,
        "access": "",
        "desc": "Interrupt enable bits of channel 0",
        "fields": [
            {
                "name": "OUT_DONE_CH_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUT_DONE_CH_INT interrupt."
            },
            {
                "name": "OUT_EOF_CH_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUT_EOF_CH_INT interrupt."
            },
            {
                "name": "OUT_DSCR_ERR_CH_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUT_DSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "OUT_TOTAL_EOF_CH_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUT_TOTAL_EOF_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_OVF_CH_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUTFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_UDF_CH_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUTFIFO_UDF_L1_CH_INT interrupt."
            }
        ]
    },
    "1342722108": {
        "name": "OUT_INT_CLR_CH%s",
        "address": 1342722108,
        "size": 32,
        "access": "",
        "desc": "Interrupt clear bits of channel 0",
        "fields": [
            {
                "name": "OUT_DONE_CH_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUT_DONE_CH_INT interrupt."
            },
            {
                "name": "OUT_EOF_CH_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUT_EOF_CH_INT interrupt."
            },
            {
                "name": "OUT_DSCR_ERR_CH_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUT_DSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "OUT_TOTAL_EOF_CH_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUT_TOTAL_EOF_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_OVF_CH_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUTFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_UDF_CH_INT_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUTFIFO_UDF_L1_CH_INT interrupt."
            }
        ]
    },
    "1342722144": {
        "name": "AHB_TEST",
        "address": 1342722144,
        "size": 32,
        "access": "",
        "desc": "reserved",
        "fields": [
            {
                "name": "AHB_TESTMODE",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "reserved"
            },
            {
                "name": "AHB_TESTADDR",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "reserved"
            }
        ]
    },
    "1342722148": {
        "name": "MISC_CONF",
        "address": 1342722148,
        "size": 32,
        "access": "",
        "desc": "MISC register",
        "fields": [
            {
                "name": "AHBM_RST_INTER",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit then clear this bit to reset the internal ahb FSM."
            },
            {
                "name": "ARB_PRI_DIS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to disable priority arbitration function."
            },
            {
                "name": "CLK_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "1'h1: Force clock on for register. 1'h0: Support clock only when application writes registers."
            }
        ]
    },
    "1342722152": {
        "name": "DATE",
        "address": 1342722152,
        "size": 32,
        "access": "",
        "desc": "Version control register",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "register version."
            }
        ]
    },
    "1342722160": {
        "name": "IN_CONF0_CH%s",
        "address": 1342722160,
        "size": 32,
        "access": "",
        "desc": "Configure 0 register of Rx channel 0",
        "fields": [
            {
                "name": "IN_RST_CH",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "This bit is used to reset AHB_DMA channel 0 Rx FSM and Rx FIFO pointer."
            },
            {
                "name": "IN_LOOP_TEST_CH",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "reserved"
            },
            {
                "name": "INDSCR_BURST_EN_CH",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to enable INCR burst transfer for Rx channel 0 reading link descriptor when accessing internal SRAM."
            },
            {
                "name": "IN_DATA_BURST_EN_CH",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to enable INCR burst transfer for Rx channel 0 receiving data when accessing internal SRAM."
            },
            {
                "name": "MEM_TRANS_EN_CH",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit 1 to enable automatic transmitting data from memory to memory via AHB_DMA."
            },
            {
                "name": "IN_ETM_EN_CH",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to enable etm control mode, dma Rx channel 0 is triggered by etm task."
            }
        ]
    },
    "1342722164": {
        "name": "IN_CONF1_CH%s",
        "address": 1342722164,
        "size": 32,
        "access": "",
        "desc": "Configure 1 register of Rx channel 0",
        "fields": [
            {
                "name": "IN_CHECK_OWNER_CH",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Set this bit to enable checking the owner attribute of the link descriptor."
            }
        ]
    },
    "1342722168": {
        "name": "INFIFO_STATUS_CH%s",
        "address": 1342722168,
        "size": 32,
        "access": "",
        "desc": "Receive FIFO status of Rx channel 0",
        "fields": [
            {
                "name": "INFIFO_FULL_CH",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "L1 Rx FIFO full signal for Rx channel 0."
            },
            {
                "name": "INFIFO_EMPTY_CH",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "L1 Rx FIFO empty signal for Rx channel 0."
            },
            {
                "name": "INFIFO_CNT_CH",
                "bitOffset": 2,
                "bitWidth": 6,
                "desc": "The register stores the byte number of the data in L1 Rx FIFO for Rx channel 0."
            },
            {
                "name": "IN_REMAIN_UNDER_1B_CH",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "reserved"
            },
            {
                "name": "IN_REMAIN_UNDER_2B_CH",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "reserved"
            },
            {
                "name": "IN_REMAIN_UNDER_3B_CH",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "reserved"
            },
            {
                "name": "IN_REMAIN_UNDER_4B_CH",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "reserved"
            },
            {
                "name": "IN_BUF_HUNGRY_CH",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "reserved"
            }
        ]
    },
    "1342722172": {
        "name": "IN_POP_CH%s",
        "address": 1342722172,
        "size": 32,
        "access": "",
        "desc": "Pop control register of Rx channel 0",
        "fields": [
            {
                "name": "INFIFO_RDATA_CH",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "This register stores the data popping from AHB_DMA FIFO."
            },
            {
                "name": "INFIFO_POP_CH",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Set this bit to pop data from AHB_DMA FIFO."
            }
        ]
    },
    "1342722176": {
        "name": "IN_LINK_CH%s",
        "address": 1342722176,
        "size": 32,
        "access": "",
        "desc": "Link descriptor configure and control register of Rx channel 0",
        "fields": [
            {
                "name": "INLINK_AUTO_RET_CH",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to return to current inlink descriptor's address when there are some errors in current receiving data."
            },
            {
                "name": "INLINK_STOP_CH",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to stop dealing with the inlink descriptors."
            },
            {
                "name": "INLINK_START_CH",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to start dealing with the inlink descriptors."
            },
            {
                "name": "INLINK_RESTART_CH",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to mount a new inlink descriptor."
            },
            {
                "name": "INLINK_PARK_CH",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "1: the inlink descriptor's FSM is in idle state.  0: the inlink descriptor's FSM is working."
            }
        ]
    },
    "1342722180": {
        "name": "IN_STATE_CH%s",
        "address": 1342722180,
        "size": 32,
        "access": "",
        "desc": "Receive status of Rx channel 0",
        "fields": [
            {
                "name": "INLINK_DSCR_ADDR_CH",
                "bitOffset": 0,
                "bitWidth": 18,
                "desc": "This register stores the current inlink descriptor's address."
            },
            {
                "name": "IN_DSCR_STATE_CH",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "reserved"
            },
            {
                "name": "IN_STATE_CH",
                "bitOffset": 20,
                "bitWidth": 3,
                "desc": "reserved"
            }
        ]
    },
    "1342722184": {
        "name": "IN_SUC_EOF_DES_ADDR_CH%s",
        "address": 1342722184,
        "size": 32,
        "access": "",
        "desc": "Inlink descriptor address when EOF occurs of Rx channel 0",
        "fields": [
            {
                "name": "IN_SUC_EOF_DES_ADDR_CH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register stores the address of the inlink descriptor when the EOF bit in this descriptor is 1."
            }
        ]
    },
    "1342722188": {
        "name": "IN_ERR_EOF_DES_ADDR_CH%s",
        "address": 1342722188,
        "size": 32,
        "access": "",
        "desc": "Inlink descriptor address when errors occur of Rx channel 0",
        "fields": [
            {
                "name": "IN_ERR_EOF_DES_ADDR_CH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register stores the address of the inlink descriptor when there are some errors in current receiving data. Only used when peripheral is UHCI0."
            }
        ]
    },
    "1342722192": {
        "name": "IN_DSCR_CH%s",
        "address": 1342722192,
        "size": 32,
        "access": "",
        "desc": "Current inlink descriptor address of Rx channel 0",
        "fields": [
            {
                "name": "INLINK_DSCR_CH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the current inlink descriptor x."
            }
        ]
    },
    "1342722196": {
        "name": "IN_DSCR_BF0_CH%s",
        "address": 1342722196,
        "size": 32,
        "access": "",
        "desc": "The last inlink descriptor address of Rx channel 0",
        "fields": [
            {
                "name": "INLINK_DSCR_BF0_CH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the last inlink descriptor x-1."
            }
        ]
    },
    "1342722200": {
        "name": "IN_DSCR_BF1_CH%s",
        "address": 1342722200,
        "size": 32,
        "access": "",
        "desc": "The second-to-last inlink descriptor address of Rx channel 0",
        "fields": [
            {
                "name": "INLINK_DSCR_BF1_CH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the second-to-last inlink descriptor x-2."
            }
        ]
    },
    "1342722204": {
        "name": "IN_PRI_CH%s",
        "address": 1342722204,
        "size": 32,
        "access": "",
        "desc": "Priority register of Rx channel 0",
        "fields": [
            {
                "name": "RX_PRI_CH",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "The priority of Rx channel 0. The larger of the value the higher of the priority."
            }
        ]
    },
    "1342722208": {
        "name": "IN_PERI_SEL_CH%s",
        "address": 1342722208,
        "size": 32,
        "access": "",
        "desc": "Peripheral selection of Rx channel 0",
        "fields": [
            {
                "name": "PERI_IN_SEL_CH",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "This register is used to select peripheral for Rx channel 0. I3C. 1: Dummy. 2: UHCI0. 3: I2S0. 4: I2S1. 5: I2S2. 6: Dummy. 7: Dummy. 8: ADC_DAC. 9: Dummy. 10: RMT,11~15: Dummy"
            }
        ]
    },
    "1342722256": {
        "name": "OUT_CONF0_CH0",
        "address": 1342722256,
        "size": 32,
        "access": "",
        "desc": "Configure 0 register of Tx channel 0",
        "fields": [
            {
                "name": "OUT_RST_CH0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "This bit is used to reset AHB_DMA channel 0 Tx FSM and Tx FIFO pointer."
            },
            {
                "name": "OUT_LOOP_TEST_CH0",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "reserved"
            },
            {
                "name": "OUT_AUTO_WRBACK_CH0",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to enable automatic outlink-writeback when all the data in tx buffer has been transmitted."
            },
            {
                "name": "OUT_EOF_MODE_CH0",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "EOF flag generation mode when transmitting data. 1: EOF flag for Tx channel 0 is generated when data need to transmit has been popped from FIFO in AHB_DMA"
            },
            {
                "name": "OUTDSCR_BURST_EN_CH0",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to enable INCR burst transfer for Tx channel 0 reading link descriptor when accessing internal SRAM."
            },
            {
                "name": "OUT_DATA_BURST_EN_CH0",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to enable INCR burst transfer for Tx channel 0 transmitting data when accessing internal SRAM."
            },
            {
                "name": "OUT_ETM_EN_CH0",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to enable etm control mode, dma Tx channel 0 is triggered by etm task."
            }
        ]
    },
    "1342722260": {
        "name": "OUT_CONF1_CH%s",
        "address": 1342722260,
        "size": 32,
        "access": "",
        "desc": "Configure 1 register of Tx channel 0",
        "fields": [
            {
                "name": "OUT_CHECK_OWNER_CH",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Set this bit to enable checking the owner attribute of the link descriptor."
            }
        ]
    },
    "1342722264": {
        "name": "OUTFIFO_STATUS_CH%s",
        "address": 1342722264,
        "size": 32,
        "access": "",
        "desc": "Transmit FIFO status of Tx channel 0",
        "fields": [
            {
                "name": "OUTFIFO_FULL_CH",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "L1 Tx FIFO full signal for Tx channel 0."
            },
            {
                "name": "OUTFIFO_EMPTY_CH",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "L1 Tx FIFO empty signal for Tx channel 0."
            },
            {
                "name": "OUTFIFO_CNT_CH",
                "bitOffset": 2,
                "bitWidth": 6,
                "desc": "The register stores the byte number of the data in L1 Tx FIFO for Tx channel 0."
            },
            {
                "name": "OUT_REMAIN_UNDER_1B_CH",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "reserved"
            },
            {
                "name": "OUT_REMAIN_UNDER_2B_CH",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "reserved"
            },
            {
                "name": "OUT_REMAIN_UNDER_3B_CH",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "reserved"
            },
            {
                "name": "OUT_REMAIN_UNDER_4B_CH",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "reserved"
            }
        ]
    },
    "1342722268": {
        "name": "OUT_PUSH_CH%s",
        "address": 1342722268,
        "size": 32,
        "access": "",
        "desc": "Push control register of Rx channel 0",
        "fields": [
            {
                "name": "OUTFIFO_WDATA_CH",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "This register stores the data that need to be pushed into AHB_DMA FIFO."
            },
            {
                "name": "OUTFIFO_PUSH_CH",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Set this bit to push data into AHB_DMA FIFO."
            }
        ]
    },
    "1342722272": {
        "name": "OUT_LINK_CH%s",
        "address": 1342722272,
        "size": 32,
        "access": "",
        "desc": "Link descriptor configure and control register of Tx channel 0",
        "fields": [
            {
                "name": "OUTLINK_STOP_CH",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to stop dealing with the outlink descriptors."
            },
            {
                "name": "OUTLINK_START_CH",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to start dealing with the outlink descriptors."
            },
            {
                "name": "OUTLINK_RESTART_CH",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to restart a new outlink from the last address."
            },
            {
                "name": "OUTLINK_PARK_CH",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "1: the outlink descriptor's FSM is in idle state.  0: the outlink descriptor's FSM is working."
            }
        ]
    },
    "1342722276": {
        "name": "OUT_STATE_CH%s",
        "address": 1342722276,
        "size": 32,
        "access": "",
        "desc": "Transmit status of Tx channel 0",
        "fields": [
            {
                "name": "OUTLINK_DSCR_ADDR_CH",
                "bitOffset": 0,
                "bitWidth": 18,
                "desc": "This register stores the current outlink descriptor's address."
            },
            {
                "name": "OUT_DSCR_STATE_CH",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "reserved"
            },
            {
                "name": "OUT_STATE_CH",
                "bitOffset": 20,
                "bitWidth": 3,
                "desc": "reserved"
            }
        ]
    },
    "1342722280": {
        "name": "OUT_EOF_DES_ADDR_CH%s",
        "address": 1342722280,
        "size": 32,
        "access": "",
        "desc": "Outlink descriptor address when EOF occurs of Tx channel 0",
        "fields": [
            {
                "name": "OUT_EOF_DES_ADDR_CH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register stores the address of the outlink descriptor when the EOF bit in this descriptor is 1."
            }
        ]
    },
    "1342722284": {
        "name": "OUT_EOF_BFR_DES_ADDR_CH%s",
        "address": 1342722284,
        "size": 32,
        "access": "",
        "desc": "The last outlink descriptor address when EOF occurs of Tx channel 0",
        "fields": [
            {
                "name": "OUT_EOF_BFR_DES_ADDR_CH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register stores the address of the outlink descriptor before the last outlink descriptor."
            }
        ]
    },
    "1342722288": {
        "name": "OUT_DSCR_CH%s",
        "address": 1342722288,
        "size": 32,
        "access": "",
        "desc": "Current inlink descriptor address of Tx channel 0",
        "fields": [
            {
                "name": "OUTLINK_DSCR_CH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the current outlink descriptor y."
            }
        ]
    },
    "1342722292": {
        "name": "OUT_DSCR_BF0_CH%s",
        "address": 1342722292,
        "size": 32,
        "access": "",
        "desc": "The last inlink descriptor address of Tx channel 0",
        "fields": [
            {
                "name": "OUTLINK_DSCR_BF0_CH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the last outlink descriptor y-1."
            }
        ]
    },
    "1342722296": {
        "name": "OUT_DSCR_BF1_CH%s",
        "address": 1342722296,
        "size": 32,
        "access": "",
        "desc": "The second-to-last inlink descriptor address of Tx channel 0",
        "fields": [
            {
                "name": "OUTLINK_DSCR_BF1_CH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the second-to-last inlink descriptor x-2."
            }
        ]
    },
    "1342722300": {
        "name": "OUT_PRI_CH%s",
        "address": 1342722300,
        "size": 32,
        "access": "",
        "desc": "Priority register of Tx channel 0.",
        "fields": [
            {
                "name": "TX_PRI_CH",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "The priority of Tx channel 0. The larger of the value the higher of the priority."
            }
        ]
    },
    "1342722304": {
        "name": "OUT_PERI_SEL_CH%s",
        "address": 1342722304,
        "size": 32,
        "access": "",
        "desc": "Peripheral selection of Tx channel 0",
        "fields": [
            {
                "name": "PERI_OUT_SEL_CH",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "This register is used to select peripheral for Tx channel 0. I3C. 1: Dummy. 2: UHCI0. 3: I2S0. 4: I2S1. 5: I2S2. 6: Dummy. 7: Dummy. 8: ADC_DAC. 9: Dummy. 10: RMT,11~15: Dummy"
            }
        ]
    },
    "1342722448": {
        "name": "OUT_CONF0_CH%s",
        "address": 1342722448,
        "size": 32,
        "access": "",
        "desc": "Configure 0 register of Tx channel 1",
        "fields": [
            {
                "name": "OUT_RST_CH",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "This bit is used to reset AHB_DMA channel 1 Tx FSM and Tx FIFO pointer."
            },
            {
                "name": "OUT_LOOP_TEST_CH",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "reserved"
            },
            {
                "name": "OUT_AUTO_WRBACK_CH",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to enable automatic outlink-writeback when all the data in tx buffer has been transmitted."
            },
            {
                "name": "OUT_EOF_MODE_CH",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "EOF flag generation mode when transmitting data. 1: EOF flag for Tx channel 1 is generated when data need to transmit has been popped from FIFO in AHB_DMA"
            },
            {
                "name": "OUTDSCR_BURST_EN_CH",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to enable INCR burst transfer for Tx channel 1 reading link descriptor when accessing internal SRAM."
            },
            {
                "name": "OUT_DATA_BURST_EN_CH",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to enable INCR burst transfer for Tx channel 1 transmitting data when accessing internal SRAM."
            },
            {
                "name": "OUT_ETM_EN_CH",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to enable etm control mode, dma Tx channel 1 is triggered by etm task."
            }
        ]
    },
    "1342722748": {
        "name": "OUT_CRC_INIT_DATA_CH%s",
        "address": 1342722748,
        "size": 32,
        "access": "",
        "desc": "This register is used to config ch0 crc initial data(max 32 bit)",
        "fields": [
            {
                "name": "OUT_CRC_INIT_DATA_CH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register is used to config ch0 of tx crc initial value"
            }
        ]
    },
    "1342722752": {
        "name": "TX_CRC_WIDTH_CH%s",
        "address": 1342722752,
        "size": 32,
        "access": "",
        "desc": "This register is used to confiig tx ch0 crc result width,2'b00 mean crc_width <=8bit,2'b01 8<crc_width<=16 ,2'b10 mean 16<crc_width  <=24,2'b11 mean 24<crc_width<=32",
        "fields": [
            {
                "name": "TX_CRC_WIDTH_CH",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "reserved"
            },
            {
                "name": "TX_CRC_LAUTCH_FLGA_CH",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "reserved"
            }
        ]
    },
    "1342722756": {
        "name": "OUT_CRC_CLEAR_CH%s",
        "address": 1342722756,
        "size": 32,
        "access": "",
        "desc": "This register is used to clear ch0 crc result",
        "fields": [
            {
                "name": "OUT_CRC_CLEAR_CH",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "This register is used to clear ch0 of tx crc result"
            }
        ]
    },
    "1342722760": {
        "name": "OUT_CRC_FINAL_RESULT_CH%s",
        "address": 1342722760,
        "size": 32,
        "access": "",
        "desc": "This register is used to store ch0 crc result",
        "fields": [
            {
                "name": "OUT_CRC_FINAL_RESULT_CH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register is used to store result ch0 of tx"
            }
        ]
    },
    "1342722764": {
        "name": "TX_CRC_EN_WR_DATA_CH%s",
        "address": 1342722764,
        "size": 32,
        "access": "",
        "desc": "This resister is used to config ch0 crc en for every bit",
        "fields": [
            {
                "name": "TX_CRC_EN_WR_DATA_CH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register is used to enable tx ch0 crc 32bit on/off"
            }
        ]
    },
    "1342722768": {
        "name": "TX_CRC_EN_ADDR_CH%s",
        "address": 1342722768,
        "size": 32,
        "access": "",
        "desc": "This register is used to config ch0 crc en addr",
        "fields": [
            {
                "name": "TX_CRC_EN_ADDR_CH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "reserved"
            }
        ]
    },
    "1342722772": {
        "name": "TX_CRC_DATA_EN_WR_DATA_CH%s",
        "address": 1342722772,
        "size": 32,
        "access": "",
        "desc": "This register is used to config crc data_8bit en",
        "fields": [
            {
                "name": "TX_CRC_DATA_EN_WR_DATA_CH",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "reserved"
            }
        ]
    },
    "1342722776": {
        "name": "TX_CRC_DATA_EN_ADDR_CH%s",
        "address": 1342722776,
        "size": 32,
        "access": "",
        "desc": "This register is used to config addr of crc data_8bit en",
        "fields": [
            {
                "name": "TX_CRC_DATA_EN_ADDR_CH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "reserved"
            }
        ]
    },
    "1342722780": {
        "name": "TX_CH_ARB_WEIGH_CH%s",
        "address": 1342722780,
        "size": 32,
        "access": "",
        "desc": "This register is used to config ch0 arbiter weigh",
        "fields": [
            {
                "name": "TX_CH_ARB_WEIGH_CH",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "reserved"
            }
        ]
    },
    "1342722784": {
        "name": "TX_ARB_WEIGH_OPT_DIR_CH%s",
        "address": 1342722784,
        "size": 32,
        "access": "",
        "desc": "This register is used to config off or on weigh optimization",
        "fields": [
            {
                "name": "TX_ARB_WEIGH_OPT_DIR_CH",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "reserved"
            }
        ]
    },
    "1342722868": {
        "name": "IN_CRC_INIT_DATA_CH%s",
        "address": 1342722868,
        "size": 32,
        "access": "",
        "desc": "This register is used to config ch0 crc initial data(max 32 bit)",
        "fields": [
            {
                "name": "IN_CRC_INIT_DATA_CH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register is used to config ch0 of rx crc initial value"
            }
        ]
    },
    "1342722872": {
        "name": "RX_CRC_WIDTH_CH%s",
        "address": 1342722872,
        "size": 32,
        "access": "",
        "desc": "This register is used to confiig rx ch0 crc result width,2'b00 mean crc_width <=8bit,2'b01 8<crc_width<=16 ,2'b10 mean 16<crc_width  <=24,2'b11 mean 24<crc_width<=32",
        "fields": [
            {
                "name": "RX_CRC_WIDTH_CH",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "reserved"
            },
            {
                "name": "RX_CRC_LAUTCH_FLGA_CH",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "reserved"
            }
        ]
    },
    "1342722876": {
        "name": "IN_CRC_CLEAR_CH%s",
        "address": 1342722876,
        "size": 32,
        "access": "",
        "desc": "This register is used to clear ch0 crc result",
        "fields": [
            {
                "name": "IN_CRC_CLEAR_CH",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "This register is used to clear ch0 of rx crc result"
            }
        ]
    },
    "1342722880": {
        "name": "IN_CRC_FINAL_RESULT_CH%s",
        "address": 1342722880,
        "size": 32,
        "access": "",
        "desc": "This register is used to store ch0 crc result",
        "fields": [
            {
                "name": "IN_CRC_FINAL_RESULT_CH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register is used to store result ch0 of rx"
            }
        ]
    },
    "1342722884": {
        "name": "RX_CRC_EN_WR_DATA_CH%s",
        "address": 1342722884,
        "size": 32,
        "access": "",
        "desc": "This resister is used to config ch0 crc en for every bit",
        "fields": [
            {
                "name": "RX_CRC_EN_WR_DATA_CH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register is used to enable rx ch0 crc 32bit on/off"
            }
        ]
    },
    "1342722888": {
        "name": "RX_CRC_EN_ADDR_CH%s",
        "address": 1342722888,
        "size": 32,
        "access": "",
        "desc": "This register is used to config ch0 crc en addr",
        "fields": [
            {
                "name": "RX_CRC_EN_ADDR_CH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "reserved"
            }
        ]
    },
    "1342722892": {
        "name": "RX_CRC_DATA_EN_WR_DATA_CH%s",
        "address": 1342722892,
        "size": 32,
        "access": "",
        "desc": "This register is used to config crc data_8bit en",
        "fields": [
            {
                "name": "RX_CRC_DATA_EN_WR_DATA_CH",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "reserved"
            }
        ]
    },
    "1342722896": {
        "name": "RX_CRC_DATA_EN_ADDR_CH%s",
        "address": 1342722896,
        "size": 32,
        "access": "",
        "desc": "This register is used to config addr of crc data_8bit en",
        "fields": [
            {
                "name": "RX_CRC_DATA_EN_ADDR_CH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "reserved"
            }
        ]
    },
    "1342722900": {
        "name": "RX_CH_ARB_WEIGH_CH%s",
        "address": 1342722900,
        "size": 32,
        "access": "",
        "desc": "This register is used to config ch0 arbiter weigh",
        "fields": [
            {
                "name": "RX_CH_ARB_WEIGH_CH",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "reserved"
            }
        ]
    },
    "1342722904": {
        "name": "RX_ARB_WEIGH_OPT_DIR_CH%s",
        "address": 1342722904,
        "size": 32,
        "access": "",
        "desc": "This register is used to config off or on weigh optimization",
        "fields": [
            {
                "name": "RX_ARB_WEIGH_OPT_DIR_CH",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "reserved"
            }
        ]
    },
    "1342722988": {
        "name": "IN_LINK_ADDR_CH%s",
        "address": 1342722988,
        "size": 32,
        "access": "",
        "desc": "Link descriptor configure of Rx channel 0",
        "fields": [
            {
                "name": "INLINK_ADDR_CH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register stores the 32 least significant bits of the first inlink descriptor's address."
            }
        ]
    },
    "1342723000": {
        "name": "OUT_LINK_ADDR_CH%s",
        "address": 1342723000,
        "size": 32,
        "access": "",
        "desc": "Link descriptor configure of Tx channel 0",
        "fields": [
            {
                "name": "OUTLINK_ADDR_CH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register stores the 32 least significant bits of the first outlink descriptor's address."
            }
        ]
    },
    "1342723012": {
        "name": "INTR_MEM_START_ADDR",
        "address": 1342723012,
        "size": 32,
        "access": "",
        "desc": "The start address of accessible address space.",
        "fields": [
            {
                "name": "ACCESS_INTR_MEM_START_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The start address of accessible address space."
            }
        ]
    },
    "1342723016": {
        "name": "INTR_MEM_END_ADDR",
        "address": 1342723016,
        "size": 32,
        "access": "",
        "desc": "The end address of accessible address space. The access address beyond this range would lead to descriptor error.",
        "fields": [
            {
                "name": "ACCESS_INTR_MEM_END_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The end address of accessible address space. The access address beyond this range would lead to descriptor error."
            }
        ]
    },
    "1342723020": {
        "name": "ARB_TIMEOUT_TX",
        "address": 1342723020,
        "size": 32,
        "access": "",
        "desc": "This retister is used to config arbiter time slice for tx dir",
        "fields": [
            {
                "name": "ARB_TIMEOUT_TX",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "This register is used to config arbiter time out value"
            }
        ]
    },
    "1342723024": {
        "name": "ARB_TIMEOUT_RX",
        "address": 1342723024,
        "size": 32,
        "access": "",
        "desc": "This retister is used to config arbiter time slice for rx dir",
        "fields": [
            {
                "name": "ARB_TIMEOUT_RX",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "This register is used to config arbiter time out value"
            }
        ]
    },
    "1342723028": {
        "name": "WEIGHT_EN_TX",
        "address": 1342723028,
        "size": 32,
        "access": "",
        "desc": "This register is used to config arbiter weigh function to on or off for tx dir",
        "fields": [
            {
                "name": "WEIGHT_EN_TX",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "This register is used to config arbiter weight function  off/on"
            }
        ]
    },
    "1342723032": {
        "name": "WEIGHT_EN_RX",
        "address": 1342723032,
        "size": 32,
        "access": "",
        "desc": "This register is used to config arbiter weigh function to on or off for rx dir",
        "fields": [
            {
                "name": "WEIGHT_EN_RX",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "This register is used to config arbiter weight function  off/on"
            }
        ]
    },
    "1343373312": {
        "name": "I2C0_CTRL",
        "address": 1343373312,
        "size": 32,
        "access": "",
        "desc": "need des",
        "fields": [
            {
                "name": "I2C0_CTRL",
                "bitOffset": 0,
                "bitWidth": 25,
                "desc": "need des"
            },
            {
                "name": "I2C0_BUSY",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "need des"
            }
        ]
    },
    "1343373316": {
        "name": "I2C1_CTRL",
        "address": 1343373316,
        "size": 32,
        "access": "",
        "desc": "need des",
        "fields": [
            {
                "name": "I2C1_CTRL",
                "bitOffset": 0,
                "bitWidth": 25,
                "desc": "need des"
            },
            {
                "name": "I2C1_BUSY",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "need des"
            }
        ]
    },
    "1343373320": {
        "name": "I2C0_CONF",
        "address": 1343373320,
        "size": 32,
        "access": "",
        "desc": "need des",
        "fields": [
            {
                "name": "I2C0_CONF",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "need des"
            },
            {
                "name": "I2C0_STATUS",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "need des"
            }
        ]
    },
    "1343373324": {
        "name": "I2C1_CONF",
        "address": 1343373324,
        "size": 32,
        "access": "",
        "desc": "need des",
        "fields": [
            {
                "name": "I2C1_CONF",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "need des"
            },
            {
                "name": "I2C1_STATUS",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "need des"
            }
        ]
    },
    "1343373328": {
        "name": "I2C_BURST_CONF",
        "address": 1343373328,
        "size": 32,
        "access": "",
        "desc": "need des",
        "fields": [
            {
                "name": "I2C_MST_BURST_CTRL",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need des"
            }
        ]
    },
    "1343373332": {
        "name": "I2C_BURST_STATUS",
        "address": 1343373332,
        "size": 32,
        "access": "",
        "desc": "need des",
        "fields": [
            {
                "name": "I2C_MST_BURST_DONE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "need des"
            },
            {
                "name": "I2C_MST0_BURST_ERR_FLAG",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "need des"
            },
            {
                "name": "I2C_MST1_BURST_ERR_FLAG",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "need des"
            },
            {
                "name": "I2C_MST_BURST_TIMEOUT_CNT",
                "bitOffset": 20,
                "bitWidth": 12,
                "desc": "need des"
            }
        ]
    },
    "1343373336": {
        "name": "ANA_CONF0",
        "address": 1343373336,
        "size": 32,
        "access": "",
        "desc": "need des",
        "fields": [
            {
                "name": "ANA_CONF0",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "need des"
            },
            {
                "name": "ANA_STATUS0",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "need des"
            }
        ]
    },
    "1343373340": {
        "name": "ANA_CONF1",
        "address": 1343373340,
        "size": 32,
        "access": "",
        "desc": "need des",
        "fields": [
            {
                "name": "ANA_CONF1",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "need des"
            },
            {
                "name": "ANA_STATUS1",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "need des"
            }
        ]
    },
    "1343373344": {
        "name": "ANA_CONF2",
        "address": 1343373344,
        "size": 32,
        "access": "",
        "desc": "need des",
        "fields": [
            {
                "name": "ANA_CONF2",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "need des"
            },
            {
                "name": "ANA_STATUS2",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "need des"
            }
        ]
    },
    "1343373348": {
        "name": "I2C0_CTRL1",
        "address": 1343373348,
        "size": 32,
        "access": "",
        "desc": "need des",
        "fields": [
            {
                "name": "I2C0_SCL_PULSE_DUR",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "need des"
            },
            {
                "name": "I2C0_SDA_SIDE_GUARD",
                "bitOffset": 6,
                "bitWidth": 5,
                "desc": "need des"
            }
        ]
    },
    "1343373352": {
        "name": "I2C1_CTRL1",
        "address": 1343373352,
        "size": 32,
        "access": "",
        "desc": "need des",
        "fields": [
            {
                "name": "I2C1_SCL_PULSE_DUR",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "need des"
            },
            {
                "name": "I2C1_SDA_SIDE_GUARD",
                "bitOffset": 6,
                "bitWidth": 5,
                "desc": "need des"
            }
        ]
    },
    "1343373356": {
        "name": "HW_I2C_CTRL",
        "address": 1343373356,
        "size": 32,
        "access": "",
        "desc": "need des",
        "fields": [
            {
                "name": "HW_I2C_SCL_PULSE_DUR",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "need des"
            },
            {
                "name": "HW_I2C_SDA_SIDE_GUARD",
                "bitOffset": 6,
                "bitWidth": 5,
                "desc": "need des"
            },
            {
                "name": "ARBITER_DIS",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "need des"
            }
        ]
    },
    "1343373360": {
        "name": "NOUSE",
        "address": 1343373360,
        "size": 32,
        "access": "",
        "desc": "need des",
        "fields": [
            {
                "name": "I2C_MST_NOUSE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need des"
            }
        ]
    },
    "1343373364": {
        "name": "CLK160M",
        "address": 1343373364,
        "size": 32,
        "access": "",
        "desc": "need des",
        "fields": [
            {
                "name": "CLK_I2C_MST_SEL_160M",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "need des"
            }
        ]
    },
    "1343373368": {
        "name": "DATE",
        "address": 1343373368,
        "size": 32,
        "access": "",
        "desc": "need des",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "need des"
            },
            {
                "name": "I2C_MST_CLK_EN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "need des"
            }
        ]
    },
    "1072717824": {
        "name": "CORE_0_INTR_ENA",
        "address": 1072717824,
        "size": 32,
        "access": "",
        "desc": "core0 monitor enable configuration register",
        "fields": [
            {
                "name": "CORE_0_AREA_DRAM0_0_RD_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Core0 dram0 area0 read monitor enable"
            },
            {
                "name": "CORE_0_AREA_DRAM0_0_WR_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Core0 dram0 area0 write monitor enable"
            },
            {
                "name": "CORE_0_AREA_DRAM0_1_RD_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Core0 dram0 area1 read monitor enable"
            },
            {
                "name": "CORE_0_AREA_DRAM0_1_WR_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Core0 dram0 area1 write monitor enable"
            },
            {
                "name": "CORE_0_AREA_PIF_0_RD_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Core0 PIF area0 read monitor enable"
            },
            {
                "name": "CORE_0_AREA_PIF_0_WR_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Core0 PIF area0 write monitor enable"
            },
            {
                "name": "CORE_0_AREA_PIF_1_RD_ENA",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Core0 PIF area1 read monitor enable"
            },
            {
                "name": "CORE_0_AREA_PIF_1_WR_ENA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Core0 PIF area1 write monitor enable"
            },
            {
                "name": "CORE_0_SP_SPILL_MIN_ENA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Core0 stackpoint underflow monitor enable"
            },
            {
                "name": "CORE_0_SP_SPILL_MAX_ENA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Core0 stackpoint overflow monitor enable"
            },
            {
                "name": "CORE_0_IRAM0_EXCEPTION_MONITOR_ENA",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "IBUS busy monitor enable"
            },
            {
                "name": "CORE_0_DRAM0_EXCEPTION_MONITOR_ENA",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "DBUS busy monitor enbale"
            }
        ]
    },
    "1072717828": {
        "name": "CORE_0_INTR_RAW",
        "address": 1072717828,
        "size": 32,
        "access": "",
        "desc": "core0 monitor interrupt status register",
        "fields": [
            {
                "name": "CORE_0_AREA_DRAM0_0_RD_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Core0 dram0 area0 read monitor interrupt status"
            },
            {
                "name": "CORE_0_AREA_DRAM0_0_WR_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Core0 dram0 area0 write monitor interrupt status"
            },
            {
                "name": "CORE_0_AREA_DRAM0_1_RD_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Core0 dram0 area1 read monitor interrupt status"
            },
            {
                "name": "CORE_0_AREA_DRAM0_1_WR_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Core0 dram0 area1 write monitor interrupt status"
            },
            {
                "name": "CORE_0_AREA_PIF_0_RD_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Core0 PIF area0 read monitor interrupt status"
            },
            {
                "name": "CORE_0_AREA_PIF_0_WR_RAW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Core0 PIF area0 write monitor interrupt status"
            },
            {
                "name": "CORE_0_AREA_PIF_1_RD_RAW",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Core0 PIF area1 read monitor interrupt status"
            },
            {
                "name": "CORE_0_AREA_PIF_1_WR_RAW",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Core0 PIF area1 write monitor interrupt status"
            },
            {
                "name": "CORE_0_SP_SPILL_MIN_RAW",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Core0 stackpoint underflow monitor interrupt status"
            },
            {
                "name": "CORE_0_SP_SPILL_MAX_RAW",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Core0 stackpoint overflow monitor interrupt status"
            },
            {
                "name": "CORE_0_IRAM0_EXCEPTION_MONITOR_RAW",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "IBUS busy monitor interrupt status"
            },
            {
                "name": "CORE_0_DRAM0_EXCEPTION_MONITOR_RAW",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "DBUS busy monitor initerrupt status"
            }
        ]
    },
    "1072717832": {
        "name": "CORE_0_INTR_RLS",
        "address": 1072717832,
        "size": 32,
        "access": "",
        "desc": "core0 monitor interrupt enable register",
        "fields": [
            {
                "name": "CORE_0_AREA_DRAM0_0_RD_RLS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Core0 dram0 area0 read monitor interrupt enable"
            },
            {
                "name": "CORE_0_AREA_DRAM0_0_WR_RLS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Core0 dram0 area0 write monitor interrupt enable"
            },
            {
                "name": "CORE_0_AREA_DRAM0_1_RD_RLS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Core0 dram0 area1 read monitor interrupt enable"
            },
            {
                "name": "CORE_0_AREA_DRAM0_1_WR_RLS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Core0 dram0 area1 write monitor interrupt enable"
            },
            {
                "name": "CORE_0_AREA_PIF_0_RD_RLS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Core0 PIF area0 read monitor interrupt enable"
            },
            {
                "name": "CORE_0_AREA_PIF_0_WR_RLS",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Core0 PIF area0 write monitor interrupt enable"
            },
            {
                "name": "CORE_0_AREA_PIF_1_RD_RLS",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Core0 PIF area1 read monitor interrupt enable"
            },
            {
                "name": "CORE_0_AREA_PIF_1_WR_RLS",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Core0 PIF area1 write monitor interrupt enable"
            },
            {
                "name": "CORE_0_SP_SPILL_MIN_RLS",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Core0 stackpoint underflow monitor interrupt enable"
            },
            {
                "name": "CORE_0_SP_SPILL_MAX_RLS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Core0 stackpoint overflow monitor interrupt enable"
            },
            {
                "name": "CORE_0_IRAM0_EXCEPTION_MONITOR_RLS",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "IBUS busy monitor interrupt enable"
            },
            {
                "name": "CORE_0_DRAM0_EXCEPTION_MONITOR_RLS",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "DBUS busy monitor interrupt enbale"
            }
        ]
    },
    "1072717836": {
        "name": "CORE_0_INTR_CLR",
        "address": 1072717836,
        "size": 32,
        "access": "",
        "desc": "core0 monitor interrupt clr register",
        "fields": [
            {
                "name": "CORE_0_AREA_DRAM0_0_RD_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Core0 dram0 area0 read monitor interrupt clr"
            },
            {
                "name": "CORE_0_AREA_DRAM0_0_WR_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Core0 dram0 area0 write monitor interrupt clr"
            },
            {
                "name": "CORE_0_AREA_DRAM0_1_RD_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Core0 dram0 area1 read monitor interrupt clr"
            },
            {
                "name": "CORE_0_AREA_DRAM0_1_WR_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Core0 dram0 area1 write monitor interrupt clr"
            },
            {
                "name": "CORE_0_AREA_PIF_0_RD_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Core0 PIF area0 read monitor interrupt clr"
            },
            {
                "name": "CORE_0_AREA_PIF_0_WR_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Core0 PIF area0 write monitor interrupt clr"
            },
            {
                "name": "CORE_0_AREA_PIF_1_RD_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Core0 PIF area1 read monitor interrupt clr"
            },
            {
                "name": "CORE_0_AREA_PIF_1_WR_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Core0 PIF area1 write monitor interrupt clr"
            },
            {
                "name": "CORE_0_SP_SPILL_MIN_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Core0 stackpoint underflow monitor interrupt clr"
            },
            {
                "name": "CORE_0_SP_SPILL_MAX_CLR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Core0 stackpoint overflow monitor interrupt clr"
            },
            {
                "name": "CORE_0_IRAM0_EXCEPTION_MONITOR_CLR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "IBUS busy monitor interrupt clr"
            },
            {
                "name": "CORE_0_DRAM0_EXCEPTION_MONITOR_CLR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "DBUS busy monitor interrupt clr"
            }
        ]
    },
    "1072717840": {
        "name": "CORE_0_AREA_DRAM0_0_MIN",
        "address": 1072717840,
        "size": 32,
        "access": "",
        "desc": "core0 dram0 region0 addr configuration register",
        "fields": [
            {
                "name": "CORE_0_AREA_DRAM0_0_MIN",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Core0 dram0 region0 start addr"
            }
        ]
    },
    "1072717844": {
        "name": "CORE_0_AREA_DRAM0_0_MAX",
        "address": 1072717844,
        "size": 32,
        "access": "",
        "desc": "core0 dram0 region0 addr configuration register",
        "fields": [
            {
                "name": "CORE_0_AREA_DRAM0_0_MAX",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Core0 dram0 region0 end addr"
            }
        ]
    },
    "1072717848": {
        "name": "CORE_0_AREA_DRAM0_1_MIN",
        "address": 1072717848,
        "size": 32,
        "access": "",
        "desc": "core0 dram0 region1 addr configuration register",
        "fields": [
            {
                "name": "CORE_0_AREA_DRAM0_1_MIN",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Core0 dram0 region1 start addr"
            }
        ]
    },
    "1072717852": {
        "name": "CORE_0_AREA_DRAM0_1_MAX",
        "address": 1072717852,
        "size": 32,
        "access": "",
        "desc": "core0 dram0 region1 addr configuration register",
        "fields": [
            {
                "name": "CORE_0_AREA_DRAM0_1_MAX",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Core0 dram0 region1 end addr"
            }
        ]
    },
    "1072717856": {
        "name": "CORE_0_AREA_PIF_0_MIN",
        "address": 1072717856,
        "size": 32,
        "access": "",
        "desc": "core0 PIF region0 addr configuration register",
        "fields": [
            {
                "name": "CORE_0_AREA_PIF_0_MIN",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Core0 PIF region0 start addr"
            }
        ]
    },
    "1072717860": {
        "name": "CORE_0_AREA_PIF_0_MAX",
        "address": 1072717860,
        "size": 32,
        "access": "",
        "desc": "core0 PIF region0 addr configuration register",
        "fields": [
            {
                "name": "CORE_0_AREA_PIF_0_MAX",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Core0 PIF region0 end addr"
            }
        ]
    },
    "1072717864": {
        "name": "CORE_0_AREA_PIF_1_MIN",
        "address": 1072717864,
        "size": 32,
        "access": "",
        "desc": "core0 PIF region1 addr configuration register",
        "fields": [
            {
                "name": "CORE_0_AREA_PIF_1_MIN",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Core0 PIF region1 start addr"
            }
        ]
    },
    "1072717868": {
        "name": "CORE_0_AREA_PIF_1_MAX",
        "address": 1072717868,
        "size": 32,
        "access": "",
        "desc": "core0 PIF region1 addr configuration register",
        "fields": [
            {
                "name": "CORE_0_AREA_PIF_1_MAX",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Core0 PIF region1 end addr"
            }
        ]
    },
    "1072717872": {
        "name": "CORE_0_AREA_PC",
        "address": 1072717872,
        "size": 32,
        "access": "",
        "desc": "core0 area pc status register",
        "fields": [
            {
                "name": "CORE_0_AREA_PC",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "the stackpointer when first touch region monitor interrupt"
            }
        ]
    },
    "1072717876": {
        "name": "CORE_0_AREA_SP",
        "address": 1072717876,
        "size": 32,
        "access": "",
        "desc": "core0 area sp status register",
        "fields": [
            {
                "name": "CORE_0_AREA_SP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "the PC when first touch region monitor interrupt"
            }
        ]
    },
    "1072717880": {
        "name": "CORE_0_SP_MIN",
        "address": 1072717880,
        "size": 32,
        "access": "",
        "desc": "stack min value",
        "fields": [
            {
                "name": "CORE_0_SP_MIN",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "core0 sp region configuration regsiter"
            }
        ]
    },
    "1072717884": {
        "name": "CORE_0_SP_MAX",
        "address": 1072717884,
        "size": 32,
        "access": "",
        "desc": "stack max value",
        "fields": [
            {
                "name": "CORE_0_SP_MAX",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "core0 sp pc status register"
            }
        ]
    },
    "1072717888": {
        "name": "CORE_0_SP_PC",
        "address": 1072717888,
        "size": 32,
        "access": "",
        "desc": "stack monitor pc status register",
        "fields": [
            {
                "name": "CORE_0_SP_PC",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This regsiter stores the PC when trigger stack monitor."
            }
        ]
    },
    "1072717892": {
        "name": "CORE_0_RCD_EN",
        "address": 1072717892,
        "size": 32,
        "access": "",
        "desc": "record enable configuration register",
        "fields": [
            {
                "name": "CORE_0_RCD_RECORDEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set 1 to enable record PC"
            },
            {
                "name": "CORE_0_RCD_PDEBUGEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set 1 to enable cpu pdebug function, must set this bit can get cpu PC"
            }
        ]
    },
    "1072717896": {
        "name": "CORE_0_RCD_PDEBUGPC",
        "address": 1072717896,
        "size": 32,
        "access": "",
        "desc": "record status regsiter",
        "fields": [
            {
                "name": "CORE_0_RCD_PDEBUGPC",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "recorded PC"
            }
        ]
    },
    "1072717900": {
        "name": "CORE_0_RCD_PDEBUGSP",
        "address": 1072717900,
        "size": 32,
        "access": "",
        "desc": "record status regsiter",
        "fields": [
            {
                "name": "CORE_0_RCD_PDEBUGSP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "recorded sp"
            }
        ]
    },
    "1072717904": {
        "name": "CORE_0_IRAM0_EXCEPTION_MONITOR_0",
        "address": 1072717904,
        "size": 32,
        "access": "",
        "desc": "exception monitor status register0",
        "fields": [
            {
                "name": "CORE_0_IRAM0_RECORDING_ADDR_0",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "reg_core_0_iram0_recording_addr_0"
            },
            {
                "name": "CORE_0_IRAM0_RECORDING_WR_0",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "reg_core_0_iram0_recording_wr_0"
            },
            {
                "name": "CORE_0_IRAM0_RECORDING_LOADSTORE_0",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "reg_core_0_iram0_recording_loadstore_0"
            }
        ]
    },
    "1072717908": {
        "name": "CORE_0_IRAM0_EXCEPTION_MONITOR_1",
        "address": 1072717908,
        "size": 32,
        "access": "",
        "desc": "exception monitor status register1",
        "fields": [
            {
                "name": "CORE_0_IRAM0_RECORDING_ADDR_1",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "reg_core_0_iram0_recording_addr_1"
            },
            {
                "name": "CORE_0_IRAM0_RECORDING_WR_1",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "reg_core_0_iram0_recording_wr_1"
            },
            {
                "name": "CORE_0_IRAM0_RECORDING_LOADSTORE_1",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "reg_core_0_iram0_recording_loadstore_1"
            }
        ]
    },
    "1072717912": {
        "name": "CORE_0_DRAM0_EXCEPTION_MONITOR_0",
        "address": 1072717912,
        "size": 32,
        "access": "",
        "desc": "exception monitor status register2",
        "fields": [
            {
                "name": "CORE_0_DRAM0_RECORDING_WR_0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "reg_core_0_dram0_recording_wr_0"
            },
            {
                "name": "CORE_0_DRAM0_RECORDING_BYTEEN_0",
                "bitOffset": 1,
                "bitWidth": 16,
                "desc": "reg_core_0_dram0_recording_byteen_0"
            }
        ]
    },
    "1072717916": {
        "name": "CORE_0_DRAM0_EXCEPTION_MONITOR_1",
        "address": 1072717916,
        "size": 32,
        "access": "",
        "desc": "exception monitor status register3",
        "fields": [
            {
                "name": "CORE_0_DRAM0_RECORDING_ADDR_0",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "reg_core_0_dram0_recording_addr_0"
            }
        ]
    },
    "1072717920": {
        "name": "CORE_0_DRAM0_EXCEPTION_MONITOR_2",
        "address": 1072717920,
        "size": 32,
        "access": "",
        "desc": "exception monitor status register4",
        "fields": [
            {
                "name": "CORE_0_DRAM0_RECORDING_PC_0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "reg_core_0_dram0_recording_pc_0"
            }
        ]
    },
    "1072717924": {
        "name": "CORE_0_DRAM0_EXCEPTION_MONITOR_3",
        "address": 1072717924,
        "size": 32,
        "access": "",
        "desc": "exception monitor status register5",
        "fields": [
            {
                "name": "CORE_0_DRAM0_RECORDING_WR_1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "reg_core_0_dram0_recording_wr_1"
            },
            {
                "name": "CORE_0_DRAM0_RECORDING_BYTEEN_1",
                "bitOffset": 1,
                "bitWidth": 16,
                "desc": "reg_core_0_dram0_recording_byteen_1"
            }
        ]
    },
    "1072717928": {
        "name": "CORE_0_DRAM0_EXCEPTION_MONITOR_4",
        "address": 1072717928,
        "size": 32,
        "access": "",
        "desc": "exception monitor status register6",
        "fields": [
            {
                "name": "CORE_0_DRAM0_RECORDING_ADDR_1",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "reg_core_0_dram0_recording_addr_1"
            }
        ]
    },
    "1072717932": {
        "name": "CORE_0_DRAM0_EXCEPTION_MONITOR_5",
        "address": 1072717932,
        "size": 32,
        "access": "",
        "desc": "exception monitor status register7",
        "fields": [
            {
                "name": "CORE_0_DRAM0_RECORDING_PC_1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "reg_core_0_dram0_recording_pc_1"
            }
        ]
    },
    "1072717936": {
        "name": "CORE_0_LASTPC_BEFORE_EXCEPTION",
        "address": 1072717936,
        "size": 32,
        "access": "",
        "desc": "cpu status register",
        "fields": [
            {
                "name": "CORE_0_LASTPC_BEFORE_EXC",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "cpu's lastpc before exception"
            }
        ]
    },
    "1072717940": {
        "name": "CORE_0_DEBUG_MODE",
        "address": 1072717940,
        "size": 32,
        "access": "",
        "desc": "cpu status register",
        "fields": [
            {
                "name": "CORE_0_DEBUG_MODE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "cpu debug mode status, 1 means cpu enter debug mode."
            },
            {
                "name": "CORE_0_DEBUG_MODULE_ACTIVE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "cpu debug_module active status"
            }
        ]
    },
    "1072717952": {
        "name": "CORE_1_INTR_ENA",
        "address": 1072717952,
        "size": 32,
        "access": "",
        "desc": "core1 monitor enable configuration register",
        "fields": [
            {
                "name": "CORE_1_AREA_DRAM0_0_RD_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Core1 dram0 area0 read monitor enable"
            },
            {
                "name": "CORE_1_AREA_DRAM0_0_WR_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Core1 dram0 area0 write monitor enable"
            },
            {
                "name": "CORE_1_AREA_DRAM0_1_RD_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Core1 dram0 area1 read monitor enable"
            },
            {
                "name": "CORE_1_AREA_DRAM0_1_WR_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Core1 dram0 area1 write monitor enable"
            },
            {
                "name": "CORE_1_AREA_PIF_0_RD_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Core1 PIF area0 read monitor enable"
            },
            {
                "name": "CORE_1_AREA_PIF_0_WR_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Core1 PIF area0 write monitor enable"
            },
            {
                "name": "CORE_1_AREA_PIF_1_RD_ENA",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Core1 PIF area1 read monitor enable"
            },
            {
                "name": "CORE_1_AREA_PIF_1_WR_ENA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Core1 PIF area1 write monitor enable"
            },
            {
                "name": "CORE_1_SP_SPILL_MIN_ENA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Core1 stackpoint underflow monitor enable"
            },
            {
                "name": "CORE_1_SP_SPILL_MAX_ENA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Core1 stackpoint overflow monitor enable"
            },
            {
                "name": "CORE_1_IRAM0_EXCEPTION_MONITOR_ENA",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "IBUS busy monitor enable"
            },
            {
                "name": "CORE_1_DRAM0_EXCEPTION_MONITOR_ENA",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "DBUS busy monitor enbale"
            }
        ]
    },
    "1072717956": {
        "name": "CORE_1_INTR_RAW",
        "address": 1072717956,
        "size": 32,
        "access": "",
        "desc": "core1 monitor interrupt status register",
        "fields": [
            {
                "name": "CORE_1_AREA_DRAM0_0_RD_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Core1 dram0 area0 read monitor interrupt status"
            },
            {
                "name": "CORE_1_AREA_DRAM0_0_WR_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Core1 dram0 area0 write monitor interrupt status"
            },
            {
                "name": "CORE_1_AREA_DRAM0_1_RD_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Core1 dram0 area1 read monitor interrupt status"
            },
            {
                "name": "CORE_1_AREA_DRAM0_1_WR_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Core1 dram0 area1 write monitor interrupt status"
            },
            {
                "name": "CORE_1_AREA_PIF_0_RD_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Core1 PIF area0 read monitor interrupt status"
            },
            {
                "name": "CORE_1_AREA_PIF_0_WR_RAW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Core1 PIF area0 write monitor interrupt status"
            },
            {
                "name": "CORE_1_AREA_PIF_1_RD_RAW",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Core1 PIF area1 read monitor interrupt status"
            },
            {
                "name": "CORE_1_AREA_PIF_1_WR_RAW",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Core1 PIF area1 write monitor interrupt status"
            },
            {
                "name": "CORE_1_SP_SPILL_MIN_RAW",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Core1 stackpoint underflow monitor interrupt status"
            },
            {
                "name": "CORE_1_SP_SPILL_MAX_RAW",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Core1 stackpoint overflow monitor interrupt status"
            },
            {
                "name": "CORE_1_IRAM0_EXCEPTION_MONITOR_RAW",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "IBUS busy monitor interrupt status"
            },
            {
                "name": "CORE_1_DRAM0_EXCEPTION_MONITOR_RAW",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "DBUS busy monitor initerrupt status"
            }
        ]
    },
    "1072717960": {
        "name": "CORE_1_INTR_RLS",
        "address": 1072717960,
        "size": 32,
        "access": "",
        "desc": "core1 monitor interrupt enable register",
        "fields": [
            {
                "name": "CORE_1_AREA_DRAM0_0_RD_RLS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Core1 dram0 area0 read monitor interrupt enable"
            },
            {
                "name": "CORE_1_AREA_DRAM0_0_WR_RLS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Core1 dram0 area0 write monitor interrupt enable"
            },
            {
                "name": "CORE_1_AREA_DRAM0_1_RD_RLS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Core1 dram0 area1 read monitor interrupt enable"
            },
            {
                "name": "CORE_1_AREA_DRAM0_1_WR_RLS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Core1 dram0 area1 write monitor interrupt enable"
            },
            {
                "name": "CORE_1_AREA_PIF_0_RD_RLS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Core1 PIF area0 read monitor interrupt enable"
            },
            {
                "name": "CORE_1_AREA_PIF_0_WR_RLS",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Core1 PIF area0 write monitor interrupt enable"
            },
            {
                "name": "CORE_1_AREA_PIF_1_RD_RLS",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Core1 PIF area1 read monitor interrupt enable"
            },
            {
                "name": "CORE_1_AREA_PIF_1_WR_RLS",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Core1 PIF area1 write monitor interrupt enable"
            },
            {
                "name": "CORE_1_SP_SPILL_MIN_RLS",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Core1 stackpoint underflow monitor interrupt enable"
            },
            {
                "name": "CORE_1_SP_SPILL_MAX_RLS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Core1 stackpoint overflow monitor interrupt enable"
            },
            {
                "name": "CORE_1_IRAM0_EXCEPTION_MONITOR_RLS",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "IBUS busy monitor interrupt enable"
            },
            {
                "name": "CORE_1_DRAM0_EXCEPTION_MONITOR_RLS",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "DBUS busy monitor interrupt enbale"
            }
        ]
    },
    "1072717964": {
        "name": "CORE_1_INTR_CLR",
        "address": 1072717964,
        "size": 32,
        "access": "",
        "desc": "core1 monitor interrupt clr register",
        "fields": [
            {
                "name": "CORE_1_AREA_DRAM0_0_RD_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Core1 dram0 area0 read monitor interrupt clr"
            },
            {
                "name": "CORE_1_AREA_DRAM0_0_WR_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Core1 dram0 area0 write monitor interrupt clr"
            },
            {
                "name": "CORE_1_AREA_DRAM0_1_RD_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Core1 dram0 area1 read monitor interrupt clr"
            },
            {
                "name": "CORE_1_AREA_DRAM0_1_WR_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Core1 dram0 area1 write monitor interrupt clr"
            },
            {
                "name": "CORE_1_AREA_PIF_0_RD_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Core1 PIF area0 read monitor interrupt clr"
            },
            {
                "name": "CORE_1_AREA_PIF_0_WR_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Core1 PIF area0 write monitor interrupt clr"
            },
            {
                "name": "CORE_1_AREA_PIF_1_RD_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Core1 PIF area1 read monitor interrupt clr"
            },
            {
                "name": "CORE_1_AREA_PIF_1_WR_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Core1 PIF area1 write monitor interrupt clr"
            },
            {
                "name": "CORE_1_SP_SPILL_MIN_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Core1 stackpoint underflow monitor interrupt clr"
            },
            {
                "name": "CORE_1_SP_SPILL_MAX_CLR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Core1 stackpoint overflow monitor interrupt clr"
            },
            {
                "name": "CORE_1_IRAM0_EXCEPTION_MONITOR_CLR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "IBUS busy monitor interrupt clr"
            },
            {
                "name": "CORE_1_DRAM0_EXCEPTION_MONITOR_CLR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "DBUS busy monitor interrupt clr"
            }
        ]
    },
    "1072717968": {
        "name": "CORE_1_AREA_DRAM0_0_MIN",
        "address": 1072717968,
        "size": 32,
        "access": "",
        "desc": "core1 dram0 region0 addr configuration register",
        "fields": [
            {
                "name": "CORE_1_AREA_DRAM0_0_MIN",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Core1 dram0 region0 start addr"
            }
        ]
    },
    "1072717972": {
        "name": "CORE_1_AREA_DRAM0_0_MAX",
        "address": 1072717972,
        "size": 32,
        "access": "",
        "desc": "core1 dram0 region0 addr configuration register",
        "fields": [
            {
                "name": "CORE_1_AREA_DRAM0_0_MAX",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Core1 dram0 region0 end addr"
            }
        ]
    },
    "1072717976": {
        "name": "CORE_1_AREA_DRAM0_1_MIN",
        "address": 1072717976,
        "size": 32,
        "access": "",
        "desc": "core1 dram0 region1 addr configuration register",
        "fields": [
            {
                "name": "CORE_1_AREA_DRAM0_1_MIN",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Core1 dram0 region1 start addr"
            }
        ]
    },
    "1072717980": {
        "name": "CORE_1_AREA_DRAM0_1_MAX",
        "address": 1072717980,
        "size": 32,
        "access": "",
        "desc": "core1 dram0 region1 addr configuration register",
        "fields": [
            {
                "name": "CORE_1_AREA_DRAM0_1_MAX",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Core1 dram0 region1 end addr"
            }
        ]
    },
    "1072717984": {
        "name": "CORE_1_AREA_PIF_0_MIN",
        "address": 1072717984,
        "size": 32,
        "access": "",
        "desc": "core1 PIF region0 addr configuration register",
        "fields": [
            {
                "name": "CORE_1_AREA_PIF_0_MIN",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Core1 PIF region0 start addr"
            }
        ]
    },
    "1072717988": {
        "name": "CORE_1_AREA_PIF_0_MAX",
        "address": 1072717988,
        "size": 32,
        "access": "",
        "desc": "core1 PIF region0 addr configuration register",
        "fields": [
            {
                "name": "CORE_1_AREA_PIF_0_MAX",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Core1 PIF region0 end addr"
            }
        ]
    },
    "1072717992": {
        "name": "CORE_1_AREA_PIF_1_MIN",
        "address": 1072717992,
        "size": 32,
        "access": "",
        "desc": "core1 PIF region1 addr configuration register",
        "fields": [
            {
                "name": "CORE_1_AREA_PIF_1_MIN",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Core1 PIF region1 start addr"
            }
        ]
    },
    "1072717996": {
        "name": "CORE_1_AREA_PIF_1_MAX",
        "address": 1072717996,
        "size": 32,
        "access": "",
        "desc": "core1 PIF region1 addr configuration register",
        "fields": [
            {
                "name": "CORE_1_AREA_PIF_1_MAX",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Core1 PIF region1 end addr"
            }
        ]
    },
    "1072718000": {
        "name": "CORE_1_AREA_PC",
        "address": 1072718000,
        "size": 32,
        "access": "",
        "desc": "core1 area pc status register",
        "fields": [
            {
                "name": "CORE_1_AREA_PC",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "the stackpointer when first touch region monitor interrupt"
            }
        ]
    },
    "1072718004": {
        "name": "CORE_1_AREA_SP",
        "address": 1072718004,
        "size": 32,
        "access": "",
        "desc": "core1 area sp status register",
        "fields": [
            {
                "name": "CORE_1_AREA_SP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "the PC when first touch region monitor interrupt"
            }
        ]
    },
    "1072718008": {
        "name": "CORE_1_SP_MIN",
        "address": 1072718008,
        "size": 32,
        "access": "",
        "desc": "stack min value",
        "fields": [
            {
                "name": "CORE_1_SP_MIN",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "core1 sp region configuration regsiter"
            }
        ]
    },
    "1072718012": {
        "name": "CORE_1_SP_MAX",
        "address": 1072718012,
        "size": 32,
        "access": "",
        "desc": "stack max value",
        "fields": [
            {
                "name": "CORE_1_SP_MAX",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "core1 sp pc status register"
            }
        ]
    },
    "1072718016": {
        "name": "CORE_1_SP_PC",
        "address": 1072718016,
        "size": 32,
        "access": "",
        "desc": "stack monitor pc status register",
        "fields": [
            {
                "name": "CORE_1_SP_PC",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This regsiter stores the PC when trigger stack monitor."
            }
        ]
    },
    "1072718020": {
        "name": "CORE_1_RCD_EN",
        "address": 1072718020,
        "size": 32,
        "access": "",
        "desc": "record enable configuration register",
        "fields": [
            {
                "name": "CORE_1_RCD_RECORDEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set 1 to enable record PC"
            },
            {
                "name": "CORE_1_RCD_PDEBUGEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set 1 to enable cpu pdebug function, must set this bit can get cpu PC"
            }
        ]
    },
    "1072718024": {
        "name": "CORE_1_RCD_PDEBUGPC",
        "address": 1072718024,
        "size": 32,
        "access": "",
        "desc": "record status regsiter",
        "fields": [
            {
                "name": "CORE_1_RCD_PDEBUGPC",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "recorded PC"
            }
        ]
    },
    "1072718028": {
        "name": "CORE_1_RCD_PDEBUGSP",
        "address": 1072718028,
        "size": 32,
        "access": "",
        "desc": "record status regsiter",
        "fields": [
            {
                "name": "CORE_1_RCD_PDEBUGSP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "recorded sp"
            }
        ]
    },
    "1072718032": {
        "name": "CORE_1_IRAM0_EXCEPTION_MONITOR_0",
        "address": 1072718032,
        "size": 32,
        "access": "",
        "desc": "exception monitor status register0",
        "fields": [
            {
                "name": "CORE_1_IRAM0_RECORDING_ADDR_0",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "reg_core_1_iram0_recording_addr_0"
            },
            {
                "name": "CORE_1_IRAM0_RECORDING_WR_0",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "reg_core_1_iram0_recording_wr_0"
            },
            {
                "name": "CORE_1_IRAM0_RECORDING_LOADSTORE_0",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "reg_core_1_iram0_recording_loadstore_0"
            }
        ]
    },
    "1072718036": {
        "name": "CORE_1_IRAM0_EXCEPTION_MONITOR_1",
        "address": 1072718036,
        "size": 32,
        "access": "",
        "desc": "exception monitor status register1",
        "fields": [
            {
                "name": "CORE_1_IRAM0_RECORDING_ADDR_1",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "reg_core_1_iram0_recording_addr_1"
            },
            {
                "name": "CORE_1_IRAM0_RECORDING_WR_1",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "reg_core_1_iram0_recording_wr_1"
            },
            {
                "name": "CORE_1_IRAM0_RECORDING_LOADSTORE_1",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "reg_core_1_iram0_recording_loadstore_1"
            }
        ]
    },
    "1072718040": {
        "name": "CORE_1_DRAM0_EXCEPTION_MONITOR_0",
        "address": 1072718040,
        "size": 32,
        "access": "",
        "desc": "exception monitor status register2",
        "fields": [
            {
                "name": "CORE_1_DRAM0_RECORDING_WR_0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "reg_core_1_dram0_recording_wr_0"
            },
            {
                "name": "CORE_1_DRAM0_RECORDING_BYTEEN_0",
                "bitOffset": 1,
                "bitWidth": 16,
                "desc": "reg_core_1_dram0_recording_byteen_0"
            }
        ]
    },
    "1072718044": {
        "name": "CORE_1_DRAM0_EXCEPTION_MONITOR_1",
        "address": 1072718044,
        "size": 32,
        "access": "",
        "desc": "exception monitor status register3",
        "fields": [
            {
                "name": "CORE_1_DRAM0_RECORDING_ADDR_0",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "reg_core_1_dram0_recording_addr_0"
            }
        ]
    },
    "1072718048": {
        "name": "CORE_1_DRAM0_EXCEPTION_MONITOR_2",
        "address": 1072718048,
        "size": 32,
        "access": "",
        "desc": "exception monitor status register4",
        "fields": [
            {
                "name": "CORE_1_DRAM0_RECORDING_PC_0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "reg_core_1_dram0_recording_pc_0"
            }
        ]
    },
    "1072718052": {
        "name": "CORE_1_DRAM0_EXCEPTION_MONITOR_3",
        "address": 1072718052,
        "size": 32,
        "access": "",
        "desc": "exception monitor status register5",
        "fields": [
            {
                "name": "CORE_1_DRAM0_RECORDING_WR_1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "reg_core_1_dram0_recording_wr_1"
            },
            {
                "name": "CORE_1_DRAM0_RECORDING_BYTEEN_1",
                "bitOffset": 1,
                "bitWidth": 16,
                "desc": "reg_core_1_dram0_recording_byteen_1"
            }
        ]
    },
    "1072718056": {
        "name": "CORE_1_DRAM0_EXCEPTION_MONITOR_4",
        "address": 1072718056,
        "size": 32,
        "access": "",
        "desc": "exception monitor status register6",
        "fields": [
            {
                "name": "CORE_1_DRAM0_RECORDING_ADDR_1",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "reg_core_1_dram0_recording_addr_1"
            }
        ]
    },
    "1072718060": {
        "name": "CORE_1_DRAM0_EXCEPTION_MONITOR_5",
        "address": 1072718060,
        "size": 32,
        "access": "",
        "desc": "exception monitor status register7",
        "fields": [
            {
                "name": "CORE_1_DRAM0_RECORDING_PC_1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "reg_core_1_dram0_recording_pc_1"
            }
        ]
    },
    "1072718064": {
        "name": "CORE_1_LASTPC_BEFORE_EXCEPTION",
        "address": 1072718064,
        "size": 32,
        "access": "",
        "desc": "cpu status register",
        "fields": [
            {
                "name": "CORE_1_LASTPC_BEFORE_EXC",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "cpu's lastpc before exception"
            }
        ]
    },
    "1072718068": {
        "name": "CORE_1_DEBUG_MODE",
        "address": 1072718068,
        "size": 32,
        "access": "",
        "desc": "cpu status register",
        "fields": [
            {
                "name": "CORE_1_DEBUG_MODE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "cpu debug mode status, 1 means cpu enter debug mode."
            },
            {
                "name": "CORE_1_DEBUG_MODULE_ACTIVE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "cpu debug_module active status"
            }
        ]
    },
    "1072718080": {
        "name": "CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_0",
        "address": 1072718080,
        "size": 32,
        "access": "",
        "desc": "exception monitor status register6",
        "fields": [
            {
                "name": "CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_0",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "reg_core_x_iram0_dram0_limit_cycle_0"
            }
        ]
    },
    "1072718084": {
        "name": "CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_1",
        "address": 1072718084,
        "size": 32,
        "access": "",
        "desc": "exception monitor status register7",
        "fields": [
            {
                "name": "CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_1",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "reg_core_x_iram0_dram0_limit_cycle_1"
            }
        ]
    },
    "1072718088": {
        "name": "CLOCK_GATE",
        "address": 1072718088,
        "size": 32,
        "access": "",
        "desc": "clock register",
        "fields": [
            {
                "name": "CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set 1 force on the clock gate"
            }
        ]
    },
    "1072718844": {
        "name": "DATE",
        "address": 1072718844,
        "size": 32,
        "access": "",
        "desc": "version register",
        "fields": [
            {
                "name": "ASSIST_DEBUG_DATE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "version register"
            }
        ]
    },
    "1342742528": {
        "name": "IN_INT_RAW_CH%s",
        "address": 1342742528,
        "size": 32,
        "access": "",
        "desc": "Raw status interrupt of channel 0",
        "fields": [
            {
                "name": "IN_DONE_CH_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received for Rx channel 0."
            },
            {
                "name": "IN_SUC_EOF_CH_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received for Rx channel 0. For UHCI0 the raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received and no data error is detected for Rx channel 0."
            },
            {
                "name": "IN_ERR_EOF_CH_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when data error is detected only in the case that the peripheral is UHCI0 for Rx channel 0. For other peripherals this raw interrupt is reserved."
            },
            {
                "name": "IN_DSCR_ERR_CH_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when detecting inlink descriptor error including owner error and the second and third word error of inlink descriptor for Rx channel 0."
            },
            {
                "name": "IN_DSCR_EMPTY_CH_INT_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when Rx buffer pointed by inlink is full and receiving data is not completed but there is no more inlink for Rx channel 0."
            },
            {
                "name": "INFIFO_L1_OVF_CH_INT_RAW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "This raw interrupt bit turns to high level when level 1 fifo of Rx channel 0 is overflow."
            },
            {
                "name": "INFIFO_L1_UDF_CH_INT_RAW",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "This raw interrupt bit turns to high level when level 1 fifo of Rx channel 0 is underflow."
            },
            {
                "name": "INFIFO_L2_OVF_CH_INT_RAW",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "This raw interrupt bit turns to high level when level 1 fifo of Rx channel 0 is overflow."
            },
            {
                "name": "INFIFO_L2_UDF_CH_INT_RAW",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "This raw interrupt bit turns to high level when level 1 fifo of Rx channel 0 is underflow."
            },
            {
                "name": "INFIFO_L3_OVF_CH_INT_RAW",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "This raw interrupt bit turns to high level when level 1 fifo of Rx channel 0 is overflow."
            },
            {
                "name": "INFIFO_L3_UDF_CH_INT_RAW",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "This raw interrupt bit turns to high level when level 1 fifo of Rx channel 0 is underflow."
            }
        ]
    },
    "1342742532": {
        "name": "IN_INT_ST_CH%s",
        "address": 1342742532,
        "size": 32,
        "access": "",
        "desc": "Masked interrupt of channel 0",
        "fields": [
            {
                "name": "IN_DONE_CH_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_DONE_CH_INT interrupt."
            },
            {
                "name": "IN_SUC_EOF_CH_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_SUC_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_ERR_EOF_CH_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_ERR_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_ERR_CH_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_DSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_EMPTY_CH_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_DSCR_EMPTY_CH_INT interrupt."
            },
            {
                "name": "INFIFO_OVF_CH_INT_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the INFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "INFIFO_UDF_CH_INT_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the INFIFO_UDF_L1_CH_INT interrupt."
            },
            {
                "name": "INFIFO_L1_OVF_CH_INT_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the INFIFO_OVF_L2_CH_INT interrupt."
            },
            {
                "name": "INFIFO_L1_UDF_CH_INT_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the INFIFO_UDF_L2_CH_INT interrupt."
            },
            {
                "name": "INFIFO_L3_OVF_CH_INT_ST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the INFIFO_OVF_L3_CH_INT interrupt."
            },
            {
                "name": "INFIFO_L3_UDF_CH_INT_ST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the INFIFO_UDF_L3_CH_INT interrupt."
            }
        ]
    },
    "1342742536": {
        "name": "IN_INT_ENA_CH%s",
        "address": 1342742536,
        "size": 32,
        "access": "",
        "desc": "Interrupt enable bits of channel 0",
        "fields": [
            {
                "name": "IN_DONE_CH_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_DONE_CH_INT interrupt."
            },
            {
                "name": "IN_SUC_EOF_CH_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_SUC_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_ERR_EOF_CH_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_ERR_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_ERR_CH_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_DSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_EMPTY_CH_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_DSCR_EMPTY_CH_INT interrupt."
            },
            {
                "name": "INFIFO_L1_OVF_CH_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the INFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "INFIFO_L1_UDF_CH_INT_ENA",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the INFIFO_UDF_L1_CH_INT interrupt."
            },
            {
                "name": "INFIFO_L2_OVF_CH_INT_ENA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the INFIFO_OVF_L2_CH_INT interrupt."
            },
            {
                "name": "INFIFO_L2_UDF_CH_INT_ENA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the INFIFO_UDF_L2_CH_INT interrupt."
            },
            {
                "name": "INFIFO_L3_OVF_CH_INT_ENA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the INFIFO_OVF_L3_CH_INT interrupt."
            },
            {
                "name": "INFIFO_L3_UDF_CH_INT_ENA",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the INFIFO_UDF_L3_CH_INT interrupt."
            }
        ]
    },
    "1342742540": {
        "name": "IN_INT_CLR_CH%s",
        "address": 1342742540,
        "size": 32,
        "access": "",
        "desc": "Interrupt clear bits of channel 0",
        "fields": [
            {
                "name": "IN_DONE_CH_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to clear the IN_DONE_CH_INT interrupt."
            },
            {
                "name": "IN_SUC_EOF_CH_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to clear the IN_SUC_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_ERR_EOF_CH_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to clear the IN_ERR_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_ERR_CH_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to clear the IN_DSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_EMPTY_CH_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to clear the IN_DSCR_EMPTY_CH_INT interrupt."
            },
            {
                "name": "INFIFO_L1_OVF_CH_INT_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Set this bit to clear the INFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "INFIFO_L1_UDF_CH_INT_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Set this bit to clear the INFIFO_UDF_L1_CH_INT interrupt."
            },
            {
                "name": "INFIFO_L2_OVF_CH_INT_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Set this bit to clear the INFIFO_OVF_L2_CH_INT interrupt."
            },
            {
                "name": "INFIFO_L2_UDF_CH_INT_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Set this bit to clear the INFIFO_UDF_L2_CH_INT interrupt."
            },
            {
                "name": "INFIFO_L3_OVF_CH_INT_CLR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Set this bit to clear the INFIFO_OVF_L3_CH_INT interrupt."
            },
            {
                "name": "INFIFO_L3_UDF_CH_INT_CLR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Set this bit to clear the INFIFO_UDF_L3_CH_INT interrupt."
            }
        ]
    },
    "1342742544": {
        "name": "IN_CONF0_CH%s",
        "address": 1342742544,
        "size": 32,
        "access": "",
        "desc": "Configure 0 register of Rx channel 0",
        "fields": [
            {
                "name": "IN_RST_CH",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "This bit is used to reset AXI_DMA channel 0 Rx FSM and Rx FIFO pointer."
            },
            {
                "name": "IN_LOOP_TEST_CH",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "reserved"
            },
            {
                "name": "MEM_TRANS_EN_CH",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit 1 to enable automatic transmitting data from memory to memory via AXI_DMA."
            },
            {
                "name": "IN_ETM_EN_CH",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to enable etm control mode, dma Rx channel 0 is triggered by etm task."
            },
            {
                "name": "IN_BURST_SIZE_SEL_CH",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "3'b000-3'b100:burst length 8byte~128byte"
            },
            {
                "name": "IN_CMD_DISABLE_CH",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "1:mean disable cmd of this ch0"
            },
            {
                "name": "IN_ECC_AEC_EN_CH",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "1: mean access ecc or aes domain,0: mean not"
            },
            {
                "name": "INDSCR_BURST_EN_CH",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to enable INCR burst transfer for Rx channel 0 reading link descriptor when accessing internal SRAM."
            }
        ]
    },
    "1342742548": {
        "name": "IN_CONF1_CH%s",
        "address": 1342742548,
        "size": 32,
        "access": "",
        "desc": "Configure 1 register of Rx channel 0",
        "fields": [
            {
                "name": "IN_CHECK_OWNER_CH",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Set this bit to enable checking the owner attribute of the link descriptor."
            }
        ]
    },
    "1342742552": {
        "name": "INFIFO_STATUS_CH%s",
        "address": 1342742552,
        "size": 32,
        "access": "",
        "desc": "Receive FIFO status of Rx channel 0",
        "fields": [
            {
                "name": "INFIFO_L3_FULL_CH",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "L3 Rx FIFO full signal for Rx channel 0."
            },
            {
                "name": "INFIFO_L3_EMPTY_CH",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "L3 Rx FIFO empty signal for Rx channel 0."
            },
            {
                "name": "INFIFO_L3_CNT_CH",
                "bitOffset": 2,
                "bitWidth": 6,
                "desc": "The register stores the byte number of the data in L3 Rx FIFO for Rx channel 0."
            },
            {
                "name": "INFIFO_L3_UDF_CH",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "L3 Rx FIFO under flow signal for Rx channel 0."
            },
            {
                "name": "INFIFO_L3_OVF_CH",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "L3 Rx FIFO over flow signal for Rx channel 0."
            },
            {
                "name": "INFIFO_L1_FULL_CH",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "L1 Rx FIFO full signal for Rx channel 0."
            },
            {
                "name": "INFIFO_L1_EMPTY_CH",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "L1 Rx FIFO empty signal for Rx channel 0."
            },
            {
                "name": "INFIFO_L1_UDF_CH",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "L1 Rx FIFO under flow signal for Rx channel 0."
            },
            {
                "name": "INFIFO_L1_OVF_CH",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "L1 Rx FIFO over flow signal for Rx channel 0."
            },
            {
                "name": "INFIFO_L2_FULL_CH",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "L2 Rx RAM full signal for Rx channel 0."
            },
            {
                "name": "INFIFO_L2_EMPTY_CH",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "L2 Rx RAM empty signal for Rx channel 0."
            },
            {
                "name": "INFIFO_L2_UDF_CH",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "L2 Rx FIFO under flow signal for Rx channel 0."
            },
            {
                "name": "INFIFO_L2_OVF_CH",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "L2 Rx FIFO over flow signal for Rx channel 0."
            },
            {
                "name": "IN_REMAIN_UNDER_1B_CH",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "reserved"
            },
            {
                "name": "IN_REMAIN_UNDER_2B_CH",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "reserved"
            },
            {
                "name": "IN_REMAIN_UNDER_3B_CH",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "reserved"
            },
            {
                "name": "IN_REMAIN_UNDER_4B_CH",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "reserved"
            },
            {
                "name": "IN_REMAIN_UNDER_5B_CH",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "reserved"
            },
            {
                "name": "IN_REMAIN_UNDER_6B_CH",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "reserved"
            },
            {
                "name": "IN_REMAIN_UNDER_7B_CH",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "reserved"
            },
            {
                "name": "IN_REMAIN_UNDER_8B_CH",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "reserved"
            },
            {
                "name": "IN_BUF_HUNGRY_CH",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "reserved"
            }
        ]
    },
    "1342742556": {
        "name": "IN_POP_CH%s",
        "address": 1342742556,
        "size": 32,
        "access": "",
        "desc": "Pop control register of Rx channel 0",
        "fields": [
            {
                "name": "INFIFO_RDATA_CH",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "This register stores the data popping from AXI_DMA FIFO."
            },
            {
                "name": "INFIFO_POP_CH",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Set this bit to pop data from AXI_DMA FIFO."
            }
        ]
    },
    "1342742560": {
        "name": "IN_LINK1_CH%s",
        "address": 1342742560,
        "size": 32,
        "access": "",
        "desc": "Link descriptor configure and control register of Rx channel 0",
        "fields": [
            {
                "name": "INLINK_AUTO_RET_CH",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to return to current inlink descriptor's address when there are some errors in current receiving data."
            },
            {
                "name": "INLINK_STOP_CH",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to stop dealing with the inlink descriptors."
            },
            {
                "name": "INLINK_START_CH",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to start dealing with the inlink descriptors."
            },
            {
                "name": "INLINK_RESTART_CH",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to mount a new inlink descriptor."
            },
            {
                "name": "INLINK_PARK_CH",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "1: the inlink descriptor's FSM is in idle state.  0: the inlink descriptor's FSM is working."
            }
        ]
    },
    "1342742564": {
        "name": "IN_LINK2_CH%s",
        "address": 1342742564,
        "size": 32,
        "access": "",
        "desc": "Link descriptor configure and control register of Rx channel 0",
        "fields": [
            {
                "name": "INLINK_ADDR_CH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register stores the 20 least significant bits of the first inlink descriptor's address."
            }
        ]
    },
    "1342742568": {
        "name": "IN_STATE_CH%s",
        "address": 1342742568,
        "size": 32,
        "access": "",
        "desc": "Receive status of Rx channel 0",
        "fields": [
            {
                "name": "INLINK_DSCR_ADDR_CH",
                "bitOffset": 0,
                "bitWidth": 18,
                "desc": "This register stores the current inlink descriptor's address."
            },
            {
                "name": "IN_DSCR_STATE_CH",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "reserved"
            },
            {
                "name": "IN_STATE_CH",
                "bitOffset": 20,
                "bitWidth": 3,
                "desc": "reserved"
            }
        ]
    },
    "1342742572": {
        "name": "IN_SUC_EOF_DES_ADDR_CH%s",
        "address": 1342742572,
        "size": 32,
        "access": "",
        "desc": "Inlink descriptor address when EOF occurs of Rx channel 0",
        "fields": [
            {
                "name": "IN_SUC_EOF_DES_ADDR_CH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register stores the address of the inlink descriptor when the EOF bit in this descriptor is 1."
            }
        ]
    },
    "1342742576": {
        "name": "IN_ERR_EOF_DES_ADDR_CH%s",
        "address": 1342742576,
        "size": 32,
        "access": "",
        "desc": "Inlink descriptor address when errors occur of Rx channel 0",
        "fields": [
            {
                "name": "IN_ERR_EOF_DES_ADDR_CH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register stores the address of the inlink descriptor when there are some errors in current receiving data. Only used when peripheral is UHCI0."
            }
        ]
    },
    "1342742580": {
        "name": "IN_DSCR_CH%s",
        "address": 1342742580,
        "size": 32,
        "access": "",
        "desc": "Current inlink descriptor address of Rx channel 0",
        "fields": [
            {
                "name": "INLINK_DSCR_CH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the current inlink descriptor x."
            }
        ]
    },
    "1342742584": {
        "name": "IN_DSCR_BF0_CH%s",
        "address": 1342742584,
        "size": 32,
        "access": "",
        "desc": "The last inlink descriptor address of Rx channel 0",
        "fields": [
            {
                "name": "INLINK_DSCR_BF0_CH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the last inlink descriptor x-1."
            }
        ]
    },
    "1342742588": {
        "name": "IN_DSCR_BF1_CH%s",
        "address": 1342742588,
        "size": 32,
        "access": "",
        "desc": "The second-to-last inlink descriptor address of Rx channel 0",
        "fields": [
            {
                "name": "INLINK_DSCR_BF1_CH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the second-to-last inlink descriptor x-2."
            }
        ]
    },
    "1342742592": {
        "name": "IN_PRI_CH%s",
        "address": 1342742592,
        "size": 32,
        "access": "",
        "desc": "Priority register of Rx channel 0",
        "fields": [
            {
                "name": "RX_PRI_CH",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "The priority of Rx channel 0. The larger of the value the higher of the priority."
            },
            {
                "name": "RX_CH_ARB_WEIGH_CH",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "The weight of Rx channel 0"
            },
            {
                "name": "RX_ARB_WEIGH_OPT_DIR_CH",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "0: mean not optimazation weight function ,1: mean optimazation"
            }
        ]
    },
    "1342742596": {
        "name": "IN_PERI_SEL_CH%s",
        "address": 1342742596,
        "size": 32,
        "access": "",
        "desc": "Peripheral selection of Rx channel 0",
        "fields": [
            {
                "name": "PERI_IN_SEL_CH",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "This register is used to select peripheral for Rx channel 0. 0:lcdcam. 1: gpspi_2. 2: gpspi_3. 3: parl_io. 4: aes. 5: sha. 6~15: Dummy"
            }
        ]
    },
    "1342742600": {
        "name": "IN_CRC_INIT_DATA_CH%s",
        "address": 1342742600,
        "size": 32,
        "access": "",
        "desc": "This register is used to config ch0 crc initial data(max 32 bit)",
        "fields": [
            {
                "name": "IN_CRC_INIT_DATA_CH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register is used to config ch0 of rx crc initial value"
            }
        ]
    },
    "1342742604": {
        "name": "RX_CRC_WIDTH_CH%s",
        "address": 1342742604,
        "size": 32,
        "access": "",
        "desc": "This register is used to confiig rx ch0 crc result width,2'b00 mean crc_width <=8bit,2'b01 8<crc_width<=16 ,2'b10 mean 16<crc_width  <=24,2'b11 mean 24<crc_width<=32",
        "fields": [
            {
                "name": "RX_CRC_WIDTH_CH",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "reserved"
            },
            {
                "name": "RX_CRC_LAUTCH_FLGA_CH",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "reserved"
            }
        ]
    },
    "1342742608": {
        "name": "IN_CRC_CLEAR_CH%s",
        "address": 1342742608,
        "size": 32,
        "access": "",
        "desc": "This register is used to clear ch0 crc result",
        "fields": [
            {
                "name": "IN_CRC_CLEAR_CH",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "This register is used to clear ch0 of rx crc result"
            }
        ]
    },
    "1342742612": {
        "name": "IN_CRC_FINAL_RESULT_CH%s",
        "address": 1342742612,
        "size": 32,
        "access": "",
        "desc": "This register is used to store ch0 crc result",
        "fields": [
            {
                "name": "IN_CRC_FINAL_RESULT_CH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register is used to store result ch0 of rx"
            }
        ]
    },
    "1342742616": {
        "name": "RX_CRC_EN_WR_DATA_CH%s",
        "address": 1342742616,
        "size": 32,
        "access": "",
        "desc": "This resister is used to config ch0 crc en for every bit",
        "fields": [
            {
                "name": "RX_CRC_EN_WR_DATA_CH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register is used to enable rx ch0 crc 32bit on/off"
            }
        ]
    },
    "1342742620": {
        "name": "RX_CRC_EN_ADDR_CH%s",
        "address": 1342742620,
        "size": 32,
        "access": "",
        "desc": "This register is used to config ch0 crc en addr",
        "fields": [
            {
                "name": "RX_CRC_EN_ADDR_CH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "reserved"
            }
        ]
    },
    "1342742624": {
        "name": "RX_CRC_DATA_EN_WR_DATA_CH%s",
        "address": 1342742624,
        "size": 32,
        "access": "",
        "desc": "This register is used to config crc data_8bit en",
        "fields": [
            {
                "name": "RX_CRC_DATA_EN_WR_DATA_CH",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "reserved"
            }
        ]
    },
    "1342742628": {
        "name": "RX_CRC_DATA_EN_ADDR_CH%s",
        "address": 1342742628,
        "size": 32,
        "access": "",
        "desc": "This register is used to config addr of crc data_8bit en",
        "fields": [
            {
                "name": "RX_CRC_DATA_EN_ADDR_CH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "reserved"
            }
        ]
    },
    "1342742840": {
        "name": "OUT_INT_RAW_CH%s",
        "address": 1342742840,
        "size": 32,
        "access": "",
        "desc": "Raw status interrupt of channel0",
        "fields": [
            {
                "name": "OUT_DONE_CH_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been transmitted to peripherals for Tx channel0."
            },
            {
                "name": "OUT_EOF_CH_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been read from memory for Tx channel0."
            },
            {
                "name": "OUT_DSCR_ERR_CH_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when detecting outlink descriptor error including owner error and the second and third word error of outlink descriptor for Tx channel0."
            },
            {
                "name": "OUT_TOTAL_EOF_CH_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when data corresponding a outlink (includes one link descriptor or few link descriptors) is transmitted out for Tx channel0."
            },
            {
                "name": "OUTFIFO_L1_OVF_CH_INT_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "This raw interrupt bit turns to high level when level 1 fifo of Tx channel0 is overflow."
            },
            {
                "name": "OUTFIFO_L1_UDF_CH_INT_RAW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "This raw interrupt bit turns to high level when level 1 fifo of Tx channel0 is underflow."
            },
            {
                "name": "OUTFIFO_L2_OVF_CH_INT_RAW",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "This raw interrupt bit turns to high level when level 1 fifo of Tx channel0 is overflow."
            },
            {
                "name": "OUTFIFO_L2_UDF_CH_INT_RAW",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "This raw interrupt bit turns to high level when level 1 fifo of Tx channel0 is underflow."
            },
            {
                "name": "OUTFIFO_L3_OVF_CH_INT_RAW",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "This raw interrupt bit turns to high level when level 1 fifo of Tx channel0 is overflow."
            },
            {
                "name": "OUTFIFO_L3_UDF_CH_INT_RAW",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "This raw interrupt bit turns to high level when level 1 fifo of Tx channel0 is underflow."
            }
        ]
    },
    "1342742844": {
        "name": "OUT_INT_ST_CH%s",
        "address": 1342742844,
        "size": 32,
        "access": "",
        "desc": "Masked interrupt of channel0",
        "fields": [
            {
                "name": "OUT_DONE_CH_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUT_DONE_CH_INT interrupt."
            },
            {
                "name": "OUT_EOF_CH_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUT_EOF_CH_INT interrupt."
            },
            {
                "name": "OUT_DSCR_ERR_CH_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUT_DSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "OUT_TOTAL_EOF_CH_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUT_TOTAL_EOF_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_OVF_CH_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUTFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_UDF_CH_INT_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUTFIFO_UDF_L1_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_L1_OVF_CH_INT_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUTFIFO_OVF_L2_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_L1_UDF_CH_INT_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUTFIFO_UDF_L2_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_L3_OVF_CH_INT_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUTFIFO_OVF_L3_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_L3_UDF_CH_INT_ST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUTFIFO_UDF_L3_CH_INT interrupt."
            }
        ]
    },
    "1342742848": {
        "name": "OUT_INT_ENA_CH%s",
        "address": 1342742848,
        "size": 32,
        "access": "",
        "desc": "Interrupt enable bits of channel0",
        "fields": [
            {
                "name": "OUT_DONE_CH_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUT_DONE_CH_INT interrupt."
            },
            {
                "name": "OUT_EOF_CH_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUT_EOF_CH_INT interrupt."
            },
            {
                "name": "OUT_DSCR_ERR_CH_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUT_DSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "OUT_TOTAL_EOF_CH_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUT_TOTAL_EOF_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_L1_OVF_CH_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUTFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_L1_UDF_CH_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUTFIFO_UDF_L1_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_L2_OVF_CH_INT_ENA",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUTFIFO_OVF_L2_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_L2_UDF_CH_INT_ENA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUTFIFO_UDF_L2_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_L3_OVF_CH_INT_ENA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUTFIFO_OVF_L3_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_L3_UDF_CH_INT_ENA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUTFIFO_UDF_L3_CH_INT interrupt."
            }
        ]
    },
    "1342742852": {
        "name": "OUT_INT_CLR_CH%s",
        "address": 1342742852,
        "size": 32,
        "access": "",
        "desc": "Interrupt clear bits of channel0",
        "fields": [
            {
                "name": "OUT_DONE_CH_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUT_DONE_CH_INT interrupt."
            },
            {
                "name": "OUT_EOF_CH_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUT_EOF_CH_INT interrupt."
            },
            {
                "name": "OUT_DSCR_ERR_CH_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUT_DSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "OUT_TOTAL_EOF_CH_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUT_TOTAL_EOF_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_L1_OVF_CH_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUTFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_L1_UDF_CH_INT_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUTFIFO_UDF_L1_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_L2_OVF_CH_INT_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUTFIFO_OVF_L2_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_L2_UDF_CH_INT_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUTFIFO_UDF_L2_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_L3_OVF_CH_INT_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUTFIFO_OVF_L3_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_L3_UDF_CH_INT_CLR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUTFIFO_UDF_L3_CH_INT interrupt."
            }
        ]
    },
    "1342742856": {
        "name": "OUT_CONF0_CH0",
        "address": 1342742856,
        "size": 32,
        "access": "",
        "desc": "Configure 0 register of Tx channel0",
        "fields": [
            {
                "name": "OUT_RST_CH0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "This bit is used to reset AXI_DMA channel0 Tx FSM and Tx FIFO pointer."
            },
            {
                "name": "OUT_LOOP_TEST_CH0",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "reserved"
            },
            {
                "name": "OUT_AUTO_WRBACK_CH0",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to enable automatic outlink-writeback when all the data in tx buffer has been transmitted."
            },
            {
                "name": "OUT_EOF_MODE_CH0",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "EOF flag generation mode when transmitting data. 1: EOF flag for Tx channel0 is generated when data need to transmit has been popped from FIFO in AXI_DMA"
            },
            {
                "name": "OUT_ETM_EN_CH0",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to enable etm control mode, dma Tx channel0 is triggered by etm task."
            },
            {
                "name": "OUT_BURST_SIZE_SEL_CH0",
                "bitOffset": 5,
                "bitWidth": 3,
                "desc": "3'b000-3'b100:burst length 8byte~128byte"
            },
            {
                "name": "OUT_CMD_DISABLE_CH0",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "1:mean disable cmd of this ch0"
            },
            {
                "name": "OUT_ECC_AEC_EN_CH0",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "1: mean access ecc or aes domain,0: mean not"
            },
            {
                "name": "OUTDSCR_BURST_EN_CH0",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to enable INCR burst transfer for Tx channel0 reading link descriptor when accessing internal SRAM."
            }
        ]
    },
    "1342742860": {
        "name": "OUT_CONF1_CH%s",
        "address": 1342742860,
        "size": 32,
        "access": "",
        "desc": "Configure 1 register of Tx channel0",
        "fields": [
            {
                "name": "OUT_CHECK_OWNER_CH",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Set this bit to enable checking the owner attribute of the link descriptor."
            }
        ]
    },
    "1342742864": {
        "name": "OUTFIFO_STATUS_CH%s",
        "address": 1342742864,
        "size": 32,
        "access": "",
        "desc": "Transmit FIFO status of Tx channel0",
        "fields": [
            {
                "name": "OUTFIFO_L3_FULL_CH",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "L3 Tx FIFO full signal for Tx channel0."
            },
            {
                "name": "OUTFIFO_L3_EMPTY_CH",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "L3 Tx FIFO empty signal for Tx channel0."
            },
            {
                "name": "OUTFIFO_L3_CNT_CH",
                "bitOffset": 2,
                "bitWidth": 6,
                "desc": "The register stores the byte number of the data in L3 Tx FIFO for Tx channel0."
            },
            {
                "name": "OUTFIFO_L3_UDF_CH",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "L3 Tx FIFO under flow signal for Tx channel0."
            },
            {
                "name": "OUTFIFO_L3_OVF_CH",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "L3 Tx FIFO over flow signal for Tx channel0."
            },
            {
                "name": "OUTFIFO_L1_FULL_CH",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "L1 Tx FIFO full signal for Tx channel0."
            },
            {
                "name": "OUTFIFO_L1_EMPTY_CH",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "L1 Tx FIFO empty signal for Tx channel0."
            },
            {
                "name": "OUTFIFO_L1_UDF_CH",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "L1 Tx FIFO under flow signal for Tx channel0."
            },
            {
                "name": "OUTFIFO_L1_OVF_CH",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "L1 Tx FIFO over flow signal for Tx channel0."
            },
            {
                "name": "OUTFIFO_L2_FULL_CH",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "L2 Tx RAM full signal for Tx channel0."
            },
            {
                "name": "OUTFIFO_L2_EMPTY_CH",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "L2 Tx RAM empty signal for Tx channel0."
            },
            {
                "name": "OUTFIFO_L2_UDF_CH",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "L2 Tx FIFO under flow signal for Tx channel0."
            },
            {
                "name": "OUTFIFO_L2_OVF_CH",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "L2 Tx FIFO over flow signal for Tx channel0."
            },
            {
                "name": "OUT_REMAIN_UNDER_1B_CH",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "reserved"
            },
            {
                "name": "OUT_REMAIN_UNDER_2B_CH",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "reserved"
            },
            {
                "name": "OUT_REMAIN_UNDER_3B_CH",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "reserved"
            },
            {
                "name": "OUT_REMAIN_UNDER_4B_CH",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "reserved"
            },
            {
                "name": "OUT_REMAIN_UNDER_5B_CH",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "reserved"
            },
            {
                "name": "OUT_REMAIN_UNDER_6B_CH",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "reserved"
            },
            {
                "name": "OUT_REMAIN_UNDER_7B_CH",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "reserved"
            },
            {
                "name": "OUT_REMAIN_UNDER_8B_CH",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "reserved"
            }
        ]
    },
    "1342742868": {
        "name": "OUT_PUSH_CH%s",
        "address": 1342742868,
        "size": 32,
        "access": "",
        "desc": "Push control register of Tx channel0",
        "fields": [
            {
                "name": "OUTFIFO_WDATA_CH",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "This register stores the data that need to be pushed into AXI_DMA FIFO."
            },
            {
                "name": "OUTFIFO_PUSH_CH",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Set this bit to push data into AXI_DMA FIFO."
            }
        ]
    },
    "1342742872": {
        "name": "OUT_LINK1_CH%s",
        "address": 1342742872,
        "size": 32,
        "access": "",
        "desc": "Link descriptor configure and control register of Tx channel0",
        "fields": [
            {
                "name": "OUTLINK_STOP_CH",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to stop dealing with the outlink descriptors."
            },
            {
                "name": "OUTLINK_START_CH",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to start dealing with the outlink descriptors."
            },
            {
                "name": "OUTLINK_RESTART_CH",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to restart a new outlink from the last address."
            },
            {
                "name": "OUTLINK_PARK_CH",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "1: the outlink descriptor's FSM is in idle state.  0: the outlink descriptor's FSM is working."
            }
        ]
    },
    "1342742876": {
        "name": "OUT_LINK2_CH%s",
        "address": 1342742876,
        "size": 32,
        "access": "",
        "desc": "Link descriptor configure and control register of Tx channel0",
        "fields": [
            {
                "name": "OUTLINK_ADDR_CH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register stores the 32 least significant bits of the first outlink descriptor's address."
            }
        ]
    },
    "1342742880": {
        "name": "OUT_STATE_CH%s",
        "address": 1342742880,
        "size": 32,
        "access": "",
        "desc": "Transmit status of Tx channel0",
        "fields": [
            {
                "name": "OUTLINK_DSCR_ADDR_CH",
                "bitOffset": 0,
                "bitWidth": 18,
                "desc": "This register stores the current outlink descriptor's address."
            },
            {
                "name": "OUT_DSCR_STATE_CH",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "reserved"
            },
            {
                "name": "OUT_STATE_CH",
                "bitOffset": 20,
                "bitWidth": 3,
                "desc": "reserved"
            }
        ]
    },
    "1342742884": {
        "name": "OUT_EOF_DES_ADDR_CH%s",
        "address": 1342742884,
        "size": 32,
        "access": "",
        "desc": "Outlink descriptor address when EOF occurs of Tx channel0",
        "fields": [
            {
                "name": "OUT_EOF_DES_ADDR_CH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register stores the address of the outlink descriptor when the EOF bit in this descriptor is 1."
            }
        ]
    },
    "1342742888": {
        "name": "OUT_EOF_BFR_DES_ADDR_CH%s",
        "address": 1342742888,
        "size": 32,
        "access": "",
        "desc": "The last outlink descriptor address when EOF occurs of Tx channel0",
        "fields": [
            {
                "name": "OUT_EOF_BFR_DES_ADDR_CH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register stores the address of the outlink descriptor before the last outlink descriptor."
            }
        ]
    },
    "1342742892": {
        "name": "OUT_DSCR_CH%s",
        "address": 1342742892,
        "size": 32,
        "access": "",
        "desc": "Current outlink descriptor address of Tx channel0",
        "fields": [
            {
                "name": "OUTLINK_DSCR_CH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the current outlink descriptor y."
            }
        ]
    },
    "1342742896": {
        "name": "OUT_DSCR_BF0_CH%s",
        "address": 1342742896,
        "size": 32,
        "access": "",
        "desc": "The last outlink descriptor address of Tx channel0",
        "fields": [
            {
                "name": "OUTLINK_DSCR_BF0_CH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the last outlink descriptor y-1."
            }
        ]
    },
    "1342742900": {
        "name": "OUT_DSCR_BF1_CH%s",
        "address": 1342742900,
        "size": 32,
        "access": "",
        "desc": "The second-to-last outlink descriptor address of Tx channel0",
        "fields": [
            {
                "name": "OUTLINK_DSCR_BF1_CH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the second-to-last outlink descriptor x-2."
            }
        ]
    },
    "1342742904": {
        "name": "OUT_PRI_CH%s",
        "address": 1342742904,
        "size": 32,
        "access": "",
        "desc": "Priority register of Tx channel0.",
        "fields": [
            {
                "name": "TX_PRI_CH",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "The priority of Tx channel0. The larger of the value the higher of the priority."
            },
            {
                "name": "TX_CH_ARB_WEIGH_CH",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "The weight of Tx channel0"
            },
            {
                "name": "TX_ARB_WEIGH_OPT_DIR_CH",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "0: mean not optimazation weight function ,1: mean optimazation"
            }
        ]
    },
    "1342742908": {
        "name": "OUT_PERI_SEL_CH%s",
        "address": 1342742908,
        "size": 32,
        "access": "",
        "desc": "Peripheral selection of Tx channel0",
        "fields": [
            {
                "name": "PERI_OUT_SEL_CH",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "This register is used to select peripheral for Tx channel0. 0:lcdcam. 1: gpspi_2. 2: gpspi_3. 3: parl_io. 4: aes. 5: sha. 6~15: Dummy"
            }
        ]
    },
    "1342742912": {
        "name": "OUT_CRC_INIT_DATA_CH%s",
        "address": 1342742912,
        "size": 32,
        "access": "",
        "desc": "This register is used to config ch0 crc initial data(max 32 bit)",
        "fields": [
            {
                "name": "OUT_CRC_INIT_DATA_CH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register is used to config ch0 of tx crc initial value"
            }
        ]
    },
    "1342742916": {
        "name": "TX_CRC_WIDTH_CH%s",
        "address": 1342742916,
        "size": 32,
        "access": "",
        "desc": "This register is used to confiig tx ch0 crc result width,2'b00 mean crc_width <=8bit,2'b01 8<crc_width<=16 ,2'b10 mean 16<crc_width  <=24,2'b11 mean 24<crc_width<=32",
        "fields": [
            {
                "name": "TX_CRC_WIDTH_CH",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "reserved"
            },
            {
                "name": "TX_CRC_LAUTCH_FLGA_CH",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "reserved"
            }
        ]
    },
    "1342742920": {
        "name": "OUT_CRC_CLEAR_CH%s",
        "address": 1342742920,
        "size": 32,
        "access": "",
        "desc": "This register is used to clear ch0 crc result",
        "fields": [
            {
                "name": "OUT_CRC_CLEAR_CH",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "This register is used to clear ch0 of tx crc result"
            }
        ]
    },
    "1342742924": {
        "name": "OUT_CRC_FINAL_RESULT_CH%s",
        "address": 1342742924,
        "size": 32,
        "access": "",
        "desc": "This register is used to store ch0 crc result",
        "fields": [
            {
                "name": "OUT_CRC_FINAL_RESULT_CH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register is used to store result ch0 of tx"
            }
        ]
    },
    "1342742928": {
        "name": "TX_CRC_EN_WR_DATA_CH%s",
        "address": 1342742928,
        "size": 32,
        "access": "",
        "desc": "This resister is used to config ch0 crc en for every bit",
        "fields": [
            {
                "name": "TX_CRC_EN_WR_DATA_CH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register is used to enable tx ch0 crc 32bit on/off"
            }
        ]
    },
    "1342742932": {
        "name": "TX_CRC_EN_ADDR_CH%s",
        "address": 1342742932,
        "size": 32,
        "access": "",
        "desc": "This register is used to config ch0 crc en addr",
        "fields": [
            {
                "name": "TX_CRC_EN_ADDR_CH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "reserved"
            }
        ]
    },
    "1342742936": {
        "name": "TX_CRC_DATA_EN_WR_DATA_CH%s",
        "address": 1342742936,
        "size": 32,
        "access": "",
        "desc": "This register is used to config crc data_8bit en",
        "fields": [
            {
                "name": "TX_CRC_DATA_EN_WR_DATA_CH",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "reserved"
            }
        ]
    },
    "1342742940": {
        "name": "TX_CRC_DATA_EN_ADDR_CH%s",
        "address": 1342742940,
        "size": 32,
        "access": "",
        "desc": "This register is used to config addr of crc data_8bit en",
        "fields": [
            {
                "name": "TX_CRC_DATA_EN_ADDR_CH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "reserved"
            }
        ]
    },
    "1342742960": {
        "name": "OUT_CONF0_CH1",
        "address": 1342742960,
        "size": 32,
        "access": "",
        "desc": "Configure 0 register of Tx channel1",
        "fields": [
            {
                "name": "OUT_RST_CH1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "This bit is used to reset AXI_DMA channel1 Tx FSM and Tx FIFO pointer."
            },
            {
                "name": "OUT_LOOP_TEST_CH1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "reserved"
            },
            {
                "name": "OUT_AUTO_WRBACK_CH1",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to enable automatic outlink-writeback when all the data in tx buffer has been transmitted."
            },
            {
                "name": "OUT_EOF_MODE_CH1",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "EOF flag generation mode when transmitting data. 1: EOF flag for Tx channel1 is generated when data need to transmit has been popped from FIFO in AXI_DMA"
            },
            {
                "name": "OUT_ETM_EN_CH1",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to enable etm control mode, dma Tx channel1 is triggered by etm task."
            },
            {
                "name": "OUT_BURST_SIZE_SEL_CH1",
                "bitOffset": 5,
                "bitWidth": 3,
                "desc": "3'b000-3'b100:burst length 8byte~128byte"
            },
            {
                "name": "OUT_CMD_DISABLE_CH1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "1:mean disable cmd of this ch1"
            },
            {
                "name": "OUT_ECC_AEC_EN_CH1",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "1: mean access ecc or aes domain,0: mean not"
            },
            {
                "name": "OUTDSCR_BURST_EN_CH1",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to enable INCR burst transfer for Tx channel1 reading link descriptor when accessing internal SRAM."
            }
        ]
    },
    "1342743064": {
        "name": "OUT_CONF0_CH2",
        "address": 1342743064,
        "size": 32,
        "access": "",
        "desc": "Configure 0 register of Tx channel2",
        "fields": [
            {
                "name": "OUT_RST_CH2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "This bit is used to reset AXI_DMA channel2 Tx FSM and Tx FIFO pointer."
            },
            {
                "name": "OUT_LOOP_TEST_CH2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "reserved"
            },
            {
                "name": "OUT_AUTO_WRBACK_CH2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to enable automatic outlink-writeback when all the data in tx buffer has been transmitted."
            },
            {
                "name": "OUT_EOF_MODE_CH2",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "EOF flag generation mode when transmitting data. 1: EOF flag for Tx channel2 is generated when data need to transmit has been popped from FIFO in AXI_DMA"
            },
            {
                "name": "OUT_ETM_EN_CH2",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to enable etm control mode, dma Tx channel2 is triggered by etm task."
            },
            {
                "name": "OUT_BURST_SIZE_SEL_CH2",
                "bitOffset": 5,
                "bitWidth": 3,
                "desc": "3'b000-3'b100:burst length 8byte~128byte"
            },
            {
                "name": "OUT_CMD_DISABLE_CH2",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "1:mean disable cmd of this ch2"
            },
            {
                "name": "OUT_ECC_AEC_EN_CH2",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "1: mean access ecc or aes domain,0: mean not"
            },
            {
                "name": "OUTDSCR_BURST_EN_CH2",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to enable INCR burst transfer for Tx channel2 reading link descriptor when accessing internal SRAM."
            }
        ]
    },
    "1342743152": {
        "name": "ARB_TIMEOUT",
        "address": 1342743152,
        "size": 32,
        "access": "",
        "desc": "This retister is used to config arbiter time slice",
        "fields": [
            {
                "name": "TX",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "This register is used to config tx arbiter time out value"
            },
            {
                "name": "RX",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "This register is used to config rx arbiter time out value"
            }
        ]
    },
    "1342743156": {
        "name": "WEIGHT_EN",
        "address": 1342743156,
        "size": 32,
        "access": "",
        "desc": "This register is used to config arbiter weight function to on or off",
        "fields": [
            {
                "name": "TX",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "This register is used to config tx arbiter weight function  off/on"
            },
            {
                "name": "RX",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "This register is used to config rx arbiter weight function  off/on"
            }
        ]
    },
    "1342743160": {
        "name": "IN_MEM_CONF",
        "address": 1342743160,
        "size": 32,
        "access": "",
        "desc": "Mem power configure register of Rx channel",
        "fields": [
            {
                "name": "IN_MEM_CLK_FORCE_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "1: Force to open the clock and bypass the gate-clock when accessing the RAM in AXI_DMA. 0: A gate-clock will be used when accessing the RAM in AXI_DMA."
            },
            {
                "name": "IN_MEM_FORCE_PU",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Force power up ram"
            },
            {
                "name": "IN_MEM_FORCE_PD",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Force power down ram"
            },
            {
                "name": "OUT_MEM_CLK_FORCE_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "1: Force to open the clock and bypass the gate-clock when accessing the RAM in AXI_DMA. 0: A gate-clock will be used when accessing the RAM in AXI_DMA."
            },
            {
                "name": "OUT_MEM_FORCE_PU",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Force power up ram"
            },
            {
                "name": "OUT_MEM_FORCE_PD",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Force power down ram"
            }
        ]
    },
    "1342743164": {
        "name": "INTR_MEM_START_ADDR",
        "address": 1342743164,
        "size": 32,
        "access": "",
        "desc": "The start address of accessible address space.",
        "fields": [
            {
                "name": "ACCESS_INTR_MEM_START_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The start address of accessible address space."
            }
        ]
    },
    "1342743168": {
        "name": "INTR_MEM_END_ADDR",
        "address": 1342743168,
        "size": 32,
        "access": "",
        "desc": "The end address of accessible address space. The access address beyond this range would lead to descriptor error.",
        "fields": [
            {
                "name": "ACCESS_INTR_MEM_END_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The end address of accessible address space. The access address beyond this range would lead to descriptor error."
            }
        ]
    },
    "1342743172": {
        "name": "EXTR_MEM_START_ADDR",
        "address": 1342743172,
        "size": 32,
        "access": "",
        "desc": "The start address of accessible address space.",
        "fields": [
            {
                "name": "ACCESS_EXTR_MEM_START_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The start address of accessible address space."
            }
        ]
    },
    "1342743176": {
        "name": "EXTR_MEM_END_ADDR",
        "address": 1342743176,
        "size": 32,
        "access": "",
        "desc": "The end address of accessible address space. The access address beyond this range would lead to descriptor error.",
        "fields": [
            {
                "name": "ACCESS_EXTR_MEM_END_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The end address of accessible address space. The access address beyond this range would lead to descriptor error."
            }
        ]
    },
    "1342743180": {
        "name": "IN_RESET_AVAIL_CH%s",
        "address": 1342743180,
        "size": 32,
        "access": "",
        "desc": "The rx channel 0 reset valid_flag register.",
        "fields": [
            {
                "name": "IN_RESET_AVAIL_CH",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "rx chan0 reset valid reg."
            }
        ]
    },
    "1342743192": {
        "name": "OUT_RESET_AVAIL_CH%s",
        "address": 1342743192,
        "size": 32,
        "access": "",
        "desc": "The tx channel 0 reset valid_flag register.",
        "fields": [
            {
                "name": "OUT_RESET_AVAIL_CH",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "tx chan0 reset valid reg."
            }
        ]
    },
    "1342743208": {
        "name": "MISC_CONF",
        "address": 1342743208,
        "size": 32,
        "access": "",
        "desc": "MISC register",
        "fields": [
            {
                "name": "AXIM_RST_WR_INTER",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit then clear this bit to reset the internal axi_wr FSM."
            },
            {
                "name": "AXIM_RST_RD_INTER",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit then clear this bit to reset the internal axi_rd FSM."
            },
            {
                "name": "ARB_PRI_DIS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to disable priority arbitration function."
            },
            {
                "name": "CLK_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "1'h1: Force clock on for register. 1'h0: Support clock only when application writes registers."
            }
        ]
    },
    "1342743212": {
        "name": "RDN_RESULT",
        "address": 1342743212,
        "size": 32,
        "access": "",
        "desc": "reserved",
        "fields": [
            {
                "name": "RDN_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "reserved"
            },
            {
                "name": "RDN_RESULT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "reserved"
            }
        ]
    },
    "1342743216": {
        "name": "RDN_ECO_HIGH",
        "address": 1342743216,
        "size": 32,
        "access": "",
        "desc": "reserved",
        "fields": [
            {
                "name": "RDN_ECO_HIGH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The start address of accessible address space."
            }
        ]
    },
    "1342743220": {
        "name": "RDN_ECO_LOW",
        "address": 1342743220,
        "size": 32,
        "access": "",
        "desc": "reserved",
        "fields": [
            {
                "name": "RDN_ECO_LOW",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The start address of accessible address space."
            }
        ]
    },
    "1342743224": {
        "name": "WRESP_CNT",
        "address": 1342743224,
        "size": 32,
        "access": "",
        "desc": "AXI wr responce cnt register.",
        "fields": [
            {
                "name": "WRESP_CNT",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "axi wr responce cnt reg."
            }
        ]
    },
    "1342743228": {
        "name": "RRESP_CNT",
        "address": 1342743228,
        "size": 32,
        "access": "",
        "desc": "AXI wr responce cnt register.",
        "fields": [
            {
                "name": "RRESP_CNT",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "axi rd responce cnt reg."
            }
        ]
    },
    "1342743232": {
        "name": "INFIFO_STATUS1_CH%s",
        "address": 1342743232,
        "size": 32,
        "access": "",
        "desc": "Receive FIFO status of Rx channel 0",
        "fields": [
            {
                "name": "L1INFIFO_CNT_CH",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "The register stores the byte number of the data in L1 Rx FIFO for Rx channel 0."
            },
            {
                "name": "L2INFIFO_CNT_CH",
                "bitOffset": 6,
                "bitWidth": 4,
                "desc": "The register stores the byte number of the data in L2 Rx FIFO for Rx channel 0."
            }
        ]
    },
    "1342743244": {
        "name": "OUTFIFO_STATUS1_CH%s",
        "address": 1342743244,
        "size": 32,
        "access": "",
        "desc": "Receive FIFO status of Tx channel 0",
        "fields": [
            {
                "name": "L1OUTFIFO_CNT_CH",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "The register stores the byte number of the data in L1 Tx FIFO for Tx channel 0."
            },
            {
                "name": "L2OUTFIFO_CNT_CH",
                "bitOffset": 6,
                "bitWidth": 4,
                "desc": "The register stores the byte number of the data in L2 Tx FIFO for Tx channel 0."
            }
        ]
    },
    "1342743256": {
        "name": "DATE",
        "address": 1342743256,
        "size": 32,
        "access": "",
        "desc": "Version control register",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "register version."
            }
        ]
    },
    "1342844928": {
        "name": "TX_INST_CFG0",
        "address": 1342844928,
        "size": 32,
        "access": "",
        "desc": "Control and configuration registers",
        "fields": [
            {
                "name": "TX_INST_IDX",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "write this bits to specify the one of 8 instruction"
            },
            {
                "name": "TX_INST_POS",
                "bitOffset": 3,
                "bitWidth": 4,
                "desc": "write this bits to specify the bit position of 257 bit instruction which in units of 32 bits"
            }
        ]
    },
    "1342844932": {
        "name": "TX_INST_CFG1",
        "address": 1342844932,
        "size": 32,
        "access": "",
        "desc": "Control and configuration registers",
        "fields": [
            {
                "name": "TX_INST",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "write this bits to update instruction which specified by BITSCRAMBLER_TX_INST_CFG0_REG, Read this bits to get instruction which specified by BITSCRAMBLER_TX_INST_CFG0_REG"
            }
        ]
    },
    "1342844936": {
        "name": "RX_INST_CFG0",
        "address": 1342844936,
        "size": 32,
        "access": "",
        "desc": "Control and configuration registers",
        "fields": [
            {
                "name": "RX_INST_IDX",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "write this bits to specify the one of 8 instruction"
            },
            {
                "name": "RX_INST_POS",
                "bitOffset": 3,
                "bitWidth": 4,
                "desc": "write this bits to specify the bit position of 257 bit instruction which in units of 32 bits"
            }
        ]
    },
    "1342844940": {
        "name": "RX_INST_CFG1",
        "address": 1342844940,
        "size": 32,
        "access": "",
        "desc": "Control and configuration registers",
        "fields": [
            {
                "name": "RX_INST",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "write this bits to update instruction which specified by BITSCRAMBLER_RX_INST_CFG0_REG, Read this bits to get instruction which specified by BITSCRAMBLER_RX_INST_CFG0_REG"
            }
        ]
    },
    "1342844944": {
        "name": "TX_LUT_CFG0",
        "address": 1342844944,
        "size": 32,
        "access": "",
        "desc": "Control and configuration registers",
        "fields": [
            {
                "name": "TX_LUT_IDX",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "write this bits to specify the bytes position of LUT RAM based on reg_bitscrambler_tx_lut_mode"
            },
            {
                "name": "TX_LUT_MODE",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "write this bits to specify the bytes mode of LUT RAM, 0: 1 byte,1: 2bytes, 2: 4 bytes"
            }
        ]
    },
    "1342844948": {
        "name": "TX_LUT_CFG1",
        "address": 1342844948,
        "size": 32,
        "access": "",
        "desc": "Control and configuration registers",
        "fields": [
            {
                "name": "TX_LUT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "write this bits to update LUT which specified by BITSCRAMBLER_TX_LUT_CFG0_REG, Read this bits to get LUT which specified by BITSCRAMBLER_TX_LUT_CFG0_REG"
            }
        ]
    },
    "1342844952": {
        "name": "RX_LUT_CFG0",
        "address": 1342844952,
        "size": 32,
        "access": "",
        "desc": "Control and configuration registers",
        "fields": [
            {
                "name": "RX_LUT_IDX",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "write this bits to specify the bytes position of LUT RAM based on reg_bitscrambler_rx_lut_mode"
            },
            {
                "name": "RX_LUT_MODE",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "write this bits to specify the bytes mode of LUT RAM, 0: 1 byte,1: 2bytes, 2: 4 bytes"
            }
        ]
    },
    "1342844956": {
        "name": "RX_LUT_CFG1",
        "address": 1342844956,
        "size": 32,
        "access": "",
        "desc": "Control and configuration registers",
        "fields": [
            {
                "name": "RX_LUT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "write this bits to update LUT which specified by BITSCRAMBLER_RX_LUT_CFG0_REG, Read this bits to get LUT which specified by BITSCRAMBLER_RX_LUT_CFG0_REG"
            }
        ]
    },
    "1342844960": {
        "name": "TX_TAILING_BITS",
        "address": 1342844960,
        "size": 32,
        "access": "",
        "desc": "Control and configuration registers",
        "fields": [
            {
                "name": "TX_TAILING_BITS",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "write this bits to specify the extra data bit length after getting EOF"
            }
        ]
    },
    "1342844964": {
        "name": "RX_TAILING_BITS",
        "address": 1342844964,
        "size": 32,
        "access": "",
        "desc": "Control and configuration registers",
        "fields": [
            {
                "name": "RX_TAILING_BITS",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "write this bits to specify the extra data bit length after getting EOF"
            }
        ]
    },
    "1342844968": {
        "name": "TX_CTRL",
        "address": 1342844968,
        "size": 32,
        "access": "",
        "desc": "Control and configuration registers",
        "fields": [
            {
                "name": "TX_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "write this bit to enable the bitscrambler tx"
            },
            {
                "name": "TX_PAUSE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "write this bit to pause the bitscrambler tx core"
            },
            {
                "name": "TX_HALT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "write this bit to halt the bitscrambler tx core"
            },
            {
                "name": "TX_EOF_MODE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "write this bit to ser the bitscrambler tx core EOF signal generating mode which is combined with reg_bitscrambler_tx_tailing_bits, 0: counter by read dma fifo, 0 counter by write peripheral buffer"
            },
            {
                "name": "TX_COND_MODE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "write this bit to specify the LOOP instruction condition mode of bitscrambler tx core, 0: use the little than operator to get the condition, 1: use not equal operator to get the condition"
            },
            {
                "name": "TX_FETCH_MODE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "write this bit to set the bitscrambler tx core fetch instruction mode, 0: prefetch by reset, 1: fetch by instrutions"
            },
            {
                "name": "TX_HALT_MODE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "write this bit to set the bitscrambler tx core halt mode when tx_halt is set, 0: wait write data back done, , 1: ignore write data back"
            },
            {
                "name": "TX_RD_DUMMY",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "write this bit to set the bitscrambler tx core read data mode when EOF received.0: wait read data, 1: ignore read data"
            },
            {
                "name": "TX_FIFO_RST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "write this bit to reset the bitscrambler tx fifo"
            }
        ]
    },
    "1342844972": {
        "name": "RX_CTRL",
        "address": 1342844972,
        "size": 32,
        "access": "",
        "desc": "Control and configuration registers",
        "fields": [
            {
                "name": "RX_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "write this bit to enable the bitscrambler rx"
            },
            {
                "name": "RX_PAUSE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "write this bit to pause the bitscrambler rx core"
            },
            {
                "name": "RX_HALT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "write this bit to halt the bitscrambler rx core"
            },
            {
                "name": "RX_EOF_MODE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "write this bit to ser the bitscrambler rx core EOF signal generating mode which is combined with reg_bitscrambler_rx_tailing_bits, 0: counter by read peripheral buffer, 0 counter by write dma fifo"
            },
            {
                "name": "RX_COND_MODE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "write this bit to specify the LOOP instruction condition mode of bitscrambler rx core, 0: use the little than operator to get the condition, 1: use not equal operator to get the condition"
            },
            {
                "name": "RX_FETCH_MODE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "write this bit to set the bitscrambler rx core fetch instruction mode, 0: prefetch by reset, 1: fetch by instrutions"
            },
            {
                "name": "RX_HALT_MODE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "write this bit to set the bitscrambler rx core halt mode when rx_halt is set, 0: wait write data back done, , 1: ignore write data back"
            },
            {
                "name": "RX_RD_DUMMY",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "write this bit to set the bitscrambler rx core read data mode when EOF received.0: wait read data, 1: ignore read data"
            },
            {
                "name": "RX_FIFO_RST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "write this bit to reset the bitscrambler rx fifo"
            }
        ]
    },
    "1342844976": {
        "name": "TX_STATE",
        "address": 1342844976,
        "size": 32,
        "access": "",
        "desc": "Status registers",
        "fields": [
            {
                "name": "TX_IN_IDLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "represents the bitscrambler tx core in halt mode"
            },
            {
                "name": "TX_IN_RUN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "represents the bitscrambler tx core in run mode"
            },
            {
                "name": "TX_IN_WAIT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "represents the bitscrambler tx core in wait mode to wait write back done"
            },
            {
                "name": "TX_IN_PAUSE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "represents the bitscrambler tx core in pause mode"
            },
            {
                "name": "TX_FIFO_EMPTY",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "represents the bitscrambler tx fifo in empty state"
            },
            {
                "name": "TX_EOF_GET_CNT",
                "bitOffset": 16,
                "bitWidth": 14,
                "desc": "represents the bytes numbers of bitscrambler tx core when get EOF"
            },
            {
                "name": "TX_EOF_OVERLOAD",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "represents the some EOFs will be lost for bitscrambler tx core"
            },
            {
                "name": "TX_EOF_TRACE_CLR",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "write this bit to clear reg_bitscrambler_tx_eof_overload and reg_bitscrambler_tx_eof_get_cnt registers"
            }
        ]
    },
    "1342844980": {
        "name": "RX_STATE",
        "address": 1342844980,
        "size": 32,
        "access": "",
        "desc": "Status registers",
        "fields": [
            {
                "name": "RX_IN_IDLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "represents the bitscrambler rx core in halt mode"
            },
            {
                "name": "RX_IN_RUN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "represents the bitscrambler rx core in run mode"
            },
            {
                "name": "RX_IN_WAIT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "represents the bitscrambler rx core in wait mode to wait write back done"
            },
            {
                "name": "RX_IN_PAUSE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "represents the bitscrambler rx core in pause mode"
            },
            {
                "name": "RX_FIFO_FULL",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "represents the bitscrambler rx fifo in full state"
            },
            {
                "name": "RX_EOF_GET_CNT",
                "bitOffset": 16,
                "bitWidth": 14,
                "desc": "represents the bytes numbers of bitscrambler rx core when get EOF"
            },
            {
                "name": "RX_EOF_OVERLOAD",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "represents the some EOFs will be lost for bitscrambler rx core"
            },
            {
                "name": "RX_EOF_TRACE_CLR",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "write this bit to clear reg_bitscrambler_rx_eof_overload and reg_bitscrambler_rx_eof_get_cnt registers"
            }
        ]
    },
    "1342845176": {
        "name": "SYS",
        "address": 1342845176,
        "size": 32,
        "access": "",
        "desc": "Control and configuration registers",
        "fields": [
            {
                "name": "LOOP_MODE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "write this bit to set the bitscrambler tx loop back to DMA rx"
            },
            {
                "name": "CLK_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1342845180": {
        "name": "VERSION",
        "address": 1342845180,
        "size": 32,
        "access": "",
        "desc": "Control and configuration registers",
        "fields": [
            {
                "name": "BITSCRAMBLER_VER",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "Reserved"
            }
        ]
    },
    "1072758784": {
        "name": "L1_ICACHE_CTRL",
        "address": 1072758784,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache(L1-ICache) control register",
        "fields": [
            {
                "name": "L1_ICACHE_SHUT_IBUS0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to disable core0 ibus access L1-ICache, 0: enable, 1: disable"
            },
            {
                "name": "L1_ICACHE_SHUT_IBUS1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to disable core1 ibus access L1-ICache, 0: enable, 1: disable"
            },
            {
                "name": "L1_ICACHE_SHUT_IBUS2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_ICACHE_SHUT_IBUS3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_ICACHE_UNDEF_OP",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Reserved"
            }
        ]
    },
    "1072758788": {
        "name": "L1_DCACHE_CTRL",
        "address": 1072758788,
        "size": 32,
        "access": "",
        "desc": "L1 data Cache(L1-DCache) control register",
        "fields": [
            {
                "name": "L1_DCACHE_SHUT_DBUS0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to disable core0 dbus access L1-DCache, 0: enable, 1: disable"
            },
            {
                "name": "L1_DCACHE_SHUT_DBUS1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to disable core1 dbus access L1-DCache, 0: enable, 1: disable"
            },
            {
                "name": "L1_DCACHE_SHUT_DBUS2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_DCACHE_SHUT_DBUS3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_DCACHE_SHUT_DMA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The bit is used to disable DMA access L1-DCache, 0: enable, 1: disable"
            },
            {
                "name": "L1_DCACHE_UNDEF_OP",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Reserved"
            }
        ]
    },
    "1072758792": {
        "name": "L1_BYPASS_CACHE_CONF",
        "address": 1072758792,
        "size": 32,
        "access": "",
        "desc": "Bypass Cache configure register",
        "fields": [
            {
                "name": "BYPASS_L1_ICACHE0_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to enable bypass L1-ICache0. 0: disable bypass, 1: enable bypass."
            },
            {
                "name": "BYPASS_L1_ICACHE1_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to enable bypass L1-ICache1. 0: disable bypass, 1: enable bypass."
            },
            {
                "name": "BYPASS_L1_ICACHE2_EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "BYPASS_L1_ICACHE3_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "BYPASS_L1_DCACHE_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The bit is used to enable bypass L1-DCache. 0: disable bypass, 1: enable bypass."
            }
        ]
    },
    "1072758796": {
        "name": "L1_CACHE_ATOMIC_CONF",
        "address": 1072758796,
        "size": 32,
        "access": "",
        "desc": "L1 Cache atomic feature configure register",
        "fields": [
            {
                "name": "L1_DCACHE_ATOMIC_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to enable atomic feature on L1-DCache when multiple cores access L1-DCache.  1: disable, 1: enable."
            }
        ]
    },
    "1072758800": {
        "name": "L1_ICACHE_CACHESIZE_CONF",
        "address": 1072758800,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache CacheSize mode configure register",
        "fields": [
            {
                "name": "L1_ICACHE_CACHESIZE_256",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The field is used to configure cachesize of L1-ICache as 256 bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L1_ICACHE_CACHESIZE_512",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The field is used to configure cachesize of L1-ICache as 512 bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L1_ICACHE_CACHESIZE_1K",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The field is used to configure cachesize of L1-ICache as 1k bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L1_ICACHE_CACHESIZE_2K",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The field is used to configure cachesize of L1-ICache as 2k bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L1_ICACHE_CACHESIZE_4K",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The field is used to configure cachesize of L1-ICache as 4k bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L1_ICACHE_CACHESIZE_8K",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The field is used to configure cachesize of L1-ICache as 8k bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L1_ICACHE_CACHESIZE_16K",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The field is used to configure cachesize of L1-ICache as 16k bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L1_ICACHE_CACHESIZE_32K",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The field is used to configure cachesize of L1-ICache as 32k bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L1_ICACHE_CACHESIZE_64K",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The field is used to configure cachesize of L1-ICache as 64k bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L1_ICACHE_CACHESIZE_128K",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The field is used to configure cachesize of L1-ICache as 128k bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L1_ICACHE_CACHESIZE_256K",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The field is used to configure cachesize of L1-ICache as 256k bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L1_ICACHE_CACHESIZE_512K",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The field is used to configure cachesize of L1-ICache as 512k bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L1_ICACHE_CACHESIZE_1024K",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The field is used to configure cachesize of L1-ICache as 1024k bytes. This field and all other fields within this register is onehot."
            }
        ]
    },
    "1072758804": {
        "name": "L1_ICACHE_BLOCKSIZE_CONF",
        "address": 1072758804,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache BlockSize mode configure register",
        "fields": [
            {
                "name": "L1_ICACHE_BLOCKSIZE_8",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The field is used to configureblocksize of L1-ICache as 8 bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L1_ICACHE_BLOCKSIZE_16",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The field is used to configureblocksize of L1-ICache as 16 bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L1_ICACHE_BLOCKSIZE_32",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The field is used to configureblocksize of L1-ICache as 32 bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L1_ICACHE_BLOCKSIZE_64",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The field is used to configureblocksize of L1-ICache as 64 bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L1_ICACHE_BLOCKSIZE_128",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The field is used to configureblocksize of L1-ICache as 128 bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L1_ICACHE_BLOCKSIZE_256",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The field is used to configureblocksize of L1-ICache as 256 bytes. This field and all other fields within this register is onehot."
            }
        ]
    },
    "1072758808": {
        "name": "L1_DCACHE_CACHESIZE_CONF",
        "address": 1072758808,
        "size": 32,
        "access": "",
        "desc": "L1 data Cache CacheSize mode configure register",
        "fields": [
            {
                "name": "L1_DCACHE_CACHESIZE_256",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The field is used to configure cachesize of L1-DCache as 256 bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L1_DCACHE_CACHESIZE_512",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The field is used to configure cachesize of L1-DCache as 512 bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L1_DCACHE_CACHESIZE_1K",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The field is used to configure cachesize of L1-DCache as 1k bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L1_DCACHE_CACHESIZE_2K",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The field is used to configure cachesize of L1-DCache as 2k bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L1_DCACHE_CACHESIZE_4K",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The field is used to configure cachesize of L1-DCache as 4k bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L1_DCACHE_CACHESIZE_8K",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The field is used to configure cachesize of L1-DCache as 8k bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L1_DCACHE_CACHESIZE_16K",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The field is used to configure cachesize of L1-DCache as 16k bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L1_DCACHE_CACHESIZE_32K",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The field is used to configure cachesize of L1-DCache as 32k bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L1_DCACHE_CACHESIZE_64K",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The field is used to configure cachesize of L1-DCache as 64k bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L1_DCACHE_CACHESIZE_128K",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The field is used to configure cachesize of L1-DCache as 128k bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L1_DCACHE_CACHESIZE_256K",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The field is used to configure cachesize of L1-DCache as 256k bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L1_DCACHE_CACHESIZE_512K",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The field is used to configure cachesize of L1-DCache as 512k bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L1_DCACHE_CACHESIZE_1024K",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The field is used to configure cachesize of L1-DCache as 1024k bytes. This field and all other fields within this register is onehot."
            }
        ]
    },
    "1072758812": {
        "name": "L1_DCACHE_BLOCKSIZE_CONF",
        "address": 1072758812,
        "size": 32,
        "access": "",
        "desc": "L1 data Cache BlockSize mode configure register",
        "fields": [
            {
                "name": "L1_DCACHE_BLOCKSIZE_8",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The field is used to configureblocksize of L1-DCache as 8 bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L1_DCACHE_BLOCKSIZE_16",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The field is used to configureblocksize of L1-DCache as 16 bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L1_DCACHE_BLOCKSIZE_32",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The field is used to configureblocksize of L1-DCache as 32 bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L1_DCACHE_BLOCKSIZE_64",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The field is used to configureblocksize of L1-DCache as 64 bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L1_DCACHE_BLOCKSIZE_128",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The field is used to configureblocksize of L1-DCache as 128 bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L1_DCACHE_BLOCKSIZE_256",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The field is used to configureblocksize of L1-DCache as 256 bytes. This field and all other fields within this register is onehot."
            }
        ]
    },
    "1072758816": {
        "name": "L1_CACHE_WRAP_AROUND_CTRL",
        "address": 1072758816,
        "size": 32,
        "access": "",
        "desc": "Cache wrap around control register",
        "fields": [
            {
                "name": "L1_ICACHE0_WRAP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit as 1 to enable L1-ICache0 wrap around mode."
            },
            {
                "name": "L1_ICACHE1_WRAP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit as 1 to enable L1-ICache1 wrap around mode."
            },
            {
                "name": "L1_ICACHE2_WRAP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_ICACHE3_WRAP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_DCACHE_WRAP",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit as 1 to enable L1-DCache wrap around mode."
            }
        ]
    },
    "1072758820": {
        "name": "L1_CACHE_TAG_MEM_POWER_CTRL",
        "address": 1072758820,
        "size": 32,
        "access": "",
        "desc": "Cache tag memory power control register",
        "fields": [
            {
                "name": "L1_ICACHE0_TAG_MEM_FORCE_ON",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to close clock gating of  L1-ICache0 tag memory. 1: close gating, 0: open clock gating."
            },
            {
                "name": "L1_ICACHE0_TAG_MEM_FORCE_PD",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to power L1-ICache0 tag memory down. 0: follow rtc_lslp, 1: power down"
            },
            {
                "name": "L1_ICACHE0_TAG_MEM_FORCE_PU",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The bit is used to power L1-ICache0 tag memory up. 0: follow rtc_lslp, 1: power up"
            },
            {
                "name": "L1_ICACHE1_TAG_MEM_FORCE_ON",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The bit is used to close clock gating of  L1-ICache1 tag memory. 1: close gating, 0: open clock gating."
            },
            {
                "name": "L1_ICACHE1_TAG_MEM_FORCE_PD",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The bit is used to power L1-ICache1 tag memory down. 0: follow rtc_lslp, 1: power down"
            },
            {
                "name": "L1_ICACHE1_TAG_MEM_FORCE_PU",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The bit is used to power L1-ICache1 tag memory up. 0: follow rtc_lslp, 1: power up"
            },
            {
                "name": "L1_ICACHE2_TAG_MEM_FORCE_ON",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_ICACHE2_TAG_MEM_FORCE_PD",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_ICACHE2_TAG_MEM_FORCE_PU",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_ICACHE3_TAG_MEM_FORCE_ON",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_ICACHE3_TAG_MEM_FORCE_PD",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_ICACHE3_TAG_MEM_FORCE_PU",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_DCACHE_TAG_MEM_FORCE_ON",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "The bit is used to close clock gating of  L1-DCache tag memory. 1: close gating, 0: open clock gating."
            },
            {
                "name": "L1_DCACHE_TAG_MEM_FORCE_PD",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "The bit is used to power L1-DCache tag memory down. 0: follow rtc_lslp, 1: power down"
            },
            {
                "name": "L1_DCACHE_TAG_MEM_FORCE_PU",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "The bit is used to power L1-DCache tag memory up. 0: follow rtc_lslp, 1: power up"
            }
        ]
    },
    "1072758824": {
        "name": "L1_CACHE_DATA_MEM_POWER_CTRL",
        "address": 1072758824,
        "size": 32,
        "access": "",
        "desc": "Cache data memory power control register",
        "fields": [
            {
                "name": "L1_ICACHE0_DATA_MEM_FORCE_ON",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to close clock gating of  L1-ICache0 data memory. 1: close gating, 0: open clock gating."
            },
            {
                "name": "L1_ICACHE0_DATA_MEM_FORCE_PD",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to power L1-ICache0 data memory down. 0: follow rtc_lslp, 1: power down"
            },
            {
                "name": "L1_ICACHE0_DATA_MEM_FORCE_PU",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The bit is used to power L1-ICache0 data memory up. 0: follow rtc_lslp, 1: power up"
            },
            {
                "name": "L1_ICACHE1_DATA_MEM_FORCE_ON",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The bit is used to close clock gating of  L1-ICache1 data memory. 1: close gating, 0: open clock gating."
            },
            {
                "name": "L1_ICACHE1_DATA_MEM_FORCE_PD",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The bit is used to power L1-ICache1 data memory down. 0: follow rtc_lslp, 1: power down"
            },
            {
                "name": "L1_ICACHE1_DATA_MEM_FORCE_PU",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The bit is used to power L1-ICache1 data memory up. 0: follow rtc_lslp, 1: power up"
            },
            {
                "name": "L1_ICACHE2_DATA_MEM_FORCE_ON",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_ICACHE2_DATA_MEM_FORCE_PD",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_ICACHE2_DATA_MEM_FORCE_PU",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_ICACHE3_DATA_MEM_FORCE_ON",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_ICACHE3_DATA_MEM_FORCE_PD",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_ICACHE3_DATA_MEM_FORCE_PU",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_DCACHE_DATA_MEM_FORCE_ON",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "The bit is used to close clock gating of  L1-DCache data memory. 1: close gating, 0: open clock gating."
            },
            {
                "name": "L1_DCACHE_DATA_MEM_FORCE_PD",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "The bit is used to power L1-DCache data memory down. 0: follow rtc_lslp, 1: power down"
            },
            {
                "name": "L1_DCACHE_DATA_MEM_FORCE_PU",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "The bit is used to power L1-DCache data memory up. 0: follow rtc_lslp, 1: power up"
            }
        ]
    },
    "1072758828": {
        "name": "L1_CACHE_FREEZE_CTRL",
        "address": 1072758828,
        "size": 32,
        "access": "",
        "desc": "Cache Freeze control register",
        "fields": [
            {
                "name": "L1_ICACHE0_FREEZE_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to enable freeze operation on L1-ICache0. It can be cleared by software."
            },
            {
                "name": "L1_ICACHE0_FREEZE_MODE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to configure mode of freeze operation L1-ICache0. 0: a miss-access will not stuck. 1: a miss-access will stuck."
            },
            {
                "name": "L1_ICACHE0_FREEZE_DONE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The bit is used to indicate whether freeze operation on L1-ICache0 is finished or not. 0: not finished. 1: finished."
            },
            {
                "name": "L1_ICACHE1_FREEZE_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The bit is used to enable freeze operation on L1-ICache1. It can be cleared by software."
            },
            {
                "name": "L1_ICACHE1_FREEZE_MODE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The bit is used to configure mode of freeze operation L1-ICache1. 0: a miss-access will not stuck. 1: a miss-access will stuck."
            },
            {
                "name": "L1_ICACHE1_FREEZE_DONE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The bit is used to indicate whether freeze operation on L1-ICache1 is finished or not. 0: not finished. 1: finished."
            },
            {
                "name": "L1_ICACHE2_FREEZE_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_ICACHE2_FREEZE_MODE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_ICACHE2_FREEZE_DONE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_ICACHE3_FREEZE_EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_ICACHE3_FREEZE_MODE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_ICACHE3_FREEZE_DONE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_DCACHE_FREEZE_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "The bit is used to enable freeze operation on L1-DCache. It can be cleared by software."
            },
            {
                "name": "L1_DCACHE_FREEZE_MODE",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "The bit is used to configure mode of freeze operation L1-DCache. 0: a miss-access will not stuck. 1: a miss-access will stuck."
            },
            {
                "name": "L1_DCACHE_FREEZE_DONE",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "The bit is used to indicate whether freeze operation on L1-DCache is finished or not. 0: not finished. 1: finished."
            }
        ]
    },
    "1072758832": {
        "name": "L1_CACHE_DATA_MEM_ACS_CONF",
        "address": 1072758832,
        "size": 32,
        "access": "",
        "desc": "Cache data memory access configure register",
        "fields": [
            {
                "name": "L1_ICACHE0_DATA_MEM_RD_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to enable config-bus read L1-ICache0 data memoryory. 0: disable, 1: enable."
            },
            {
                "name": "L1_ICACHE0_DATA_MEM_WR_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to enable config-bus write L1-ICache0 data memoryory. 0: disable, 1: enable."
            },
            {
                "name": "L1_ICACHE1_DATA_MEM_RD_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The bit is used to enable config-bus read L1-ICache1 data memoryory. 0: disable, 1: enable."
            },
            {
                "name": "L1_ICACHE1_DATA_MEM_WR_EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The bit is used to enable config-bus write L1-ICache1 data memoryory. 0: disable, 1: enable."
            },
            {
                "name": "L1_ICACHE2_DATA_MEM_RD_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_ICACHE2_DATA_MEM_WR_EN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_ICACHE3_DATA_MEM_RD_EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_ICACHE3_DATA_MEM_WR_EN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_DCACHE_DATA_MEM_RD_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "The bit is used to enable config-bus read L1-DCache data memoryory. 0: disable, 1: enable."
            },
            {
                "name": "L1_DCACHE_DATA_MEM_WR_EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "The bit is used to enable config-bus write L1-DCache data memoryory. 0: disable, 1: enable."
            }
        ]
    },
    "1072758836": {
        "name": "L1_CACHE_TAG_MEM_ACS_CONF",
        "address": 1072758836,
        "size": 32,
        "access": "",
        "desc": "Cache tag memory access configure register",
        "fields": [
            {
                "name": "L1_ICACHE0_TAG_MEM_RD_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to enable config-bus read L1-ICache0 tag memoryory. 0: disable, 1: enable."
            },
            {
                "name": "L1_ICACHE0_TAG_MEM_WR_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to enable config-bus write L1-ICache0 tag memoryory. 0: disable, 1: enable."
            },
            {
                "name": "L1_ICACHE1_TAG_MEM_RD_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The bit is used to enable config-bus read L1-ICache1 tag memoryory. 0: disable, 1: enable."
            },
            {
                "name": "L1_ICACHE1_TAG_MEM_WR_EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The bit is used to enable config-bus write L1-ICache1 tag memoryory. 0: disable, 1: enable."
            },
            {
                "name": "L1_ICACHE2_TAG_MEM_RD_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_ICACHE2_TAG_MEM_WR_EN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_ICACHE3_TAG_MEM_RD_EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_ICACHE3_TAG_MEM_WR_EN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_DCACHE_TAG_MEM_RD_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "The bit is used to enable config-bus read L1-DCache tag memoryory. 0: disable, 1: enable."
            },
            {
                "name": "L1_DCACHE_TAG_MEM_WR_EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "The bit is used to enable config-bus write L1-DCache tag memoryory. 0: disable, 1: enable."
            }
        ]
    },
    "1072758840": {
        "name": "L1_ICACHE0_PRELOCK_CONF",
        "address": 1072758840,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 0 prelock configure register",
        "fields": [
            {
                "name": "L1_ICACHE0_PRELOCK_SCT0_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to enable the first section of prelock function on L1-ICache0."
            },
            {
                "name": "L1_ICACHE0_PRELOCK_SCT1_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to enable the second section of prelock function on L1-ICache0."
            },
            {
                "name": "L1_ICACHE0_PRELOCK_RGID",
                "bitOffset": 2,
                "bitWidth": 4,
                "desc": "The bit is used to set  the gid of l1 icache0 prelock."
            }
        ]
    },
    "1072758844": {
        "name": "L1_ICACHE0_PRELOCK_SCT0_ADDR",
        "address": 1072758844,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 0 prelock section0 address configure register",
        "fields": [
            {
                "name": "L1_ICACHE0_PRELOCK_SCT0_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Those bits are used to configure the start virtual address of the first section of prelock on L1-ICache0, which should be used together with L1_ICACHE0_PRELOCK_SCT0_SIZE_REG"
            }
        ]
    },
    "1072758848": {
        "name": "L1_ICACHE0_PRELOCK_SCT1_ADDR",
        "address": 1072758848,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 0 prelock section1 address configure register",
        "fields": [
            {
                "name": "L1_ICACHE0_PRELOCK_SCT1_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Those bits are used to configure the start virtual address of the second section of prelock on L1-ICache0, which should be used together with L1_ICACHE0_PRELOCK_SCT1_SIZE_REG"
            }
        ]
    },
    "1072758852": {
        "name": "L1_ICACHE0_PRELOCK_SCT_SIZE",
        "address": 1072758852,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 0 prelock section size configure register",
        "fields": [
            {
                "name": "L1_ICACHE0_PRELOCK_SCT0_SIZE",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Those bits are used to configure the size of the first section of prelock on L1-ICache0, which should be used together with L1_ICACHE0_PRELOCK_SCT0_ADDR_REG"
            },
            {
                "name": "L1_ICACHE0_PRELOCK_SCT1_SIZE",
                "bitOffset": 16,
                "bitWidth": 14,
                "desc": "Those bits are used to configure the size of the second section of prelock on L1-ICache0, which should be used together with L1_ICACHE0_PRELOCK_SCT1_ADDR_REG"
            }
        ]
    },
    "1072758856": {
        "name": "L1_ICACHE1_PRELOCK_CONF",
        "address": 1072758856,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 1 prelock configure register",
        "fields": [
            {
                "name": "L1_ICACHE1_PRELOCK_SCT0_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to enable the first section of prelock function on L1-ICache1."
            },
            {
                "name": "L1_ICACHE1_PRELOCK_SCT1_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to enable the second section of prelock function on L1-ICache1."
            },
            {
                "name": "L1_ICACHE1_PRELOCK_RGID",
                "bitOffset": 2,
                "bitWidth": 4,
                "desc": "The bit is used to set  the gid of l1 icache1 prelock."
            }
        ]
    },
    "1072758860": {
        "name": "L1_ICACHE1_PRELOCK_SCT0_ADDR",
        "address": 1072758860,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 1 prelock section0 address configure register",
        "fields": [
            {
                "name": "L1_ICACHE1_PRELOCK_SCT0_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Those bits are used to configure the start virtual address of the first section of prelock on L1-ICache1, which should be used together with L1_ICACHE1_PRELOCK_SCT0_SIZE_REG"
            }
        ]
    },
    "1072758864": {
        "name": "L1_ICACHE1_PRELOCK_SCT1_ADDR",
        "address": 1072758864,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 1 prelock section1 address configure register",
        "fields": [
            {
                "name": "L1_ICACHE1_PRELOCK_SCT1_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Those bits are used to configure the start virtual address of the second section of prelock on L1-ICache1, which should be used together with L1_ICACHE1_PRELOCK_SCT1_SIZE_REG"
            }
        ]
    },
    "1072758868": {
        "name": "L1_ICACHE1_PRELOCK_SCT_SIZE",
        "address": 1072758868,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 1 prelock section size configure register",
        "fields": [
            {
                "name": "L1_ICACHE1_PRELOCK_SCT0_SIZE",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Those bits are used to configure the size of the first section of prelock on L1-ICache1, which should be used together with L1_ICACHE1_PRELOCK_SCT0_ADDR_REG"
            },
            {
                "name": "L1_ICACHE1_PRELOCK_SCT1_SIZE",
                "bitOffset": 16,
                "bitWidth": 14,
                "desc": "Those bits are used to configure the size of the second section of prelock on L1-ICache1, which should be used together with L1_ICACHE1_PRELOCK_SCT1_ADDR_REG"
            }
        ]
    },
    "1072758872": {
        "name": "L1_ICACHE2_PRELOCK_CONF",
        "address": 1072758872,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 2 prelock configure register",
        "fields": [
            {
                "name": "L1_ICACHE2_PRELOCK_SCT0_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to enable the first section of prelock function on L1-ICache2."
            },
            {
                "name": "L1_ICACHE2_PRELOCK_SCT1_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to enable the second section of prelock function on L1-ICache2."
            },
            {
                "name": "L1_ICACHE2_PRELOCK_RGID",
                "bitOffset": 2,
                "bitWidth": 4,
                "desc": "The bit is used to set  the gid of l1 icache2 prelock."
            }
        ]
    },
    "1072758876": {
        "name": "L1_ICACHE2_PRELOCK_SCT0_ADDR",
        "address": 1072758876,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 2 prelock section0 address configure register",
        "fields": [
            {
                "name": "L1_ICACHE2_PRELOCK_SCT0_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Those bits are used to configure the start virtual address of the first section of prelock on L1-ICache2, which should be used together with L1_ICACHE2_PRELOCK_SCT0_SIZE_REG"
            }
        ]
    },
    "1072758880": {
        "name": "L1_ICACHE2_PRELOCK_SCT1_ADDR",
        "address": 1072758880,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 2 prelock section1 address configure register",
        "fields": [
            {
                "name": "L1_ICACHE2_PRELOCK_SCT1_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Those bits are used to configure the start virtual address of the second section of prelock on L1-ICache2, which should be used together with L1_ICACHE2_PRELOCK_SCT1_SIZE_REG"
            }
        ]
    },
    "1072758884": {
        "name": "L1_ICACHE2_PRELOCK_SCT_SIZE",
        "address": 1072758884,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 2 prelock section size configure register",
        "fields": [
            {
                "name": "L1_ICACHE2_PRELOCK_SCT0_SIZE",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Those bits are used to configure the size of the first section of prelock on L1-ICache2, which should be used together with L1_ICACHE2_PRELOCK_SCT0_ADDR_REG"
            },
            {
                "name": "L1_ICACHE2_PRELOCK_SCT1_SIZE",
                "bitOffset": 16,
                "bitWidth": 14,
                "desc": "Those bits are used to configure the size of the second section of prelock on L1-ICache2, which should be used together with L1_ICACHE2_PRELOCK_SCT1_ADDR_REG"
            }
        ]
    },
    "1072758888": {
        "name": "L1_ICACHE3_PRELOCK_CONF",
        "address": 1072758888,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 3 prelock configure register",
        "fields": [
            {
                "name": "L1_ICACHE3_PRELOCK_SCT0_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to enable the first section of prelock function on L1-ICache3."
            },
            {
                "name": "L1_ICACHE3_PRELOCK_SCT1_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to enable the second section of prelock function on L1-ICache3."
            },
            {
                "name": "L1_ICACHE3_PRELOCK_RGID",
                "bitOffset": 2,
                "bitWidth": 4,
                "desc": "The bit is used to set  the gid of l1 icache3 prelock."
            }
        ]
    },
    "1072758892": {
        "name": "L1_ICACHE3_PRELOCK_SCT0_ADDR",
        "address": 1072758892,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 3 prelock section0 address configure register",
        "fields": [
            {
                "name": "L1_ICACHE3_PRELOCK_SCT0_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Those bits are used to configure the start virtual address of the first section of prelock on L1-ICache3, which should be used together with L1_ICACHE3_PRELOCK_SCT0_SIZE_REG"
            }
        ]
    },
    "1072758896": {
        "name": "L1_ICACHE3_PRELOCK_SCT1_ADDR",
        "address": 1072758896,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 3 prelock section1 address configure register",
        "fields": [
            {
                "name": "L1_ICACHE3_PRELOCK_SCT1_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Those bits are used to configure the start virtual address of the second section of prelock on L1-ICache3, which should be used together with L1_ICACHE3_PRELOCK_SCT1_SIZE_REG"
            }
        ]
    },
    "1072758900": {
        "name": "L1_ICACHE3_PRELOCK_SCT_SIZE",
        "address": 1072758900,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 3 prelock section size configure register",
        "fields": [
            {
                "name": "L1_ICACHE3_PRELOCK_SCT0_SIZE",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Those bits are used to configure the size of the first section of prelock on L1-ICache3, which should be used together with L1_ICACHE3_PRELOCK_SCT0_ADDR_REG"
            },
            {
                "name": "L1_ICACHE3_PRELOCK_SCT1_SIZE",
                "bitOffset": 16,
                "bitWidth": 14,
                "desc": "Those bits are used to configure the size of the second section of prelock on L1-ICache3, which should be used together with L1_ICACHE3_PRELOCK_SCT1_ADDR_REG"
            }
        ]
    },
    "1072758904": {
        "name": "L1_DCACHE_PRELOCK_CONF",
        "address": 1072758904,
        "size": 32,
        "access": "",
        "desc": "L1 data Cache prelock configure register",
        "fields": [
            {
                "name": "L1_DCACHE_PRELOCK_SCT0_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to enable the first section of prelock function on L1-DCache."
            },
            {
                "name": "L1_DCACHE_PRELOCK_SCT1_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to enable the second section of prelock function on L1-DCache."
            },
            {
                "name": "L1_DCACHE_PRELOCK_RGID",
                "bitOffset": 2,
                "bitWidth": 4,
                "desc": "The bit is used to set  the gid of l1 dcache prelock."
            }
        ]
    },
    "1072758908": {
        "name": "L1_DCACHE_PRELOCK_SCT0_ADDR",
        "address": 1072758908,
        "size": 32,
        "access": "",
        "desc": "L1 data Cache prelock section0 address configure register",
        "fields": [
            {
                "name": "L1_DCACHE_PRELOCK_SCT0_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Those bits are used to configure the start virtual address of the first section of prelock on L1-DCache, which should be used together with L1_DCACHE_PRELOCK_SCT0_SIZE_REG"
            }
        ]
    },
    "1072758912": {
        "name": "L1_DCACHE_PRELOCK_SCT1_ADDR",
        "address": 1072758912,
        "size": 32,
        "access": "",
        "desc": "L1 data Cache prelock section1 address configure register",
        "fields": [
            {
                "name": "L1_DCACHE_PRELOCK_SCT1_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Those bits are used to configure the start virtual address of the second section of prelock on L1-DCache, which should be used together with L1_DCACHE_PRELOCK_SCT1_SIZE_REG"
            }
        ]
    },
    "1072758916": {
        "name": "L1_DCACHE_PRELOCK_SCT_SIZE",
        "address": 1072758916,
        "size": 32,
        "access": "",
        "desc": "L1 data Cache prelock section size configure register",
        "fields": [
            {
                "name": "L1_DCACHE_PRELOCK_SCT0_SIZE",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Those bits are used to configure the size of the first section of prelock on L1-DCache, which should be used together with L1_DCACHE_PRELOCK_SCT0_ADDR_REG"
            },
            {
                "name": "L1_DCACHE_PRELOCK_SCT1_SIZE",
                "bitOffset": 16,
                "bitWidth": 14,
                "desc": "Those bits are used to configure the size of the second section of prelock on L1-DCache, which should be used together with L1_DCACHE_PRELOCK_SCT1_ADDR_REG"
            }
        ]
    },
    "1072758920": {
        "name": "LOCK_CTRL",
        "address": 1072758920,
        "size": 32,
        "access": "",
        "desc": "Lock-class (manual lock) operation control register",
        "fields": [
            {
                "name": "LOCK_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to enable lock operation. It will be cleared by hardware after lock operation done. Note that (1) this bit and unlock_ena bit are mutually exclusive, that is, those bits can not be set to 1 at the same time. (2) lock operation can be applied on LL1-ICache, L1-DCache and L2-Cache."
            },
            {
                "name": "UNLOCK_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to enable unlock operation. It will be cleared by hardware after unlock operation done. Note that (1) this bit and lock_ena bit are mutually exclusive, that is, those bits can not be set to 1 at the same time. (2) unlock operation can be applied on L1-ICache, L1-DCache and L2-Cache."
            },
            {
                "name": "LOCK_DONE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The bit is used to indicate whether unlock/lock operation is finished or not. 0: not finished. 1: finished."
            },
            {
                "name": "LOCK_RGID",
                "bitOffset": 3,
                "bitWidth": 4,
                "desc": "The bit is used to set  the gid of cache lock/unlock."
            }
        ]
    },
    "1072758924": {
        "name": "LOCK_MAP",
        "address": 1072758924,
        "size": 32,
        "access": "",
        "desc": "Lock (manual lock) map configure register",
        "fields": [
            {
                "name": "LOCK_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Those bits are used to indicate which caches in the two-level cache structure will apply this lock/unlock operation. [0]: L1-ICache0, [1]: L1-ICache1, [2]: L1-ICache2, [3]: L1-ICache3, [4]: L1-DCache, [5]: L2-Cache."
            }
        ]
    },
    "1072758928": {
        "name": "LOCK_ADDR",
        "address": 1072758928,
        "size": 32,
        "access": "",
        "desc": "Lock (manual lock) address configure register",
        "fields": [
            {
                "name": "LOCK_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Those bits are used to configure the start virtual address of the lock/unlock operation, which should be used together with CACHE_LOCK_SIZE_REG"
            }
        ]
    },
    "1072758932": {
        "name": "LOCK_SIZE",
        "address": 1072758932,
        "size": 32,
        "access": "",
        "desc": "Lock (manual lock) size configure register",
        "fields": [
            {
                "name": "LOCK_SIZE",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Those bits are used to configure the size of the lock/unlock operation, which should be used together with CACHE_LOCK_ADDR_REG"
            }
        ]
    },
    "1072758936": {
        "name": "SYNC_CTRL",
        "address": 1072758936,
        "size": 32,
        "access": "",
        "desc": "Sync-class operation control register",
        "fields": [
            {
                "name": "INVALIDATE_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to enable invalidate operation. It will be cleared by hardware after invalidate operation done. Note that this bit and the other sync-bits (clean_ena, writeback_ena, writeback_invalidate_ena) are mutually exclusive, that is, those bits can not be set to 1 at the same time."
            },
            {
                "name": "CLEAN_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to enable clean operation. It will be cleared by hardware after clean operation done. Note that this bit and the other sync-bits (invalidate_ena, writeback_ena, writeback_invalidate_ena) are mutually exclusive, that is, those bits can not be set to 1 at the same time."
            },
            {
                "name": "WRITEBACK_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The bit is used to enable writeback operation. It will be cleared by hardware after writeback operation done. Note that this bit and the other sync-bits (invalidate_ena, clean_ena, writeback_invalidate_ena) are mutually exclusive, that is, those bits can not be set to 1 at the same time."
            },
            {
                "name": "WRITEBACK_INVALIDATE_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The bit is used to enable writeback-invalidate operation. It will be cleared by hardware after writeback-invalidate operation done. Note that this bit and the other sync-bits (invalidate_ena, clean_ena, writeback_ena) are mutually exclusive, that is, those bits can not be set to 1 at the same time."
            },
            {
                "name": "SYNC_DONE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The bit is used to indicate whether sync operation (invalidate, clean, writeback, writeback_invalidate) is finished or not. 0: not finished. 1: finished."
            },
            {
                "name": "SYNC_RGID",
                "bitOffset": 5,
                "bitWidth": 4,
                "desc": "The bit is used to set  the gid of cache sync operation (invalidate, clean, writeback, writeback_invalidate)"
            }
        ]
    },
    "1072758940": {
        "name": "SYNC_MAP",
        "address": 1072758940,
        "size": 32,
        "access": "",
        "desc": "Sync map configure register",
        "fields": [
            {
                "name": "SYNC_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Those bits are used to indicate which caches in the two-level cache structure will apply the sync operation. [0]: L1-ICache0, [1]: L1-ICache1, [2]: L1-ICache2, [3]: L1-ICache3, [4]: L1-DCache, [5]: L2-Cache."
            }
        ]
    },
    "1072758944": {
        "name": "SYNC_ADDR",
        "address": 1072758944,
        "size": 32,
        "access": "",
        "desc": "Sync address configure register",
        "fields": [
            {
                "name": "SYNC_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Those bits are used to configure the start virtual address of the sync operation, which should be used together with CACHE_SYNC_SIZE_REG"
            }
        ]
    },
    "1072758948": {
        "name": "SYNC_SIZE",
        "address": 1072758948,
        "size": 32,
        "access": "",
        "desc": "Sync size configure register",
        "fields": [
            {
                "name": "SYNC_SIZE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "Those bits are used to configure the size of the sync operation, which should be used together with CACHE_SYNC_ADDR_REG"
            }
        ]
    },
    "1072758952": {
        "name": "L1_ICACHE0_PRELOAD_CTRL",
        "address": 1072758952,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 0 preload-operation control register",
        "fields": [
            {
                "name": "L1_ICACHE0_PRELOAD_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to enable preload operation on L1-ICache0. It will be cleared by hardware automatically after preload operation is done."
            },
            {
                "name": "L1_ICACHE0_PRELOAD_DONE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to indicate whether preload operation is finished or not. 0: not finished. 1: finished."
            },
            {
                "name": "L1_ICACHE0_PRELOAD_ORDER",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The bit is used to configure the direction of preload operation. 0: ascending, 1: descending."
            },
            {
                "name": "L1_ICACHE0_PRELOAD_RGID",
                "bitOffset": 3,
                "bitWidth": 4,
                "desc": "The bit is used to set  the gid of l1 icache0 preload."
            }
        ]
    },
    "1072758956": {
        "name": "L1_ICACHE0_PRELOAD_ADDR",
        "address": 1072758956,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 0 preload address configure register",
        "fields": [
            {
                "name": "L1_ICACHE0_PRELOAD_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Those bits are used to configure the start virtual address of preload on L1-ICache0, which should be used together with L1_ICACHE0_PRELOAD_SIZE_REG"
            }
        ]
    },
    "1072758960": {
        "name": "L1_ICACHE0_PRELOAD_SIZE",
        "address": 1072758960,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 0 preload size configure register",
        "fields": [
            {
                "name": "L1_ICACHE0_PRELOAD_SIZE",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Those bits are used to configure the size of the first section of prelock on L1-ICache0, which should be used together with L1_ICACHE0_PRELOAD_ADDR_REG"
            }
        ]
    },
    "1072758964": {
        "name": "L1_ICACHE1_PRELOAD_CTRL",
        "address": 1072758964,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 1 preload-operation control register",
        "fields": [
            {
                "name": "L1_ICACHE1_PRELOAD_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to enable preload operation on L1-ICache1. It will be cleared by hardware automatically after preload operation is done."
            },
            {
                "name": "L1_ICACHE1_PRELOAD_DONE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to indicate whether preload operation is finished or not. 0: not finished. 1: finished."
            },
            {
                "name": "L1_ICACHE1_PRELOAD_ORDER",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The bit is used to configure the direction of preload operation. 0: ascending, 1: descending."
            },
            {
                "name": "L1_ICACHE1_PRELOAD_RGID",
                "bitOffset": 3,
                "bitWidth": 4,
                "desc": "The bit is used to set  the gid of l1 icache1 preload."
            }
        ]
    },
    "1072758968": {
        "name": "L1_ICACHE1_PRELOAD_ADDR",
        "address": 1072758968,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 1 preload address configure register",
        "fields": [
            {
                "name": "L1_ICACHE1_PRELOAD_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Those bits are used to configure the start virtual address of preload on L1-ICache1, which should be used together with L1_ICACHE1_PRELOAD_SIZE_REG"
            }
        ]
    },
    "1072758972": {
        "name": "L1_ICACHE1_PRELOAD_SIZE",
        "address": 1072758972,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 1 preload size configure register",
        "fields": [
            {
                "name": "L1_ICACHE1_PRELOAD_SIZE",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Those bits are used to configure the size of the first section of prelock on L1-ICache1, which should be used together with L1_ICACHE1_PRELOAD_ADDR_REG"
            }
        ]
    },
    "1072758976": {
        "name": "L1_ICACHE2_PRELOAD_CTRL",
        "address": 1072758976,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 2 preload-operation control register",
        "fields": [
            {
                "name": "L1_ICACHE2_PRELOAD_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to enable preload operation on L1-ICache2. It will be cleared by hardware automatically after preload operation is done."
            },
            {
                "name": "L1_ICACHE2_PRELOAD_DONE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to indicate whether preload operation is finished or not. 0: not finished. 1: finished."
            },
            {
                "name": "L1_ICACHE2_PRELOAD_ORDER",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The bit is used to configure the direction of preload operation. 0: ascending, 1: descending."
            },
            {
                "name": "L1_ICACHE2_PRELOAD_RGID",
                "bitOffset": 3,
                "bitWidth": 4,
                "desc": "The bit is used to set  the gid of l1 icache2 preload."
            }
        ]
    },
    "1072758980": {
        "name": "L1_ICACHE2_PRELOAD_ADDR",
        "address": 1072758980,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 2 preload address configure register",
        "fields": [
            {
                "name": "L1_ICACHE2_PRELOAD_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Those bits are used to configure the start virtual address of preload on L1-ICache2, which should be used together with L1_ICACHE2_PRELOAD_SIZE_REG"
            }
        ]
    },
    "1072758984": {
        "name": "L1_ICACHE2_PRELOAD_SIZE",
        "address": 1072758984,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 2 preload size configure register",
        "fields": [
            {
                "name": "L1_ICACHE2_PRELOAD_SIZE",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Those bits are used to configure the size of the first section of prelock on L1-ICache2, which should be used together with L1_ICACHE2_PRELOAD_ADDR_REG"
            }
        ]
    },
    "1072758988": {
        "name": "L1_ICACHE3_PRELOAD_CTRL",
        "address": 1072758988,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 3 preload-operation control register",
        "fields": [
            {
                "name": "L1_ICACHE3_PRELOAD_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to enable preload operation on L1-ICache3. It will be cleared by hardware automatically after preload operation is done."
            },
            {
                "name": "L1_ICACHE3_PRELOAD_DONE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to indicate whether preload operation is finished or not. 0: not finished. 1: finished."
            },
            {
                "name": "L1_ICACHE3_PRELOAD_ORDER",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The bit is used to configure the direction of preload operation. 0: ascending, 1: descending."
            },
            {
                "name": "L1_ICACHE3_PRELOAD_RGID",
                "bitOffset": 3,
                "bitWidth": 4,
                "desc": "The bit is used to set  the gid of l1 icache3 preload."
            }
        ]
    },
    "1072758992": {
        "name": "L1_ICACHE3_PRELOAD_ADDR",
        "address": 1072758992,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 3 preload address configure register",
        "fields": [
            {
                "name": "L1_ICACHE3_PRELOAD_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Those bits are used to configure the start virtual address of preload on L1-ICache3, which should be used together with L1_ICACHE3_PRELOAD_SIZE_REG"
            }
        ]
    },
    "1072758996": {
        "name": "L1_ICACHE3_PRELOAD_SIZE",
        "address": 1072758996,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 3 preload size configure register",
        "fields": [
            {
                "name": "L1_ICACHE3_PRELOAD_SIZE",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Those bits are used to configure the size of the first section of prelock on L1-ICache3, which should be used together with L1_ICACHE3_PRELOAD_ADDR_REG"
            }
        ]
    },
    "1072759000": {
        "name": "L1_DCACHE_PRELOAD_CTRL",
        "address": 1072759000,
        "size": 32,
        "access": "",
        "desc": "L1 data Cache  preload-operation control register",
        "fields": [
            {
                "name": "L1_DCACHE_PRELOAD_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to enable preload operation on L1-DCache. It will be cleared by hardware automatically after preload operation is done."
            },
            {
                "name": "L1_DCACHE_PRELOAD_DONE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to indicate whether preload operation is finished or not. 0: not finished. 1: finished."
            },
            {
                "name": "L1_DCACHE_PRELOAD_ORDER",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The bit is used to configure the direction of preload operation. 0: ascending, 1: descending."
            },
            {
                "name": "L1_DCACHE_PRELOAD_RGID",
                "bitOffset": 3,
                "bitWidth": 4,
                "desc": "The bit is used to set  the gid of l1 dcache preload."
            }
        ]
    },
    "1072759004": {
        "name": "L1_DCACHE_PRELOAD_ADDR",
        "address": 1072759004,
        "size": 32,
        "access": "",
        "desc": "L1 data Cache  preload address configure register",
        "fields": [
            {
                "name": "L1_DCACHE_PRELOAD_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Those bits are used to configure the start virtual address of preload on L1-DCache, which should be used together with L1_DCACHE_PRELOAD_SIZE_REG"
            }
        ]
    },
    "1072759008": {
        "name": "L1_DCACHE_PRELOAD_SIZE",
        "address": 1072759008,
        "size": 32,
        "access": "",
        "desc": "L1 data Cache  preload size configure register",
        "fields": [
            {
                "name": "L1_DCACHE_PRELOAD_SIZE",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Those bits are used to configure the size of the first section of prelock on L1-DCache, which should be used together with L1_DCACHE_PRELOAD_ADDR_REG"
            }
        ]
    },
    "1072759012": {
        "name": "L1_ICACHE0_AUTOLOAD_CTRL",
        "address": 1072759012,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 0 autoload-operation control register",
        "fields": [
            {
                "name": "L1_ICACHE0_AUTOLOAD_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to enable and disable autoload operation on L1-ICache0.  1: enable, 0: disable."
            },
            {
                "name": "L1_ICACHE0_AUTOLOAD_DONE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to indicate whether autoload operation on L1-ICache0 is finished or not. 0: not finished. 1: finished."
            },
            {
                "name": "L1_ICACHE0_AUTOLOAD_ORDER",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The bit is used to configure the direction of autoload operation on L1-ICache0. 0: ascending. 1: descending."
            },
            {
                "name": "L1_ICACHE0_AUTOLOAD_TRIGGER_MODE",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "The field is used to configure trigger mode of autoload operation on L1-ICache0. 0/3: miss-trigger, 1: hit-trigger, 2: miss-hit-trigger."
            },
            {
                "name": "L1_ICACHE0_AUTOLOAD_SCT0_ENA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The bit is used to enable the first section for autoload operation on L1-ICache0."
            },
            {
                "name": "L1_ICACHE0_AUTOLOAD_SCT1_ENA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The bit is used to enable the second section for autoload operation on L1-ICache0."
            },
            {
                "name": "L1_ICACHE0_AUTOLOAD_RGID",
                "bitOffset": 10,
                "bitWidth": 4,
                "desc": "The bit is used to set  the gid of l1 icache0 autoload."
            }
        ]
    },
    "1072759016": {
        "name": "L1_ICACHE0_AUTOLOAD_SCT0_ADDR",
        "address": 1072759016,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 0 autoload section 0 address configure register",
        "fields": [
            {
                "name": "L1_ICACHE0_AUTOLOAD_SCT0_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Those bits are used to configure the start virtual address of the first section for autoload operation on L1-ICache0. Note that it should be used together with L1_ICACHE0_AUTOLOAD_SCT0_SIZE and L1_ICACHE_AUTOLOAD_SCT0_ENA."
            }
        ]
    },
    "1072759020": {
        "name": "L1_ICACHE0_AUTOLOAD_SCT0_SIZE",
        "address": 1072759020,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 0 autoload section 0 size configure register",
        "fields": [
            {
                "name": "L1_ICACHE0_AUTOLOAD_SCT0_SIZE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "Those bits are used to configure the size of the first section for autoload operation on L1-ICache0. Note that it should be used together with L1_ICACHE0_AUTOLOAD_SCT0_ADDR and L1_ICACHE_AUTOLOAD_SCT0_ENA."
            }
        ]
    },
    "1072759024": {
        "name": "L1_ICACHE0_AUTOLOAD_SCT1_ADDR",
        "address": 1072759024,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 0 autoload section 1 address configure register",
        "fields": [
            {
                "name": "L1_ICACHE0_AUTOLOAD_SCT1_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Those bits are used to configure the start virtual address of the second section for autoload operation on L1-ICache0. Note that it should be used together with L1_ICACHE0_AUTOLOAD_SCT1_SIZE and L1_ICACHE_AUTOLOAD_SCT1_ENA."
            }
        ]
    },
    "1072759028": {
        "name": "L1_ICACHE0_AUTOLOAD_SCT1_SIZE",
        "address": 1072759028,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 0 autoload section 1 size configure register",
        "fields": [
            {
                "name": "L1_ICACHE0_AUTOLOAD_SCT1_SIZE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "Those bits are used to configure the size of the second section for autoload operation on L1-ICache0. Note that it should be used together with L1_ICACHE0_AUTOLOAD_SCT1_ADDR and L1_ICACHE_AUTOLOAD_SCT1_ENA."
            }
        ]
    },
    "1072759032": {
        "name": "L1_ICACHE1_AUTOLOAD_CTRL",
        "address": 1072759032,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 1 autoload-operation control register",
        "fields": [
            {
                "name": "L1_ICACHE1_AUTOLOAD_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to enable and disable autoload operation on L1-ICache1.  1: enable, 0: disable."
            },
            {
                "name": "L1_ICACHE1_AUTOLOAD_DONE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to indicate whether autoload operation on L1-ICache1 is finished or not. 0: not finished. 1: finished."
            },
            {
                "name": "L1_ICACHE1_AUTOLOAD_ORDER",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The bit is used to configure the direction of autoload operation on L1-ICache1. 0: ascending. 1: descending."
            },
            {
                "name": "L1_ICACHE1_AUTOLOAD_TRIGGER_MODE",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "The field is used to configure trigger mode of autoload operation on L1-ICache1. 0/3: miss-trigger, 1: hit-trigger, 2: miss-hit-trigger."
            },
            {
                "name": "L1_ICACHE1_AUTOLOAD_SCT0_ENA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The bit is used to enable the first section for autoload operation on L1-ICache1."
            },
            {
                "name": "L1_ICACHE1_AUTOLOAD_SCT1_ENA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The bit is used to enable the second section for autoload operation on L1-ICache1."
            },
            {
                "name": "L1_ICACHE1_AUTOLOAD_RGID",
                "bitOffset": 10,
                "bitWidth": 4,
                "desc": "The bit is used to set  the gid of l1 icache1 autoload."
            }
        ]
    },
    "1072759036": {
        "name": "L1_ICACHE1_AUTOLOAD_SCT0_ADDR",
        "address": 1072759036,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 1 autoload section 0 address configure register",
        "fields": [
            {
                "name": "L1_ICACHE1_AUTOLOAD_SCT0_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Those bits are used to configure the start virtual address of the first section for autoload operation on L1-ICache1. Note that it should be used together with L1_ICACHE1_AUTOLOAD_SCT0_SIZE and L1_ICACHE_AUTOLOAD_SCT0_ENA."
            }
        ]
    },
    "1072759040": {
        "name": "L1_ICACHE1_AUTOLOAD_SCT0_SIZE",
        "address": 1072759040,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 1 autoload section 0 size configure register",
        "fields": [
            {
                "name": "L1_ICACHE1_AUTOLOAD_SCT0_SIZE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "Those bits are used to configure the size of the first section for autoload operation on L1-ICache1. Note that it should be used together with L1_ICACHE1_AUTOLOAD_SCT0_ADDR and L1_ICACHE_AUTOLOAD_SCT0_ENA."
            }
        ]
    },
    "1072759044": {
        "name": "L1_ICACHE1_AUTOLOAD_SCT1_ADDR",
        "address": 1072759044,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 1 autoload section 1 address configure register",
        "fields": [
            {
                "name": "L1_ICACHE1_AUTOLOAD_SCT1_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Those bits are used to configure the start virtual address of the second section for autoload operation on L1-ICache1. Note that it should be used together with L1_ICACHE1_AUTOLOAD_SCT1_SIZE and L1_ICACHE_AUTOLOAD_SCT1_ENA."
            }
        ]
    },
    "1072759048": {
        "name": "L1_ICACHE1_AUTOLOAD_SCT1_SIZE",
        "address": 1072759048,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 1 autoload section 1 size configure register",
        "fields": [
            {
                "name": "L1_ICACHE1_AUTOLOAD_SCT1_SIZE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "Those bits are used to configure the size of the second section for autoload operation on L1-ICache1. Note that it should be used together with L1_ICACHE1_AUTOLOAD_SCT1_ADDR and L1_ICACHE_AUTOLOAD_SCT1_ENA."
            }
        ]
    },
    "1072759052": {
        "name": "L1_ICACHE2_AUTOLOAD_CTRL",
        "address": 1072759052,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 2 autoload-operation control register",
        "fields": [
            {
                "name": "L1_ICACHE2_AUTOLOAD_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to enable and disable autoload operation on L1-ICache2.  1: enable, 0: disable."
            },
            {
                "name": "L1_ICACHE2_AUTOLOAD_DONE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to indicate whether autoload operation on L1-ICache2 is finished or not. 0: not finished. 1: finished."
            },
            {
                "name": "L1_ICACHE2_AUTOLOAD_ORDER",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The bit is used to configure the direction of autoload operation on L1-ICache2. 0: ascending. 1: descending."
            },
            {
                "name": "L1_ICACHE2_AUTOLOAD_TRIGGER_MODE",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "The field is used to configure trigger mode of autoload operation on L1-ICache2. 0/3: miss-trigger, 1: hit-trigger, 2: miss-hit-trigger."
            },
            {
                "name": "L1_ICACHE2_AUTOLOAD_SCT0_ENA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The bit is used to enable the first section for autoload operation on L1-ICache2."
            },
            {
                "name": "L1_ICACHE2_AUTOLOAD_SCT1_ENA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The bit is used to enable the second section for autoload operation on L1-ICache2."
            },
            {
                "name": "L1_ICACHE2_AUTOLOAD_RGID",
                "bitOffset": 10,
                "bitWidth": 4,
                "desc": "The bit is used to set  the gid of l1 icache2 autoload."
            }
        ]
    },
    "1072759056": {
        "name": "L1_ICACHE2_AUTOLOAD_SCT0_ADDR",
        "address": 1072759056,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 2 autoload section 0 address configure register",
        "fields": [
            {
                "name": "L1_ICACHE2_AUTOLOAD_SCT0_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Those bits are used to configure the start virtual address of the first section for autoload operation on L1-ICache2. Note that it should be used together with L1_ICACHE2_AUTOLOAD_SCT0_SIZE and L1_ICACHE_AUTOLOAD_SCT0_ENA."
            }
        ]
    },
    "1072759060": {
        "name": "L1_ICACHE2_AUTOLOAD_SCT0_SIZE",
        "address": 1072759060,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 2 autoload section 0 size configure register",
        "fields": [
            {
                "name": "L1_ICACHE2_AUTOLOAD_SCT0_SIZE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "Those bits are used to configure the size of the first section for autoload operation on L1-ICache2. Note that it should be used together with L1_ICACHE2_AUTOLOAD_SCT0_ADDR and L1_ICACHE_AUTOLOAD_SCT0_ENA."
            }
        ]
    },
    "1072759064": {
        "name": "L1_ICACHE2_AUTOLOAD_SCT1_ADDR",
        "address": 1072759064,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 2 autoload section 1 address configure register",
        "fields": [
            {
                "name": "L1_ICACHE2_AUTOLOAD_SCT1_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Those bits are used to configure the start virtual address of the second section for autoload operation on L1-ICache2. Note that it should be used together with L1_ICACHE2_AUTOLOAD_SCT1_SIZE and L1_ICACHE_AUTOLOAD_SCT1_ENA."
            }
        ]
    },
    "1072759068": {
        "name": "L1_ICACHE2_AUTOLOAD_SCT1_SIZE",
        "address": 1072759068,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 2 autoload section 1 size configure register",
        "fields": [
            {
                "name": "L1_ICACHE2_AUTOLOAD_SCT1_SIZE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "Those bits are used to configure the size of the second section for autoload operation on L1-ICache2. Note that it should be used together with L1_ICACHE2_AUTOLOAD_SCT1_ADDR and L1_ICACHE_AUTOLOAD_SCT1_ENA."
            }
        ]
    },
    "1072759072": {
        "name": "L1_ICACHE3_AUTOLOAD_CTRL",
        "address": 1072759072,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 3 autoload-operation control register",
        "fields": [
            {
                "name": "L1_ICACHE3_AUTOLOAD_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to enable and disable autoload operation on L1-ICache3.  1: enable, 0: disable."
            },
            {
                "name": "L1_ICACHE3_AUTOLOAD_DONE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to indicate whether autoload operation on L1-ICache3 is finished or not. 0: not finished. 1: finished."
            },
            {
                "name": "L1_ICACHE3_AUTOLOAD_ORDER",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The bit is used to configure the direction of autoload operation on L1-ICache3. 0: ascending. 1: descending."
            },
            {
                "name": "L1_ICACHE3_AUTOLOAD_TRIGGER_MODE",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "The field is used to configure trigger mode of autoload operation on L1-ICache3. 0/3: miss-trigger, 1: hit-trigger, 2: miss-hit-trigger."
            },
            {
                "name": "L1_ICACHE3_AUTOLOAD_SCT0_ENA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The bit is used to enable the first section for autoload operation on L1-ICache3."
            },
            {
                "name": "L1_ICACHE3_AUTOLOAD_SCT1_ENA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The bit is used to enable the second section for autoload operation on L1-ICache3."
            },
            {
                "name": "L1_ICACHE3_AUTOLOAD_RGID",
                "bitOffset": 10,
                "bitWidth": 4,
                "desc": "The bit is used to set  the gid of l1 icache3 autoload."
            }
        ]
    },
    "1072759076": {
        "name": "L1_ICACHE3_AUTOLOAD_SCT0_ADDR",
        "address": 1072759076,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 3 autoload section 0 address configure register",
        "fields": [
            {
                "name": "L1_ICACHE3_AUTOLOAD_SCT0_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Those bits are used to configure the start virtual address of the first section for autoload operation on L1-ICache3. Note that it should be used together with L1_ICACHE3_AUTOLOAD_SCT0_SIZE and L1_ICACHE_AUTOLOAD_SCT0_ENA."
            }
        ]
    },
    "1072759080": {
        "name": "L1_ICACHE3_AUTOLOAD_SCT0_SIZE",
        "address": 1072759080,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 3 autoload section 0 size configure register",
        "fields": [
            {
                "name": "L1_ICACHE3_AUTOLOAD_SCT0_SIZE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "Those bits are used to configure the size of the first section for autoload operation on L1-ICache3. Note that it should be used together with L1_ICACHE3_AUTOLOAD_SCT0_ADDR and L1_ICACHE_AUTOLOAD_SCT0_ENA."
            }
        ]
    },
    "1072759084": {
        "name": "L1_ICACHE3_AUTOLOAD_SCT1_ADDR",
        "address": 1072759084,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 3 autoload section 1 address configure register",
        "fields": [
            {
                "name": "L1_ICACHE3_AUTOLOAD_SCT1_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Those bits are used to configure the start virtual address of the second section for autoload operation on L1-ICache3. Note that it should be used together with L1_ICACHE3_AUTOLOAD_SCT1_SIZE and L1_ICACHE_AUTOLOAD_SCT1_ENA."
            }
        ]
    },
    "1072759088": {
        "name": "L1_ICACHE3_AUTOLOAD_SCT1_SIZE",
        "address": 1072759088,
        "size": 32,
        "access": "",
        "desc": "L1 instruction Cache 3 autoload section 1 size configure register",
        "fields": [
            {
                "name": "L1_ICACHE3_AUTOLOAD_SCT1_SIZE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "Reserved"
            }
        ]
    },
    "1072759092": {
        "name": "L1_DCACHE_AUTOLOAD_CTRL",
        "address": 1072759092,
        "size": 32,
        "access": "",
        "desc": "L1 data Cache autoload-operation control register",
        "fields": [
            {
                "name": "L1_DCACHE_AUTOLOAD_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to enable and disable autoload operation on L1-DCache.  1: enable, 0: disable."
            },
            {
                "name": "L1_DCACHE_AUTOLOAD_DONE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to indicate whether autoload operation on L1-DCache is finished or not. 0: not finished. 1: finished."
            },
            {
                "name": "L1_DCACHE_AUTOLOAD_ORDER",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The bit is used to configure the direction of autoload operation on L1-DCache. 0: ascending. 1: descending."
            },
            {
                "name": "L1_DCACHE_AUTOLOAD_TRIGGER_MODE",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "The field is used to configure trigger mode of autoload operation on L1-DCache. 0/3: miss-trigger, 1: hit-trigger, 2: miss-hit-trigger."
            },
            {
                "name": "L1_DCACHE_AUTOLOAD_SCT0_ENA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The bit is used to enable the first section for autoload operation on L1-DCache."
            },
            {
                "name": "L1_DCACHE_AUTOLOAD_SCT1_ENA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The bit is used to enable the second section for autoload operation on L1-DCache."
            },
            {
                "name": "L1_DCACHE_AUTOLOAD_SCT2_ENA",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The bit is used to enable the third section for autoload operation on L1-DCache."
            },
            {
                "name": "L1_DCACHE_AUTOLOAD_SCT3_ENA",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The bit is used to enable the fourth section for autoload operation on L1-DCache."
            },
            {
                "name": "L1_DCACHE_AUTOLOAD_RGID",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "The bit is used to set  the gid of l1 dcache autoload."
            }
        ]
    },
    "1072759096": {
        "name": "L1_DCACHE_AUTOLOAD_SCT0_ADDR",
        "address": 1072759096,
        "size": 32,
        "access": "",
        "desc": "L1 data Cache autoload section 0 address configure register",
        "fields": [
            {
                "name": "L1_DCACHE_AUTOLOAD_SCT0_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Those bits are used to configure the start virtual address of the first section for autoload operation on L1-DCache. Note that it should be used together with L1_DCACHE_AUTOLOAD_SCT0_SIZE and L1_DCACHE_AUTOLOAD_SCT0_ENA."
            }
        ]
    },
    "1072759100": {
        "name": "L1_DCACHE_AUTOLOAD_SCT0_SIZE",
        "address": 1072759100,
        "size": 32,
        "access": "",
        "desc": "L1 data Cache autoload section 0 size configure register",
        "fields": [
            {
                "name": "L1_DCACHE_AUTOLOAD_SCT0_SIZE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "Those bits are used to configure the size of the first section for autoload operation on L1-DCache. Note that it should be used together with L1_DCACHE_AUTOLOAD_SCT0_ADDR and L1_DCACHE_AUTOLOAD_SCT0_ENA."
            }
        ]
    },
    "1072759104": {
        "name": "L1_DCACHE_AUTOLOAD_SCT1_ADDR",
        "address": 1072759104,
        "size": 32,
        "access": "",
        "desc": "L1 data Cache autoload section 1 address configure register",
        "fields": [
            {
                "name": "L1_DCACHE_AUTOLOAD_SCT1_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Those bits are used to configure the start virtual address of the second section for autoload operation on L1-DCache. Note that it should be used together with L1_DCACHE_AUTOLOAD_SCT1_SIZE and L1_DCACHE_AUTOLOAD_SCT1_ENA."
            }
        ]
    },
    "1072759108": {
        "name": "L1_DCACHE_AUTOLOAD_SCT1_SIZE",
        "address": 1072759108,
        "size": 32,
        "access": "",
        "desc": "L1 data Cache autoload section 1 size configure register",
        "fields": [
            {
                "name": "L1_DCACHE_AUTOLOAD_SCT1_SIZE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "Those bits are used to configure the size of the second section for autoload operation on L1-DCache. Note that it should be used together with L1_DCACHE_AUTOLOAD_SCT1_ADDR and L1_DCACHE_AUTOLOAD_SCT1_ENA."
            }
        ]
    },
    "1072759112": {
        "name": "L1_DCACHE_AUTOLOAD_SCT2_ADDR",
        "address": 1072759112,
        "size": 32,
        "access": "",
        "desc": "L1 data Cache autoload section 2 address configure register",
        "fields": [
            {
                "name": "L1_DCACHE_AUTOLOAD_SCT2_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Those bits are used to configure the start virtual address of the third section for autoload operation on L1-DCache. Note that it should be used together with L1_DCACHE_AUTOLOAD_SCT2_SIZE and L1_DCACHE_AUTOLOAD_SCT2_ENA."
            }
        ]
    },
    "1072759116": {
        "name": "L1_DCACHE_AUTOLOAD_SCT2_SIZE",
        "address": 1072759116,
        "size": 32,
        "access": "",
        "desc": "L1 data Cache autoload section 2 size configure register",
        "fields": [
            {
                "name": "L1_DCACHE_AUTOLOAD_SCT2_SIZE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "Those bits are used to configure the size of the third section for autoload operation on L1-DCache. Note that it should be used together with L1_DCACHE_AUTOLOAD_SCT2_ADDR and L1_DCACHE_AUTOLOAD_SCT2_ENA."
            }
        ]
    },
    "1072759120": {
        "name": "L1_DCACHE_AUTOLOAD_SCT3_ADDR",
        "address": 1072759120,
        "size": 32,
        "access": "",
        "desc": "L1 data Cache autoload section 1 address configure register",
        "fields": [
            {
                "name": "L1_DCACHE_AUTOLOAD_SCT3_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Those bits are used to configure the start virtual address of the fourth section for autoload operation on L1-DCache. Note that it should be used together with L1_DCACHE_AUTOLOAD_SCT3_SIZE and L1_DCACHE_AUTOLOAD_SCT3_ENA."
            }
        ]
    },
    "1072759124": {
        "name": "L1_DCACHE_AUTOLOAD_SCT3_SIZE",
        "address": 1072759124,
        "size": 32,
        "access": "",
        "desc": "L1 data Cache autoload section 1 size configure register",
        "fields": [
            {
                "name": "L1_DCACHE_AUTOLOAD_SCT3_SIZE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "Those bits are used to configure the size of the fourth section for autoload operation on L1-DCache. Note that it should be used together with L1_DCACHE_AUTOLOAD_SCT3_ADDR and L1_DCACHE_AUTOLOAD_SCT3_ENA."
            }
        ]
    },
    "1072759128": {
        "name": "L1_CACHE_ACS_CNT_INT_ENA",
        "address": 1072759128,
        "size": 32,
        "access": "",
        "desc": "Cache Access Counter Interrupt enable register",
        "fields": [
            {
                "name": "L1_IBUS0_OVF_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to enable interrupt of one of counters overflow that occurs in L1-ICache0 due to bus0 accesses L1-ICache0."
            },
            {
                "name": "L1_IBUS1_OVF_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to enable interrupt of one of counters overflow that occurs in L1-ICache1 due to bus1 accesses L1-ICache1."
            },
            {
                "name": "L1_IBUS2_OVF_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_IBUS3_OVF_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_DBUS0_OVF_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The bit is used to enable interrupt of one of counters overflow that occurs in L1-DCache due to bus0 accesses L1-DCache."
            },
            {
                "name": "L1_DBUS1_OVF_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The bit is used to enable interrupt of one of counters overflow that occurs in L1-DCache due to bus1 accesses L1-DCache."
            },
            {
                "name": "L1_DBUS2_OVF_INT_ENA",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_DBUS3_OVF_INT_ENA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1072759132": {
        "name": "L1_CACHE_ACS_CNT_INT_CLR",
        "address": 1072759132,
        "size": 32,
        "access": "",
        "desc": "Cache Access Counter Interrupt clear register",
        "fields": [
            {
                "name": "L1_IBUS0_OVF_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to clear counters overflow interrupt and counters in L1-ICache0 due to bus0 accesses L1-ICache0."
            },
            {
                "name": "L1_IBUS1_OVF_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to clear counters overflow interrupt and counters in L1-ICache1 due to bus1 accesses L1-ICache1."
            },
            {
                "name": "L1_IBUS2_OVF_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_IBUS3_OVF_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_DBUS0_OVF_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The bit is used to clear counters overflow interrupt and counters in L1-DCache due to bus0 accesses L1-DCache."
            },
            {
                "name": "L1_DBUS1_OVF_INT_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The bit is used to clear counters overflow interrupt and counters in L1-DCache due to bus1 accesses L1-DCache."
            },
            {
                "name": "L1_DBUS2_OVF_INT_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_DBUS3_OVF_INT_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1072759136": {
        "name": "L1_CACHE_ACS_CNT_INT_RAW",
        "address": 1072759136,
        "size": 32,
        "access": "",
        "desc": "Cache Access Counter Interrupt raw register",
        "fields": [
            {
                "name": "L1_IBUS0_OVF_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw bit of the interrupt of one of counters overflow that occurs in L1-ICache0 due to bus0 accesses L1-ICache0."
            },
            {
                "name": "L1_IBUS1_OVF_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw bit of the interrupt of one of counters overflow that occurs in L1-ICache1 due to bus1 accesses L1-ICache1."
            },
            {
                "name": "L1_IBUS2_OVF_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw bit of the interrupt of one of counters overflow that occurs in L1-ICache2 due to bus2 accesses L1-ICache2."
            },
            {
                "name": "L1_IBUS3_OVF_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw bit of the interrupt of one of counters overflow that occurs in L1-ICache3 due to bus3 accesses L1-ICache3."
            },
            {
                "name": "L1_DBUS0_OVF_INT_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The raw bit of the interrupt of one of counters overflow that occurs in L1-DCache due to bus0 accesses L1-DCache."
            },
            {
                "name": "L1_DBUS1_OVF_INT_RAW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The raw bit of the interrupt of one of counters overflow that occurs in L1-DCache due to bus1 accesses L1-DCache."
            },
            {
                "name": "L1_DBUS2_OVF_INT_RAW",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The raw bit of the interrupt of one of counters overflow that occurs in L1-DCache due to bus2 accesses L1-DCache."
            },
            {
                "name": "L1_DBUS3_OVF_INT_RAW",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The raw bit of the interrupt of one of counters overflow that occurs in L1-DCache due to bus3 accesses L1-DCache."
            }
        ]
    },
    "1072759140": {
        "name": "L1_CACHE_ACS_CNT_INT_ST",
        "address": 1072759140,
        "size": 32,
        "access": "",
        "desc": "Cache Access Counter Interrupt status register",
        "fields": [
            {
                "name": "L1_IBUS0_OVF_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit indicates the interrupt status of one of counters overflow that occurs in L1-ICache0 due to bus0 accesses L1-ICache0."
            },
            {
                "name": "L1_IBUS1_OVF_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit indicates the interrupt status of one of counters overflow that occurs in L1-ICache1 due to bus1 accesses L1-ICache1."
            },
            {
                "name": "L1_IBUS2_OVF_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_IBUS3_OVF_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_DBUS0_OVF_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The bit indicates the interrupt status of one of counters overflow that occurs in L1-DCache due to bus0 accesses L1-DCache."
            },
            {
                "name": "L1_DBUS1_OVF_INT_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The bit indicates the interrupt status of one of counters overflow that occurs in L1-DCache due to bus1 accesses L1-DCache."
            },
            {
                "name": "L1_DBUS2_OVF_INT_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_DBUS3_OVF_INT_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1072759144": {
        "name": "L1_CACHE_ACS_FAIL_CTRL",
        "address": 1072759144,
        "size": 32,
        "access": "",
        "desc": "Cache Access Fail Configuration register",
        "fields": [
            {
                "name": "L1_ICACHE0_ACS_FAIL_CHECK_MODE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to configure l1 icache0 access fail check mode. 0: the access fail is not propagated to the request, 1: the access fail is propagated to the request"
            },
            {
                "name": "L1_ICACHE1_ACS_FAIL_CHECK_MODE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to configure l1 icache1 access fail check mode. 0: the access fail is not propagated to the request, 1: the access fail is propagated to the request"
            },
            {
                "name": "L1_ICACHE2_ACS_FAIL_CHECK_MODE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The bit is used to configure l1 icache2 access fail check mode. 0: the access fail is not propagated to the request, 1: the access fail is propagated to the request"
            },
            {
                "name": "L1_ICACHE3_ACS_FAIL_CHECK_MODE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The bit is used to configure l1 icache3 access fail check mode. 0: the access fail is not propagated to the request, 1: the access fail is propagated to the request"
            },
            {
                "name": "L1_DCACHE_ACS_FAIL_CHECK_MODE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The bit is used to configure l1 dcache access fail check mode. 0: the access fail is not propagated to the request, 1: the access fail is propagated to the request"
            }
        ]
    },
    "1072759148": {
        "name": "L1_CACHE_ACS_FAIL_INT_ENA",
        "address": 1072759148,
        "size": 32,
        "access": "",
        "desc": "Cache Access Fail Interrupt enable register",
        "fields": [
            {
                "name": "L1_ICACHE0_FAIL_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to enable interrupt of access fail that occurs in L1-ICache0 due to cpu accesses L1-ICache0."
            },
            {
                "name": "L1_ICACHE1_FAIL_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to enable interrupt of access fail that occurs in L1-ICache1 due to cpu accesses L1-ICache1."
            },
            {
                "name": "L1_ICACHE2_FAIL_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_ICACHE3_FAIL_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_DCACHE_FAIL_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The bit is used to enable interrupt of access fail that occurs in L1-DCache due to cpu accesses L1-DCache."
            }
        ]
    },
    "1072759152": {
        "name": "L1_CACHE_ACS_FAIL_INT_CLR",
        "address": 1072759152,
        "size": 32,
        "access": "",
        "desc": "L1-Cache Access Fail Interrupt clear register",
        "fields": [
            {
                "name": "L1_ICACHE0_FAIL_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to clear interrupt of access fail that occurs in L1-ICache0 due to cpu accesses L1-ICache0."
            },
            {
                "name": "L1_ICACHE1_FAIL_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to clear interrupt of access fail that occurs in L1-ICache1 due to cpu accesses L1-ICache1."
            },
            {
                "name": "L1_ICACHE2_FAIL_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_ICACHE3_FAIL_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_DCACHE_FAIL_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The bit is used to clear interrupt of access fail that occurs in L1-DCache due to cpu accesses L1-DCache."
            }
        ]
    },
    "1072759156": {
        "name": "L1_CACHE_ACS_FAIL_INT_RAW",
        "address": 1072759156,
        "size": 32,
        "access": "",
        "desc": "Cache Access Fail Interrupt raw register",
        "fields": [
            {
                "name": "L1_ICACHE0_FAIL_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw bit of the interrupt of access fail that occurs in L1-ICache0."
            },
            {
                "name": "L1_ICACHE1_FAIL_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw bit of the interrupt of access fail that occurs in L1-ICache1."
            },
            {
                "name": "L1_ICACHE2_FAIL_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw bit of the interrupt of access fail that occurs in L1-ICache2."
            },
            {
                "name": "L1_ICACHE3_FAIL_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw bit of the interrupt of access fail that occurs in L1-ICache3."
            },
            {
                "name": "L1_DCACHE_FAIL_INT_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The raw bit of the interrupt of access fail that occurs in L1-DCache."
            }
        ]
    },
    "1072759160": {
        "name": "L1_CACHE_ACS_FAIL_INT_ST",
        "address": 1072759160,
        "size": 32,
        "access": "",
        "desc": "Cache Access Fail Interrupt status register",
        "fields": [
            {
                "name": "L1_ICACHE0_FAIL_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit indicates the interrupt status of access fail that occurs in L1-ICache0 due to cpu accesses L1-ICache."
            },
            {
                "name": "L1_ICACHE1_FAIL_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit indicates the interrupt status of access fail that occurs in L1-ICache1 due to cpu accesses L1-ICache."
            },
            {
                "name": "L1_ICACHE2_FAIL_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_ICACHE3_FAIL_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_DCACHE_FAIL_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The bit indicates the interrupt status of access fail that occurs in L1-DCache due to cpu accesses L1-DCache."
            }
        ]
    },
    "1072759164": {
        "name": "L1_CACHE_ACS_CNT_CTRL",
        "address": 1072759164,
        "size": 32,
        "access": "",
        "desc": "Cache Access Counter enable and clear register",
        "fields": [
            {
                "name": "L1_IBUS0_CNT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to enable ibus0 counter in L1-ICache0."
            },
            {
                "name": "L1_IBUS1_CNT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to enable ibus1 counter in L1-ICache1."
            },
            {
                "name": "L1_IBUS2_CNT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_IBUS3_CNT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_DBUS0_CNT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The bit is used to enable dbus0 counter in L1-DCache."
            },
            {
                "name": "L1_DBUS1_CNT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The bit is used to enable dbus1 counter in L1-DCache."
            },
            {
                "name": "L1_DBUS2_CNT_ENA",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_DBUS3_CNT_ENA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_IBUS0_CNT_CLR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "The bit is used to clear ibus0 counter in L1-ICache0."
            },
            {
                "name": "L1_IBUS1_CNT_CLR",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "The bit is used to clear ibus1 counter in L1-ICache1."
            },
            {
                "name": "L1_IBUS2_CNT_CLR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_IBUS3_CNT_CLR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_DBUS0_CNT_CLR",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "The bit is used to clear dbus0 counter in L1-DCache."
            },
            {
                "name": "L1_DBUS1_CNT_CLR",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "The bit is used to clear dbus1 counter in L1-DCache."
            },
            {
                "name": "L1_DBUS2_CNT_CLR",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_DBUS3_CNT_CLR",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1072759168": {
        "name": "L1_IBUS0_ACS_HIT_CNT",
        "address": 1072759168,
        "size": 32,
        "access": "",
        "desc": "L1-ICache bus0 Hit-Access Counter register",
        "fields": [
            {
                "name": "L1_IBUS0_HIT_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of hits when bus0 accesses L1-ICache0."
            }
        ]
    },
    "1072759172": {
        "name": "L1_IBUS0_ACS_MISS_CNT",
        "address": 1072759172,
        "size": 32,
        "access": "",
        "desc": "L1-ICache bus0 Miss-Access Counter register",
        "fields": [
            {
                "name": "L1_IBUS0_MISS_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of missing when bus0 accesses L1-ICache0."
            }
        ]
    },
    "1072759176": {
        "name": "L1_IBUS0_ACS_CONFLICT_CNT",
        "address": 1072759176,
        "size": 32,
        "access": "",
        "desc": "L1-ICache bus0 Conflict-Access Counter register",
        "fields": [
            {
                "name": "L1_IBUS0_CONFLICT_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of access-conflicts when bus0 accesses L1-ICache0."
            }
        ]
    },
    "1072759180": {
        "name": "L1_IBUS0_ACS_NXTLVL_RD_CNT",
        "address": 1072759180,
        "size": 32,
        "access": "",
        "desc": "L1-ICache bus0 Next-Level-Access Counter register",
        "fields": [
            {
                "name": "L1_IBUS0_NXTLVL_RD_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of times that L1-ICache accesses L2-Cache due to bus0 accessing L1-ICache0."
            }
        ]
    },
    "1072759184": {
        "name": "L1_IBUS1_ACS_HIT_CNT",
        "address": 1072759184,
        "size": 32,
        "access": "",
        "desc": "L1-ICache bus1 Hit-Access Counter register",
        "fields": [
            {
                "name": "L1_IBUS1_HIT_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of hits when bus1 accesses L1-ICache1."
            }
        ]
    },
    "1072759188": {
        "name": "L1_IBUS1_ACS_MISS_CNT",
        "address": 1072759188,
        "size": 32,
        "access": "",
        "desc": "L1-ICache bus1 Miss-Access Counter register",
        "fields": [
            {
                "name": "L1_IBUS1_MISS_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of missing when bus1 accesses L1-ICache1."
            }
        ]
    },
    "1072759192": {
        "name": "L1_IBUS1_ACS_CONFLICT_CNT",
        "address": 1072759192,
        "size": 32,
        "access": "",
        "desc": "L1-ICache bus1 Conflict-Access Counter register",
        "fields": [
            {
                "name": "L1_IBUS1_CONFLICT_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of access-conflicts when bus1 accesses L1-ICache1."
            }
        ]
    },
    "1072759196": {
        "name": "L1_IBUS1_ACS_NXTLVL_RD_CNT",
        "address": 1072759196,
        "size": 32,
        "access": "",
        "desc": "L1-ICache bus1 Next-Level-Access Counter register",
        "fields": [
            {
                "name": "L1_IBUS1_NXTLVL_RD_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of times that L1-ICache accesses L2-Cache due to bus1 accessing L1-ICache1."
            }
        ]
    },
    "1072759200": {
        "name": "L1_IBUS2_ACS_HIT_CNT",
        "address": 1072759200,
        "size": 32,
        "access": "",
        "desc": "L1-ICache bus2 Hit-Access Counter register",
        "fields": [
            {
                "name": "L1_IBUS2_HIT_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of hits when bus2 accesses L1-ICache2."
            }
        ]
    },
    "1072759204": {
        "name": "L1_IBUS2_ACS_MISS_CNT",
        "address": 1072759204,
        "size": 32,
        "access": "",
        "desc": "L1-ICache bus2 Miss-Access Counter register",
        "fields": [
            {
                "name": "L1_IBUS2_MISS_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of missing when bus2 accesses L1-ICache2."
            }
        ]
    },
    "1072759208": {
        "name": "L1_IBUS2_ACS_CONFLICT_CNT",
        "address": 1072759208,
        "size": 32,
        "access": "",
        "desc": "L1-ICache bus2 Conflict-Access Counter register",
        "fields": [
            {
                "name": "L1_IBUS2_CONFLICT_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of access-conflicts when bus2 accesses L1-ICache2."
            }
        ]
    },
    "1072759212": {
        "name": "L1_IBUS2_ACS_NXTLVL_RD_CNT",
        "address": 1072759212,
        "size": 32,
        "access": "",
        "desc": "L1-ICache bus2 Next-Level-Access Counter register",
        "fields": [
            {
                "name": "L1_IBUS2_NXTLVL_RD_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of times that L1-ICache accesses L2-Cache due to bus2 accessing L1-ICache2."
            }
        ]
    },
    "1072759216": {
        "name": "L1_IBUS3_ACS_HIT_CNT",
        "address": 1072759216,
        "size": 32,
        "access": "",
        "desc": "L1-ICache bus3 Hit-Access Counter register",
        "fields": [
            {
                "name": "L1_IBUS3_HIT_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of hits when bus3 accesses L1-ICache3."
            }
        ]
    },
    "1072759220": {
        "name": "L1_IBUS3_ACS_MISS_CNT",
        "address": 1072759220,
        "size": 32,
        "access": "",
        "desc": "L1-ICache bus3 Miss-Access Counter register",
        "fields": [
            {
                "name": "L1_IBUS3_MISS_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of missing when bus3 accesses L1-ICache3."
            }
        ]
    },
    "1072759224": {
        "name": "L1_IBUS3_ACS_CONFLICT_CNT",
        "address": 1072759224,
        "size": 32,
        "access": "",
        "desc": "L1-ICache bus3 Conflict-Access Counter register",
        "fields": [
            {
                "name": "L1_IBUS3_CONFLICT_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of access-conflicts when bus3 accesses L1-ICache3."
            }
        ]
    },
    "1072759228": {
        "name": "L1_IBUS3_ACS_NXTLVL_RD_CNT",
        "address": 1072759228,
        "size": 32,
        "access": "",
        "desc": "L1-ICache bus3 Next-Level-Access Counter register",
        "fields": [
            {
                "name": "L1_IBUS3_NXTLVL_RD_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of times that L1-ICache accesses L2-Cache due to bus3 accessing L1-ICache3."
            }
        ]
    },
    "1072759232": {
        "name": "L1_DBUS0_ACS_HIT_CNT",
        "address": 1072759232,
        "size": 32,
        "access": "",
        "desc": "L1-DCache bus0 Hit-Access Counter register",
        "fields": [
            {
                "name": "L1_DBUS0_HIT_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of hits when bus0 accesses L1-DCache."
            }
        ]
    },
    "1072759236": {
        "name": "L1_DBUS0_ACS_MISS_CNT",
        "address": 1072759236,
        "size": 32,
        "access": "",
        "desc": "L1-DCache bus0 Miss-Access Counter register",
        "fields": [
            {
                "name": "L1_DBUS0_MISS_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of missing when bus0 accesses L1-DCache."
            }
        ]
    },
    "1072759240": {
        "name": "L1_DBUS0_ACS_CONFLICT_CNT",
        "address": 1072759240,
        "size": 32,
        "access": "",
        "desc": "L1-DCache bus0 Conflict-Access Counter register",
        "fields": [
            {
                "name": "L1_DBUS0_CONFLICT_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of access-conflicts when bus0 accesses L1-DCache."
            }
        ]
    },
    "1072759244": {
        "name": "L1_DBUS0_ACS_NXTLVL_RD_CNT",
        "address": 1072759244,
        "size": 32,
        "access": "",
        "desc": "L1-DCache bus0 Next-Level-Access Counter register",
        "fields": [
            {
                "name": "L1_DBUS0_NXTLVL_RD_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of times that L1-DCache accesses L2-Cache due to bus0 accessing L1-DCache."
            }
        ]
    },
    "1072759248": {
        "name": "L1_DBUS0_ACS_NXTLVL_WR_CNT",
        "address": 1072759248,
        "size": 32,
        "access": "",
        "desc": "L1-DCache bus0 WB-Access Counter register",
        "fields": [
            {
                "name": "L1_DBUS0_NXTLVL_WR_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of write back when bus0 accesses L1-DCache."
            }
        ]
    },
    "1072759252": {
        "name": "L1_DBUS1_ACS_HIT_CNT",
        "address": 1072759252,
        "size": 32,
        "access": "",
        "desc": "L1-DCache bus1 Hit-Access Counter register",
        "fields": [
            {
                "name": "L1_DBUS1_HIT_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of hits when bus1 accesses L1-DCache."
            }
        ]
    },
    "1072759256": {
        "name": "L1_DBUS1_ACS_MISS_CNT",
        "address": 1072759256,
        "size": 32,
        "access": "",
        "desc": "L1-DCache bus1 Miss-Access Counter register",
        "fields": [
            {
                "name": "L1_DBUS1_MISS_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of missing when bus1 accesses L1-DCache."
            }
        ]
    },
    "1072759260": {
        "name": "L1_DBUS1_ACS_CONFLICT_CNT",
        "address": 1072759260,
        "size": 32,
        "access": "",
        "desc": "L1-DCache bus1 Conflict-Access Counter register",
        "fields": [
            {
                "name": "L1_DBUS1_CONFLICT_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of access-conflicts when bus1 accesses L1-DCache."
            }
        ]
    },
    "1072759264": {
        "name": "L1_DBUS1_ACS_NXTLVL_RD_CNT",
        "address": 1072759264,
        "size": 32,
        "access": "",
        "desc": "L1-DCache bus1 Next-Level-Access Counter register",
        "fields": [
            {
                "name": "L1_DBUS1_NXTLVL_RD_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of times that L1-DCache accesses L2-Cache due to bus1 accessing L1-DCache."
            }
        ]
    },
    "1072759268": {
        "name": "L1_DBUS1_ACS_NXTLVL_WR_CNT",
        "address": 1072759268,
        "size": 32,
        "access": "",
        "desc": "L1-DCache bus1 WB-Access Counter register",
        "fields": [
            {
                "name": "L1_DBUS1_NXTLVL_WR_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of write back when bus1 accesses L1-DCache."
            }
        ]
    },
    "1072759272": {
        "name": "L1_DBUS2_ACS_HIT_CNT",
        "address": 1072759272,
        "size": 32,
        "access": "",
        "desc": "L1-DCache bus2 Hit-Access Counter register",
        "fields": [
            {
                "name": "L1_DBUS2_HIT_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of hits when bus2 accesses L1-DCache."
            }
        ]
    },
    "1072759276": {
        "name": "L1_DBUS2_ACS_MISS_CNT",
        "address": 1072759276,
        "size": 32,
        "access": "",
        "desc": "L1-DCache bus2 Miss-Access Counter register",
        "fields": [
            {
                "name": "L1_DBUS2_MISS_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of missing when bus2 accesses L1-DCache."
            }
        ]
    },
    "1072759280": {
        "name": "L1_DBUS2_ACS_CONFLICT_CNT",
        "address": 1072759280,
        "size": 32,
        "access": "",
        "desc": "L1-DCache bus2 Conflict-Access Counter register",
        "fields": [
            {
                "name": "L1_DBUS2_CONFLICT_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of access-conflicts when bus2 accesses L1-DCache."
            }
        ]
    },
    "1072759284": {
        "name": "L1_DBUS2_ACS_NXTLVL_RD_CNT",
        "address": 1072759284,
        "size": 32,
        "access": "",
        "desc": "L1-DCache bus2 Next-Level-Access Counter register",
        "fields": [
            {
                "name": "L1_DBUS2_NXTLVL_RD_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of times that L1-DCache accesses L2-Cache due to bus2 accessing L1-DCache."
            }
        ]
    },
    "1072759288": {
        "name": "L1_DBUS2_ACS_NXTLVL_WR_CNT",
        "address": 1072759288,
        "size": 32,
        "access": "",
        "desc": "L1-DCache bus2 WB-Access Counter register",
        "fields": [
            {
                "name": "L1_DBUS2_NXTLVL_WR_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of write back when bus2 accesses L1-DCache."
            }
        ]
    },
    "1072759292": {
        "name": "L1_DBUS3_ACS_HIT_CNT",
        "address": 1072759292,
        "size": 32,
        "access": "",
        "desc": "L1-DCache bus3 Hit-Access Counter register",
        "fields": [
            {
                "name": "L1_DBUS3_HIT_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of hits when bus3 accesses L1-DCache."
            }
        ]
    },
    "1072759296": {
        "name": "L1_DBUS3_ACS_MISS_CNT",
        "address": 1072759296,
        "size": 32,
        "access": "",
        "desc": "L1-DCache bus3 Miss-Access Counter register",
        "fields": [
            {
                "name": "L1_DBUS3_MISS_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of missing when bus3 accesses L1-DCache."
            }
        ]
    },
    "1072759300": {
        "name": "L1_DBUS3_ACS_CONFLICT_CNT",
        "address": 1072759300,
        "size": 32,
        "access": "",
        "desc": "L1-DCache bus3 Conflict-Access Counter register",
        "fields": [
            {
                "name": "L1_DBUS3_CONFLICT_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of access-conflicts when bus3 accesses L1-DCache."
            }
        ]
    },
    "1072759304": {
        "name": "L1_DBUS3_ACS_NXTLVL_RD_CNT",
        "address": 1072759304,
        "size": 32,
        "access": "",
        "desc": "L1-DCache bus3 Next-Level-Access Counter register",
        "fields": [
            {
                "name": "L1_DBUS3_NXTLVL_RD_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of times that L1-DCache accesses L2-Cache due to bus3 accessing L1-DCache."
            }
        ]
    },
    "1072759308": {
        "name": "L1_DBUS3_ACS_NXTLVL_WR_CNT",
        "address": 1072759308,
        "size": 32,
        "access": "",
        "desc": "L1-DCache bus3 WB-Access Counter register",
        "fields": [
            {
                "name": "L1_DBUS3_NXTLVL_WR_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of write back when bus0 accesses L1-DCache."
            }
        ]
    },
    "1072759312": {
        "name": "L1_ICACHE0_ACS_FAIL_ID_ATTR",
        "address": 1072759312,
        "size": 32,
        "access": "",
        "desc": "L1-ICache0 Access Fail ID/attribution information register",
        "fields": [
            {
                "name": "L1_ICACHE0_FAIL_ID",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "The register records the ID of fail-access when cache0 accesses L1-ICache."
            },
            {
                "name": "L1_ICACHE0_FAIL_ATTR",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "The register records the attribution of fail-access when cache0 accesses L1-ICache."
            }
        ]
    },
    "1072759316": {
        "name": "L1_ICACHE0_ACS_FAIL_ADDR",
        "address": 1072759316,
        "size": 32,
        "access": "",
        "desc": "L1-ICache0 Access Fail Address information register",
        "fields": [
            {
                "name": "L1_ICACHE0_FAIL_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the address of fail-access when cache0 accesses L1-ICache."
            }
        ]
    },
    "1072759320": {
        "name": "L1_ICACHE1_ACS_FAIL_ID_ATTR",
        "address": 1072759320,
        "size": 32,
        "access": "",
        "desc": "L1-ICache0 Access Fail ID/attribution information register",
        "fields": [
            {
                "name": "L1_ICACHE1_FAIL_ID",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "The register records the ID of fail-access when cache1 accesses L1-ICache."
            },
            {
                "name": "L1_ICACHE1_FAIL_ATTR",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "The register records the attribution of fail-access when cache1 accesses L1-ICache."
            }
        ]
    },
    "1072759324": {
        "name": "L1_ICACHE1_ACS_FAIL_ADDR",
        "address": 1072759324,
        "size": 32,
        "access": "",
        "desc": "L1-ICache0 Access Fail Address information register",
        "fields": [
            {
                "name": "L1_ICACHE1_FAIL_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the address of fail-access when cache1 accesses L1-ICache."
            }
        ]
    },
    "1072759328": {
        "name": "L1_ICACHE2_ACS_FAIL_ID_ATTR",
        "address": 1072759328,
        "size": 32,
        "access": "",
        "desc": "L1-ICache0 Access Fail ID/attribution information register",
        "fields": [
            {
                "name": "L1_ICACHE2_FAIL_ID",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "The register records the ID of fail-access when cache2 accesses L1-ICache."
            },
            {
                "name": "L1_ICACHE2_FAIL_ATTR",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "The register records the attribution of fail-access when cache2 accesses L1-ICache."
            }
        ]
    },
    "1072759332": {
        "name": "L1_ICACHE2_ACS_FAIL_ADDR",
        "address": 1072759332,
        "size": 32,
        "access": "",
        "desc": "L1-ICache0 Access Fail Address information register",
        "fields": [
            {
                "name": "L1_ICACHE2_FAIL_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the address of fail-access when cache2 accesses L1-ICache."
            }
        ]
    },
    "1072759336": {
        "name": "L1_ICACHE3_ACS_FAIL_ID_ATTR",
        "address": 1072759336,
        "size": 32,
        "access": "",
        "desc": "L1-ICache0 Access Fail ID/attribution information register",
        "fields": [
            {
                "name": "L1_ICACHE3_FAIL_ID",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "The register records the ID of fail-access when cache3 accesses L1-ICache."
            },
            {
                "name": "L1_ICACHE3_FAIL_ATTR",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "The register records the attribution of fail-access when cache3 accesses L1-ICache."
            }
        ]
    },
    "1072759340": {
        "name": "L1_ICACHE3_ACS_FAIL_ADDR",
        "address": 1072759340,
        "size": 32,
        "access": "",
        "desc": "L1-ICache0 Access Fail Address information register",
        "fields": [
            {
                "name": "L1_ICACHE3_FAIL_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the address of fail-access when cache3 accesses L1-ICache."
            }
        ]
    },
    "1072759344": {
        "name": "L1_DCACHE_ACS_FAIL_ID_ATTR",
        "address": 1072759344,
        "size": 32,
        "access": "",
        "desc": "L1-DCache Access Fail ID/attribution information register",
        "fields": [
            {
                "name": "L1_DCACHE_FAIL_ID",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "The register records the ID of fail-access when cache accesses L1-DCache."
            },
            {
                "name": "L1_DCACHE_FAIL_ATTR",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "The register records the attribution of fail-access when cache accesses L1-DCache."
            }
        ]
    },
    "1072759348": {
        "name": "L1_DCACHE_ACS_FAIL_ADDR",
        "address": 1072759348,
        "size": 32,
        "access": "",
        "desc": "L1-DCache Access Fail Address information register",
        "fields": [
            {
                "name": "L1_DCACHE_FAIL_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the address of fail-access when cache accesses L1-DCache."
            }
        ]
    },
    "1072759352": {
        "name": "SYNC_L1_CACHE_PRELOAD_INT_ENA",
        "address": 1072759352,
        "size": 32,
        "access": "",
        "desc": "L1-Cache Access Fail Interrupt enable register",
        "fields": [
            {
                "name": "L1_ICACHE0_PLD_DONE_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to enable interrupt of L1-ICache0 preload-operation. If preload operation is done, interrupt occurs."
            },
            {
                "name": "L1_ICACHE1_PLD_DONE_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to enable interrupt of L1-ICache1 preload-operation. If preload operation is done, interrupt occurs."
            },
            {
                "name": "L1_ICACHE2_PLD_DONE_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_ICACHE3_PLD_DONE_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_DCACHE_PLD_DONE_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The bit is used to enable interrupt of L1-DCache preload-operation. If preload operation is done, interrupt occurs."
            },
            {
                "name": "SYNC_DONE_INT_ENA",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The bit is used to enable interrupt of Cache sync-operation done."
            },
            {
                "name": "L1_ICACHE0_PLD_ERR_INT_ENA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The bit is used to enable interrupt of L1-ICache0 preload-operation error."
            },
            {
                "name": "L1_ICACHE1_PLD_ERR_INT_ENA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The bit is used to enable interrupt of L1-ICache1 preload-operation error."
            },
            {
                "name": "L1_ICACHE2_PLD_ERR_INT_ENA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_ICACHE3_PLD_ERR_INT_ENA",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_DCACHE_PLD_ERR_INT_ENA",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The bit is used to enable interrupt of L1-DCache preload-operation error."
            },
            {
                "name": "SYNC_ERR_INT_ENA",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The bit is used to enable interrupt of Cache sync-operation error."
            }
        ]
    },
    "1072759356": {
        "name": "SYNC_L1_CACHE_PRELOAD_INT_CLR",
        "address": 1072759356,
        "size": 32,
        "access": "",
        "desc": "Sync Preload operation Interrupt clear register",
        "fields": [
            {
                "name": "L1_ICACHE0_PLD_DONE_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to clear interrupt that occurs only when L1-ICache0 preload-operation is done."
            },
            {
                "name": "L1_ICACHE1_PLD_DONE_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to clear interrupt that occurs only when L1-ICache1 preload-operation is done."
            },
            {
                "name": "L1_ICACHE2_PLD_DONE_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_ICACHE3_PLD_DONE_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_DCACHE_PLD_DONE_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The bit is used to clear interrupt that occurs only when L1-DCache preload-operation is done."
            },
            {
                "name": "SYNC_DONE_INT_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The bit is used to clear interrupt that occurs only when Cache sync-operation is done."
            },
            {
                "name": "L1_ICACHE0_PLD_ERR_INT_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The bit is used to clear interrupt of L1-ICache0 preload-operation error."
            },
            {
                "name": "L1_ICACHE1_PLD_ERR_INT_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The bit is used to clear interrupt of L1-ICache1 preload-operation error."
            },
            {
                "name": "L1_ICACHE2_PLD_ERR_INT_CLR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_ICACHE3_PLD_ERR_INT_CLR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_DCACHE_PLD_ERR_INT_CLR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The bit is used to clear interrupt of L1-DCache preload-operation error."
            },
            {
                "name": "SYNC_ERR_INT_CLR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The bit is used to clear interrupt of Cache sync-operation error."
            }
        ]
    },
    "1072759360": {
        "name": "SYNC_L1_CACHE_PRELOAD_INT_RAW",
        "address": 1072759360,
        "size": 32,
        "access": "",
        "desc": "Sync Preload operation Interrupt raw register",
        "fields": [
            {
                "name": "L1_ICACHE0_PLD_DONE_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw bit of the interrupt that occurs only when L1-ICache0 preload-operation is done."
            },
            {
                "name": "L1_ICACHE1_PLD_DONE_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw bit of the interrupt that occurs only when L1-ICache1 preload-operation is done."
            },
            {
                "name": "L1_ICACHE2_PLD_DONE_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_ICACHE3_PLD_DONE_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_DCACHE_PLD_DONE_INT_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The raw bit of the interrupt that occurs only when L1-DCache preload-operation is done."
            },
            {
                "name": "SYNC_DONE_INT_RAW",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The raw bit of the interrupt that occurs only when Cache sync-operation is done."
            },
            {
                "name": "L1_ICACHE0_PLD_ERR_INT_RAW",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The raw bit of the interrupt that occurs only when L1-ICache0 preload-operation error occurs."
            },
            {
                "name": "L1_ICACHE1_PLD_ERR_INT_RAW",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The raw bit of the interrupt that occurs only when L1-ICache1 preload-operation error occurs."
            },
            {
                "name": "L1_ICACHE2_PLD_ERR_INT_RAW",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_ICACHE3_PLD_ERR_INT_RAW",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_DCACHE_PLD_ERR_INT_RAW",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The raw bit of the interrupt that occurs only when L1-DCache preload-operation error occurs."
            },
            {
                "name": "SYNC_ERR_INT_RAW",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The raw bit of the interrupt that occurs only when Cache sync-operation error occurs."
            }
        ]
    },
    "1072759364": {
        "name": "SYNC_L1_CACHE_PRELOAD_INT_ST",
        "address": 1072759364,
        "size": 32,
        "access": "",
        "desc": "L1-Cache Access Fail Interrupt status register",
        "fields": [
            {
                "name": "L1_ICACHE0_PLD_DONE_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit indicates the status of the interrupt that occurs only when L1-ICache0 preload-operation is done."
            },
            {
                "name": "L1_ICACHE1_PLD_DONE_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit indicates the status of the interrupt that occurs only when L1-ICache1 preload-operation is done."
            },
            {
                "name": "L1_ICACHE2_PLD_DONE_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_ICACHE3_PLD_DONE_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_DCACHE_PLD_DONE_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The bit indicates the status of the interrupt that occurs only when L1-DCache preload-operation is done."
            },
            {
                "name": "SYNC_DONE_INT_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The bit indicates the status of the interrupt that occurs only when Cache sync-operation is done."
            },
            {
                "name": "L1_ICACHE0_PLD_ERR_INT_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The bit indicates the status of the interrupt of L1-ICache0 preload-operation error."
            },
            {
                "name": "L1_ICACHE1_PLD_ERR_INT_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The bit indicates the status of the interrupt of L1-ICache1 preload-operation error."
            },
            {
                "name": "L1_ICACHE2_PLD_ERR_INT_ST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_ICACHE3_PLD_ERR_INT_ST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_DCACHE_PLD_ERR_INT_ST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The bit indicates the status of the interrupt of L1-DCache preload-operation error."
            },
            {
                "name": "SYNC_ERR_INT_ST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The bit indicates the status of the interrupt of Cache sync-operation error."
            }
        ]
    },
    "1072759368": {
        "name": "SYNC_L1_CACHE_PRELOAD_EXCEPTION",
        "address": 1072759368,
        "size": 32,
        "access": "",
        "desc": "Cache Sync/Preload Operation exception register",
        "fields": [
            {
                "name": "L1_ICACHE0_PLD_ERR_CODE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "The value 2 is Only available which means preload size is error in L1-ICache0."
            },
            {
                "name": "L1_ICACHE1_PLD_ERR_CODE",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "The value 2 is Only available which means preload size is error in L1-ICache1."
            },
            {
                "name": "L1_ICACHE2_PLD_ERR_CODE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "L1_ICACHE3_PLD_ERR_CODE",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "L1_DCACHE_PLD_ERR_CODE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "The value 2 is Only available which means preload size is error in L1-DCache."
            },
            {
                "name": "SYNC_ERR_CODE",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "The values 0-2 are available which means sync map, command conflict and size are error in Cache System."
            }
        ]
    },
    "1072759372": {
        "name": "L1_CACHE_SYNC_RST_CTRL",
        "address": 1072759372,
        "size": 32,
        "access": "",
        "desc": "Cache Sync Reset control register",
        "fields": [
            {
                "name": "L1_ICACHE0_SYNC_RST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "set this bit to reset sync-logic inside L1-ICache0. Recommend that this should only be used to initialize sync-logic when some fatal error of sync-logic occurs."
            },
            {
                "name": "L1_ICACHE1_SYNC_RST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "set this bit to reset sync-logic inside L1-ICache1. Recommend that this should only be used to initialize sync-logic when some fatal error of sync-logic occurs."
            },
            {
                "name": "L1_ICACHE2_SYNC_RST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_ICACHE3_SYNC_RST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_DCACHE_SYNC_RST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "set this bit to reset sync-logic inside L1-DCache. Recommend that this should only be used to initialize sync-logic when some fatal error of sync-logic occurs."
            }
        ]
    },
    "1072759376": {
        "name": "L1_CACHE_PRELOAD_RST_CTRL",
        "address": 1072759376,
        "size": 32,
        "access": "",
        "desc": "Cache Preload Reset control register",
        "fields": [
            {
                "name": "L1_ICACHE0_PLD_RST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "set this bit to reset preload-logic inside L1-ICache0. Recommend that this should only be used to initialize preload-logic when some fatal error of preload-logic occurs."
            },
            {
                "name": "L1_ICACHE1_PLD_RST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "set this bit to reset preload-logic inside L1-ICache1. Recommend that this should only be used to initialize preload-logic when some fatal error of preload-logic occurs."
            },
            {
                "name": "L1_ICACHE2_PLD_RST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_ICACHE3_PLD_RST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_DCACHE_PLD_RST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "set this bit to reset preload-logic inside L1-DCache. Recommend that this should only be used to initialize preload-logic when some fatal error of preload-logic occurs."
            }
        ]
    },
    "1072759380": {
        "name": "L1_CACHE_AUTOLOAD_BUF_CLR_CTRL",
        "address": 1072759380,
        "size": 32,
        "access": "",
        "desc": "Cache Autoload buffer clear control register",
        "fields": [
            {
                "name": "L1_ICACHE0_ALD_BUF_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "set this bit to clear autoload-buffer inside L1-ICache0. If this bit is active, autoload will not work in L1-ICache0. This bit should not be active when autoload works in L1-ICache0."
            },
            {
                "name": "L1_ICACHE1_ALD_BUF_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "set this bit to clear autoload-buffer inside L1-ICache1. If this bit is active, autoload will not work in L1-ICache1. This bit should not be active when autoload works in L1-ICache1."
            },
            {
                "name": "L1_ICACHE2_ALD_BUF_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_ICACHE3_ALD_BUF_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_DCACHE_ALD_BUF_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "set this bit to clear autoload-buffer inside L1-DCache. If this bit is active, autoload will not work in L1-DCache. This bit should not be active when autoload works in L1-DCache."
            }
        ]
    },
    "1072759384": {
        "name": "L1_UNALLOCATE_BUFFER_CLEAR",
        "address": 1072759384,
        "size": 32,
        "access": "",
        "desc": "Unallocate request buffer clear registers",
        "fields": [
            {
                "name": "L1_ICACHE0_UNALLOC_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to clear the unallocate request buffer of l1 icache0 where the unallocate request is responsed but not completed."
            },
            {
                "name": "L1_ICACHE1_UNALLOC_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to clear the unallocate request buffer of l1 icache1 where the unallocate request is responsed but not completed."
            },
            {
                "name": "L1_ICACHE2_UNALLOC_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_ICACHE3_UNALLOC_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_DCACHE_UNALLOC_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The bit is used to clear the unallocate request buffer of l1 dcache where the unallocate request is responsed but not completed."
            }
        ]
    },
    "1072759388": {
        "name": "L1_CACHE_OBJECT_CTRL",
        "address": 1072759388,
        "size": 32,
        "access": "",
        "desc": "Cache Tag and Data memory Object control register",
        "fields": [
            {
                "name": "L1_ICACHE0_TAG_OBJECT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to set L1-ICache0 tag memory as object. This bit should be onehot with the others fields inside this register."
            },
            {
                "name": "L1_ICACHE1_TAG_OBJECT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to set L1-ICache1 tag memory as object. This bit should be onehot with the others fields inside this register."
            },
            {
                "name": "L1_ICACHE2_TAG_OBJECT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_ICACHE3_TAG_OBJECT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_DCACHE_TAG_OBJECT",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to set L1-DCache tag memory as object. This bit should be onehot with the others fields inside this register."
            },
            {
                "name": "L1_ICACHE0_MEM_OBJECT",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Set this bit to set L1-ICache0 data memory as object. This bit should be onehot with the others fields inside this register."
            },
            {
                "name": "L1_ICACHE1_MEM_OBJECT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Set this bit to set L1-ICache1 data memory as object. This bit should be onehot with the others fields inside this register."
            },
            {
                "name": "L1_ICACHE2_MEM_OBJECT",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_ICACHE3_MEM_OBJECT",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L1_DCACHE_MEM_OBJECT",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Set this bit to set L1-DCache data memory as object. This bit should be onehot with the others fields inside this register."
            }
        ]
    },
    "1072759392": {
        "name": "L1_CACHE_WAY_OBJECT",
        "address": 1072759392,
        "size": 32,
        "access": "",
        "desc": "Cache Tag and Data memory way register",
        "fields": [
            {
                "name": "L1_CACHE_WAY_OBJECT",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Set this bits to select which way of the tag-object will be accessed. 0: way0, 1: way1, 2: way2, 3: way3, ?, 7: way7."
            }
        ]
    },
    "1072759396": {
        "name": "L1_CACHE_VADDR",
        "address": 1072759396,
        "size": 32,
        "access": "",
        "desc": "Cache Vaddr register",
        "fields": [
            {
                "name": "L1_CACHE_VADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Those bits stores the virtual address which will decide where inside the specified tag memory object will be accessed."
            }
        ]
    },
    "1072759400": {
        "name": "L1_CACHE_DEBUG_BUS",
        "address": 1072759400,
        "size": 32,
        "access": "",
        "desc": "Cache Tag/data memory content register",
        "fields": [
            {
                "name": "L1_CACHE_DEBUG_BUS",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This is a constant place where we can write data to or read data from the tag/data memory on the specified cache."
            }
        ]
    },
    "1072759404": {
        "name": "LEVEL_SPLIT0",
        "address": 1072759404,
        "size": 32,
        "access": "",
        "desc": "USED TO SPLIT L1 CACHE AND L2 CACHE",
        "fields": [
            {
                "name": "LEVEL_SPLIT0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Reserved"
            }
        ]
    },
    "1072759408": {
        "name": "L2_CACHE_CTRL",
        "address": 1072759408,
        "size": 32,
        "access": "",
        "desc": "L2 Cache(L2-Cache) control register",
        "fields": [
            {
                "name": "L2_CACHE_SHUT_DMA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The bit is used to disable DMA access L2-Cache, 0: enable, 1: disable"
            },
            {
                "name": "L2_CACHE_UNDEF_OP",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Reserved"
            }
        ]
    },
    "1072759412": {
        "name": "L2_BYPASS_CACHE_CONF",
        "address": 1072759412,
        "size": 32,
        "access": "",
        "desc": "Bypass Cache configure register",
        "fields": [
            {
                "name": "BYPASS_L2_CACHE_EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The bit is used to enable bypass L2-Cache. 0: disable bypass, 1: enable bypass."
            }
        ]
    },
    "1072759416": {
        "name": "L2_CACHE_CACHESIZE_CONF",
        "address": 1072759416,
        "size": 32,
        "access": "",
        "desc": "L2 Cache CacheSize mode configure register",
        "fields": [
            {
                "name": "L2_CACHE_CACHESIZE_256",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The field is used to configure cachesize of L2-Cache as 256 bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L2_CACHE_CACHESIZE_512",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The field is used to configure cachesize of L2-Cache as 512 bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L2_CACHE_CACHESIZE_1K",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The field is used to configure cachesize of L2-Cache as 1k bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L2_CACHE_CACHESIZE_2K",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The field is used to configure cachesize of L2-Cache as 2k bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L2_CACHE_CACHESIZE_4K",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The field is used to configure cachesize of L2-Cache as 4k bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L2_CACHE_CACHESIZE_8K",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The field is used to configure cachesize of L2-Cache as 8k bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L2_CACHE_CACHESIZE_16K",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The field is used to configure cachesize of L2-Cache as 16k bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L2_CACHE_CACHESIZE_32K",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The field is used to configure cachesize of L2-Cache as 32k bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L2_CACHE_CACHESIZE_64K",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The field is used to configure cachesize of L2-Cache as 64k bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L2_CACHE_CACHESIZE_128K",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The field is used to configure cachesize of L2-Cache as 128k bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L2_CACHE_CACHESIZE_256K",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The field is used to configure cachesize of L2-Cache as 256k bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L2_CACHE_CACHESIZE_512K",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The field is used to configure cachesize of L2-Cache as 512k bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L2_CACHE_CACHESIZE_1024K",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The field is used to configure cachesize of L2-Cache as 1024k bytes. This field and all other fields within this register is onehot."
            }
        ]
    },
    "1072759420": {
        "name": "L2_CACHE_BLOCKSIZE_CONF",
        "address": 1072759420,
        "size": 32,
        "access": "",
        "desc": "L2 Cache BlockSize mode configure register",
        "fields": [
            {
                "name": "L2_CACHE_BLOCKSIZE_8",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The field is used to configureblocksize of L2-Cache as 8 bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L2_CACHE_BLOCKSIZE_16",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The field is used to configureblocksize of L2-Cache as 16 bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L2_CACHE_BLOCKSIZE_32",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The field is used to configureblocksize of L2-Cache as 32 bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L2_CACHE_BLOCKSIZE_64",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The field is used to configureblocksize of L2-Cache as 64 bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L2_CACHE_BLOCKSIZE_128",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The field is used to configureblocksize of L2-Cache as 128 bytes. This field and all other fields within this register is onehot."
            },
            {
                "name": "L2_CACHE_BLOCKSIZE_256",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The field is used to configureblocksize of L2-Cache as 256 bytes. This field and all other fields within this register is onehot."
            }
        ]
    },
    "1072759424": {
        "name": "L2_CACHE_WRAP_AROUND_CTRL",
        "address": 1072759424,
        "size": 32,
        "access": "",
        "desc": "Cache wrap around control register",
        "fields": [
            {
                "name": "L2_CACHE_WRAP",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Set this bit as 1 to enable L2-Cache wrap around mode."
            }
        ]
    },
    "1072759428": {
        "name": "L2_CACHE_TAG_MEM_POWER_CTRL",
        "address": 1072759428,
        "size": 32,
        "access": "",
        "desc": "Cache tag memory power control register",
        "fields": [
            {
                "name": "L2_CACHE_TAG_MEM_FORCE_ON",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "The bit is used to close clock gating of  L2-Cache tag memory. 1: close gating, 0: open clock gating."
            },
            {
                "name": "L2_CACHE_TAG_MEM_FORCE_PD",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "The bit is used to power L2-Cache tag memory down. 0: follow rtc_lslp, 1: power down"
            },
            {
                "name": "L2_CACHE_TAG_MEM_FORCE_PU",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "The bit is used to power L2-Cache tag memory up. 0: follow rtc_lslp, 1: power up"
            }
        ]
    },
    "1072759432": {
        "name": "L2_CACHE_DATA_MEM_POWER_CTRL",
        "address": 1072759432,
        "size": 32,
        "access": "",
        "desc": "Cache data memory power control register",
        "fields": [
            {
                "name": "L2_CACHE_DATA_MEM_FORCE_ON",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "The bit is used to close clock gating of  L2-Cache data memory. 1: close gating, 0: open clock gating."
            },
            {
                "name": "L2_CACHE_DATA_MEM_FORCE_PD",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "The bit is used to power L2-Cache data memory down. 0: follow rtc_lslp, 1: power down"
            },
            {
                "name": "L2_CACHE_DATA_MEM_FORCE_PU",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "The bit is used to power L2-Cache data memory up. 0: follow rtc_lslp, 1: power up"
            }
        ]
    },
    "1072759436": {
        "name": "L2_CACHE_FREEZE_CTRL",
        "address": 1072759436,
        "size": 32,
        "access": "",
        "desc": "Cache Freeze control register",
        "fields": [
            {
                "name": "L2_CACHE_FREEZE_EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "The bit is used to enable freeze operation on L2-Cache. It can be cleared by software."
            },
            {
                "name": "L2_CACHE_FREEZE_MODE",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "The bit is used to configure mode of freeze operation L2-Cache. 0: a miss-access will not stuck. 1: a miss-access will stuck."
            },
            {
                "name": "L2_CACHE_FREEZE_DONE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "The bit is used to indicate whether freeze operation on L2-Cache is finished or not. 0: not finished. 1: finished."
            }
        ]
    },
    "1072759440": {
        "name": "L2_CACHE_DATA_MEM_ACS_CONF",
        "address": 1072759440,
        "size": 32,
        "access": "",
        "desc": "Cache data memory access configure register",
        "fields": [
            {
                "name": "L2_CACHE_DATA_MEM_RD_EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "The bit is used to enable config-bus read L2-Cache data memoryory. 0: disable, 1: enable."
            },
            {
                "name": "L2_CACHE_DATA_MEM_WR_EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "The bit is used to enable config-bus write L2-Cache data memoryory. 0: disable, 1: enable."
            }
        ]
    },
    "1072759444": {
        "name": "L2_CACHE_TAG_MEM_ACS_CONF",
        "address": 1072759444,
        "size": 32,
        "access": "",
        "desc": "Cache tag memory access configure register",
        "fields": [
            {
                "name": "L2_CACHE_TAG_MEM_RD_EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "The bit is used to enable config-bus read L2-Cache tag memoryory. 0: disable, 1: enable."
            },
            {
                "name": "L2_CACHE_TAG_MEM_WR_EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "The bit is used to enable config-bus write L2-Cache tag memoryory. 0: disable, 1: enable."
            }
        ]
    },
    "1072759448": {
        "name": "L2_CACHE_PRELOCK_CONF",
        "address": 1072759448,
        "size": 32,
        "access": "",
        "desc": "L2 Cache prelock configure register",
        "fields": [
            {
                "name": "L2_CACHE_PRELOCK_SCT0_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to enable the first section of prelock function on L2-Cache."
            },
            {
                "name": "L2_CACHE_PRELOCK_SCT1_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to enable the second section of prelock function on L2-Cache."
            },
            {
                "name": "L2_CACHE_PRELOCK_RGID",
                "bitOffset": 2,
                "bitWidth": 4,
                "desc": "The bit is used to set  the gid of l2 cache prelock."
            }
        ]
    },
    "1072759452": {
        "name": "L2_CACHE_PRELOCK_SCT0_ADDR",
        "address": 1072759452,
        "size": 32,
        "access": "",
        "desc": "L2 Cache prelock section0 address configure register",
        "fields": [
            {
                "name": "L2_CACHE_PRELOCK_SCT0_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Those bits are used to configure the start virtual address of the first section of prelock on L2-Cache, which should be used together with L2_CACHE_PRELOCK_SCT0_SIZE_REG"
            }
        ]
    },
    "1072759456": {
        "name": "L2_CACHE_PRELOCK_SCT1_ADDR",
        "address": 1072759456,
        "size": 32,
        "access": "",
        "desc": "L2 Cache prelock section1 address configure register",
        "fields": [
            {
                "name": "L2_CACHE_PRELOCK_SCT1_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Those bits are used to configure the start virtual address of the second section of prelock on L2-Cache, which should be used together with L2_CACHE_PRELOCK_SCT1_SIZE_REG"
            }
        ]
    },
    "1072759460": {
        "name": "L2_CACHE_PRELOCK_SCT_SIZE",
        "address": 1072759460,
        "size": 32,
        "access": "",
        "desc": "L2 Cache prelock section size configure register",
        "fields": [
            {
                "name": "L2_CACHE_PRELOCK_SCT0_SIZE",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Those bits are used to configure the size of the first section of prelock on L2-Cache, which should be used together with L2_CACHE_PRELOCK_SCT0_ADDR_REG"
            },
            {
                "name": "L2_CACHE_PRELOCK_SCT1_SIZE",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Those bits are used to configure the size of the second section of prelock on L2-Cache, which should be used together with L2_CACHE_PRELOCK_SCT1_ADDR_REG"
            }
        ]
    },
    "1072759464": {
        "name": "L2_CACHE_PRELOAD_CTRL",
        "address": 1072759464,
        "size": 32,
        "access": "",
        "desc": "L2 Cache preload-operation control register",
        "fields": [
            {
                "name": "L2_CACHE_PRELOAD_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to enable preload operation on L2-Cache. It will be cleared by hardware automatically after preload operation is done."
            },
            {
                "name": "L2_CACHE_PRELOAD_DONE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to indicate whether preload operation is finished or not. 0: not finished. 1: finished."
            },
            {
                "name": "L2_CACHE_PRELOAD_ORDER",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The bit is used to configure the direction of preload operation. 0: ascending, 1: descending."
            },
            {
                "name": "L2_CACHE_PRELOAD_RGID",
                "bitOffset": 3,
                "bitWidth": 4,
                "desc": "The bit is used to set  the gid of l2 cache preload."
            }
        ]
    },
    "1072759468": {
        "name": "L2_CACHE_PRELOAD_ADDR",
        "address": 1072759468,
        "size": 32,
        "access": "",
        "desc": "L2 Cache preload address configure register",
        "fields": [
            {
                "name": "L2_CACHE_PRELOAD_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Those bits are used to configure the start virtual address of preload on L2-Cache, which should be used together with L2_CACHE_PRELOAD_SIZE_REG"
            }
        ]
    },
    "1072759472": {
        "name": "L2_CACHE_PRELOAD_SIZE",
        "address": 1072759472,
        "size": 32,
        "access": "",
        "desc": "L2 Cache preload size configure register",
        "fields": [
            {
                "name": "L2_CACHE_PRELOAD_SIZE",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Those bits are used to configure the size of the first section of prelock on L2-Cache, which should be used together with L2_CACHE_PRELOAD_ADDR_REG"
            }
        ]
    },
    "1072759476": {
        "name": "L2_CACHE_AUTOLOAD_CTRL",
        "address": 1072759476,
        "size": 32,
        "access": "",
        "desc": "L2 Cache autoload-operation control register",
        "fields": [
            {
                "name": "L2_CACHE_AUTOLOAD_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to enable and disable autoload operation on L2-Cache.  1: enable, 0: disable."
            },
            {
                "name": "L2_CACHE_AUTOLOAD_DONE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to indicate whether autoload operation on L2-Cache is finished or not. 0: not finished. 1: finished."
            },
            {
                "name": "L2_CACHE_AUTOLOAD_ORDER",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The bit is used to configure the direction of autoload operation on L2-Cache. 0: ascending. 1: descending."
            },
            {
                "name": "L2_CACHE_AUTOLOAD_TRIGGER_MODE",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "The field is used to configure trigger mode of autoload operation on L2-Cache. 0/3: miss-trigger, 1: hit-trigger, 2: miss-hit-trigger."
            },
            {
                "name": "L2_CACHE_AUTOLOAD_SCT0_ENA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The bit is used to enable the first section for autoload operation on L2-Cache."
            },
            {
                "name": "L2_CACHE_AUTOLOAD_SCT1_ENA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The bit is used to enable the second section for autoload operation on L2-Cache."
            },
            {
                "name": "L2_CACHE_AUTOLOAD_SCT2_ENA",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The bit is used to enable the third section for autoload operation on L2-Cache."
            },
            {
                "name": "L2_CACHE_AUTOLOAD_SCT3_ENA",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The bit is used to enable the fourth section for autoload operation on L2-Cache."
            },
            {
                "name": "L2_CACHE_AUTOLOAD_RGID",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "The bit is used to set  the gid of l2 cache autoload."
            }
        ]
    },
    "1072759480": {
        "name": "L2_CACHE_AUTOLOAD_SCT0_ADDR",
        "address": 1072759480,
        "size": 32,
        "access": "",
        "desc": "L2 Cache autoload section 0 address configure register",
        "fields": [
            {
                "name": "L2_CACHE_AUTOLOAD_SCT0_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Those bits are used to configure the start virtual address of the first section for autoload operation on L2-Cache. Note that it should be used together with L2_CACHE_AUTOLOAD_SCT0_SIZE and L2_CACHE_AUTOLOAD_SCT0_ENA."
            }
        ]
    },
    "1072759484": {
        "name": "L2_CACHE_AUTOLOAD_SCT0_SIZE",
        "address": 1072759484,
        "size": 32,
        "access": "",
        "desc": "L2 Cache autoload section 0 size configure register",
        "fields": [
            {
                "name": "L2_CACHE_AUTOLOAD_SCT0_SIZE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "Those bits are used to configure the size of the first section for autoload operation on L2-Cache. Note that it should be used together with L2_CACHE_AUTOLOAD_SCT0_ADDR and L2_CACHE_AUTOLOAD_SCT0_ENA."
            }
        ]
    },
    "1072759488": {
        "name": "L2_CACHE_AUTOLOAD_SCT1_ADDR",
        "address": 1072759488,
        "size": 32,
        "access": "",
        "desc": "L2 Cache autoload section 1 address configure register",
        "fields": [
            {
                "name": "L2_CACHE_AUTOLOAD_SCT1_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Those bits are used to configure the start virtual address of the second section for autoload operation on L2-Cache. Note that it should be used together with L2_CACHE_AUTOLOAD_SCT1_SIZE and L2_CACHE_AUTOLOAD_SCT1_ENA."
            }
        ]
    },
    "1072759492": {
        "name": "L2_CACHE_AUTOLOAD_SCT1_SIZE",
        "address": 1072759492,
        "size": 32,
        "access": "",
        "desc": "L2 Cache autoload section 1 size configure register",
        "fields": [
            {
                "name": "L2_CACHE_AUTOLOAD_SCT1_SIZE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "Those bits are used to configure the size of the second section for autoload operation on L2-Cache. Note that it should be used together with L2_CACHE_AUTOLOAD_SCT1_ADDR and L2_CACHE_AUTOLOAD_SCT1_ENA."
            }
        ]
    },
    "1072759496": {
        "name": "L2_CACHE_AUTOLOAD_SCT2_ADDR",
        "address": 1072759496,
        "size": 32,
        "access": "",
        "desc": "L2 Cache autoload section 2 address configure register",
        "fields": [
            {
                "name": "L2_CACHE_AUTOLOAD_SCT2_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Those bits are used to configure the start virtual address of the third section for autoload operation on L2-Cache. Note that it should be used together with L2_CACHE_AUTOLOAD_SCT2_SIZE and L2_CACHE_AUTOLOAD_SCT2_ENA."
            }
        ]
    },
    "1072759500": {
        "name": "L2_CACHE_AUTOLOAD_SCT2_SIZE",
        "address": 1072759500,
        "size": 32,
        "access": "",
        "desc": "L2 Cache autoload section 2 size configure register",
        "fields": [
            {
                "name": "L2_CACHE_AUTOLOAD_SCT2_SIZE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "Those bits are used to configure the size of the third section for autoload operation on L2-Cache. Note that it should be used together with L2_CACHE_AUTOLOAD_SCT2_ADDR and L2_CACHE_AUTOLOAD_SCT2_ENA."
            }
        ]
    },
    "1072759504": {
        "name": "L2_CACHE_AUTOLOAD_SCT3_ADDR",
        "address": 1072759504,
        "size": 32,
        "access": "",
        "desc": "L2 Cache autoload section 3 address configure register",
        "fields": [
            {
                "name": "L2_CACHE_AUTOLOAD_SCT3_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Those bits are used to configure the start virtual address of the fourth section for autoload operation on L2-Cache. Note that it should be used together with L2_CACHE_AUTOLOAD_SCT3_SIZE and L2_CACHE_AUTOLOAD_SCT3_ENA."
            }
        ]
    },
    "1072759508": {
        "name": "L2_CACHE_AUTOLOAD_SCT3_SIZE",
        "address": 1072759508,
        "size": 32,
        "access": "",
        "desc": "L2 Cache autoload section 3 size configure register",
        "fields": [
            {
                "name": "L2_CACHE_AUTOLOAD_SCT3_SIZE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "Those bits are used to configure the size of the fourth section for autoload operation on L2-Cache. Note that it should be used together with L2_CACHE_AUTOLOAD_SCT3_ADDR and L2_CACHE_AUTOLOAD_SCT3_ENA."
            }
        ]
    },
    "1072759512": {
        "name": "L2_CACHE_ACS_CNT_INT_ENA",
        "address": 1072759512,
        "size": 32,
        "access": "",
        "desc": "Cache Access Counter Interrupt enable register",
        "fields": [
            {
                "name": "L2_IBUS0_OVF_INT_ENA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The bit is used to enable interrupt of one of counters overflow that occurs in L2-Cache due to bus0 accesses L2-Cache."
            },
            {
                "name": "L2_IBUS1_OVF_INT_ENA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The bit is used to enable interrupt of one of counters overflow that occurs in L2-Cache due to bus1 accesses L2-Cache."
            },
            {
                "name": "L2_IBUS2_OVF_INT_ENA",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L2_IBUS3_OVF_INT_ENA",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L2_DBUS0_OVF_INT_ENA",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The bit is used to enable interrupt of one of counters overflow that occurs in L2-Cache due to bus0 accesses L2-Cache."
            },
            {
                "name": "L2_DBUS1_OVF_INT_ENA",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The bit is used to enable interrupt of one of counters overflow that occurs in L2-Cache due to bus1 accesses L2-Cache."
            },
            {
                "name": "L2_DBUS2_OVF_INT_ENA",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L2_DBUS3_OVF_INT_ENA",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1072759516": {
        "name": "L2_CACHE_ACS_CNT_INT_CLR",
        "address": 1072759516,
        "size": 32,
        "access": "",
        "desc": "Cache Access Counter Interrupt clear register",
        "fields": [
            {
                "name": "L2_IBUS0_OVF_INT_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The bit is used to clear counters overflow interrupt and counters in L2-Cache due to bus0 accesses L2-Cache."
            },
            {
                "name": "L2_IBUS1_OVF_INT_CLR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The bit is used to clear counters overflow interrupt and counters in L2-Cache due to bus1 accesses L2-Cache."
            },
            {
                "name": "L2_IBUS2_OVF_INT_CLR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L2_IBUS3_OVF_INT_CLR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L2_DBUS0_OVF_INT_CLR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The bit is used to clear counters overflow interrupt and counters in L2-Cache due to bus0 accesses L2-Cache."
            },
            {
                "name": "L2_DBUS1_OVF_INT_CLR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The bit is used to clear counters overflow interrupt and counters in L2-Cache due to bus1 accesses L2-Cache."
            },
            {
                "name": "L2_DBUS2_OVF_INT_CLR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L2_DBUS3_OVF_INT_CLR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1072759520": {
        "name": "L2_CACHE_ACS_CNT_INT_RAW",
        "address": 1072759520,
        "size": 32,
        "access": "",
        "desc": "Cache Access Counter Interrupt raw register",
        "fields": [
            {
                "name": "L2_IBUS0_OVF_INT_RAW",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The raw bit of the interrupt of one of counters overflow that occurs in L2-Cache due to bus0 accesses L2-ICache0."
            },
            {
                "name": "L2_IBUS1_OVF_INT_RAW",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The raw bit of the interrupt of one of counters overflow that occurs in L2-Cache due to bus1 accesses L2-ICache1."
            },
            {
                "name": "L2_IBUS2_OVF_INT_RAW",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The raw bit of the interrupt of one of counters overflow that occurs in L2-Cache due to bus2 accesses L2-ICache2."
            },
            {
                "name": "L2_IBUS3_OVF_INT_RAW",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The raw bit of the interrupt of one of counters overflow that occurs in L2-Cache due to bus3 accesses L2-ICache3."
            },
            {
                "name": "L2_DBUS0_OVF_INT_RAW",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The raw bit of the interrupt of one of counters overflow that occurs in L2-Cache due to bus0 accesses L2-DCache."
            },
            {
                "name": "L2_DBUS1_OVF_INT_RAW",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The raw bit of the interrupt of one of counters overflow that occurs in L2-Cache due to bus1 accesses L2-DCache."
            },
            {
                "name": "L2_DBUS2_OVF_INT_RAW",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "The raw bit of the interrupt of one of counters overflow that occurs in L2-Cache due to bus2 accesses L2-DCache."
            },
            {
                "name": "L2_DBUS3_OVF_INT_RAW",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "The raw bit of the interrupt of one of counters overflow that occurs in L2-Cache due to bus3 accesses L2-DCache."
            }
        ]
    },
    "1072759524": {
        "name": "L2_CACHE_ACS_CNT_INT_ST",
        "address": 1072759524,
        "size": 32,
        "access": "",
        "desc": "Cache Access Counter Interrupt status register",
        "fields": [
            {
                "name": "L2_IBUS0_OVF_INT_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The bit indicates the interrupt status of one of counters overflow that occurs in L2-Cache due to bus0 accesses L2-Cache."
            },
            {
                "name": "L2_IBUS1_OVF_INT_ST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The bit indicates the interrupt status of one of counters overflow that occurs in L2-Cache due to bus1 accesses L2-Cache."
            },
            {
                "name": "L2_IBUS2_OVF_INT_ST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L2_IBUS3_OVF_INT_ST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L2_DBUS0_OVF_INT_ST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The bit indicates the interrupt status of one of counters overflow that occurs in L2-Cache due to bus0 accesses L2-Cache."
            },
            {
                "name": "L2_DBUS1_OVF_INT_ST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The bit indicates the interrupt status of one of counters overflow that occurs in L2-Cache due to bus1 accesses L2-Cache."
            },
            {
                "name": "L2_DBUS2_OVF_INT_ST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L2_DBUS3_OVF_INT_ST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1072759528": {
        "name": "L2_CACHE_ACS_FAIL_CTRL",
        "address": 1072759528,
        "size": 32,
        "access": "",
        "desc": "Cache Access Fail Configuration register",
        "fields": [
            {
                "name": "L2_CACHE_ACS_FAIL_CHECK_MODE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to configure l2 cache access fail check mode. 0: the access fail is not propagated to the request, 1: the access fail is propagated to the request"
            }
        ]
    },
    "1072759532": {
        "name": "L2_CACHE_ACS_FAIL_INT_ENA",
        "address": 1072759532,
        "size": 32,
        "access": "",
        "desc": "Cache Access Fail Interrupt enable register",
        "fields": [
            {
                "name": "L2_CACHE_FAIL_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The bit is used to enable interrupt of access fail that occurs in L2-Cache due to l1 cache accesses L2-Cache."
            }
        ]
    },
    "1072759536": {
        "name": "L2_CACHE_ACS_FAIL_INT_CLR",
        "address": 1072759536,
        "size": 32,
        "access": "",
        "desc": "L1-Cache Access Fail Interrupt clear register",
        "fields": [
            {
                "name": "L2_CACHE_FAIL_INT_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The bit is used to clear interrupt of access fail that occurs in L2-Cache due to l1 cache accesses L2-Cache."
            }
        ]
    },
    "1072759540": {
        "name": "L2_CACHE_ACS_FAIL_INT_RAW",
        "address": 1072759540,
        "size": 32,
        "access": "",
        "desc": "Cache Access Fail Interrupt raw register",
        "fields": [
            {
                "name": "L2_CACHE_FAIL_INT_RAW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The raw bit of the interrupt of access fail that occurs in L2-Cache."
            }
        ]
    },
    "1072759544": {
        "name": "L2_CACHE_ACS_FAIL_INT_ST",
        "address": 1072759544,
        "size": 32,
        "access": "",
        "desc": "Cache Access Fail Interrupt status register",
        "fields": [
            {
                "name": "L2_CACHE_FAIL_INT_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The bit indicates the interrupt status of access fail that occurs in L2-Cache due to l1 cache accesses L2-Cache."
            }
        ]
    },
    "1072759548": {
        "name": "L2_CACHE_ACS_CNT_CTRL",
        "address": 1072759548,
        "size": 32,
        "access": "",
        "desc": "Cache Access Counter enable and clear register",
        "fields": [
            {
                "name": "L2_IBUS0_CNT_ENA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The bit is used to enable ibus0 counter in L2-Cache."
            },
            {
                "name": "L2_IBUS1_CNT_ENA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The bit is used to enable ibus1 counter in L2-Cache."
            },
            {
                "name": "L2_IBUS2_CNT_ENA",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L2_IBUS3_CNT_ENA",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L2_DBUS0_CNT_ENA",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The bit is used to enable dbus0 counter in L2-Cache."
            },
            {
                "name": "L2_DBUS1_CNT_ENA",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The bit is used to enable dbus1 counter in L2-Cache."
            },
            {
                "name": "L2_DBUS2_CNT_ENA",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L2_DBUS3_CNT_ENA",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L2_IBUS0_CNT_CLR",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "The bit is used to clear ibus0 counter in L2-Cache."
            },
            {
                "name": "L2_IBUS1_CNT_CLR",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "The bit is used to clear ibus1 counter in L2-Cache."
            },
            {
                "name": "L2_IBUS2_CNT_CLR",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L2_IBUS3_CNT_CLR",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L2_DBUS0_CNT_CLR",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "The bit is used to clear dbus0 counter in L2-Cache."
            },
            {
                "name": "L2_DBUS1_CNT_CLR",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "The bit is used to clear dbus1 counter in L2-Cache."
            },
            {
                "name": "L2_DBUS2_CNT_CLR",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "L2_DBUS3_CNT_CLR",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1072759552": {
        "name": "L2_IBUS0_ACS_HIT_CNT",
        "address": 1072759552,
        "size": 32,
        "access": "",
        "desc": "L2-Cache bus0 Hit-Access Counter register",
        "fields": [
            {
                "name": "L2_IBUS0_HIT_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of hits when L1-ICache0 accesses L2-Cache due to bus0 accessing L1-ICache0."
            }
        ]
    },
    "1072759556": {
        "name": "L2_IBUS0_ACS_MISS_CNT",
        "address": 1072759556,
        "size": 32,
        "access": "",
        "desc": "L2-Cache bus0 Miss-Access Counter register",
        "fields": [
            {
                "name": "L2_IBUS0_MISS_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of missing when L1-ICache0 accesses L2-Cache due to bus0 accessing L1-ICache0."
            }
        ]
    },
    "1072759560": {
        "name": "L2_IBUS0_ACS_CONFLICT_CNT",
        "address": 1072759560,
        "size": 32,
        "access": "",
        "desc": "L2-Cache bus0 Conflict-Access Counter register",
        "fields": [
            {
                "name": "L2_IBUS0_CONFLICT_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of access-conflicts when L1-ICache0 accesses L2-Cache due to bus0 accessing L1-ICache0."
            }
        ]
    },
    "1072759564": {
        "name": "L2_IBUS0_ACS_NXTLVL_RD_CNT",
        "address": 1072759564,
        "size": 32,
        "access": "",
        "desc": "L2-Cache bus0 Next-Level-Access Counter register",
        "fields": [
            {
                "name": "L2_IBUS0_NXTLVL_RD_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of times that L2-Cache accesses external memory due to L1-ICache0 accessing L2-Cache due to bus0 accessing L1-ICache0."
            }
        ]
    },
    "1072759568": {
        "name": "L2_IBUS1_ACS_HIT_CNT",
        "address": 1072759568,
        "size": 32,
        "access": "",
        "desc": "L2-Cache bus1 Hit-Access Counter register",
        "fields": [
            {
                "name": "L2_IBUS1_HIT_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of hits when L1-ICache1 accesses L2-Cache due to bus1 accessing L1-ICache1."
            }
        ]
    },
    "1072759572": {
        "name": "L2_IBUS1_ACS_MISS_CNT",
        "address": 1072759572,
        "size": 32,
        "access": "",
        "desc": "L2-Cache bus1 Miss-Access Counter register",
        "fields": [
            {
                "name": "L2_IBUS1_MISS_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of missing when L1-ICache1 accesses L2-Cache due to bus1 accessing L1-ICache1."
            }
        ]
    },
    "1072759576": {
        "name": "L2_IBUS1_ACS_CONFLICT_CNT",
        "address": 1072759576,
        "size": 32,
        "access": "",
        "desc": "L2-Cache bus1 Conflict-Access Counter register",
        "fields": [
            {
                "name": "L2_IBUS1_CONFLICT_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of access-conflicts when L1-ICache1 accesses L2-Cache due to bus1 accessing L1-ICache1."
            }
        ]
    },
    "1072759580": {
        "name": "L2_IBUS1_ACS_NXTLVL_RD_CNT",
        "address": 1072759580,
        "size": 32,
        "access": "",
        "desc": "L2-Cache bus1 Next-Level-Access Counter register",
        "fields": [
            {
                "name": "L2_IBUS1_NXTLVL_RD_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of times that L2-Cache accesses external memory due to L1-ICache1 accessing L2-Cache due to bus1 accessing L1-ICache1."
            }
        ]
    },
    "1072759584": {
        "name": "L2_IBUS2_ACS_HIT_CNT",
        "address": 1072759584,
        "size": 32,
        "access": "",
        "desc": "L2-Cache bus2 Hit-Access Counter register",
        "fields": [
            {
                "name": "L2_IBUS2_HIT_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of hits when L1-ICache2 accesses L2-Cache due to bus2 accessing L1-ICache2."
            }
        ]
    },
    "1072759588": {
        "name": "L2_IBUS2_ACS_MISS_CNT",
        "address": 1072759588,
        "size": 32,
        "access": "",
        "desc": "L2-Cache bus2 Miss-Access Counter register",
        "fields": [
            {
                "name": "L2_IBUS2_MISS_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of missing when L1-ICache2 accesses L2-Cache due to bus2 accessing L1-ICache2."
            }
        ]
    },
    "1072759592": {
        "name": "L2_IBUS2_ACS_CONFLICT_CNT",
        "address": 1072759592,
        "size": 32,
        "access": "",
        "desc": "L2-Cache bus2 Conflict-Access Counter register",
        "fields": [
            {
                "name": "L2_IBUS2_CONFLICT_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of access-conflicts when L1-ICache2 accesses L2-Cache due to bus2 accessing L1-ICache2."
            }
        ]
    },
    "1072759596": {
        "name": "L2_IBUS2_ACS_NXTLVL_RD_CNT",
        "address": 1072759596,
        "size": 32,
        "access": "",
        "desc": "L2-Cache bus2 Next-Level-Access Counter register",
        "fields": [
            {
                "name": "L2_IBUS2_NXTLVL_RD_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of times that L2-Cache accesses external memory due to L1-ICache2 accessing L2-Cache due to bus2 accessing L1-ICache2."
            }
        ]
    },
    "1072759600": {
        "name": "L2_IBUS3_ACS_HIT_CNT",
        "address": 1072759600,
        "size": 32,
        "access": "",
        "desc": "L2-Cache bus3 Hit-Access Counter register",
        "fields": [
            {
                "name": "L2_IBUS3_HIT_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of hits when L1-ICache3 accesses L2-Cache due to bus3 accessing L1-ICache3."
            }
        ]
    },
    "1072759604": {
        "name": "L2_IBUS3_ACS_MISS_CNT",
        "address": 1072759604,
        "size": 32,
        "access": "",
        "desc": "L2-Cache bus3 Miss-Access Counter register",
        "fields": [
            {
                "name": "L2_IBUS3_MISS_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of missing when L1-ICache3 accesses L2-Cache due to bus3 accessing L1-ICache3."
            }
        ]
    },
    "1072759608": {
        "name": "L2_IBUS3_ACS_CONFLICT_CNT",
        "address": 1072759608,
        "size": 32,
        "access": "",
        "desc": "L2-Cache bus3 Conflict-Access Counter register",
        "fields": [
            {
                "name": "L2_IBUS3_CONFLICT_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of access-conflicts when L1-ICache3 accesses L2-Cache due to bus3 accessing L1-ICache3."
            }
        ]
    },
    "1072759612": {
        "name": "L2_IBUS3_ACS_NXTLVL_RD_CNT",
        "address": 1072759612,
        "size": 32,
        "access": "",
        "desc": "L2-Cache bus3 Next-Level-Access Counter register",
        "fields": [
            {
                "name": "L2_IBUS3_NXTLVL_RD_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of times that L2-Cache accesses external memory due to L1-ICache3 accessing L2-Cache due to bus3 accessing L1-ICache3."
            }
        ]
    },
    "1072759616": {
        "name": "L2_DBUS0_ACS_HIT_CNT",
        "address": 1072759616,
        "size": 32,
        "access": "",
        "desc": "L2-Cache bus0 Hit-Access Counter register",
        "fields": [
            {
                "name": "L2_DBUS0_HIT_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of hits when L1-DCache accesses L2-Cache due to bus0 accessing L1-DCache."
            }
        ]
    },
    "1072759620": {
        "name": "L2_DBUS0_ACS_MISS_CNT",
        "address": 1072759620,
        "size": 32,
        "access": "",
        "desc": "L2-Cache bus0 Miss-Access Counter register",
        "fields": [
            {
                "name": "L2_DBUS0_MISS_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of missing when L1-DCache accesses L2-Cache due to bus0 accessing L1-DCache."
            }
        ]
    },
    "1072759624": {
        "name": "L2_DBUS0_ACS_CONFLICT_CNT",
        "address": 1072759624,
        "size": 32,
        "access": "",
        "desc": "L2-Cache bus0 Conflict-Access Counter register",
        "fields": [
            {
                "name": "L2_DBUS0_CONFLICT_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of access-conflicts when L1-DCache accesses L2-Cache due to bus0 accessing L1-DCache."
            }
        ]
    },
    "1072759628": {
        "name": "L2_DBUS0_ACS_NXTLVL_RD_CNT",
        "address": 1072759628,
        "size": 32,
        "access": "",
        "desc": "L2-Cache bus0 Next-Level-Access Counter register",
        "fields": [
            {
                "name": "L2_DBUS0_NXTLVL_RD_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of times that L2-Cache accesses external memory due to L1-DCache accessing L2-Cache due to bus0 accessing L1-DCache."
            }
        ]
    },
    "1072759632": {
        "name": "L2_DBUS0_ACS_NXTLVL_WR_CNT",
        "address": 1072759632,
        "size": 32,
        "access": "",
        "desc": "L2-Cache bus0 WB-Access Counter register",
        "fields": [
            {
                "name": "L2_DBUS0_NXTLVL_WR_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of write back when L1-DCache accesses L2-Cache due to bus0 accessing L1-DCache."
            }
        ]
    },
    "1072759636": {
        "name": "L2_DBUS1_ACS_HIT_CNT",
        "address": 1072759636,
        "size": 32,
        "access": "",
        "desc": "L2-Cache bus1 Hit-Access Counter register",
        "fields": [
            {
                "name": "L2_DBUS1_HIT_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of hits when L1-DCache accesses L2-Cache due to bus1 accessing L1-DCache."
            }
        ]
    },
    "1072759640": {
        "name": "L2_DBUS1_ACS_MISS_CNT",
        "address": 1072759640,
        "size": 32,
        "access": "",
        "desc": "L2-Cache bus1 Miss-Access Counter register",
        "fields": [
            {
                "name": "L2_DBUS1_MISS_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of missing when L1-DCache accesses L2-Cache due to bus1 accessing L1-DCache."
            }
        ]
    },
    "1072759644": {
        "name": "L2_DBUS1_ACS_CONFLICT_CNT",
        "address": 1072759644,
        "size": 32,
        "access": "",
        "desc": "L2-Cache bus1 Conflict-Access Counter register",
        "fields": [
            {
                "name": "L2_DBUS1_CONFLICT_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of access-conflicts when L1-DCache accesses L2-Cache due to bus1 accessing L1-DCache."
            }
        ]
    },
    "1072759648": {
        "name": "L2_DBUS1_ACS_NXTLVL_RD_CNT",
        "address": 1072759648,
        "size": 32,
        "access": "",
        "desc": "L2-Cache bus1 Next-Level-Access Counter register",
        "fields": [
            {
                "name": "L2_DBUS1_NXTLVL_RD_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of times that L2-Cache accesses external memory due to L1-DCache accessing L2-Cache due to bus1 accessing L1-DCache."
            }
        ]
    },
    "1072759652": {
        "name": "L2_DBUS1_ACS_NXTLVL_WR_CNT",
        "address": 1072759652,
        "size": 32,
        "access": "",
        "desc": "L2-Cache bus1 WB-Access Counter register",
        "fields": [
            {
                "name": "L2_DBUS1_NXTLVL_WR_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of write back when L1-DCache accesses L2-Cache due to bus1 accessing L1-DCache."
            }
        ]
    },
    "1072759656": {
        "name": "L2_DBUS2_ACS_HIT_CNT",
        "address": 1072759656,
        "size": 32,
        "access": "",
        "desc": "L2-Cache bus2 Hit-Access Counter register",
        "fields": [
            {
                "name": "L2_DBUS2_HIT_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of hits when L1-DCache accesses L2-Cache due to bus2 accessing L1-DCache."
            }
        ]
    },
    "1072759660": {
        "name": "L2_DBUS2_ACS_MISS_CNT",
        "address": 1072759660,
        "size": 32,
        "access": "",
        "desc": "L2-Cache bus2 Miss-Access Counter register",
        "fields": [
            {
                "name": "L2_DBUS2_MISS_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of missing when L1-DCache accesses L2-Cache due to bus2 accessing L1-DCache."
            }
        ]
    },
    "1072759664": {
        "name": "L2_DBUS2_ACS_CONFLICT_CNT",
        "address": 1072759664,
        "size": 32,
        "access": "",
        "desc": "L2-Cache bus2 Conflict-Access Counter register",
        "fields": [
            {
                "name": "L2_DBUS2_CONFLICT_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of access-conflicts when L1-DCache accesses L2-Cache due to bus2 accessing L1-DCache."
            }
        ]
    },
    "1072759668": {
        "name": "L2_DBUS2_ACS_NXTLVL_RD_CNT",
        "address": 1072759668,
        "size": 32,
        "access": "",
        "desc": "L2-Cache bus2 Next-Level-Access Counter register",
        "fields": [
            {
                "name": "L2_DBUS2_NXTLVL_RD_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of times that L2-Cache accesses external memory due to L1-DCache accessing L2-Cache due to bus2 accessing L1-DCache."
            }
        ]
    },
    "1072759672": {
        "name": "L2_DBUS2_ACS_NXTLVL_WR_CNT",
        "address": 1072759672,
        "size": 32,
        "access": "",
        "desc": "L2-Cache bus2 WB-Access Counter register",
        "fields": [
            {
                "name": "L2_DBUS2_NXTLVL_WR_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of write back when L1-DCache accesses L2-Cache due to bus2 accessing L1-DCache."
            }
        ]
    },
    "1072759676": {
        "name": "L2_DBUS3_ACS_HIT_CNT",
        "address": 1072759676,
        "size": 32,
        "access": "",
        "desc": "L2-Cache bus3 Hit-Access Counter register",
        "fields": [
            {
                "name": "L2_DBUS3_HIT_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of hits when L1-DCache accesses L2-Cache due to bus3 accessing L1-DCache."
            }
        ]
    },
    "1072759680": {
        "name": "L2_DBUS3_ACS_MISS_CNT",
        "address": 1072759680,
        "size": 32,
        "access": "",
        "desc": "L2-Cache bus3 Miss-Access Counter register",
        "fields": [
            {
                "name": "L2_DBUS3_MISS_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of missing when L1-DCache accesses L2-Cache due to bus3 accessing L1-DCache."
            }
        ]
    },
    "1072759684": {
        "name": "L2_DBUS3_ACS_CONFLICT_CNT",
        "address": 1072759684,
        "size": 32,
        "access": "",
        "desc": "L2-Cache bus3 Conflict-Access Counter register",
        "fields": [
            {
                "name": "L2_DBUS3_CONFLICT_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of access-conflicts when L1-DCache accesses L2-Cache due to bus3 accessing L1-DCache."
            }
        ]
    },
    "1072759688": {
        "name": "L2_DBUS3_ACS_NXTLVL_RD_CNT",
        "address": 1072759688,
        "size": 32,
        "access": "",
        "desc": "L2-Cache bus3 Next-Level-Access Counter register",
        "fields": [
            {
                "name": "L2_DBUS3_NXTLVL_RD_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of times that L2-Cache accesses external memory due to L1-DCache accessing L2-Cache due to bus3 accessing L1-DCache."
            }
        ]
    },
    "1072759692": {
        "name": "L2_DBUS3_ACS_NXTLVL_WR_CNT",
        "address": 1072759692,
        "size": 32,
        "access": "",
        "desc": "L2-Cache bus3 WB-Access Counter register",
        "fields": [
            {
                "name": "L2_DBUS3_NXTLVL_WR_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the number of write back when L1-DCache accesses L2-Cache due to bus3 accessing L1-DCache."
            }
        ]
    },
    "1072759696": {
        "name": "L2_CACHE_ACS_FAIL_ID_ATTR",
        "address": 1072759696,
        "size": 32,
        "access": "",
        "desc": "L2-Cache Access Fail ID/attribution information register",
        "fields": [
            {
                "name": "L2_CACHE_FAIL_ID",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "The register records the ID of fail-access when L1-Cache accesses L2-Cache."
            },
            {
                "name": "L2_CACHE_FAIL_ATTR",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "The register records the attribution of fail-access when L1-Cache accesses L2-Cache due to cache accessing L1-Cache."
            }
        ]
    },
    "1072759700": {
        "name": "L2_CACHE_ACS_FAIL_ADDR",
        "address": 1072759700,
        "size": 32,
        "access": "",
        "desc": "L2-Cache Access Fail Address information register",
        "fields": [
            {
                "name": "L2_CACHE_FAIL_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The register records the address of fail-access when L1-Cache accesses L2-Cache."
            }
        ]
    },
    "1072759704": {
        "name": "L2_CACHE_SYNC_PRELOAD_INT_ENA",
        "address": 1072759704,
        "size": 32,
        "access": "",
        "desc": "L1-Cache Access Fail Interrupt enable register",
        "fields": [
            {
                "name": "L2_CACHE_PLD_DONE_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The bit is used to enable interrupt of L2-Cache preload-operation done."
            },
            {
                "name": "L2_CACHE_PLD_ERR_INT_ENA",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The bit is used to enable interrupt of L2-Cache preload-operation error."
            }
        ]
    },
    "1072759708": {
        "name": "L2_CACHE_SYNC_PRELOAD_INT_CLR",
        "address": 1072759708,
        "size": 32,
        "access": "",
        "desc": "Sync Preload operation Interrupt clear register",
        "fields": [
            {
                "name": "L2_CACHE_PLD_DONE_INT_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The bit is used to clear interrupt that occurs only when L2-Cache preload-operation is done."
            },
            {
                "name": "L2_CACHE_PLD_ERR_INT_CLR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The bit is used to clear interrupt of L2-Cache preload-operation error."
            }
        ]
    },
    "1072759712": {
        "name": "L2_CACHE_SYNC_PRELOAD_INT_RAW",
        "address": 1072759712,
        "size": 32,
        "access": "",
        "desc": "Sync Preload operation Interrupt raw register",
        "fields": [
            {
                "name": "L2_CACHE_PLD_DONE_INT_RAW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The raw bit of the interrupt that occurs only when L2-Cache preload-operation is done."
            },
            {
                "name": "L2_CACHE_PLD_ERR_INT_RAW",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The raw bit of the interrupt that occurs only when L2-Cache preload-operation error occurs."
            }
        ]
    },
    "1072759716": {
        "name": "L2_CACHE_SYNC_PRELOAD_INT_ST",
        "address": 1072759716,
        "size": 32,
        "access": "",
        "desc": "L1-Cache Access Fail Interrupt status register",
        "fields": [
            {
                "name": "L2_CACHE_PLD_DONE_INT_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The bit indicates the status of the interrupt that occurs only when L2-Cache preload-operation is done."
            },
            {
                "name": "L2_CACHE_PLD_ERR_INT_ST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The bit indicates the status of the interrupt of L2-Cache preload-operation error."
            }
        ]
    },
    "1072759720": {
        "name": "L2_CACHE_SYNC_PRELOAD_EXCEPTION",
        "address": 1072759720,
        "size": 32,
        "access": "",
        "desc": "Cache Sync/Preload Operation exception register",
        "fields": [
            {
                "name": "L2_CACHE_PLD_ERR_CODE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "The value 2 is Only available which means preload size is error in L2-Cache."
            }
        ]
    },
    "1072759724": {
        "name": "L2_CACHE_SYNC_RST_CTRL",
        "address": 1072759724,
        "size": 32,
        "access": "",
        "desc": "Cache Sync Reset control register",
        "fields": [
            {
                "name": "L2_CACHE_SYNC_RST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "set this bit to reset sync-logic inside L2-Cache. Recommend that this should only be used to initialize sync-logic when some fatal error of sync-logic occurs."
            }
        ]
    },
    "1072759728": {
        "name": "L2_CACHE_PRELOAD_RST_CTRL",
        "address": 1072759728,
        "size": 32,
        "access": "",
        "desc": "Cache Preload Reset control register",
        "fields": [
            {
                "name": "L2_CACHE_PLD_RST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "set this bit to reset preload-logic inside L2-Cache. Recommend that this should only be used to initialize preload-logic when some fatal error of preload-logic occurs."
            }
        ]
    },
    "1072759732": {
        "name": "L2_CACHE_AUTOLOAD_BUF_CLR_CTRL",
        "address": 1072759732,
        "size": 32,
        "access": "",
        "desc": "Cache Autoload buffer clear control register",
        "fields": [
            {
                "name": "L2_CACHE_ALD_BUF_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "set this bit to clear autoload-buffer inside L2-Cache. If this bit is active, autoload will not work in L2-Cache. This bit should not be active when autoload works in L2-Cache."
            }
        ]
    },
    "1072759736": {
        "name": "L2_UNALLOCATE_BUFFER_CLEAR",
        "address": 1072759736,
        "size": 32,
        "access": "",
        "desc": "Unallocate request buffer clear registers",
        "fields": [
            {
                "name": "L2_CACHE_UNALLOC_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The bit is used to clear the unallocate request buffer of l2 icache where the unallocate request is responsed but not completed."
            }
        ]
    },
    "1072759740": {
        "name": "L2_CACHE_ACCESS_ATTR_CTRL",
        "address": 1072759740,
        "size": 32,
        "access": "",
        "desc": "L2 cache access attribute control register",
        "fields": [
            {
                "name": "L2_CACHE_ACCESS_FORCE_CC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to force the request to l2 cache with cacheable attribute, otherwise, the attribute is propagated from L1 cache or CPU, it could be one of cacheable and non-cacheable."
            },
            {
                "name": "L2_CACHE_ACCESS_FORCE_WB",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to force the request to l2 cache with write-back attribute, otherwise, the attribute is propagated from L1 cache or CPU, it could be one of write-back and write-through."
            },
            {
                "name": "L2_CACHE_ACCESS_FORCE_WMA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to force the request to l2 cache with write-miss-allocate attribute, otherwise, the attribute is propagated from L1 cache or CPU, it could be one of write-miss-allocate and write-miss-no-allocate."
            },
            {
                "name": "L2_CACHE_ACCESS_FORCE_RMA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to force the request to l2 cache with read-miss-allocate attribute, otherwise, the attribute is propagated from L1 cache or CPU, it could be one of read-miss-allocate and read-miss-no-allocate."
            }
        ]
    },
    "1072759744": {
        "name": "L2_CACHE_OBJECT_CTRL",
        "address": 1072759744,
        "size": 32,
        "access": "",
        "desc": "Cache Tag and Data memory Object control register",
        "fields": [
            {
                "name": "L2_CACHE_TAG_OBJECT",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Set this bit to set L2-Cache tag memory as object. This bit should be onehot with the others fields inside this register."
            },
            {
                "name": "L2_CACHE_MEM_OBJECT",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Set this bit to set L2-Cache data memory as object. This bit should be onehot with the others fields inside this register."
            }
        ]
    },
    "1072759748": {
        "name": "L2_CACHE_WAY_OBJECT",
        "address": 1072759748,
        "size": 32,
        "access": "",
        "desc": "Cache Tag and Data memory way register",
        "fields": [
            {
                "name": "L2_CACHE_WAY_OBJECT",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Set this bits to select which way of the tag-object will be accessed. 0: way0, 1: way1, 2: way2, 3: way3, ?, 7: way7."
            }
        ]
    },
    "1072759752": {
        "name": "L2_CACHE_VADDR",
        "address": 1072759752,
        "size": 32,
        "access": "",
        "desc": "Cache Vaddr register",
        "fields": [
            {
                "name": "L2_CACHE_VADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Those bits stores the virtual address which will decide where inside the specified tag memory object will be accessed."
            }
        ]
    },
    "1072759756": {
        "name": "L2_CACHE_DEBUG_BUS",
        "address": 1072759756,
        "size": 32,
        "access": "",
        "desc": "Cache Tag/data memory content register",
        "fields": [
            {
                "name": "L2_CACHE_DEBUG_BUS",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This is a constant place where we can write data to or read data from the tag/data memory on the specified cache."
            }
        ]
    },
    "1072759760": {
        "name": "LEVEL_SPLIT1",
        "address": 1072759760,
        "size": 32,
        "access": "",
        "desc": "USED TO SPLIT L1 CACHE AND L2 CACHE",
        "fields": [
            {
                "name": "LEVEL_SPLIT1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Reserved"
            }
        ]
    },
    "1072759764": {
        "name": "CLOCK_GATE",
        "address": 1072759764,
        "size": 32,
        "access": "",
        "desc": "Clock gate control register",
        "fields": [
            {
                "name": "CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to enable clock gate when access all registers in this module."
            }
        ]
    },
    "1072759768": {
        "name": "REDUNDANCY_SIG0",
        "address": 1072759768,
        "size": 32,
        "access": "",
        "desc": "Cache redundancy signal 0 register",
        "fields": [
            {
                "name": "REDCY_SIG0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Those bits are prepared for ECO."
            }
        ]
    },
    "1072759772": {
        "name": "REDUNDANCY_SIG1",
        "address": 1072759772,
        "size": 32,
        "access": "",
        "desc": "Cache redundancy signal 1 register",
        "fields": [
            {
                "name": "REDCY_SIG1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Those bits are prepared for ECO."
            }
        ]
    },
    "1072759776": {
        "name": "REDUNDANCY_SIG2",
        "address": 1072759776,
        "size": 32,
        "access": "",
        "desc": "Cache redundancy signal 2 register",
        "fields": [
            {
                "name": "REDCY_SIG2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Those bits are prepared for ECO."
            }
        ]
    },
    "1072759780": {
        "name": "REDUNDANCY_SIG3",
        "address": 1072759780,
        "size": 32,
        "access": "",
        "desc": "Cache redundancy signal 3 register",
        "fields": [
            {
                "name": "REDCY_SIG3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Those bits are prepared for ECO."
            }
        ]
    },
    "1072759784": {
        "name": "REDUNDANCY_SIG4",
        "address": 1072759784,
        "size": 32,
        "access": "",
        "desc": "Cache redundancy signal 0 register",
        "fields": [
            {
                "name": "REDCY_SIG4",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Those bits are prepared for ECO."
            }
        ]
    },
    "1072759804": {
        "name": "DATE",
        "address": 1072759804,
        "size": 32,
        "access": "",
        "desc": "Version control register",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "version control register. Note that this default value stored is the latest date when the hardware logic was updated."
            }
        ]
    },
    "1343053824": {
        "name": "LP_RTC_INT_MAP",
        "address": 1343053824,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_LP_RTC_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343053828": {
        "name": "LP_WDT_INT_MAP",
        "address": 1343053828,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_LP_WDT_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343053832": {
        "name": "LP_TIMER_REG_0_INT_MAP",
        "address": 1343053832,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_LP_TIMER_REG_0_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343053836": {
        "name": "LP_TIMER_REG_1_INT_MAP",
        "address": 1343053836,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_LP_TIMER_REG_1_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343053840": {
        "name": "MB_HP_INT_MAP",
        "address": 1343053840,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_MB_HP_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343053844": {
        "name": "MB_LP_INT_MAP",
        "address": 1343053844,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_MB_LP_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343053848": {
        "name": "PMU_REG_0_INT_MAP",
        "address": 1343053848,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_PMU_REG_0_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343053852": {
        "name": "PMU_REG_1_INT_MAP",
        "address": 1343053852,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_PMU_REG_1_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343053856": {
        "name": "LP_ANAPERI_INT_MAP",
        "address": 1343053856,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_LP_ANAPERI_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343053860": {
        "name": "LP_ADC_INT_MAP",
        "address": 1343053860,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_LP_ADC_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343053864": {
        "name": "LP_GPIO_INT_MAP",
        "address": 1343053864,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_LP_GPIO_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343053868": {
        "name": "LP_I2C_INT_MAP",
        "address": 1343053868,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_LP_I2C_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343053872": {
        "name": "LP_I2S_INT_MAP",
        "address": 1343053872,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_LP_I2S_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343053876": {
        "name": "LP_SPI_INT_MAP",
        "address": 1343053876,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_LP_SPI_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343053880": {
        "name": "LP_TOUCH_INT_MAP",
        "address": 1343053880,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_LP_TOUCH_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343053884": {
        "name": "LP_TSENS_INT_MAP",
        "address": 1343053884,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_LP_TSENS_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343053888": {
        "name": "LP_UART_INT_MAP",
        "address": 1343053888,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_LP_UART_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343053892": {
        "name": "LP_EFUSE_INT_MAP",
        "address": 1343053892,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_LP_EFUSE_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343053896": {
        "name": "LP_SW_INT_MAP",
        "address": 1343053896,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_LP_SW_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343053900": {
        "name": "LP_SYSREG_INT_MAP",
        "address": 1343053900,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_LP_SYSREG_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343053904": {
        "name": "LP_HUK_INT_MAP",
        "address": 1343053904,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_LP_HUK_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343053908": {
        "name": "SYS_ICM_INT_MAP",
        "address": 1343053908,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_SYS_ICM_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343053912": {
        "name": "USB_DEVICE_INT_MAP",
        "address": 1343053912,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_USB_DEVICE_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343053916": {
        "name": "SDIO_HOST_INT_MAP",
        "address": 1343053916,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_SDIO_HOST_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343053920": {
        "name": "GDMA_INT_MAP",
        "address": 1343053920,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_GDMA_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343053924": {
        "name": "SPI2_INT_MAP",
        "address": 1343053924,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_SPI2_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343053928": {
        "name": "SPI3_INT_MAP",
        "address": 1343053928,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_SPI3_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343053932": {
        "name": "I2S0_INT_MAP",
        "address": 1343053932,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_I2S0_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343053936": {
        "name": "I2S1_INT_MAP",
        "address": 1343053936,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_I2S1_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343053940": {
        "name": "I2S2_INT_MAP",
        "address": 1343053940,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_I2S2_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343053944": {
        "name": "UHCI0_INT_MAP",
        "address": 1343053944,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_UHCI0_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343053948": {
        "name": "UART0_INT_MAP",
        "address": 1343053948,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_UART0_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343053952": {
        "name": "UART1_INT_MAP",
        "address": 1343053952,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_UART1_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343053956": {
        "name": "UART2_INT_MAP",
        "address": 1343053956,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_UART2_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343053960": {
        "name": "UART3_INT_MAP",
        "address": 1343053960,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_UART3_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343053964": {
        "name": "UART4_INT_MAP",
        "address": 1343053964,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_UART4_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343053968": {
        "name": "LCD_CAM_INT_MAP",
        "address": 1343053968,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_LCD_CAM_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343053972": {
        "name": "ADC_INT_MAP",
        "address": 1343053972,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_ADC_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343053976": {
        "name": "PWM0_INT_MAP",
        "address": 1343053976,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_PWM0_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343053980": {
        "name": "PWM1_INT_MAP",
        "address": 1343053980,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_PWM1_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343053984": {
        "name": "CAN0_INT_MAP",
        "address": 1343053984,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_CAN0_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343053988": {
        "name": "CAN1_INT_MAP",
        "address": 1343053988,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_CAN1_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343053992": {
        "name": "CAN2_INT_MAP",
        "address": 1343053992,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_CAN2_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343053996": {
        "name": "RMT_INT_MAP",
        "address": 1343053996,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_RMT_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054000": {
        "name": "I2C0_INT_MAP",
        "address": 1343054000,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_I2C0_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054004": {
        "name": "I2C1_INT_MAP",
        "address": 1343054004,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_I2C1_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054008": {
        "name": "TIMERGRP0_T0_INT_MAP",
        "address": 1343054008,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_TIMERGRP0_T0_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054012": {
        "name": "TIMERGRP0_T1_INT_MAP",
        "address": 1343054012,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_TIMERGRP0_T1_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054016": {
        "name": "TIMERGRP0_WDT_INT_MAP",
        "address": 1343054016,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_TIMERGRP0_WDT_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054020": {
        "name": "TIMERGRP1_T0_INT_MAP",
        "address": 1343054020,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_TIMERGRP1_T0_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054024": {
        "name": "TIMERGRP1_T1_INT_MAP",
        "address": 1343054024,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_TIMERGRP1_T1_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054028": {
        "name": "TIMERGRP1_WDT_INT_MAP",
        "address": 1343054028,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_TIMERGRP1_WDT_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054032": {
        "name": "LEDC_INT_MAP",
        "address": 1343054032,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_LEDC_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054036": {
        "name": "SYSTIMER_TARGET0_INT_MAP",
        "address": 1343054036,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_SYSTIMER_TARGET0_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054040": {
        "name": "SYSTIMER_TARGET1_INT_MAP",
        "address": 1343054040,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_SYSTIMER_TARGET1_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054044": {
        "name": "SYSTIMER_TARGET2_INT_MAP",
        "address": 1343054044,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_SYSTIMER_TARGET2_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054048": {
        "name": "AHB_PDMA_IN_CH0_INT_MAP",
        "address": 1343054048,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_AHB_PDMA_IN_CH0_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054052": {
        "name": "AHB_PDMA_IN_CH1_INT_MAP",
        "address": 1343054052,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_AHB_PDMA_IN_CH1_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054056": {
        "name": "AHB_PDMA_IN_CH2_INT_MAP",
        "address": 1343054056,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_AHB_PDMA_IN_CH2_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054060": {
        "name": "AHB_PDMA_OUT_CH0_INT_MAP",
        "address": 1343054060,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_AHB_PDMA_OUT_CH0_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054064": {
        "name": "AHB_PDMA_OUT_CH1_INT_MAP",
        "address": 1343054064,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_AHB_PDMA_OUT_CH1_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054068": {
        "name": "AHB_PDMA_OUT_CH2_INT_MAP",
        "address": 1343054068,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_AHB_PDMA_OUT_CH2_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054072": {
        "name": "AXI_PDMA_IN_CH0_INT_MAP",
        "address": 1343054072,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_AXI_PDMA_IN_CH0_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054076": {
        "name": "AXI_PDMA_IN_CH1_INT_MAP",
        "address": 1343054076,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_AXI_PDMA_IN_CH1_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054080": {
        "name": "AXI_PDMA_IN_CH2_INT_MAP",
        "address": 1343054080,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_AXI_PDMA_IN_CH2_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054084": {
        "name": "AXI_PDMA_OUT_CH0_INT_MAP",
        "address": 1343054084,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_AXI_PDMA_OUT_CH0_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054088": {
        "name": "AXI_PDMA_OUT_CH1_INT_MAP",
        "address": 1343054088,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_AXI_PDMA_OUT_CH1_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054092": {
        "name": "AXI_PDMA_OUT_CH2_INT_MAP",
        "address": 1343054092,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_AXI_PDMA_OUT_CH2_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054096": {
        "name": "RSA_INT_MAP",
        "address": 1343054096,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_RSA_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054100": {
        "name": "AES_INT_MAP",
        "address": 1343054100,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_AES_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054104": {
        "name": "SHA_INT_MAP",
        "address": 1343054104,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_SHA_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054108": {
        "name": "ECC_INT_MAP",
        "address": 1343054108,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_ECC_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054112": {
        "name": "ECDSA_INT_MAP",
        "address": 1343054112,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_ECDSA_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054116": {
        "name": "KM_INT_MAP",
        "address": 1343054116,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_KM_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054120": {
        "name": "GPIO_INT0_MAP",
        "address": 1343054120,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_GPIO_INT0_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054124": {
        "name": "GPIO_INT1_MAP",
        "address": 1343054124,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_GPIO_INT1_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054128": {
        "name": "GPIO_INT2_MAP",
        "address": 1343054128,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_GPIO_INT2_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054132": {
        "name": "GPIO_INT3_MAP",
        "address": 1343054132,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_GPIO_INT3_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054136": {
        "name": "GPIO_PAD_COMP_INT_MAP",
        "address": 1343054136,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_GPIO_PAD_COMP_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054140": {
        "name": "CPU_INT_FROM_CPU_0_MAP",
        "address": 1343054140,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_CPU_INT_FROM_CPU_0_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054144": {
        "name": "CPU_INT_FROM_CPU_1_MAP",
        "address": 1343054144,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_CPU_INT_FROM_CPU_1_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054148": {
        "name": "CPU_INT_FROM_CPU_2_MAP",
        "address": 1343054148,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_CPU_INT_FROM_CPU_2_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054152": {
        "name": "CPU_INT_FROM_CPU_3_MAP",
        "address": 1343054152,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_CPU_INT_FROM_CPU_3_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054156": {
        "name": "CACHE_INT_MAP",
        "address": 1343054156,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_CACHE_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054160": {
        "name": "FLASH_MSPI_INT_MAP",
        "address": 1343054160,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_FLASH_MSPI_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054164": {
        "name": "CSI_BRIDGE_INT_MAP",
        "address": 1343054164,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_CSI_BRIDGE_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054168": {
        "name": "DSI_BRIDGE_INT_MAP",
        "address": 1343054168,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_DSI_BRIDGE_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054172": {
        "name": "CSI_INT_MAP",
        "address": 1343054172,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_CSI_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054176": {
        "name": "DSI_INT_MAP",
        "address": 1343054176,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_DSI_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054180": {
        "name": "GMII_PHY_INT_MAP",
        "address": 1343054180,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_GMII_PHY_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054184": {
        "name": "LPI_INT_MAP",
        "address": 1343054184,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_LPI_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054188": {
        "name": "PMT_INT_MAP",
        "address": 1343054188,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_PMT_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054192": {
        "name": "SBD_INT_MAP",
        "address": 1343054192,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_SBD_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054196": {
        "name": "USB_OTG_INT_MAP",
        "address": 1343054196,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_USB_OTG_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054200": {
        "name": "USB_OTG_ENDP_MULTI_PROC_INT_MAP",
        "address": 1343054200,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_USB_OTG_ENDP_MULTI_PROC_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054204": {
        "name": "JPEG_INT_MAP",
        "address": 1343054204,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_JPEG_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054208": {
        "name": "PPA_INT_MAP",
        "address": 1343054208,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_PPA_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054212": {
        "name": "CORE0_TRACE_INT_MAP",
        "address": 1343054212,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_CORE0_TRACE_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054216": {
        "name": "CORE1_TRACE_INT_MAP",
        "address": 1343054216,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_CORE1_TRACE_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054220": {
        "name": "HP_CORE_CTRL_INT_MAP",
        "address": 1343054220,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_HP_CORE_CTRL_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054224": {
        "name": "ISP_INT_MAP",
        "address": 1343054224,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_ISP_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054228": {
        "name": "I3C_MST_INT_MAP",
        "address": 1343054228,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_I3C_MST_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054232": {
        "name": "I3C_SLV_INT_MAP",
        "address": 1343054232,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_I3C_SLV_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054236": {
        "name": "USB_OTG11_INT_MAP",
        "address": 1343054236,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_USB_OTG11_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054240": {
        "name": "DMA2D_IN_CH0_INT_MAP",
        "address": 1343054240,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_DMA2D_IN_CH0_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054244": {
        "name": "DMA2D_IN_CH1_INT_MAP",
        "address": 1343054244,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_DMA2D_IN_CH1_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054248": {
        "name": "DMA2D_OUT_CH0_INT_MAP",
        "address": 1343054248,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_DMA2D_OUT_CH0_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054252": {
        "name": "DMA2D_OUT_CH1_INT_MAP",
        "address": 1343054252,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_DMA2D_OUT_CH1_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054256": {
        "name": "DMA2D_OUT_CH2_INT_MAP",
        "address": 1343054256,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_DMA2D_OUT_CH2_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054260": {
        "name": "PSRAM_MSPI_INT_MAP",
        "address": 1343054260,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_PSRAM_MSPI_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054264": {
        "name": "HP_SYSREG_INT_MAP",
        "address": 1343054264,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_HP_SYSREG_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054268": {
        "name": "PCNT_INT_MAP",
        "address": 1343054268,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_PCNT_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054272": {
        "name": "HP_PAU_INT_MAP",
        "address": 1343054272,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_HP_PAU_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054276": {
        "name": "HP_PARLIO_RX_INT_MAP",
        "address": 1343054276,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_HP_PARLIO_RX_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054280": {
        "name": "HP_PARLIO_TX_INT_MAP",
        "address": 1343054280,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_HP_PARLIO_TX_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054284": {
        "name": "H264_DMA2D_OUT_CH0_INT_MAP",
        "address": 1343054284,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_H264_DMA2D_OUT_CH0_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054288": {
        "name": "H264_DMA2D_OUT_CH1_INT_MAP",
        "address": 1343054288,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_H264_DMA2D_OUT_CH1_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054292": {
        "name": "H264_DMA2D_OUT_CH2_INT_MAP",
        "address": 1343054292,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_H264_DMA2D_OUT_CH2_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054296": {
        "name": "H264_DMA2D_OUT_CH3_INT_MAP",
        "address": 1343054296,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_H264_DMA2D_OUT_CH3_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054300": {
        "name": "H264_DMA2D_OUT_CH4_INT_MAP",
        "address": 1343054300,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_H264_DMA2D_OUT_CH4_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054304": {
        "name": "H264_DMA2D_IN_CH0_INT_MAP",
        "address": 1343054304,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_H264_DMA2D_IN_CH0_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054308": {
        "name": "H264_DMA2D_IN_CH1_INT_MAP",
        "address": 1343054308,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_H264_DMA2D_IN_CH1_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054312": {
        "name": "H264_DMA2D_IN_CH2_INT_MAP",
        "address": 1343054312,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_H264_DMA2D_IN_CH2_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054316": {
        "name": "H264_DMA2D_IN_CH3_INT_MAP",
        "address": 1343054316,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_H264_DMA2D_IN_CH3_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054320": {
        "name": "H264_DMA2D_IN_CH4_INT_MAP",
        "address": 1343054320,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_H264_DMA2D_IN_CH4_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054324": {
        "name": "H264_DMA2D_IN_CH5_INT_MAP",
        "address": 1343054324,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_H264_DMA2D_IN_CH5_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054328": {
        "name": "H264_REG_INT_MAP",
        "address": 1343054328,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_H264_REG_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054332": {
        "name": "ASSIST_DEBUG_INT_MAP",
        "address": 1343054332,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_ASSIST_DEBUG_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343054336": {
        "name": "INTR_STATUS_REG_0",
        "address": 1343054336,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_INTR_STATUS_0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343054340": {
        "name": "INTR_STATUS_REG_1",
        "address": 1343054340,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_INTR_STATUS_1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343054344": {
        "name": "INTR_STATUS_REG_2",
        "address": 1343054344,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_INTR_STATUS_2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343054348": {
        "name": "INTR_STATUS_REG_3",
        "address": 1343054348,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_INTR_STATUS_3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343054352": {
        "name": "CLOCK_GATE",
        "address": 1343054352,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_REG_CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1343054844": {
        "name": "INTERRUPT_REG_DATE",
        "address": 1343054844,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE0_INTERRUPT_REG_DATE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "NA"
            }
        ]
    },
    "1343055872": {
        "name": "LP_RTC_INT_MAP",
        "address": 1343055872,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_LP_RTC_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343055876": {
        "name": "LP_WDT_INT_MAP",
        "address": 1343055876,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_LP_WDT_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343055880": {
        "name": "LP_TIMER_REG_0_INT_MAP",
        "address": 1343055880,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_LP_TIMER_REG_0_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343055884": {
        "name": "LP_TIMER_REG_1_INT_MAP",
        "address": 1343055884,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_LP_TIMER_REG_1_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343055888": {
        "name": "MB_HP_INT_MAP",
        "address": 1343055888,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_MB_HP_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343055892": {
        "name": "MB_LP_INT_MAP",
        "address": 1343055892,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_MB_LP_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343055896": {
        "name": "PMU_REG_0_INT_MAP",
        "address": 1343055896,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_PMU_REG_0_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343055900": {
        "name": "PMU_REG_1_INT_MAP",
        "address": 1343055900,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_PMU_REG_1_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343055904": {
        "name": "LP_ANAPERI_INT_MAP",
        "address": 1343055904,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_LP_ANAPERI_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343055908": {
        "name": "LP_ADC_INT_MAP",
        "address": 1343055908,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_LP_ADC_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343055912": {
        "name": "LP_GPIO_INT_MAP",
        "address": 1343055912,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_LP_GPIO_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343055916": {
        "name": "LP_I2C_INT_MAP",
        "address": 1343055916,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_LP_I2C_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343055920": {
        "name": "LP_I2S_INT_MAP",
        "address": 1343055920,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_LP_I2S_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343055924": {
        "name": "LP_SPI_INT_MAP",
        "address": 1343055924,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_LP_SPI_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343055928": {
        "name": "LP_TOUCH_INT_MAP",
        "address": 1343055928,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_LP_TOUCH_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343055932": {
        "name": "LP_TSENS_INT_MAP",
        "address": 1343055932,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_LP_TSENS_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343055936": {
        "name": "LP_UART_INT_MAP",
        "address": 1343055936,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_LP_UART_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343055940": {
        "name": "LP_EFUSE_INT_MAP",
        "address": 1343055940,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_LP_EFUSE_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343055944": {
        "name": "LP_SW_INT_MAP",
        "address": 1343055944,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_LP_SW_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343055948": {
        "name": "LP_SYSREG_INT_MAP",
        "address": 1343055948,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_LP_SYSREG_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343055952": {
        "name": "LP_HUK_INT_MAP",
        "address": 1343055952,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_LP_HUK_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343055956": {
        "name": "SYS_ICM_INT_MAP",
        "address": 1343055956,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_SYS_ICM_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343055960": {
        "name": "USB_DEVICE_INT_MAP",
        "address": 1343055960,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_USB_DEVICE_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343055964": {
        "name": "SDIO_HOST_INT_MAP",
        "address": 1343055964,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_SDIO_HOST_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343055968": {
        "name": "GDMA_INT_MAP",
        "address": 1343055968,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_GDMA_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343055972": {
        "name": "SPI2_INT_MAP",
        "address": 1343055972,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_SPI2_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343055976": {
        "name": "SPI3_INT_MAP",
        "address": 1343055976,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_SPI3_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343055980": {
        "name": "I2S0_INT_MAP",
        "address": 1343055980,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_I2S0_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343055984": {
        "name": "I2S1_INT_MAP",
        "address": 1343055984,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_I2S1_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343055988": {
        "name": "I2S2_INT_MAP",
        "address": 1343055988,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_I2S2_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343055992": {
        "name": "UHCI0_INT_MAP",
        "address": 1343055992,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_UHCI0_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343055996": {
        "name": "UART0_INT_MAP",
        "address": 1343055996,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_UART0_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056000": {
        "name": "UART1_INT_MAP",
        "address": 1343056000,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_UART1_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056004": {
        "name": "UART2_INT_MAP",
        "address": 1343056004,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_UART2_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056008": {
        "name": "UART3_INT_MAP",
        "address": 1343056008,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_UART3_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056012": {
        "name": "UART4_INT_MAP",
        "address": 1343056012,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_UART4_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056016": {
        "name": "LCD_CAM_INT_MAP",
        "address": 1343056016,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_LCD_CAM_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056020": {
        "name": "ADC_INT_MAP",
        "address": 1343056020,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_ADC_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056024": {
        "name": "PWM0_INT_MAP",
        "address": 1343056024,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_PWM0_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056028": {
        "name": "PWM1_INT_MAP",
        "address": 1343056028,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_PWM1_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056032": {
        "name": "CAN0_INT_MAP",
        "address": 1343056032,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_CAN0_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056036": {
        "name": "CAN1_INT_MAP",
        "address": 1343056036,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_CAN1_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056040": {
        "name": "CAN2_INT_MAP",
        "address": 1343056040,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_CAN2_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056044": {
        "name": "RMT_INT_MAP",
        "address": 1343056044,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_RMT_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056048": {
        "name": "I2C0_INT_MAP",
        "address": 1343056048,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_I2C0_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056052": {
        "name": "I2C1_INT_MAP",
        "address": 1343056052,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_I2C1_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056056": {
        "name": "TIMERGRP0_T0_INT_MAP",
        "address": 1343056056,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_TIMERGRP0_T0_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056060": {
        "name": "TIMERGRP0_T1_INT_MAP",
        "address": 1343056060,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_TIMERGRP0_T1_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056064": {
        "name": "TIMERGRP0_WDT_INT_MAP",
        "address": 1343056064,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_TIMERGRP0_WDT_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056068": {
        "name": "TIMERGRP1_T0_INT_MAP",
        "address": 1343056068,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_TIMERGRP1_T0_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056072": {
        "name": "TIMERGRP1_T1_INT_MAP",
        "address": 1343056072,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_TIMERGRP1_T1_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056076": {
        "name": "TIMERGRP1_WDT_INT_MAP",
        "address": 1343056076,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_TIMERGRP1_WDT_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056080": {
        "name": "LEDC_INT_MAP",
        "address": 1343056080,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_LEDC_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056084": {
        "name": "SYSTIMER_TARGET0_INT_MAP",
        "address": 1343056084,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_SYSTIMER_TARGET0_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056088": {
        "name": "SYSTIMER_TARGET1_INT_MAP",
        "address": 1343056088,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_SYSTIMER_TARGET1_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056092": {
        "name": "SYSTIMER_TARGET2_INT_MAP",
        "address": 1343056092,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_SYSTIMER_TARGET2_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056096": {
        "name": "AHB_PDMA_IN_CH0_INT_MAP",
        "address": 1343056096,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_AHB_PDMA_IN_CH0_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056100": {
        "name": "AHB_PDMA_IN_CH1_INT_MAP",
        "address": 1343056100,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_AHB_PDMA_IN_CH1_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056104": {
        "name": "AHB_PDMA_IN_CH2_INT_MAP",
        "address": 1343056104,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_AHB_PDMA_IN_CH2_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056108": {
        "name": "AHB_PDMA_OUT_CH0_INT_MAP",
        "address": 1343056108,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_AHB_PDMA_OUT_CH0_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056112": {
        "name": "AHB_PDMA_OUT_CH1_INT_MAP",
        "address": 1343056112,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_AHB_PDMA_OUT_CH1_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056116": {
        "name": "AHB_PDMA_OUT_CH2_INT_MAP",
        "address": 1343056116,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_AHB_PDMA_OUT_CH2_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056120": {
        "name": "AXI_PDMA_IN_CH0_INT_MAP",
        "address": 1343056120,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_AXI_PDMA_IN_CH0_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056124": {
        "name": "AXI_PDMA_IN_CH1_INT_MAP",
        "address": 1343056124,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_AXI_PDMA_IN_CH1_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056128": {
        "name": "AXI_PDMA_IN_CH2_INT_MAP",
        "address": 1343056128,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_AXI_PDMA_IN_CH2_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056132": {
        "name": "AXI_PDMA_OUT_CH0_INT_MAP",
        "address": 1343056132,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_AXI_PDMA_OUT_CH0_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056136": {
        "name": "AXI_PDMA_OUT_CH1_INT_MAP",
        "address": 1343056136,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_AXI_PDMA_OUT_CH1_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056140": {
        "name": "AXI_PDMA_OUT_CH2_INT_MAP",
        "address": 1343056140,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_AXI_PDMA_OUT_CH2_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056144": {
        "name": "RSA_INT_MAP",
        "address": 1343056144,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_RSA_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056148": {
        "name": "AES_INT_MAP",
        "address": 1343056148,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_AES_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056152": {
        "name": "SHA_INT_MAP",
        "address": 1343056152,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_SHA_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056156": {
        "name": "ECC_INT_MAP",
        "address": 1343056156,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_ECC_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056160": {
        "name": "ECDSA_INT_MAP",
        "address": 1343056160,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_ECDSA_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056164": {
        "name": "KM_INT_MAP",
        "address": 1343056164,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_KM_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056168": {
        "name": "GPIO_INT0_MAP",
        "address": 1343056168,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_GPIO_INT0_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056172": {
        "name": "GPIO_INT1_MAP",
        "address": 1343056172,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_GPIO_INT1_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056176": {
        "name": "GPIO_INT2_MAP",
        "address": 1343056176,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_GPIO_INT2_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056180": {
        "name": "GPIO_INT3_MAP",
        "address": 1343056180,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_GPIO_INT3_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056184": {
        "name": "GPIO_PAD_COMP_INT_MAP",
        "address": 1343056184,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_GPIO_PAD_COMP_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056188": {
        "name": "CPU_INT_FROM_CPU_0_MAP",
        "address": 1343056188,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_CPU_INT_FROM_CPU_0_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056192": {
        "name": "CPU_INT_FROM_CPU_1_MAP",
        "address": 1343056192,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_CPU_INT_FROM_CPU_1_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056196": {
        "name": "CPU_INT_FROM_CPU_2_MAP",
        "address": 1343056196,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_CPU_INT_FROM_CPU_2_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056200": {
        "name": "CPU_INT_FROM_CPU_3_MAP",
        "address": 1343056200,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_CPU_INT_FROM_CPU_3_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056204": {
        "name": "CACHE_INT_MAP",
        "address": 1343056204,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_CACHE_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056208": {
        "name": "FLASH_MSPI_INT_MAP",
        "address": 1343056208,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_FLASH_MSPI_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056212": {
        "name": "CSI_BRIDGE_INT_MAP",
        "address": 1343056212,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_CSI_BRIDGE_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056216": {
        "name": "DSI_BRIDGE_INT_MAP",
        "address": 1343056216,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_DSI_BRIDGE_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056220": {
        "name": "CSI_INT_MAP",
        "address": 1343056220,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_CSI_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056224": {
        "name": "DSI_INT_MAP",
        "address": 1343056224,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_DSI_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056228": {
        "name": "GMII_PHY_INT_MAP",
        "address": 1343056228,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_GMII_PHY_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056232": {
        "name": "LPI_INT_MAP",
        "address": 1343056232,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_LPI_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056236": {
        "name": "PMT_INT_MAP",
        "address": 1343056236,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_PMT_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056240": {
        "name": "SBD_INT_MAP",
        "address": 1343056240,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_SBD_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056244": {
        "name": "USB_OTG_INT_MAP",
        "address": 1343056244,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_USB_OTG_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056248": {
        "name": "USB_OTG_ENDP_MULTI_PROC_INT_MAP",
        "address": 1343056248,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_USB_OTG_ENDP_MULTI_PROC_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056252": {
        "name": "JPEG_INT_MAP",
        "address": 1343056252,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_JPEG_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056256": {
        "name": "PPA_INT_MAP",
        "address": 1343056256,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_PPA_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056260": {
        "name": "CORE0_TRACE_INT_MAP",
        "address": 1343056260,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_CORE0_TRACE_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056264": {
        "name": "CORE1_TRACE_INT_MAP",
        "address": 1343056264,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_CORE1_TRACE_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056268": {
        "name": "HP_CORE_CTRL_INT_MAP",
        "address": 1343056268,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_HP_CORE_CTRL_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056272": {
        "name": "ISP_INT_MAP",
        "address": 1343056272,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_ISP_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056276": {
        "name": "I3C_MST_INT_MAP",
        "address": 1343056276,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_I3C_MST_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056280": {
        "name": "I3C_SLV_INT_MAP",
        "address": 1343056280,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_I3C_SLV_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056284": {
        "name": "USB_OTG11_INT_MAP",
        "address": 1343056284,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_USB_OTG11_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056288": {
        "name": "DMA2D_IN_CH0_INT_MAP",
        "address": 1343056288,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_DMA2D_IN_CH0_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056292": {
        "name": "DMA2D_IN_CH1_INT_MAP",
        "address": 1343056292,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_DMA2D_IN_CH1_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056296": {
        "name": "DMA2D_OUT_CH0_INT_MAP",
        "address": 1343056296,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_DMA2D_OUT_CH0_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056300": {
        "name": "DMA2D_OUT_CH1_INT_MAP",
        "address": 1343056300,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_DMA2D_OUT_CH1_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056304": {
        "name": "DMA2D_OUT_CH2_INT_MAP",
        "address": 1343056304,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_DMA2D_OUT_CH2_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056308": {
        "name": "PSRAM_MSPI_INT_MAP",
        "address": 1343056308,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_PSRAM_MSPI_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056312": {
        "name": "HP_SYSREG_INT_MAP",
        "address": 1343056312,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_HP_SYSREG_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056316": {
        "name": "PCNT_INT_MAP",
        "address": 1343056316,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_PCNT_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056320": {
        "name": "HP_PAU_INT_MAP",
        "address": 1343056320,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_HP_PAU_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056324": {
        "name": "HP_PARLIO_RX_INT_MAP",
        "address": 1343056324,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_HP_PARLIO_RX_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056328": {
        "name": "HP_PARLIO_TX_INT_MAP",
        "address": 1343056328,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_HP_PARLIO_TX_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056332": {
        "name": "H264_DMA2D_OUT_CH0_INT_MAP",
        "address": 1343056332,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_H264_DMA2D_OUT_CH0_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056336": {
        "name": "H264_DMA2D_OUT_CH1_INT_MAP",
        "address": 1343056336,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_H264_DMA2D_OUT_CH1_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056340": {
        "name": "H264_DMA2D_OUT_CH2_INT_MAP",
        "address": 1343056340,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_H264_DMA2D_OUT_CH2_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056344": {
        "name": "H264_DMA2D_OUT_CH3_INT_MAP",
        "address": 1343056344,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_H264_DMA2D_OUT_CH3_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056348": {
        "name": "H264_DMA2D_OUT_CH4_INT_MAP",
        "address": 1343056348,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_H264_DMA2D_OUT_CH4_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056352": {
        "name": "H264_DMA2D_IN_CH0_INT_MAP",
        "address": 1343056352,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_H264_DMA2D_IN_CH0_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056356": {
        "name": "H264_DMA2D_IN_CH1_INT_MAP",
        "address": 1343056356,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_H264_DMA2D_IN_CH1_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056360": {
        "name": "H264_DMA2D_IN_CH2_INT_MAP",
        "address": 1343056360,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_H264_DMA2D_IN_CH2_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056364": {
        "name": "H264_DMA2D_IN_CH3_INT_MAP",
        "address": 1343056364,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_H264_DMA2D_IN_CH3_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056368": {
        "name": "H264_DMA2D_IN_CH4_INT_MAP",
        "address": 1343056368,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_H264_DMA2D_IN_CH4_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056372": {
        "name": "H264_DMA2D_IN_CH5_INT_MAP",
        "address": 1343056372,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_H264_DMA2D_IN_CH5_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056376": {
        "name": "H264_REG_INT_MAP",
        "address": 1343056376,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_H264_REG_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056380": {
        "name": "ASSIST_DEBUG_INT_MAP",
        "address": 1343056380,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_ASSIST_DEBUG_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            }
        ]
    },
    "1343056384": {
        "name": "INTR_STATUS_REG_0",
        "address": 1343056384,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_INTR_STATUS_0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343056388": {
        "name": "INTR_STATUS_REG_1",
        "address": 1343056388,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_INTR_STATUS_1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343056392": {
        "name": "INTR_STATUS_REG_2",
        "address": 1343056392,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_INTR_STATUS_2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343056396": {
        "name": "INTR_STATUS_REG_3",
        "address": 1343056396,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_INTR_STATUS_3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343056400": {
        "name": "CLOCK_GATE",
        "address": 1343056400,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_REG_CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1343056892": {
        "name": "INTERRUPT_REG_DATE",
        "address": 1343056892,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CORE1_INTERRUPT_REG_DATE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "NA"
            }
        ]
    },
    "1342830592": {
        "name": "CLK_EN",
        "address": 1342830592,
        "size": 32,
        "access": "",
        "desc": "csi bridge register mapping unit clock gating.",
        "fields": [
            {
                "name": "CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "0: enable clock gating. 1: disable clock gating, clock always on."
            }
        ]
    },
    "1342830596": {
        "name": "CSI_EN",
        "address": 1342830596,
        "size": 32,
        "access": "",
        "desc": "csi bridge enable.",
        "fields": [
            {
                "name": "CSI_BRIG_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "0: disable csi bridge. 1: enable csi bridge."
            }
        ]
    },
    "1342830600": {
        "name": "DMA_REQ_CFG",
        "address": 1342830600,
        "size": 32,
        "access": "",
        "desc": "dma request configuration.",
        "fields": [
            {
                "name": "DMA_BURST_LEN",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "DMA burst length."
            },
            {
                "name": "DMA_CFG_UPD_BY_BLK",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "1: reg_dma_burst_len & reg_dma_burst_len will be updated by dma block finish. 0: updated by frame."
            },
            {
                "name": "DMA_FORCE_RD_STATUS",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "1: mask dma request when reading frame info. 0: disable mask."
            }
        ]
    },
    "1342830604": {
        "name": "BUF_FLOW_CTL",
        "address": 1342830604,
        "size": 32,
        "access": "",
        "desc": "csi bridge buffer control.",
        "fields": [
            {
                "name": "CSI_BUF_AFULL_THRD",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "buffer almost full threshold."
            },
            {
                "name": "CSI_BUF_DEPTH",
                "bitOffset": 16,
                "bitWidth": 14,
                "desc": "buffer data count."
            }
        ]
    },
    "1342830608": {
        "name": "DATA_TYPE_CFG",
        "address": 1342830608,
        "size": 32,
        "access": "",
        "desc": "pixel data type configuration.",
        "fields": [
            {
                "name": "DATA_TYPE_MIN",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "the min value of data type used for pixel filter."
            },
            {
                "name": "DATA_TYPE_MAX",
                "bitOffset": 8,
                "bitWidth": 6,
                "desc": "the max value of data type used for pixel filter."
            }
        ]
    },
    "1342830612": {
        "name": "FRAME_CFG",
        "address": 1342830612,
        "size": 32,
        "access": "",
        "desc": "frame configuration.",
        "fields": [
            {
                "name": "VADR_NUM",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "vadr of frame data."
            },
            {
                "name": "HADR_NUM",
                "bitOffset": 12,
                "bitWidth": 12,
                "desc": "hadr of frame data."
            },
            {
                "name": "HAS_HSYNC_E",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "0: frame data doesn't contain hsync. 1: frame data contains hsync."
            },
            {
                "name": "VADR_NUM_CHECK",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "0: disable vadr check. 1: enable vadr check."
            }
        ]
    },
    "1342830616": {
        "name": "ENDIAN_MODE",
        "address": 1342830616,
        "size": 32,
        "access": "",
        "desc": "data endianness order configuration.",
        "fields": [
            {
                "name": "BYTE_ENDIAN_ORDER",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "endianness order in bytes. 2'h0 is normal mode and 2'h3 is useful to YUV420(Legacy) when isp is bapassed."
            },
            {
                "name": "BIT_ENDIAN_ORDER",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "N/A"
            }
        ]
    },
    "1342830620": {
        "name": "INT_RAW",
        "address": 1342830620,
        "size": 32,
        "access": "",
        "desc": "csi bridge interrupt raw.",
        "fields": [
            {
                "name": "VADR_NUM_GT_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "reg_vadr_num is greater than real interrupt raw."
            },
            {
                "name": "VADR_NUM_LT_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "reg_vadr_num is less than real interrupt raw."
            },
            {
                "name": "DISCARD_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "an incomplete frame of data was sent interrupt raw."
            },
            {
                "name": "CSI_BUF_OVERRUN_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "buffer overrun interrupt raw."
            },
            {
                "name": "CSI_ASYNC_FIFO_OVF_INT_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "buffer overflow interrupt raw."
            },
            {
                "name": "DMA_CFG_HAS_UPDATED_INT_RAW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "dma configuration update complete interrupt raw."
            }
        ]
    },
    "1342830624": {
        "name": "INT_CLR",
        "address": 1342830624,
        "size": 32,
        "access": "",
        "desc": "csi bridge interrupt clr.",
        "fields": [
            {
                "name": "VADR_NUM_GT_REAL_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "reg_vadr_num is greater than real interrupt clr."
            },
            {
                "name": "VADR_NUM_LT_REAL_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "reg_vadr_num is less than real interrupt clr."
            },
            {
                "name": "DISCARD_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "an incomplete frame of data was sent interrupt clr."
            },
            {
                "name": "CSI_BUF_OVERRUN_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "buffer overrun interrupt clr."
            },
            {
                "name": "CSI_ASYNC_FIFO_OVF_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "buffer overflow interrupt clr."
            },
            {
                "name": "DMA_CFG_HAS_UPDATED_INT_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "dma configuration update complete interrupt clr."
            }
        ]
    },
    "1342830628": {
        "name": "INT_ST",
        "address": 1342830628,
        "size": 32,
        "access": "",
        "desc": "csi bridge interrupt st.",
        "fields": [
            {
                "name": "VADR_NUM_GT_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "reg_vadr_num is greater than real interrupt st."
            },
            {
                "name": "VADR_NUM_LT_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "reg_vadr_num is less than real interrupt st."
            },
            {
                "name": "DISCARD_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "an incomplete frame of data was sent interrupt st."
            },
            {
                "name": "CSI_BUF_OVERRUN_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "buffer overrun interrupt st."
            },
            {
                "name": "CSI_ASYNC_FIFO_OVF_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "buffer overflow interrupt st."
            },
            {
                "name": "DMA_CFG_HAS_UPDATED_INT_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "dma configuration update complete interrupt st."
            }
        ]
    },
    "1342830632": {
        "name": "INT_ENA",
        "address": 1342830632,
        "size": 32,
        "access": "",
        "desc": "csi bridge interrupt enable.",
        "fields": [
            {
                "name": "VADR_NUM_GT_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "reg_vadr_num is greater than real interrupt enable."
            },
            {
                "name": "VADR_NUM_LT_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "reg_vadr_num is less than real interrupt enable."
            },
            {
                "name": "DISCARD_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "an incomplete frame of data was sent interrupt enable."
            },
            {
                "name": "CSI_BUF_OVERRUN_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "buffer overrun interrupt enable."
            },
            {
                "name": "CSI_ASYNC_FIFO_OVF_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "buffer overflow interrupt enable."
            },
            {
                "name": "DMA_CFG_HAS_UPDATED_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "dma configuration update complete interrupt enable."
            }
        ]
    },
    "1342830636": {
        "name": "DMA_REQ_INTERVAL",
        "address": 1342830636,
        "size": 32,
        "access": "",
        "desc": "DMA interval configuration.",
        "fields": [
            {
                "name": "DMA_REQ_INTERVAL",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "16'b1: 1 cycle. 16'b11: 2 cycle. ... ... 16'hFFFF: 16 cycle."
            }
        ]
    },
    "1342830640": {
        "name": "DMABLK_SIZE",
        "address": 1342830640,
        "size": 32,
        "access": "",
        "desc": "DMA block size configuration.",
        "fields": [
            {
                "name": "DMABLK_SIZE",
                "bitOffset": 0,
                "bitWidth": 13,
                "desc": "the number of reg_dma_burst_len in a block"
            }
        ]
    },
    "1342830644": {
        "name": "RDN_ECO_CS",
        "address": 1342830644,
        "size": 32,
        "access": "",
        "desc": "N/A",
        "fields": [
            {
                "name": "RDN_ECO_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "N/A"
            },
            {
                "name": "RDN_ECO_RESULT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "N/A"
            }
        ]
    },
    "1342830648": {
        "name": "RDN_ECO_LOW",
        "address": 1342830648,
        "size": 32,
        "access": "",
        "desc": "N/A",
        "fields": [
            {
                "name": "RDN_ECO_LOW",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "N/A"
            }
        ]
    },
    "1342830652": {
        "name": "RDN_ECO_HIGH",
        "address": 1342830652,
        "size": 32,
        "access": "",
        "desc": "N/A",
        "fields": [
            {
                "name": "RDN_ECO_HIGH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "N/A"
            }
        ]
    },
    "1342830656": {
        "name": "HOST_CTRL",
        "address": 1342830656,
        "size": 32,
        "access": "",
        "desc": "csi host control by csi bridge.",
        "fields": [
            {
                "name": "CSI_ENABLECLK",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "enable clock lane module of csi phy."
            },
            {
                "name": "CSI_CFG_CLK_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "enable cfg_clk of csi host module."
            },
            {
                "name": "LOOPBK_TEST_EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "for phy test by loopback dsi phy to csi phy."
            }
        ]
    },
    "1342830660": {
        "name": "MEM_CTRL",
        "address": 1342830660,
        "size": 32,
        "access": "",
        "desc": "csi bridge buffer control.",
        "fields": [
            {
                "name": "CSI_BRIDGE_MEM_CLK_FORCE_ON",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "csi bridge memory clock gating force on."
            },
            {
                "name": "CSI_MEM_AUX_CTRL",
                "bitOffset": 1,
                "bitWidth": 14,
                "desc": "N/A"
            }
        ]
    },
    "1342828544": {
        "name": "VERSION",
        "address": 1342828544,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "VERSION",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342828548": {
        "name": "N_LANES",
        "address": 1342828548,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "N_LANES",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "NA"
            }
        ]
    },
    "1342828552": {
        "name": "CSI2_RESETN",
        "address": 1342828552,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CSI2_RESETN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342828556": {
        "name": "INT_ST_MAIN",
        "address": 1342828556,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "ST_STATUS_INT_PHY_FATAL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_STATUS_INT_PKT_FATAL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_STATUS_INT_BNDRY_FRAME_FATAL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_STATUS_INT_SEQ_FRAME_FATAL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_STATUS_INT_CRC_FRAME_FATAL",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_STATUS_INT_PLD_CRC_FATAL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_STATUS_INT_DATA_ID",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_STATUS_INT_ECC_CORRECTED",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_STATUS_INT_PHY",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342828608": {
        "name": "PHY_SHUTDOWNZ",
        "address": 1342828608,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "PHY_SHUTDOWNZ",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342828612": {
        "name": "DPHY_RSTZ",
        "address": 1342828612,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DPHY_RSTZ",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342828616": {
        "name": "PHY_RX",
        "address": 1342828616,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "PHY_RXULPSESC_0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "PHY_RXULPSESC_1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "PHY_RXULPSCLKNOT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "PHY_RXCLKACTIVEHS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342828620": {
        "name": "PHY_STOPSTATE",
        "address": 1342828620,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "PHY_STOPSTATEDATA_0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "PHY_STOPSTATEDATA_1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "PHY_STOPSTATECLK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342828624": {
        "name": "PHY_TEST_CTRL0",
        "address": 1342828624,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "PHY_TESTCLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "PHY_TESTCLK",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342828628": {
        "name": "PHY_TEST_CTRL1",
        "address": 1342828628,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "PHY_TESTDIN",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "NA"
            },
            {
                "name": "PHY_TESTDOUT",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "NA"
            },
            {
                "name": "PHY_TESTEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342828744": {
        "name": "VC_EXTENSION",
        "address": 1342828744,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "VCX",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342828748": {
        "name": "PHY_CAL",
        "address": 1342828748,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "RXSKEWCALHS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342828768": {
        "name": "INT_ST_PHY_FATAL",
        "address": 1342828768,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "ST_PHY_ERRSOTSYNCHS_0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_PHY_ERRSOTSYNCHS_1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342828772": {
        "name": "INT_MSK_PHY_FATAL",
        "address": 1342828772,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "MASK_PHY_ERRSOTSYNCHS_0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_PHY_ERRSOTSYNCHS_1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342828776": {
        "name": "INT_FORCE_PHY_FATAL",
        "address": 1342828776,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "FORCE_PHY_ERRSOTSYNCHS_0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_PHY_ERRSOTSYNCHS_1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342828784": {
        "name": "INT_ST_PKT_FATAL",
        "address": 1342828784,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "ST_ERR_ECC_DOUBLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_SHORTER_PAYLOAD",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342828788": {
        "name": "INT_MSK_PKT_FATAL",
        "address": 1342828788,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "MASK_ERR_ECC_DOUBLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_SHORTER_PAYLOAD",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342828792": {
        "name": "INT_FORCE_PKT_FATAL",
        "address": 1342828792,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "FORCE_ERR_ECC_DOUBLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_SHORTER_PAYLOAD",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342828816": {
        "name": "INT_ST_PHY",
        "address": 1342828816,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "ST_PHY_ERRSOTHS_0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_PHY_ERRSOTHS_1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_PHY_ERRESC_0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_PHY_ERRESC_1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342828820": {
        "name": "INT_MSK_PHY",
        "address": 1342828820,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "MASK_PHY_ERRSOTHS_0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_PHY_ERRSOTHS_1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_PHY_ERRESC_0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_PHY_ERRESC_1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342828824": {
        "name": "INT_FORCE_PHY",
        "address": 1342828824,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "FORCE_PHY_ERRSOTHS_0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_PHY_ERRSOTHS_1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_PHY_ERRESC_0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_PHY_ERRESC_1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342829184": {
        "name": "INT_ST_BNDRY_FRAME_FATAL",
        "address": 1342829184,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "ST_ERR_F_BNDRY_MATCH_VC0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_F_BNDRY_MATCH_VC1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_F_BNDRY_MATCH_VC2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_F_BNDRY_MATCH_VC3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_F_BNDRY_MATCH_VC4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_F_BNDRY_MATCH_VC5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_F_BNDRY_MATCH_VC6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_F_BNDRY_MATCH_VC7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_F_BNDRY_MATCH_VC8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_F_BNDRY_MATCH_VC9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_F_BNDRY_MATCH_VC10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_F_BNDRY_MATCH_VC11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_F_BNDRY_MATCH_VC12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_F_BNDRY_MATCH_VC13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_F_BNDRY_MATCH_VC14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_F_BNDRY_MATCH_VC15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342829188": {
        "name": "INT_MSK_BNDRY_FRAME_FATAL",
        "address": 1342829188,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "MASK_ERR_F_BNDRY_MATCH_VC0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_F_BNDRY_MATCH_VC1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_F_BNDRY_MATCH_VC2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_F_BNDRY_MATCH_VC3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_F_BNDRY_MATCH_VC4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_F_BNDRY_MATCH_VC5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_F_BNDRY_MATCH_VC6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_F_BNDRY_MATCH_VC7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_F_BNDRY_MATCH_VC8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_F_BNDRY_MATCH_VC9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_F_BNDRY_MATCH_VC10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_F_BNDRY_MATCH_VC11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_F_BNDRY_MATCH_VC12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_F_BNDRY_MATCH_VC13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_F_BNDRY_MATCH_VC14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_F_BNDRY_MATCH_VC15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342829192": {
        "name": "INT_FORCE_BNDRY_FRAME_FATAL",
        "address": 1342829192,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "FORCE_ERR_F_BNDRY_MATCH_VC0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_F_BNDRY_MATCH_VC1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_F_BNDRY_MATCH_VC2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_F_BNDRY_MATCH_VC3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_F_BNDRY_MATCH_VC4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_F_BNDRY_MATCH_VC5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_F_BNDRY_MATCH_VC6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_F_BNDRY_MATCH_VC7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_F_BNDRY_MATCH_VC8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_F_BNDRY_MATCH_VC9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_F_BNDRY_MATCH_VC10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_F_BNDRY_MATCH_VC11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_F_BNDRY_MATCH_VC12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_F_BNDRY_MATCH_VC13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_F_BNDRY_MATCH_VC14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_F_BNDRY_MATCH_VC15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342829200": {
        "name": "INT_ST_SEQ_FRAME_FATAL",
        "address": 1342829200,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "ST_ERR_F_SEQ_VC0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_F_SEQ_VC1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_F_SEQ_VC2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_F_SEQ_VC3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_F_SEQ_VC4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_F_SEQ_VC5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_F_SEQ_VC6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_F_SEQ_VC7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_F_SEQ_VC8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_F_SEQ_VC9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_F_SEQ_VC10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_F_SEQ_VC11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_F_SEQ_VC12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_F_SEQ_VC13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_F_SEQ_VC14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_F_SEQ_VC15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342829204": {
        "name": "INT_MSK_SEQ_FRAME_FATAL",
        "address": 1342829204,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "MASK_ERR_F_SEQ_VC0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_F_SEQ_VC1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_F_SEQ_VC2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_F_SEQ_VC3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_F_SEQ_VC4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_F_SEQ_VC5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_F_SEQ_VC6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_F_SEQ_VC7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_F_SEQ_VC8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_F_SEQ_VC9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_F_SEQ_VC10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_F_SEQ_VC11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_F_SEQ_VC12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_F_SEQ_VC13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_F_SEQ_VC14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_F_SEQ_VC15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342829208": {
        "name": "INT_FORCE_SEQ_FRAME_FATAL",
        "address": 1342829208,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "FORCE_ERR_F_SEQ_VC0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_F_SEQ_VC1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_F_SEQ_VC2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_F_SEQ_VC3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_F_SEQ_VC4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_F_SEQ_VC5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_F_SEQ_VC6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_F_SEQ_VC7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_F_SEQ_VC8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_F_SEQ_VC9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_F_SEQ_VC10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_F_SEQ_VC11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_F_SEQ_VC12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_F_SEQ_VC13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_F_SEQ_VC14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_F_SEQ_VC15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342829216": {
        "name": "INT_ST_CRC_FRAME_FATAL",
        "address": 1342829216,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "ST_ERR_FRAME_DATA_VC0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_FRAME_DATA_VC1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_FRAME_DATA_VC2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_FRAME_DATA_VC3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_FRAME_DATA_VC4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_FRAME_DATA_VC5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_FRAME_DATA_VC6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_FRAME_DATA_VC7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_FRAME_DATA_VC8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_FRAME_DATA_VC9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_FRAME_DATA_VC10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_FRAME_DATA_VC11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_FRAME_DATA_VC12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_FRAME_DATA_VC13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_FRAME_DATA_VC14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_FRAME_DATA_VC15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342829220": {
        "name": "INT_MSK_CRC_FRAME_FATAL",
        "address": 1342829220,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "MASK_ERR_FRAME_DATA_VC0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_FRAME_DATA_VC1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_FRAME_DATA_VC2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_FRAME_DATA_VC3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_FRAME_DATA_VC4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_FRAME_DATA_VC5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_FRAME_DATA_VC6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_FRAME_DATA_VC7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_FRAME_DATA_VC8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_FRAME_DATA_VC9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_FRAME_DATA_VC10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_FRAME_DATA_VC11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_FRAME_DATA_VC12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_FRAME_DATA_VC13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_FRAME_DATA_VC14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_FRAME_DATA_VC15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342829224": {
        "name": "INT_FORCE_CRC_FRAME_FATAL",
        "address": 1342829224,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "FORCE_ERR_FRAME_DATA_VC0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_FRAME_DATA_VC1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_FRAME_DATA_VC2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_FRAME_DATA_VC3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_FRAME_DATA_VC4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_FRAME_DATA_VC5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_FRAME_DATA_VC6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_FRAME_DATA_VC7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_FRAME_DATA_VC8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_FRAME_DATA_VC9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_FRAME_DATA_VC10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_FRAME_DATA_VC11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_FRAME_DATA_VC12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_FRAME_DATA_VC13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_FRAME_DATA_VC14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_FRAME_DATA_VC15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342829232": {
        "name": "INT_ST_PLD_CRC_FATAL",
        "address": 1342829232,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "ST_ERR_CRC_VC0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_CRC_VC1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_CRC_VC2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_CRC_VC3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_CRC_VC4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_CRC_VC5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_CRC_VC6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_CRC_VC7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_CRC_VC8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_CRC_VC9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_CRC_VC10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_CRC_VC11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_CRC_VC12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_CRC_VC13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_CRC_VC14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_CRC_VC15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342829236": {
        "name": "INT_MSK_PLD_CRC_FATAL",
        "address": 1342829236,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "MASK_ERR_CRC_VC0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_CRC_VC1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_CRC_VC2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_CRC_VC3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_CRC_VC4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_CRC_VC5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_CRC_VC6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_CRC_VC7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_CRC_VC8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_CRC_VC9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_CRC_VC10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_CRC_VC11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_CRC_VC12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_CRC_VC13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_CRC_VC14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_CRC_VC15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342829240": {
        "name": "INT_FORCE_PLD_CRC_FATAL",
        "address": 1342829240,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "FORCE_ERR_CRC_VC0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_CRC_VC1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_CRC_VC2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_CRC_VC3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_CRC_VC4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_CRC_VC5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_CRC_VC6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_CRC_VC7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_CRC_VC8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_CRC_VC9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_CRC_VC10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_CRC_VC11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_CRC_VC12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_CRC_VC13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_CRC_VC14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_CRC_VC15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342829248": {
        "name": "INT_ST_DATA_ID",
        "address": 1342829248,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "ST_ERR_ID_VC0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_ID_VC1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_ID_VC2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_ID_VC3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_ID_VC4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_ID_VC5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_ID_VC6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_ID_VC7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_ID_VC8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_ID_VC9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_ID_VC10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_ID_VC11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_ID_VC12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_ID_VC13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_ID_VC14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_ID_VC15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342829252": {
        "name": "INT_MSK_DATA_ID",
        "address": 1342829252,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "MASK_ERR_ID_VC0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_ID_VC1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_ID_VC2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_ID_VC3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_ID_VC4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_ID_VC5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_ID_VC6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_ID_VC7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_ID_VC8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_ID_VC9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_ID_VC10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_ID_VC11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_ID_VC12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_ID_VC13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_ID_VC14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_ID_VC15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342829256": {
        "name": "INT_FORCE_DATA_ID",
        "address": 1342829256,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "FORCE_ERR_ID_VC0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_ID_VC1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_ID_VC2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_ID_VC3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_ID_VC4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_ID_VC5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_ID_VC6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_ID_VC7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_ID_VC8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_ID_VC9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_ID_VC10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_ID_VC11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_ID_VC12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_ID_VC13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_ID_VC14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_ID_VC15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342829264": {
        "name": "INT_ST_ECC_CORRECTED",
        "address": 1342829264,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "ST_ERR_ECC_CORRECTED_VC0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_ECC_CORRECTED_VC1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_ECC_CORRECTED_VC2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_ECC_CORRECTED_VC3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_ECC_CORRECTED_VC4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_ECC_CORRECTED_VC5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_ECC_CORRECTED_VC6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_ECC_CORRECTED_VC7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_ECC_CORRECTED_VC8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_ECC_CORRECTED_VC9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_ECC_CORRECTED_VC10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_ECC_CORRECTED_VC11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_ECC_CORRECTED_VC12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_ECC_CORRECTED_VC13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_ECC_CORRECTED_VC14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ST_ERR_ECC_CORRECTED_VC15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342829268": {
        "name": "INT_MSK_ECC_CORRECTED",
        "address": 1342829268,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "MASK_ERR_ECC_CORRECTED_VC0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_ECC_CORRECTED_VC1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_ECC_CORRECTED_VC2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_ECC_CORRECTED_VC3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_ECC_CORRECTED_VC4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_ECC_CORRECTED_VC5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_ECC_CORRECTED_VC6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_ECC_CORRECTED_VC7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_ECC_CORRECTED_VC8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_ECC_CORRECTED_VC9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_ECC_CORRECTED_VC10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_ECC_CORRECTED_VC11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_ECC_CORRECTED_VC12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_ECC_CORRECTED_VC13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_ECC_CORRECTED_VC14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ERR_ECC_CORRECTED_VC15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342829272": {
        "name": "INT_FORCE_ECC_CORRECTED",
        "address": 1342829272,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "FORCE_ERR_ECC_CORRECTED_VC0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_ECC_CORRECTED_VC1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_ECC_CORRECTED_VC2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_ECC_CORRECTED_VC3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_ECC_CORRECTED_VC4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_ECC_CORRECTED_VC5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_ECC_CORRECTED_VC6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_ECC_CORRECTED_VC7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_ECC_CORRECTED_VC8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_ECC_CORRECTED_VC9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_ECC_CORRECTED_VC10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_ECC_CORRECTED_VC11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_ECC_CORRECTED_VC12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_ECC_CORRECTED_VC13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_ECC_CORRECTED_VC14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ERR_ECC_CORRECTED_VC15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342829312": {
        "name": "SCRAMBLING",
        "address": 1342829312,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "SCRAMBLE_ENABLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342829316": {
        "name": "SCRAMBLING_SEED1",
        "address": 1342829316,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "SCRAMBLE_SEED_LANE1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "NA"
            }
        ]
    },
    "1342829320": {
        "name": "SCRAMBLING_SEED2",
        "address": 1342829320,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "SCRAMBLE_SEED_LANE2",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "NA"
            }
        ]
    },
    "1342705664": {
        "name": "ID0",
        "address": 1342705664,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DMAC_ID",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342705672": {
        "name": "COMPVER0",
        "address": 1342705672,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DMAC_COMPVER",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342705680": {
        "name": "CFG0",
        "address": 1342705680,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DMAC_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "INT_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342705688": {
        "name": "CHEN0",
        "address": 1342705688,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH1_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_EN_WE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_EN_WE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_EN_WE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_EN_WE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_SUSP",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_SUSP",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_SUSP",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_SUSP",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_SUSP_WE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_SUSP_WE",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_SUSP_WE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_SUSP_WE",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342705692": {
        "name": "CHEN1",
        "address": 1342705692,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH1_ABORT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ABORT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ABORT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ABORT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ABORT_WE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ABORT_WE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ABORT_WE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ABORT_WE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342705712": {
        "name": "INTSTATUS0",
        "address": 1342705712,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH1_INTSTAT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_INTSTAT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_INTSTAT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_INTSTAT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "COMMONREG_INTSTAT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342705720": {
        "name": "COMMONREG_INTCLEAR0",
        "address": 1342705720,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CLEAR_SLVIF_COMMONREG_DEC_ERR_INTSTAT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CLEAR_SLVIF_COMMONREG_WR2RO_ERR_INTSTAT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CLEAR_SLVIF_COMMONREG_RD2WO_ERR_INTSTAT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CLEAR_SLVIF_COMMONREG_WRONHOLD_ERR_INTSTAT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CLEAR_SLVIF_COMMONREG_WRPARITY_ERR_INTSTAT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CLEAR_SLVIF_UNDEFINEDREG_DEC_ERR_INTSTAT",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CLEAR_MXIF1_RCH0_ECCPROT_CORRERR_INTSTAT",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CLEAR_MXIF1_RCH0_ECCPROT_UNCORRERR_INTSTAT",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CLEAR_MXIF1_RCH1_ECCPROT_CORRERR_INTSTAT",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CLEAR_MXIF1_RCH1_ECCPROT_UNCORRERR_INTSTAT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CLEAR_MXIF1_BCH_ECCPROT_CORRERR_INTSTAT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CLEAR_MXIF1_BCH_ECCPROT_UNCORRERR_INTSTAT",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CLEAR_MXIF2_RCH0_ECCPROT_CORRERR_INTSTAT",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CLEAR_MXIF2_RCH0_ECCPROT_UNCORRERR_INTSTAT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CLEAR_MXIF2_RCH1_ECCPROT_CORRERR_INTSTAT",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CLEAR_MXIF2_RCH1_ECCPROT_UNCORRERR_INTSTAT",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CLEAR_MXIF2_BCH_ECCPROT_CORRERR_INTSTAT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CLEAR_MXIF2_BCH_ECCPROT_UNCORRERR_INTSTAT",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342705728": {
        "name": "COMMONREG_INTSTATUS_ENABLE0",
        "address": 1342705728,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "ENABLE_SLVIF_COMMONREG_DEC_ERR_INTSTAT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ENABLE_SLVIF_COMMONREG_WR2RO_ERR_INTSTAT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ENABLE_SLVIF_COMMONREG_RD2WO_ERR_INTSTAT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ENABLE_SLVIF_COMMONREG_WRONHOLD_ERR_INTSTAT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ENABLE_SLVIF_COMMONREG_WRPARITY_ERR_INTSTAT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ENABLE_SLVIF_UNDEFINEDREG_DEC_ERR_INTSTAT",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ENABLE_MXIF1_RCH0_ECCPROT_CORRERR_INTSTAT",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ENABLE_MXIF1_RCH0_ECCPROT_UNCORRERR_INTSTAT",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ENABLE_MXIF1_RCH1_ECCPROT_CORRERR_INTSTAT",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ENABLE_MXIF1_RCH1_ECCPROT_UNCORRERR_INTSTAT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ENABLE_MXIF1_BCH_ECCPROT_CORRERR_INTSTAT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ENABLE_MXIF1_BCH_ECCPROT_UNCORRERR_INTSTAT",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ENABLE_MXIF2_RCH0_ECCPROT_CORRERR_INTSTAT",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ENABLE_MXIF2_RCH0_ECCPROT_UNCORRERR_INTSTAT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ENABLE_MXIF2_RCH1_ECCPROT_CORRERR_INTSTAT",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ENABLE_MXIF2_RCH1_ECCPROT_UNCORRERR_INTSTAT",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ENABLE_MXIF2_BCH_ECCPROT_CORRERR_INTSTAT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ENABLE_MXIF2_BCH_ECCPROT_UNCORRERR_INTSTAT",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342705736": {
        "name": "COMMONREG_INTSIGNAL_ENABLE0",
        "address": 1342705736,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "ENABLE_SLVIF_COMMONREG_DEC_ERR_INTSIGNAL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ENABLE_SLVIF_COMMONREG_WR2RO_ERR_INTSIGNAL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ENABLE_SLVIF_COMMONREG_RD2WO_ERR_INTSIGNAL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ENABLE_SLVIF_COMMONREG_WRONHOLD_ERR_INTSIGNAL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ENABLE_SLVIF_COMMONREG_WRPARITY_ERR_INTSIGNAL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ENABLE_SLVIF_UNDEFINEDREG_DEC_ERR_INTSIGNAL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ENABLE_MXIF1_RCH0_ECCPROT_CORRERR_INTSIGNAL",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ENABLE_MXIF1_RCH0_ECCPROT_UNCORRERR_INTSIGNAL",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ENABLE_MXIF1_RCH1_ECCPROT_CORRERR_INTSIGNAL",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ENABLE_MXIF1_RCH1_ECCPROT_UNCORRERR_INTSIGNAL",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ENABLE_MXIF1_BCH_ECCPROT_CORRERR_INTSIGNAL",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ENABLE_MXIF1_BCH_ECCPROT_UNCORRERR_INTSIGNAL",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ENABLE_MXIF2_RCH0_ECCPROT_CORRERR_INTSIGNAL",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ENABLE_MXIF2_RCH0_ECCPROT_UNCORRERR_INTSIGNAL",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ENABLE_MXIF2_RCH1_ECCPROT_CORRERR_INTSIGNAL",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ENABLE_MXIF2_RCH1_ECCPROT_UNCORRERR_INTSIGNAL",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ENABLE_MXIF2_BCH_ECCPROT_CORRERR_INTSIGNAL",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ENABLE_MXIF2_BCH_ECCPROT_UNCORRERR_INTSIGNAL",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342705744": {
        "name": "COMMONREG_INTSTATUS0",
        "address": 1342705744,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "SLVIF_COMMONREG_DEC_ERR_INTSTAT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "SLVIF_COMMONREG_WR2RO_ERR_INTSTAT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "SLVIF_COMMONREG_RD2WO_ERR_INTSTAT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "SLVIF_COMMONREG_WRONHOLD_ERR_INTSTAT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "SLVIF_COMMONREG_WRPARITY_ERR_INTSTAT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "SLVIF_UNDEFINEDREG_DEC_ERR_INTSTAT",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MXIF1_RCH0_ECCPROT_CORRERR_INTSTAT",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MXIF1_RCH0_ECCPROT_UNCORRERR_INTSTAT",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MXIF1_RCH1_ECCPROT_CORRERR_INTSTAT",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MXIF1_RCH1_ECCPROT_UNCORRERR_INTSTAT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MXIF1_BCH_ECCPROT_CORRERR_INTSTAT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MXIF1_BCH_ECCPROT_UNCORRERR_INTSTAT",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MXIF2_RCH0_ECCPROT_CORRERR_INTSTAT",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MXIF2_RCH0_ECCPROT_UNCORRERR_INTSTAT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MXIF2_RCH1_ECCPROT_CORRERR_INTSTAT",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MXIF2_RCH1_ECCPROT_UNCORRERR_INTSTAT",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MXIF2_BCH_ECCPROT_CORRERR_INTSTAT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MXIF2_BCH_ECCPROT_UNCORRERR_INTSTAT",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342705752": {
        "name": "RESET0",
        "address": 1342705752,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DMAC_RST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342705760": {
        "name": "LOWPOWER_CFG0",
        "address": 1342705760,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "GBL_CSLP_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CHNL_CSLP_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "SBIU_CSLP_EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MXIF_CSLP_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342705764": {
        "name": "LOWPOWER_CFG1",
        "address": 1342705764,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "GLCH_LPDLY",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "NA"
            },
            {
                "name": "SBIU_LPDLY",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "NA"
            },
            {
                "name": "MXIF_LPDLY",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "NA"
            }
        ]
    },
    "1342705920": {
        "name": "CH1_SAR0",
        "address": 1342705920,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH1_SAR0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342705924": {
        "name": "CH1_SAR1",
        "address": 1342705924,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH1_SAR1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342705928": {
        "name": "CH1_DAR0",
        "address": 1342705928,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH1_DAR0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342705932": {
        "name": "CH1_DAR1",
        "address": 1342705932,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH1_DAR1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342705936": {
        "name": "CH1_BLOCK_TS0",
        "address": 1342705936,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH1_BLOCK_TS",
                "bitOffset": 0,
                "bitWidth": 22,
                "desc": "NA"
            }
        ]
    },
    "1342705944": {
        "name": "CH1_CTL0",
        "address": 1342705944,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH1_SMS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_DMS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_SINC",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_DINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_SRC_TR_WIDTH",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "NA"
            },
            {
                "name": "CH1_DST_TR_WIDTH",
                "bitOffset": 11,
                "bitWidth": 3,
                "desc": "NA"
            },
            {
                "name": "CH1_SRC_MSIZE",
                "bitOffset": 14,
                "bitWidth": 4,
                "desc": "NA"
            },
            {
                "name": "CH1_DST_MSIZE",
                "bitOffset": 18,
                "bitWidth": 4,
                "desc": "NA"
            },
            {
                "name": "CH1_AR_CACHE",
                "bitOffset": 22,
                "bitWidth": 4,
                "desc": "NA"
            },
            {
                "name": "CH1_AW_CACHE",
                "bitOffset": 26,
                "bitWidth": 4,
                "desc": "NA"
            },
            {
                "name": "CH1_NONPOSTED_LASTWRITE_EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342705948": {
        "name": "CH1_CTL1",
        "address": 1342705948,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH1_AR_PROT",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "NA"
            },
            {
                "name": "CH1_AW_PROT",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "NA"
            },
            {
                "name": "CH1_ARLEN_EN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ARLEN",
                "bitOffset": 7,
                "bitWidth": 8,
                "desc": "NA"
            },
            {
                "name": "CH1_AWLEN_EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_AWLEN",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "NA"
            },
            {
                "name": "CH1_SRC_STAT_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_DST_STAT_EN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_IOC_BLKTFR",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_SHADOWREG_OR_LLI_LAST",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_SHADOWREG_OR_LLI_VALID",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342705952": {
        "name": "CH1_CFG0",
        "address": 1342705952,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH1_SRC_MULTBLK_TYPE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "NA"
            },
            {
                "name": "CH1_DST_MULTBLK_TYPE",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "NA"
            },
            {
                "name": "CH1_RD_UID",
                "bitOffset": 18,
                "bitWidth": 4,
                "desc": "NA"
            },
            {
                "name": "CH1_WR_UID",
                "bitOffset": 25,
                "bitWidth": 4,
                "desc": "NA"
            }
        ]
    },
    "1342705956": {
        "name": "CH1_CFG1",
        "address": 1342705956,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH1_TT_FC",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "NA"
            },
            {
                "name": "CH1_HS_SEL_SRC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_HS_SEL_DST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_SRC_HWHS_POL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_DST_HWHS_POL",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_SRC_PER",
                "bitOffset": 7,
                "bitWidth": 2,
                "desc": "NA"
            },
            {
                "name": "CH1_DST_PER",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "NA"
            },
            {
                "name": "CH1_CH_PRIOR",
                "bitOffset": 17,
                "bitWidth": 3,
                "desc": "NA"
            },
            {
                "name": "CH1_LOCK_CH",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_LOCK_CH_L",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "NA"
            },
            {
                "name": "CH1_SRC_OSR_LMT",
                "bitOffset": 23,
                "bitWidth": 4,
                "desc": "NA"
            },
            {
                "name": "CH1_DST_OSR_LMT",
                "bitOffset": 27,
                "bitWidth": 4,
                "desc": "NA"
            }
        ]
    },
    "1342705960": {
        "name": "CH1_LLP0",
        "address": 1342705960,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH1_LMS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_LOC0",
                "bitOffset": 6,
                "bitWidth": 26,
                "desc": "NA"
            }
        ]
    },
    "1342705964": {
        "name": "CH1_LLP1",
        "address": 1342705964,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH1_LOC1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342705968": {
        "name": "CH1_STATUS0",
        "address": 1342705968,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH1_CMPLTD_BLK_TFR_SIZE",
                "bitOffset": 0,
                "bitWidth": 22,
                "desc": "NA"
            }
        ]
    },
    "1342705972": {
        "name": "CH1_STATUS1",
        "address": 1342705972,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH1_DATA_LEFT_IN_FIFO",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "NA"
            }
        ]
    },
    "1342705976": {
        "name": "CH1_SWHSSRC0",
        "address": 1342705976,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH1_SWHS_REQ_SRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_SWHS_REQ_SRC_WE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_SWHS_SGLREQ_SRC",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_SWHS_SGLREQ_SRC_WE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_SWHS_LST_SRC",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_SWHS_LST_SRC_WE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342705984": {
        "name": "CH1_SWHSDST0",
        "address": 1342705984,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH1_SWHS_REQ_DST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_SWHS_REQ_DST_WE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_SWHS_SGLREQ_DST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_SWHS_SGLREQ_DST_WE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_SWHS_LST_DST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_SWHS_LST_DST_WE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342705992": {
        "name": "CH1_BLK_TFR_RESUMEREQ0",
        "address": 1342705992,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH1_BLK_TFR_RESUMEREQ",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706000": {
        "name": "CH1_AXI_ID0",
        "address": 1342706000,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH1_AXI_READ_ID_SUFFIX",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_AXI_WRITE_ID_SUFFIX",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706008": {
        "name": "CH1_AXI_QOS0",
        "address": 1342706008,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH1_AXI_AWQOS",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "NA"
            },
            {
                "name": "CH1_AXI_ARQOS",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "NA"
            }
        ]
    },
    "1342706016": {
        "name": "CH1_SSTAT0",
        "address": 1342706016,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH1_SSTAT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342706024": {
        "name": "CH1_DSTAT0",
        "address": 1342706024,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH1_DSTAT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342706032": {
        "name": "CH1_SSTATAR0",
        "address": 1342706032,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH1_SSTATAR0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342706036": {
        "name": "CH1_SSTATAR1",
        "address": 1342706036,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH1_SSTATAR1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342706040": {
        "name": "CH1_DSTATAR0",
        "address": 1342706040,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH1_DSTATAR0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342706044": {
        "name": "CH1_DSTATAR1",
        "address": 1342706044,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH1_DSTATAR1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342706048": {
        "name": "CH1_INTSTATUS_ENABLE0",
        "address": 1342706048,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH1_ENABLE_BLOCK_TFR_DONE_INTSTAT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_DMA_TFR_DONE_INTSTAT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_SRC_TRANSCOMP_INTSTAT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_DST_TRANSCOMP_INTSTAT",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_SRC_DEC_ERR_INTSTAT",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_DST_DEC_ERR_INTSTAT",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_SRC_SLV_ERR_INTSTAT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_DST_SLV_ERR_INTSTAT",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_LLI_RD_DEC_ERR_INTSTAT",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_LLI_WR_DEC_ERR_INTSTAT",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_LLI_RD_SLV_ERR_INTSTAT",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_LLI_WR_SLV_ERR_INTSTAT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSTAT",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_SLVIF_DEC_ERR_INTSTAT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_SLVIF_WR2RO_ERR_INTSTAT",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_SLVIF_RD2RWO_ERR_INTSTAT",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_SLVIF_WRONCHEN_ERR_INTSTAT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_SLVIF_WRONHOLD_ERR_INTSTAT",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_SLVIF_WRPARITY_ERR_INTSTAT",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_CH_LOCK_CLEARED_INTSTAT",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_CH_SRC_SUSPENDED_INTSTAT",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_CH_SUSPENDED_INTSTAT",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_CH_DISABLED_INTSTAT",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_CH_ABORTED_INTSTAT",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706052": {
        "name": "CH1_INTSTATUS_ENABLE1",
        "address": 1342706052,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH1_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSTAT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSTAT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSTAT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706056": {
        "name": "CH1_INTSTATUS0",
        "address": 1342706056,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH1_BLOCK_TFR_DONE_INTSTAT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_DMA_TFR_DONE_INTSTAT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_SRC_TRANSCOMP_INTSTAT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_DST_TRANSCOMP_INTSTAT",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_SRC_DEC_ERR_INTSTAT",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_DST_DEC_ERR_INTSTAT",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_SRC_SLV_ERR_INTSTAT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_DST_SLV_ERR_INTSTAT",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_LLI_RD_DEC_ERR_INTSTAT",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_LLI_WR_DEC_ERR_INTSTAT",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_LLI_RD_SLV_ERR_INTSTAT",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_LLI_WR_SLV_ERR_INTSTAT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_SLVIF_MULTIBLKTYPE_ERR_INTSTAT",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_SLVIF_DEC_ERR_INTSTAT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_SLVIF_WR2RO_ERR_INTSTAT",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_SLVIF_RD2RWO_ERR_INTSTAT",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_SLVIF_WRONCHEN_ERR_INTSTAT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_SLVIF_WRONHOLD_ERR_INTSTAT",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_SLVIF_WRPARITY_ERR_INTSTAT",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_CH_LOCK_CLEARED_INTSTAT",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_CH_SRC_SUSPENDED_INTSTAT",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_CH_SUSPENDED_INTSTAT",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_CH_DISABLED_INTSTAT",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_CH_ABORTED_INTSTAT",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706060": {
        "name": "CH1_INTSTATUS1",
        "address": 1342706060,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH1_ECC_PROT_CHMEM_CORRERR_INTSTAT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ECC_PROT_CHMEM_UNCORRERR_INTSTAT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ECC_PROT_UIDMEM_CORRERR_INTSTAT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706064": {
        "name": "CH1_INTSIGNAL_ENABLE0",
        "address": 1342706064,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH1_ENABLE_BLOCK_TFR_DONE_INTSIGNAL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_DMA_TFR_DONE_INTSIGNAL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_SRC_TRANSCOMP_INTSIGNAL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_DST_TRANSCOMP_INTSIGNAL",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_SRC_DEC_ERR_INTSIGNAL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_DST_DEC_ERR_INTSIGNAL",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_SRC_SLV_ERR_INTSIGNAL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_DST_SLV_ERR_INTSIGNAL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_LLI_RD_DEC_ERR_INTSIGNAL",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_LLI_WR_DEC_ERR_INTSIGNAL",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_LLI_RD_SLV_ERR_INTSIGNAL",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_LLI_WR_SLV_ERR_INTSIGNAL",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSIGNAL",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSIGNAL",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_SLVIF_DEC_ERR_INTSIGNAL",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_SLVIF_WR2RO_ERR_INTSIGNAL",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_SLVIF_RD2RWO_ERR_INTSIGNAL",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_SLVIF_WRONCHEN_ERR_INTSIGNAL",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSIGNAL",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_SLVIF_WRONHOLD_ERR_INTSIGNAL",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_SLVIF_WRPARITY_ERR_INTSIGNAL",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_CH_LOCK_CLEARED_INTSIGNAL",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_CH_SRC_SUSPENDED_INTSIGNAL",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_CH_SUSPENDED_INTSIGNAL",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_CH_DISABLED_INTSIGNAL",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_CH_ABORTED_INTSIGNAL",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706068": {
        "name": "CH1_INTSIGNAL_ENABLE1",
        "address": 1342706068,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH1_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSIGNAL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSIGNAL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSIGNAL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSIGNAL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706072": {
        "name": "CH1_INTCLEAR0",
        "address": 1342706072,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH1_CLEAR_BLOCK_TFR_DONE_INTSTAT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_CLEAR_DMA_TFR_DONE_INTSTAT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_CLEAR_SRC_TRANSCOMP_INTSTAT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_CLEAR_DST_TRANSCOMP_INTSTAT",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_CLEAR_SRC_DEC_ERR_INTSTAT",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_CLEAR_DST_DEC_ERR_INTSTAT",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_CLEAR_SRC_SLV_ERR_INTSTAT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_CLEAR_DST_SLV_ERR_INTSTAT",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_CLEAR_LLI_RD_DEC_ERR_INTSTAT",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_CLEAR_LLI_WR_DEC_ERR_INTSTAT",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_CLEAR_LLI_RD_SLV_ERR_INTSTAT",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_CLEAR_LLI_WR_SLV_ERR_INTSTAT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_CLEAR_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_CLEAR_SLVIF_MULTIBLKTYPE_ERR_INTSTAT",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_CLEAR_SLVIF_DEC_ERR_INTSTAT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_CLEAR_SLVIF_WR2RO_ERR_INTSTAT",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_CLEAR_SLVIF_RD2RWO_ERR_INTSTAT",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_CLEAR_SLVIF_WRONCHEN_ERR_INTSTAT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_CLEAR_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_CLEAR_SLVIF_WRONHOLD_ERR_INTSTAT",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_CLEAR_SLVIF_WRPARITY_ERR_INTSTAT",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_CLEAR_CH_LOCK_CLEARED_INTSTAT",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_CLEAR_CH_SRC_SUSPENDED_INTSTAT",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_CLEAR_CH_SUSPENDED_INTSTAT",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_CLEAR_CH_DISABLED_INTSTAT",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_CLEAR_CH_ABORTED_INTSTAT",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706076": {
        "name": "CH1_INTCLEAR1",
        "address": 1342706076,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH1_CLEAR_ECC_PROT_CHMEM_CORRERR_INTSTAT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_CLEAR_ECC_PROT_CHMEM_UNCORRERR_INTSTAT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_CLEAR_ECC_PROT_UIDMEM_CORRERR_INTSTAT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH1_CLEAR_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706176": {
        "name": "CH2_SAR0",
        "address": 1342706176,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH2_SAR0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342706180": {
        "name": "CH2_SAR1",
        "address": 1342706180,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH2_SAR1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342706184": {
        "name": "CH2_DAR0",
        "address": 1342706184,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH2_DAR0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342706188": {
        "name": "CH2_DAR1",
        "address": 1342706188,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH2_DAR1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342706192": {
        "name": "CH2_BLOCK_TS0",
        "address": 1342706192,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH2_BLOCK_TS",
                "bitOffset": 0,
                "bitWidth": 22,
                "desc": "NA"
            }
        ]
    },
    "1342706200": {
        "name": "CH2_CTL0",
        "address": 1342706200,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH2_SMS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_DMS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_SINC",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_DINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_SRC_TR_WIDTH",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "NA"
            },
            {
                "name": "CH2_DST_TR_WIDTH",
                "bitOffset": 11,
                "bitWidth": 3,
                "desc": "NA"
            },
            {
                "name": "CH2_SRC_MSIZE",
                "bitOffset": 14,
                "bitWidth": 4,
                "desc": "NA"
            },
            {
                "name": "CH2_DST_MSIZE",
                "bitOffset": 18,
                "bitWidth": 4,
                "desc": "NA"
            },
            {
                "name": "CH2_AR_CACHE",
                "bitOffset": 22,
                "bitWidth": 4,
                "desc": "NA"
            },
            {
                "name": "CH2_AW_CACHE",
                "bitOffset": 26,
                "bitWidth": 4,
                "desc": "NA"
            },
            {
                "name": "CH2_NONPOSTED_LASTWRITE_EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706204": {
        "name": "CH2_CTL1",
        "address": 1342706204,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH2_AR_PROT",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "NA"
            },
            {
                "name": "CH2_AW_PROT",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "NA"
            },
            {
                "name": "CH2_ARLEN_EN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ARLEN",
                "bitOffset": 7,
                "bitWidth": 8,
                "desc": "NA"
            },
            {
                "name": "CH2_AWLEN_EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_AWLEN",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "NA"
            },
            {
                "name": "CH2_SRC_STAT_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_DST_STAT_EN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_IOC_BLKTFR",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_SHADOWREG_OR_LLI_LAST",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_SHADOWREG_OR_LLI_VALID",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706208": {
        "name": "CH2_CFG0",
        "address": 1342706208,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH2_SRC_MULTBLK_TYPE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "NA"
            },
            {
                "name": "CH2_DST_MULTBLK_TYPE",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "NA"
            },
            {
                "name": "CH2_RD_UID",
                "bitOffset": 18,
                "bitWidth": 4,
                "desc": "NA"
            },
            {
                "name": "CH2_WR_UID",
                "bitOffset": 25,
                "bitWidth": 4,
                "desc": "NA"
            }
        ]
    },
    "1342706212": {
        "name": "CH2_CFG1",
        "address": 1342706212,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH2_TT_FC",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "NA"
            },
            {
                "name": "CH2_HS_SEL_SRC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_HS_SEL_DST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_SRC_HWHS_POL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_DST_HWHS_POL",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_SRC_PER",
                "bitOffset": 7,
                "bitWidth": 2,
                "desc": "NA"
            },
            {
                "name": "CH2_DST_PER",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "NA"
            },
            {
                "name": "CH2_CH_PRIOR",
                "bitOffset": 17,
                "bitWidth": 3,
                "desc": "NA"
            },
            {
                "name": "CH2_LOCK_CH",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_LOCK_CH_L",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "NA"
            },
            {
                "name": "CH2_SRC_OSR_LMT",
                "bitOffset": 23,
                "bitWidth": 4,
                "desc": "NA"
            },
            {
                "name": "CH2_DST_OSR_LMT",
                "bitOffset": 27,
                "bitWidth": 4,
                "desc": "NA"
            }
        ]
    },
    "1342706216": {
        "name": "CH2_LLP0",
        "address": 1342706216,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH2_LMS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_LOC0",
                "bitOffset": 6,
                "bitWidth": 26,
                "desc": "NA"
            }
        ]
    },
    "1342706220": {
        "name": "CH2_LLP1",
        "address": 1342706220,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH2_LOC1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342706224": {
        "name": "CH2_STATUS0",
        "address": 1342706224,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH2_CMPLTD_BLK_TFR_SIZE",
                "bitOffset": 0,
                "bitWidth": 22,
                "desc": "NA"
            }
        ]
    },
    "1342706228": {
        "name": "CH2_STATUS1",
        "address": 1342706228,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH2_DATA_LEFT_IN_FIFO",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "NA"
            }
        ]
    },
    "1342706232": {
        "name": "CH2_SWHSSRC0",
        "address": 1342706232,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH2_SWHS_REQ_SRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_SWHS_REQ_SRC_WE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_SWHS_SGLREQ_SRC",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_SWHS_SGLREQ_SRC_WE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_SWHS_LST_SRC",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_SWHS_LST_SRC_WE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706240": {
        "name": "CH2_SWHSDST0",
        "address": 1342706240,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH2_SWHS_REQ_DST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_SWHS_REQ_DST_WE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_SWHS_SGLREQ_DST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_SWHS_SGLREQ_DST_WE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_SWHS_LST_DST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_SWHS_LST_DST_WE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706248": {
        "name": "CH2_BLK_TFR_RESUMEREQ0",
        "address": 1342706248,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH2_BLK_TFR_RESUMEREQ",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706256": {
        "name": "CH2_AXI_ID0",
        "address": 1342706256,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH2_AXI_READ_ID_SUFFIX",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_AXI_WRITE_ID_SUFFIX",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706264": {
        "name": "CH2_AXI_QOS0",
        "address": 1342706264,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH2_AXI_AWQOS",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "NA"
            },
            {
                "name": "CH2_AXI_ARQOS",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "NA"
            }
        ]
    },
    "1342706272": {
        "name": "CH2_SSTAT0",
        "address": 1342706272,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH2_SSTAT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342706280": {
        "name": "CH2_DSTAT0",
        "address": 1342706280,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH2_DSTAT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342706288": {
        "name": "CH2_SSTATAR0",
        "address": 1342706288,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH2_SSTATAR0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342706292": {
        "name": "CH2_SSTATAR1",
        "address": 1342706292,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH2_SSTATAR1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342706296": {
        "name": "CH2_DSTATAR0",
        "address": 1342706296,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH2_DSTATAR0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342706300": {
        "name": "CH2_DSTATAR1",
        "address": 1342706300,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH2_DSTATAR1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342706304": {
        "name": "CH2_INTSTATUS_ENABLE0",
        "address": 1342706304,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH2_ENABLE_BLOCK_TFR_DONE_INTSTAT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_DMA_TFR_DONE_INTSTAT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_SRC_TRANSCOMP_INTSTAT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_DST_TRANSCOMP_INTSTAT",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_SRC_DEC_ERR_INTSTAT",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_DST_DEC_ERR_INTSTAT",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_SRC_SLV_ERR_INTSTAT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_DST_SLV_ERR_INTSTAT",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_LLI_RD_DEC_ERR_INTSTAT",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_LLI_WR_DEC_ERR_INTSTAT",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_LLI_RD_SLV_ERR_INTSTAT",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_LLI_WR_SLV_ERR_INTSTAT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSTAT",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_SLVIF_DEC_ERR_INTSTAT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_SLVIF_WR2RO_ERR_INTSTAT",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_SLVIF_RD2RWO_ERR_INTSTAT",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_SLVIF_WRONCHEN_ERR_INTSTAT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_SLVIF_WRONHOLD_ERR_INTSTAT",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_SLVIF_WRPARITY_ERR_INTSTAT",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_CH_LOCK_CLEARED_INTSTAT",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_CH_SRC_SUSPENDED_INTSTAT",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_CH_SUSPENDED_INTSTAT",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_CH_DISABLED_INTSTAT",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_CH_ABORTED_INTSTAT",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706308": {
        "name": "CH2_INTSTATUS_ENABLE1",
        "address": 1342706308,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH2_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSTAT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSTAT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSTAT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706312": {
        "name": "CH2_INTSTATUS0",
        "address": 1342706312,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH2_BLOCK_TFR_DONE_INTSTAT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_DMA_TFR_DONE_INTSTAT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_SRC_TRANSCOMP_INTSTAT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_DST_TRANSCOMP_INTSTAT",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_SRC_DEC_ERR_INTSTAT",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_DST_DEC_ERR_INTSTAT",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_SRC_SLV_ERR_INTSTAT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_DST_SLV_ERR_INTSTAT",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_LLI_RD_DEC_ERR_INTSTAT",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_LLI_WR_DEC_ERR_INTSTAT",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_LLI_RD_SLV_ERR_INTSTAT",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_LLI_WR_SLV_ERR_INTSTAT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_SLVIF_MULTIBLKTYPE_ERR_INTSTAT",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_SLVIF_DEC_ERR_INTSTAT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_SLVIF_WR2RO_ERR_INTSTAT",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_SLVIF_RD2RWO_ERR_INTSTAT",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_SLVIF_WRONCHEN_ERR_INTSTAT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_SLVIF_WRONHOLD_ERR_INTSTAT",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_SLVIF_WRPARITY_ERR_INTSTAT",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_CH_LOCK_CLEARED_INTSTAT",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_CH_SRC_SUSPENDED_INTSTAT",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_CH_SUSPENDED_INTSTAT",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_CH_DISABLED_INTSTAT",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_CH_ABORTED_INTSTAT",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706316": {
        "name": "CH2_INTSTATUS1",
        "address": 1342706316,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH2_ECC_PROT_CHMEM_CORRERR_INTSTAT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ECC_PROT_CHMEM_UNCORRERR_INTSTAT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ECC_PROT_UIDMEM_CORRERR_INTSTAT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706320": {
        "name": "CH2_INTSIGNAL_ENABLE0",
        "address": 1342706320,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH2_ENABLE_BLOCK_TFR_DONE_INTSIGNAL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_DMA_TFR_DONE_INTSIGNAL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_SRC_TRANSCOMP_INTSIGNAL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_DST_TRANSCOMP_INTSIGNAL",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_SRC_DEC_ERR_INTSIGNAL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_DST_DEC_ERR_INTSIGNAL",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_SRC_SLV_ERR_INTSIGNAL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_DST_SLV_ERR_INTSIGNAL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_LLI_RD_DEC_ERR_INTSIGNAL",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_LLI_WR_DEC_ERR_INTSIGNAL",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_LLI_RD_SLV_ERR_INTSIGNAL",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_LLI_WR_SLV_ERR_INTSIGNAL",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSIGNAL",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSIGNAL",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_SLVIF_DEC_ERR_INTSIGNAL",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_SLVIF_WR2RO_ERR_INTSIGNAL",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_SLVIF_RD2RWO_ERR_INTSIGNAL",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_SLVIF_WRONCHEN_ERR_INTSIGNAL",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSIGNAL",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_SLVIF_WRONHOLD_ERR_INTSIGNAL",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_SLVIF_WRPARITY_ERR_INTSIGNAL",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_CH_LOCK_CLEARED_INTSIGNAL",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_CH_SRC_SUSPENDED_INTSIGNAL",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_CH_SUSPENDED_INTSIGNAL",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_CH_DISABLED_INTSIGNAL",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_CH_ABORTED_INTSIGNAL",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706324": {
        "name": "CH2_INTSIGNAL_ENABLE1",
        "address": 1342706324,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH2_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSIGNAL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSIGNAL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSIGNAL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSIGNAL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706328": {
        "name": "CH2_INTCLEAR0",
        "address": 1342706328,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH2_CLEAR_BLOCK_TFR_DONE_INTSTAT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_CLEAR_DMA_TFR_DONE_INTSTAT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_CLEAR_SRC_TRANSCOMP_INTSTAT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_CLEAR_DST_TRANSCOMP_INTSTAT",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_CLEAR_SRC_DEC_ERR_INTSTAT",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_CLEAR_DST_DEC_ERR_INTSTAT",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_CLEAR_SRC_SLV_ERR_INTSTAT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_CLEAR_DST_SLV_ERR_INTSTAT",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_CLEAR_LLI_RD_DEC_ERR_INTSTAT",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_CLEAR_LLI_WR_DEC_ERR_INTSTAT",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_CLEAR_LLI_RD_SLV_ERR_INTSTAT",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_CLEAR_LLI_WR_SLV_ERR_INTSTAT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_CLEAR_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_CLEAR_SLVIF_MULTIBLKTYPE_ERR_INTSTAT",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_CLEAR_SLVIF_DEC_ERR_INTSTAT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_CLEAR_SLVIF_WR2RO_ERR_INTSTAT",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_CLEAR_SLVIF_RD2RWO_ERR_INTSTAT",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_CLEAR_SLVIF_WRONCHEN_ERR_INTSTAT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_CLEAR_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_CLEAR_SLVIF_WRONHOLD_ERR_INTSTAT",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_CLEAR_SLVIF_WRPARITY_ERR_INTSTAT",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_CLEAR_CH_LOCK_CLEARED_INTSTAT",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_CLEAR_CH_SRC_SUSPENDED_INTSTAT",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_CLEAR_CH_SUSPENDED_INTSTAT",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_CLEAR_CH_DISABLED_INTSTAT",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_CLEAR_CH_ABORTED_INTSTAT",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706332": {
        "name": "CH2_INTCLEAR1",
        "address": 1342706332,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH2_CLEAR_ECC_PROT_CHMEM_CORRERR_INTSTAT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_CLEAR_ECC_PROT_CHMEM_UNCORRERR_INTSTAT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_CLEAR_ECC_PROT_UIDMEM_CORRERR_INTSTAT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH2_CLEAR_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706432": {
        "name": "CH3_SAR0",
        "address": 1342706432,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH3_SAR0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342706436": {
        "name": "CH3_SAR1",
        "address": 1342706436,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH3_SAR1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342706440": {
        "name": "CH3_DAR0",
        "address": 1342706440,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH3_DAR0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342706444": {
        "name": "CH3_DAR1",
        "address": 1342706444,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH3_DAR1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342706448": {
        "name": "CH3_BLOCK_TS0",
        "address": 1342706448,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH3_BLOCK_TS",
                "bitOffset": 0,
                "bitWidth": 22,
                "desc": "NA"
            }
        ]
    },
    "1342706456": {
        "name": "CH3_CTL0",
        "address": 1342706456,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH3_SMS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_DMS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_SINC",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_DINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_SRC_TR_WIDTH",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "NA"
            },
            {
                "name": "CH3_DST_TR_WIDTH",
                "bitOffset": 11,
                "bitWidth": 3,
                "desc": "NA"
            },
            {
                "name": "CH3_SRC_MSIZE",
                "bitOffset": 14,
                "bitWidth": 4,
                "desc": "NA"
            },
            {
                "name": "CH3_DST_MSIZE",
                "bitOffset": 18,
                "bitWidth": 4,
                "desc": "NA"
            },
            {
                "name": "CH3_AR_CACHE",
                "bitOffset": 22,
                "bitWidth": 4,
                "desc": "NA"
            },
            {
                "name": "CH3_AW_CACHE",
                "bitOffset": 26,
                "bitWidth": 4,
                "desc": "NA"
            },
            {
                "name": "CH3_NONPOSTED_LASTWRITE_EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706460": {
        "name": "CH3_CTL1",
        "address": 1342706460,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH3_AR_PROT",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "NA"
            },
            {
                "name": "CH3_AW_PROT",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "NA"
            },
            {
                "name": "CH3_ARLEN_EN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ARLEN",
                "bitOffset": 7,
                "bitWidth": 8,
                "desc": "NA"
            },
            {
                "name": "CH3_AWLEN_EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_AWLEN",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "NA"
            },
            {
                "name": "CH3_SRC_STAT_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_DST_STAT_EN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_IOC_BLKTFR",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_SHADOWREG_OR_LLI_LAST",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_SHADOWREG_OR_LLI_VALID",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706464": {
        "name": "CH3_CFG0",
        "address": 1342706464,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH3_SRC_MULTBLK_TYPE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "NA"
            },
            {
                "name": "CH3_DST_MULTBLK_TYPE",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "NA"
            },
            {
                "name": "CH3_RD_UID",
                "bitOffset": 18,
                "bitWidth": 4,
                "desc": "NA"
            },
            {
                "name": "CH3_WR_UID",
                "bitOffset": 25,
                "bitWidth": 4,
                "desc": "NA"
            }
        ]
    },
    "1342706468": {
        "name": "CH3_CFG1",
        "address": 1342706468,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH3_TT_FC",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "NA"
            },
            {
                "name": "CH3_HS_SEL_SRC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_HS_SEL_DST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_SRC_HWHS_POL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_DST_HWHS_POL",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_SRC_PER",
                "bitOffset": 7,
                "bitWidth": 2,
                "desc": "NA"
            },
            {
                "name": "CH3_DST_PER",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "NA"
            },
            {
                "name": "CH3_CH_PRIOR",
                "bitOffset": 17,
                "bitWidth": 3,
                "desc": "NA"
            },
            {
                "name": "CH3_LOCK_CH",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_LOCK_CH_L",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "NA"
            },
            {
                "name": "CH3_SRC_OSR_LMT",
                "bitOffset": 23,
                "bitWidth": 4,
                "desc": "NA"
            },
            {
                "name": "CH3_DST_OSR_LMT",
                "bitOffset": 27,
                "bitWidth": 4,
                "desc": "NA"
            }
        ]
    },
    "1342706472": {
        "name": "CH3_LLP0",
        "address": 1342706472,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH3_LMS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_LOC0",
                "bitOffset": 6,
                "bitWidth": 26,
                "desc": "NA"
            }
        ]
    },
    "1342706476": {
        "name": "CH3_LLP1",
        "address": 1342706476,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH3_LOC1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342706480": {
        "name": "CH3_STATUS0",
        "address": 1342706480,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH3_CMPLTD_BLK_TFR_SIZE",
                "bitOffset": 0,
                "bitWidth": 22,
                "desc": "NA"
            }
        ]
    },
    "1342706484": {
        "name": "CH3_STATUS1",
        "address": 1342706484,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH3_DATA_LEFT_IN_FIFO",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "NA"
            }
        ]
    },
    "1342706488": {
        "name": "CH3_SWHSSRC0",
        "address": 1342706488,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH3_SWHS_REQ_SRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_SWHS_REQ_SRC_WE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_SWHS_SGLREQ_SRC",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_SWHS_SGLREQ_SRC_WE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_SWHS_LST_SRC",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_SWHS_LST_SRC_WE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706496": {
        "name": "CH3_SWHSDST0",
        "address": 1342706496,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH3_SWHS_REQ_DST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_SWHS_REQ_DST_WE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_SWHS_SGLREQ_DST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_SWHS_SGLREQ_DST_WE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_SWHS_LST_DST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_SWHS_LST_DST_WE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706504": {
        "name": "CH3_BLK_TFR_RESUMEREQ0",
        "address": 1342706504,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH3_BLK_TFR_RESUMEREQ",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706512": {
        "name": "CH3_AXI_ID0",
        "address": 1342706512,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH3_AXI_READ_ID_SUFFIX",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_AXI_WRITE_ID_SUFFIX",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706520": {
        "name": "CH3_AXI_QOS0",
        "address": 1342706520,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH3_AXI_AWQOS",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "NA"
            },
            {
                "name": "CH3_AXI_ARQOS",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "NA"
            }
        ]
    },
    "1342706528": {
        "name": "CH3_SSTAT0",
        "address": 1342706528,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH3_SSTAT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342706536": {
        "name": "CH3_DSTAT0",
        "address": 1342706536,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH3_DSTAT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342706544": {
        "name": "CH3_SSTATAR0",
        "address": 1342706544,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH3_SSTATAR0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342706548": {
        "name": "CH3_SSTATAR1",
        "address": 1342706548,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH3_SSTATAR1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342706552": {
        "name": "CH3_DSTATAR0",
        "address": 1342706552,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH3_DSTATAR0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342706556": {
        "name": "CH3_DSTATAR1",
        "address": 1342706556,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH3_DSTATAR1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342706560": {
        "name": "CH3_INTSTATUS_ENABLE0",
        "address": 1342706560,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH3_ENABLE_BLOCK_TFR_DONE_INTSTAT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_DMA_TFR_DONE_INTSTAT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_SRC_TRANSCOMP_INTSTAT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_DST_TRANSCOMP_INTSTAT",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_SRC_DEC_ERR_INTSTAT",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_DST_DEC_ERR_INTSTAT",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_SRC_SLV_ERR_INTSTAT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_DST_SLV_ERR_INTSTAT",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_LLI_RD_DEC_ERR_INTSTAT",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_LLI_WR_DEC_ERR_INTSTAT",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_LLI_RD_SLV_ERR_INTSTAT",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_LLI_WR_SLV_ERR_INTSTAT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSTAT",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_SLVIF_DEC_ERR_INTSTAT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_SLVIF_WR2RO_ERR_INTSTAT",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_SLVIF_RD2RWO_ERR_INTSTAT",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_SLVIF_WRONCHEN_ERR_INTSTAT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_SLVIF_WRONHOLD_ERR_INTSTAT",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_SLVIF_WRPARITY_ERR_INTSTAT",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_CH_LOCK_CLEARED_INTSTAT",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_CH_SRC_SUSPENDED_INTSTAT",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_CH_SUSPENDED_INTSTAT",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_CH_DISABLED_INTSTAT",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_CH_ABORTED_INTSTAT",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706564": {
        "name": "CH3_INTSTATUS_ENABLE1",
        "address": 1342706564,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH3_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSTAT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSTAT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSTAT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706568": {
        "name": "CH3_INTSTATUS0",
        "address": 1342706568,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH3_BLOCK_TFR_DONE_INTSTAT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_DMA_TFR_DONE_INTSTAT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_SRC_TRANSCOMP_INTSTAT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_DST_TRANSCOMP_INTSTAT",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_SRC_DEC_ERR_INTSTAT",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_DST_DEC_ERR_INTSTAT",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_SRC_SLV_ERR_INTSTAT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_DST_SLV_ERR_INTSTAT",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_LLI_RD_DEC_ERR_INTSTAT",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_LLI_WR_DEC_ERR_INTSTAT",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_LLI_RD_SLV_ERR_INTSTAT",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_LLI_WR_SLV_ERR_INTSTAT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_SLVIF_MULTIBLKTYPE_ERR_INTSTAT",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_SLVIF_DEC_ERR_INTSTAT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_SLVIF_WR2RO_ERR_INTSTAT",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_SLVIF_RD2RWO_ERR_INTSTAT",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_SLVIF_WRONCHEN_ERR_INTSTAT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_SLVIF_WRONHOLD_ERR_INTSTAT",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_SLVIF_WRPARITY_ERR_INTSTAT",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_CH_LOCK_CLEARED_INTSTAT",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_CH_SRC_SUSPENDED_INTSTAT",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_CH_SUSPENDED_INTSTAT",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_CH_DISABLED_INTSTAT",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_CH_ABORTED_INTSTAT",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706572": {
        "name": "CH3_INTSTATUS1",
        "address": 1342706572,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH3_ECC_PROT_CHMEM_CORRERR_INTSTAT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ECC_PROT_CHMEM_UNCORRERR_INTSTAT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ECC_PROT_UIDMEM_CORRERR_INTSTAT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706576": {
        "name": "CH3_INTSIGNAL_ENABLE0",
        "address": 1342706576,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH3_ENABLE_BLOCK_TFR_DONE_INTSIGNAL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_DMA_TFR_DONE_INTSIGNAL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_SRC_TRANSCOMP_INTSIGNAL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_DST_TRANSCOMP_INTSIGNAL",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_SRC_DEC_ERR_INTSIGNAL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_DST_DEC_ERR_INTSIGNAL",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_SRC_SLV_ERR_INTSIGNAL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_DST_SLV_ERR_INTSIGNAL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_LLI_RD_DEC_ERR_INTSIGNAL",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_LLI_WR_DEC_ERR_INTSIGNAL",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_LLI_RD_SLV_ERR_INTSIGNAL",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_LLI_WR_SLV_ERR_INTSIGNAL",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSIGNAL",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSIGNAL",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_SLVIF_DEC_ERR_INTSIGNAL",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_SLVIF_WR2RO_ERR_INTSIGNAL",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_SLVIF_RD2RWO_ERR_INTSIGNAL",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_SLVIF_WRONCHEN_ERR_INTSIGNAL",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSIGNAL",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_SLVIF_WRONHOLD_ERR_INTSIGNAL",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_SLVIF_WRPARITY_ERR_INTSIGNAL",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_CH_LOCK_CLEARED_INTSIGNAL",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_CH_SRC_SUSPENDED_INTSIGNAL",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_CH_SUSPENDED_INTSIGNAL",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_CH_DISABLED_INTSIGNAL",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_CH_ABORTED_INTSIGNAL",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706580": {
        "name": "CH3_INTSIGNAL_ENABLE1",
        "address": 1342706580,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH3_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSIGNAL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSIGNAL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSIGNAL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSIGNAL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706584": {
        "name": "CH3_INTCLEAR0",
        "address": 1342706584,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH3_CLEAR_BLOCK_TFR_DONE_INTSTAT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_CLEAR_DMA_TFR_DONE_INTSTAT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_CLEAR_SRC_TRANSCOMP_INTSTAT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_CLEAR_DST_TRANSCOMP_INTSTAT",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_CLEAR_SRC_DEC_ERR_INTSTAT",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_CLEAR_DST_DEC_ERR_INTSTAT",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_CLEAR_SRC_SLV_ERR_INTSTAT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_CLEAR_DST_SLV_ERR_INTSTAT",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_CLEAR_LLI_RD_DEC_ERR_INTSTAT",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_CLEAR_LLI_WR_DEC_ERR_INTSTAT",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_CLEAR_LLI_RD_SLV_ERR_INTSTAT",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_CLEAR_LLI_WR_SLV_ERR_INTSTAT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_CLEAR_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_CLEAR_SLVIF_MULTIBLKTYPE_ERR_INTSTAT",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_CLEAR_SLVIF_DEC_ERR_INTSTAT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_CLEAR_SLVIF_WR2RO_ERR_INTSTAT",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_CLEAR_SLVIF_RD2RWO_ERR_INTSTAT",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_CLEAR_SLVIF_WRONCHEN_ERR_INTSTAT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_CLEAR_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_CLEAR_SLVIF_WRONHOLD_ERR_INTSTAT",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_CLEAR_SLVIF_WRPARITY_ERR_INTSTAT",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_CLEAR_CH_LOCK_CLEARED_INTSTAT",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_CLEAR_CH_SRC_SUSPENDED_INTSTAT",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_CLEAR_CH_SUSPENDED_INTSTAT",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_CLEAR_CH_DISABLED_INTSTAT",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_CLEAR_CH_ABORTED_INTSTAT",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706588": {
        "name": "CH3_INTCLEAR1",
        "address": 1342706588,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH3_CLEAR_ECC_PROT_CHMEM_CORRERR_INTSTAT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_CLEAR_ECC_PROT_CHMEM_UNCORRERR_INTSTAT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_CLEAR_ECC_PROT_UIDMEM_CORRERR_INTSTAT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH3_CLEAR_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706688": {
        "name": "CH4_SAR0",
        "address": 1342706688,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH4_SAR0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342706692": {
        "name": "CH4_SAR1",
        "address": 1342706692,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH4_SAR1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342706696": {
        "name": "CH4_DAR0",
        "address": 1342706696,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH4_DAR0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342706700": {
        "name": "CH4_DAR1",
        "address": 1342706700,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH4_DAR1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342706704": {
        "name": "CH4_BLOCK_TS0",
        "address": 1342706704,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH4_BLOCK_TS",
                "bitOffset": 0,
                "bitWidth": 22,
                "desc": "NA"
            }
        ]
    },
    "1342706712": {
        "name": "CH4_CTL0",
        "address": 1342706712,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH4_SMS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_DMS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_SINC",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_DINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_SRC_TR_WIDTH",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "NA"
            },
            {
                "name": "CH4_DST_TR_WIDTH",
                "bitOffset": 11,
                "bitWidth": 3,
                "desc": "NA"
            },
            {
                "name": "CH4_SRC_MSIZE",
                "bitOffset": 14,
                "bitWidth": 4,
                "desc": "NA"
            },
            {
                "name": "CH4_DST_MSIZE",
                "bitOffset": 18,
                "bitWidth": 4,
                "desc": "NA"
            },
            {
                "name": "CH4_AR_CACHE",
                "bitOffset": 22,
                "bitWidth": 4,
                "desc": "NA"
            },
            {
                "name": "CH4_AW_CACHE",
                "bitOffset": 26,
                "bitWidth": 4,
                "desc": "NA"
            },
            {
                "name": "CH4_NONPOSTED_LASTWRITE_EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706716": {
        "name": "CH4_CTL1",
        "address": 1342706716,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH4_AR_PROT",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "NA"
            },
            {
                "name": "CH4_AW_PROT",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "NA"
            },
            {
                "name": "CH4_ARLEN_EN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ARLEN",
                "bitOffset": 7,
                "bitWidth": 8,
                "desc": "NA"
            },
            {
                "name": "CH4_AWLEN_EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_AWLEN",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "NA"
            },
            {
                "name": "CH4_SRC_STAT_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_DST_STAT_EN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_IOC_BLKTFR",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_SHADOWREG_OR_LLI_LAST",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_SHADOWREG_OR_LLI_VALID",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706720": {
        "name": "CH4_CFG0",
        "address": 1342706720,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH4_SRC_MULTBLK_TYPE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "NA"
            },
            {
                "name": "CH4_DST_MULTBLK_TYPE",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "NA"
            },
            {
                "name": "CH4_RD_UID",
                "bitOffset": 18,
                "bitWidth": 4,
                "desc": "NA"
            },
            {
                "name": "CH4_WR_UID",
                "bitOffset": 25,
                "bitWidth": 4,
                "desc": "NA"
            }
        ]
    },
    "1342706724": {
        "name": "CH4_CFG1",
        "address": 1342706724,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH4_TT_FC",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "NA"
            },
            {
                "name": "CH4_HS_SEL_SRC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_HS_SEL_DST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_SRC_HWHS_POL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_DST_HWHS_POL",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_SRC_PER",
                "bitOffset": 7,
                "bitWidth": 2,
                "desc": "NA"
            },
            {
                "name": "CH4_DST_PER",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "NA"
            },
            {
                "name": "CH4_CH_PRIOR",
                "bitOffset": 17,
                "bitWidth": 3,
                "desc": "NA"
            },
            {
                "name": "CH4_LOCK_CH",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_LOCK_CH_L",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "NA"
            },
            {
                "name": "CH4_SRC_OSR_LMT",
                "bitOffset": 23,
                "bitWidth": 4,
                "desc": "NA"
            },
            {
                "name": "CH4_DST_OSR_LMT",
                "bitOffset": 27,
                "bitWidth": 4,
                "desc": "NA"
            }
        ]
    },
    "1342706728": {
        "name": "CH4_LLP0",
        "address": 1342706728,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH4_LMS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_LOC0",
                "bitOffset": 6,
                "bitWidth": 26,
                "desc": "NA"
            }
        ]
    },
    "1342706732": {
        "name": "CH4_LLP1",
        "address": 1342706732,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH4_LOC1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342706736": {
        "name": "CH4_STATUS0",
        "address": 1342706736,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH4_CMPLTD_BLK_TFR_SIZE",
                "bitOffset": 0,
                "bitWidth": 22,
                "desc": "NA"
            }
        ]
    },
    "1342706740": {
        "name": "CH4_STATUS1",
        "address": 1342706740,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH4_DATA_LEFT_IN_FIFO",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "NA"
            }
        ]
    },
    "1342706744": {
        "name": "CH4_SWHSSRC0",
        "address": 1342706744,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH4_SWHS_REQ_SRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_SWHS_REQ_SRC_WE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_SWHS_SGLREQ_SRC",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_SWHS_SGLREQ_SRC_WE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_SWHS_LST_SRC",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_SWHS_LST_SRC_WE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706752": {
        "name": "CH4_SWHSDST0",
        "address": 1342706752,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH4_SWHS_REQ_DST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_SWHS_REQ_DST_WE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_SWHS_SGLREQ_DST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_SWHS_SGLREQ_DST_WE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_SWHS_LST_DST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_SWHS_LST_DST_WE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706760": {
        "name": "CH4_BLK_TFR_RESUMEREQ0",
        "address": 1342706760,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH4_BLK_TFR_RESUMEREQ",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706768": {
        "name": "CH4_AXI_ID0",
        "address": 1342706768,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH4_AXI_READ_ID_SUFFIX",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_AXI_WRITE_ID_SUFFIX",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706776": {
        "name": "CH4_AXI_QOS0",
        "address": 1342706776,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH4_AXI_AWQOS",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "NA"
            },
            {
                "name": "CH4_AXI_ARQOS",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "NA"
            }
        ]
    },
    "1342706784": {
        "name": "CH4_SSTAT0",
        "address": 1342706784,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH4_SSTAT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342706792": {
        "name": "CH4_DSTAT0",
        "address": 1342706792,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH4_DSTAT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342706800": {
        "name": "CH4_SSTATAR0",
        "address": 1342706800,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH4_SSTATAR0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342706804": {
        "name": "CH4_SSTATAR1",
        "address": 1342706804,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH4_SSTATAR1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342706808": {
        "name": "CH4_DSTATAR0",
        "address": 1342706808,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH4_DSTATAR0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342706812": {
        "name": "CH4_DSTATAR1",
        "address": 1342706812,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH4_DSTATAR1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342706816": {
        "name": "CH4_INTSTATUS_ENABLE0",
        "address": 1342706816,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH4_ENABLE_BLOCK_TFR_DONE_INTSTAT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_DMA_TFR_DONE_INTSTAT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_SRC_TRANSCOMP_INTSTAT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_DST_TRANSCOMP_INTSTAT",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_SRC_DEC_ERR_INTSTAT",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_DST_DEC_ERR_INTSTAT",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_SRC_SLV_ERR_INTSTAT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_DST_SLV_ERR_INTSTAT",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_LLI_RD_DEC_ERR_INTSTAT",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_LLI_WR_DEC_ERR_INTSTAT",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_LLI_RD_SLV_ERR_INTSTAT",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_LLI_WR_SLV_ERR_INTSTAT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSTAT",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_SLVIF_DEC_ERR_INTSTAT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_SLVIF_WR2RO_ERR_INTSTAT",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_SLVIF_RD2RWO_ERR_INTSTAT",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_SLVIF_WRONCHEN_ERR_INTSTAT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_SLVIF_WRONHOLD_ERR_INTSTAT",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_SLVIF_WRPARITY_ERR_INTSTAT",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_CH_LOCK_CLEARED_INTSTAT",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_CH_SRC_SUSPENDED_INTSTAT",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_CH_SUSPENDED_INTSTAT",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_CH_DISABLED_INTSTAT",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_CH_ABORTED_INTSTAT",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706820": {
        "name": "CH4_INTSTATUS_ENABLE1",
        "address": 1342706820,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH4_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSTAT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSTAT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSTAT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706824": {
        "name": "CH4_INTSTATUS0",
        "address": 1342706824,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH4_BLOCK_TFR_DONE_INTSTAT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_DMA_TFR_DONE_INTSTAT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_SRC_TRANSCOMP_INTSTAT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_DST_TRANSCOMP_INTSTAT",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_SRC_DEC_ERR_INTSTAT",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_DST_DEC_ERR_INTSTAT",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_SRC_SLV_ERR_INTSTAT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_DST_SLV_ERR_INTSTAT",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_LLI_RD_DEC_ERR_INTSTAT",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_LLI_WR_DEC_ERR_INTSTAT",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_LLI_RD_SLV_ERR_INTSTAT",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_LLI_WR_SLV_ERR_INTSTAT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_SLVIF_MULTIBLKTYPE_ERR_INTSTAT",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_SLVIF_DEC_ERR_INTSTAT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_SLVIF_WR2RO_ERR_INTSTAT",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_SLVIF_RD2RWO_ERR_INTSTAT",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_SLVIF_WRONCHEN_ERR_INTSTAT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_SLVIF_WRONHOLD_ERR_INTSTAT",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_SLVIF_WRPARITY_ERR_INTSTAT",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_CH_LOCK_CLEARED_INTSTAT",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_CH_SRC_SUSPENDED_INTSTAT",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_CH_SUSPENDED_INTSTAT",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_CH_DISABLED_INTSTAT",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_CH_ABORTED_INTSTAT",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706828": {
        "name": "CH4_INTSTATUS1",
        "address": 1342706828,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH4_ECC_PROT_CHMEM_CORRERR_INTSTAT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ECC_PROT_CHMEM_UNCORRERR_INTSTAT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ECC_PROT_UIDMEM_CORRERR_INTSTAT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706832": {
        "name": "CH4_INTSIGNAL_ENABLE0",
        "address": 1342706832,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH4_ENABLE_BLOCK_TFR_DONE_INTSIGNAL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_DMA_TFR_DONE_INTSIGNAL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_SRC_TRANSCOMP_INTSIGNAL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_DST_TRANSCOMP_INTSIGNAL",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_SRC_DEC_ERR_INTSIGNAL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_DST_DEC_ERR_INTSIGNAL",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_SRC_SLV_ERR_INTSIGNAL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_DST_SLV_ERR_INTSIGNAL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_LLI_RD_DEC_ERR_INTSIGNAL",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_LLI_WR_DEC_ERR_INTSIGNAL",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_LLI_RD_SLV_ERR_INTSIGNAL",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_LLI_WR_SLV_ERR_INTSIGNAL",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSIGNAL",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSIGNAL",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_SLVIF_DEC_ERR_INTSIGNAL",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_SLVIF_WR2RO_ERR_INTSIGNAL",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_SLVIF_RD2RWO_ERR_INTSIGNAL",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_SLVIF_WRONCHEN_ERR_INTSIGNAL",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSIGNAL",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_SLVIF_WRONHOLD_ERR_INTSIGNAL",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_SLVIF_WRPARITY_ERR_INTSIGNAL",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_CH_LOCK_CLEARED_INTSIGNAL",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_CH_SRC_SUSPENDED_INTSIGNAL",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_CH_SUSPENDED_INTSIGNAL",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_CH_DISABLED_INTSIGNAL",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_CH_ABORTED_INTSIGNAL",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706836": {
        "name": "CH4_INTSIGNAL_ENABLE1",
        "address": 1342706836,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH4_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSIGNAL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSIGNAL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSIGNAL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSIGNAL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706840": {
        "name": "CH4_INTCLEAR0",
        "address": 1342706840,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH4_CLEAR_BLOCK_TFR_DONE_INTSTAT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_CLEAR_DMA_TFR_DONE_INTSTAT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_CLEAR_SRC_TRANSCOMP_INTSTAT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_CLEAR_DST_TRANSCOMP_INTSTAT",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_CLEAR_SRC_DEC_ERR_INTSTAT",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_CLEAR_DST_DEC_ERR_INTSTAT",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_CLEAR_SRC_SLV_ERR_INTSTAT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_CLEAR_DST_SLV_ERR_INTSTAT",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_CLEAR_LLI_RD_DEC_ERR_INTSTAT",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_CLEAR_LLI_WR_DEC_ERR_INTSTAT",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_CLEAR_LLI_RD_SLV_ERR_INTSTAT",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_CLEAR_LLI_WR_SLV_ERR_INTSTAT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_CLEAR_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_CLEAR_SLVIF_MULTIBLKTYPE_ERR_INTSTAT",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_CLEAR_SLVIF_DEC_ERR_INTSTAT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_CLEAR_SLVIF_WR2RO_ERR_INTSTAT",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_CLEAR_SLVIF_RD2RWO_ERR_INTSTAT",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_CLEAR_SLVIF_WRONCHEN_ERR_INTSTAT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_CLEAR_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_CLEAR_SLVIF_WRONHOLD_ERR_INTSTAT",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_CLEAR_SLVIF_WRPARITY_ERR_INTSTAT",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_CLEAR_CH_LOCK_CLEARED_INTSTAT",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_CLEAR_CH_SRC_SUSPENDED_INTSTAT",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_CLEAR_CH_SUSPENDED_INTSTAT",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_CLEAR_CH_DISABLED_INTSTAT",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_CLEAR_CH_ABORTED_INTSTAT",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342706844": {
        "name": "CH4_INTCLEAR1",
        "address": 1342706844,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CH4_CLEAR_ECC_PROT_CHMEM_CORRERR_INTSTAT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_CLEAR_ECC_PROT_CHMEM_UNCORRERR_INTSTAT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_CLEAR_ECC_PROT_UIDMEM_CORRERR_INTSTAT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CH4_CLEAR_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342783488": {
        "name": "Y_MEM[%s]",
        "address": 1342783488,
        "size": 32,
        "access": "",
        "desc": "memory that stores Y",
        "fields": []
    },
    "1342784000": {
        "name": "M_MEM[%s]",
        "address": 1342784000,
        "size": 32,
        "access": "",
        "desc": "memory that stores M",
        "fields": []
    },
    "1342784512": {
        "name": "RB_MEM[%s]",
        "address": 1342784512,
        "size": 32,
        "access": "",
        "desc": "memory that stores Rb",
        "fields": []
    },
    "1342785024": {
        "name": "BOX_MEM[%s]",
        "address": 1342785024,
        "size": 32,
        "access": "",
        "desc": "memory that stores BOX",
        "fields": []
    },
    "1342785072": {
        "name": "IV_MEM[%s]",
        "address": 1342785072,
        "size": 32,
        "access": "",
        "desc": "memory that stores IV",
        "fields": []
    },
    "1342785536": {
        "name": "X_MEM[%s]",
        "address": 1342785536,
        "size": 32,
        "access": "",
        "desc": "memory that stores X",
        "fields": []
    },
    "1342786048": {
        "name": "Z_MEM[%s]",
        "address": 1342786048,
        "size": 32,
        "access": "",
        "desc": "memory that stores Z",
        "fields": []
    },
    "1342787072": {
        "name": "SET_START",
        "address": 1342787072,
        "size": 32,
        "access": "",
        "desc": "DS start control register",
        "fields": [
            {
                "name": "SET_START",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "set this bit to start DS operation."
            }
        ]
    },
    "1342787076": {
        "name": "SET_CONTINUE",
        "address": 1342787076,
        "size": 32,
        "access": "",
        "desc": "DS continue control register",
        "fields": [
            {
                "name": "SET_CONTINUE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "set this bit to continue DS operation."
            }
        ]
    },
    "1342787080": {
        "name": "SET_FINISH",
        "address": 1342787080,
        "size": 32,
        "access": "",
        "desc": "DS finish control register",
        "fields": [
            {
                "name": "SET_FINISH",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to finish DS process."
            }
        ]
    },
    "1342787084": {
        "name": "QUERY_BUSY",
        "address": 1342787084,
        "size": 32,
        "access": "",
        "desc": "DS query busy register",
        "fields": [
            {
                "name": "QUERY_BUSY",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "digital signature state. 1'b0: idle, 1'b1: busy"
            }
        ]
    },
    "1342787088": {
        "name": "QUERY_KEY_WRONG",
        "address": 1342787088,
        "size": 32,
        "access": "",
        "desc": "DS query key-wrong counter register",
        "fields": [
            {
                "name": "QUERY_KEY_WRONG",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "digital signature key wrong counter"
            }
        ]
    },
    "1342787092": {
        "name": "QUERY_CHECK",
        "address": 1342787092,
        "size": 32,
        "access": "",
        "desc": "DS query check result register",
        "fields": [
            {
                "name": "MD_ERROR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "MD checkout result. 1'b0: MD check pass, 1'b1: MD check fail"
            },
            {
                "name": "PADDING_BAD",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "padding checkout result. 1'b0: a good padding, 1'b1: a bad padding"
            }
        ]
    },
    "1342787104": {
        "name": "DATE",
        "address": 1342787104,
        "size": 32,
        "access": "",
        "desc": "DS version control register",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 30,
                "desc": "ds version information"
            }
        ]
    },
    "1342834688": {
        "name": "CLK_EN",
        "address": 1342834688,
        "size": 32,
        "access": "",
        "desc": "dsi bridge clk control register",
        "fields": [
            {
                "name": "CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "this bit configures force_on of dsi_bridge register clock gate"
            }
        ]
    },
    "1342834692": {
        "name": "EN",
        "address": 1342834692,
        "size": 32,
        "access": "",
        "desc": "dsi bridge en register",
        "fields": [
            {
                "name": "DSI_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "this bit configures module enable of dsi_bridge. 0: disable, 1: enable"
            }
        ]
    },
    "1342834696": {
        "name": "DMA_REQ_CFG",
        "address": 1342834696,
        "size": 32,
        "access": "",
        "desc": "dsi bridge dma burst len register",
        "fields": [
            {
                "name": "DMA_BURST_LEN",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "this field configures the num of 64-bit in one dma burst transfer, valid only when dsi_bridge as flow controller"
            }
        ]
    },
    "1342834700": {
        "name": "RAW_NUM_CFG",
        "address": 1342834700,
        "size": 32,
        "access": "",
        "desc": "dsi bridge raw number control register",
        "fields": [
            {
                "name": "RAW_NUM_TOTAL",
                "bitOffset": 0,
                "bitWidth": 22,
                "desc": "this field configures number of total pix bits/64"
            },
            {
                "name": "UNALIGN_64BIT_EN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "this field configures whether the total pix bits is a multiple of 64bits. 0: align to 64-bit, 1: unalign to 64-bit"
            },
            {
                "name": "RAW_NUM_TOTAL_SET",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "this bit configures enable of reload reg_raw_num_total to internal cnt. 0: disable, 1: enable. valid only when dsi_bridge as flow controller"
            }
        ]
    },
    "1342834704": {
        "name": "RAW_BUF_CREDIT_CTL",
        "address": 1342834704,
        "size": 32,
        "access": "",
        "desc": "dsi bridge credit register",
        "fields": [
            {
                "name": "CREDIT_THRD",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "this field configures the threshold whether dsi_bridge fifo can receive one more 64-bit, valid only when dsi_bridge as flow controller"
            },
            {
                "name": "CREDIT_BURST_THRD",
                "bitOffset": 16,
                "bitWidth": 15,
                "desc": "this field configures the threshold whether dsi_bridge fifo can receive one more dma burst, valid only when dsi_bridge as flow controller"
            },
            {
                "name": "CREDIT_RESET",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "this bit configures internal credit cnt clear, 0: non, 1: reset. valid only when dsi_bridge as flow controller"
            }
        ]
    },
    "1342834708": {
        "name": "FIFO_FLOW_STATUS",
        "address": 1342834708,
        "size": 32,
        "access": "",
        "desc": "dsi bridge raw buffer depth register",
        "fields": [
            {
                "name": "RAW_BUF_DEPTH",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "this field configures the depth of dsi_bridge fifo depth"
            }
        ]
    },
    "1342834712": {
        "name": "PIXEL_TYPE",
        "address": 1342834712,
        "size": 32,
        "access": "",
        "desc": "dsi bridge dpi type control register",
        "fields": [
            {
                "name": "RAW_TYPE",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "this field configures the pixel type. 0: rgb888, 1:rgb666, 2:rgb565"
            },
            {
                "name": "DPI_CONFIG",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "this field configures the pixel arrange type of dpi interface"
            },
            {
                "name": "DATA_IN_TYPE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "input data type, 0: rgb, 1: yuv"
            }
        ]
    },
    "1342834716": {
        "name": "DMA_BLOCK_INTERVAL",
        "address": 1342834716,
        "size": 32,
        "access": "",
        "desc": "dsi bridge dma block interval control register",
        "fields": [
            {
                "name": "DMA_BLOCK_SLOT",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "this field configures the max block_slot_cnt"
            },
            {
                "name": "DMA_BLOCK_INTERVAL",
                "bitOffset": 10,
                "bitWidth": 18,
                "desc": "this field configures the max block_interval_cnt, block_interval_cnt increased by 1 when block_slot_cnt if full"
            },
            {
                "name": "RAW_NUM_TOTAL_AUTO_RELOAD",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "this bit configures enable of auto reload reg_raw_num_total, 0: disable, 1: enable"
            },
            {
                "name": "EN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "this bit configures enable of interval between dma block transfer, 0: disable, 1: enable"
            }
        ]
    },
    "1342834720": {
        "name": "DMA_REQ_INTERVAL",
        "address": 1342834720,
        "size": 32,
        "access": "",
        "desc": "dsi bridge dma req interval control register",
        "fields": [
            {
                "name": "DMA_REQ_INTERVAL",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "this field configures the interval between dma req events"
            }
        ]
    },
    "1342834724": {
        "name": "DPI_LCD_CTL",
        "address": 1342834724,
        "size": 32,
        "access": "",
        "desc": "dsi bridge dpi signal control register",
        "fields": [
            {
                "name": "DPISHUTDN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "this bit configures dpishutdn signal in dpi interface"
            },
            {
                "name": "DPICOLORM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "this bit configures dpicolorm signal in dpi interface"
            },
            {
                "name": "DPIUPDATECFG",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "this bit configures dpiupdatecfg signal in dpi interface"
            }
        ]
    },
    "1342834728": {
        "name": "DPI_RSV_DPI_DATA",
        "address": 1342834728,
        "size": 32,
        "access": "",
        "desc": "dsi bridge dpi reserved data register",
        "fields": [
            {
                "name": "DPI_RSV_DATA",
                "bitOffset": 0,
                "bitWidth": 30,
                "desc": "this field controls the pixel data sent to dsi_host when dsi_bridge fifo underflow"
            }
        ]
    },
    "1342834736": {
        "name": "DPI_V_CFG0",
        "address": 1342834736,
        "size": 32,
        "access": "",
        "desc": "dsi bridge dpi v config register 0",
        "fields": [
            {
                "name": "VTOTAL",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "this field configures the total length of one frame (by line) for dpi output, must meet: reg_vtotal > reg_vdisp+reg_vsync+reg_vbank"
            },
            {
                "name": "VDISP",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "this field configures the length of valid line (by line) for dpi output"
            }
        ]
    },
    "1342834740": {
        "name": "DPI_V_CFG1",
        "address": 1342834740,
        "size": 32,
        "access": "",
        "desc": "dsi bridge dpi v config register 1",
        "fields": [
            {
                "name": "VBANK",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "this field configures the length between vsync and valid line (by line) for dpi output"
            },
            {
                "name": "VSYNC",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "this field configures the length of vsync (by line) for dpi output"
            }
        ]
    },
    "1342834744": {
        "name": "DPI_H_CFG0",
        "address": 1342834744,
        "size": 32,
        "access": "",
        "desc": "dsi bridge dpi h config register 0",
        "fields": [
            {
                "name": "HTOTAL",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "this field configures the total length of one line (by pixel num) for dpi output, must meet: reg_htotal > reg_hdisp+reg_hsync+reg_hbank"
            },
            {
                "name": "HDISP",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "this field configures the length of valid pixel data (by pixel num) for dpi output"
            }
        ]
    },
    "1342834748": {
        "name": "DPI_H_CFG1",
        "address": 1342834748,
        "size": 32,
        "access": "",
        "desc": "dsi bridge dpi h config register 1",
        "fields": [
            {
                "name": "HBANK",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "this field configures the length between hsync and pixel data valid (by pixel num) for dpi output"
            },
            {
                "name": "HSYNC",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "this field configures the length of hsync (by pixel num) for dpi output"
            }
        ]
    },
    "1342834752": {
        "name": "DPI_MISC_CONFIG",
        "address": 1342834752,
        "size": 32,
        "access": "",
        "desc": "dsi_bridge dpi misc config register",
        "fields": [
            {
                "name": "DPI_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "this bit configures enable of dpi output, 0: disable, 1: enable"
            },
            {
                "name": "FIFO_UNDERRUN_DISCARD_VCNT",
                "bitOffset": 4,
                "bitWidth": 12,
                "desc": "this field configures the underrun interrupt musk, when underrun occurs and line cnt is less then this field"
            }
        ]
    },
    "1342834756": {
        "name": "DPI_CONFIG_UPDATE",
        "address": 1342834756,
        "size": 32,
        "access": "",
        "desc": "dsi_bridge dpi config update register",
        "fields": [
            {
                "name": "DPI_CONFIG_UPDATE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "write 1 to this bit to update dpi config register MIPI_DSI_BRG_DPI_*"
            }
        ]
    },
    "1342834768": {
        "name": "INT_ENA",
        "address": 1342834768,
        "size": 32,
        "access": "",
        "desc": "dsi_bridge interrupt enable register",
        "fields": [
            {
                "name": "UNDERRUN_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "write 1 to enables dpi_underrun_int_st field of MIPI_DSI_BRG_INT_ST_REG controlled by dpi_underrun  interrupt signal"
            }
        ]
    },
    "1342834772": {
        "name": "INT_CLR",
        "address": 1342834772,
        "size": 32,
        "access": "",
        "desc": "dsi_bridge interrupt clear register",
        "fields": [
            {
                "name": "UNDERRUN_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "write 1 to this bit to clear dpi_underrun_int_raw field of MIPI_DSI_BRG_INT_RAW_REG"
            }
        ]
    },
    "1342834776": {
        "name": "INT_RAW",
        "address": 1342834776,
        "size": 32,
        "access": "",
        "desc": "dsi_bridge raw interrupt register",
        "fields": [
            {
                "name": "UNDERRUN_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "the raw interrupt status of dpi_underrun"
            }
        ]
    },
    "1342834780": {
        "name": "INT_ST",
        "address": 1342834780,
        "size": 32,
        "access": "",
        "desc": "dsi_bridge masked interrupt register",
        "fields": [
            {
                "name": "UNDERRUN_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "the masked interrupt status of dpi_underrun"
            }
        ]
    },
    "1342834784": {
        "name": "HOST_BIST_CTL",
        "address": 1342834784,
        "size": 32,
        "access": "",
        "desc": "dsi_bridge host bist control register",
        "fields": [
            {
                "name": "BISTOK",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "bistok"
            },
            {
                "name": "BISTON",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "biston"
            }
        ]
    },
    "1342834788": {
        "name": "HOST_TRIGGER_REV",
        "address": 1342834788,
        "size": 32,
        "access": "",
        "desc": "dsi_bridge host trigger reverse control register",
        "fields": [
            {
                "name": "TX_TRIGGER_REV_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "tx_trigger reverse. 0: disable, 1: enable"
            },
            {
                "name": "RX_TRIGGER_REV_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "rx_trigger reverse. 0: disable, 1: enable"
            }
        ]
    },
    "1342834792": {
        "name": "BLK_RAW_NUM_CFG",
        "address": 1342834792,
        "size": 32,
        "access": "",
        "desc": "dsi_bridge block raw number control register",
        "fields": [
            {
                "name": "BLK_RAW_NUM_TOTAL",
                "bitOffset": 0,
                "bitWidth": 22,
                "desc": "this field configures number of total block pix bits/64"
            },
            {
                "name": "BLK_RAW_NUM_TOTAL_SET",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "write 1 to reload reg_blk_raw_num_total to internal cnt"
            }
        ]
    },
    "1342834796": {
        "name": "DMA_FRAME_INTERVAL",
        "address": 1342834796,
        "size": 32,
        "access": "",
        "desc": "dsi_bridge dam frame interval control register",
        "fields": [
            {
                "name": "DMA_FRAME_SLOT",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "this field configures the max frame_slot_cnt"
            },
            {
                "name": "DMA_FRAME_INTERVAL",
                "bitOffset": 10,
                "bitWidth": 18,
                "desc": "this field configures the max frame_interval_cnt, frame_interval_cnt increased by 1 when frame_slot_cnt if full"
            },
            {
                "name": "DMA_MULTIBLK_EN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "this bit configures enable multi-blk transfer, 0: disable, 1: enable"
            },
            {
                "name": "EN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "this bit configures enable interval between frame transfer, 0: disable, 1: enable"
            }
        ]
    },
    "1342834800": {
        "name": "MEM_AUX_CTRL",
        "address": 1342834800,
        "size": 32,
        "access": "",
        "desc": "dsi_bridge mem aux control register",
        "fields": [
            {
                "name": "DSI_MEM_AUX_CTRL",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "this field configures dsi_bridge fifo memory aux ctrl"
            }
        ]
    },
    "1342834804": {
        "name": "RDN_ECO_CS",
        "address": 1342834804,
        "size": 32,
        "access": "",
        "desc": "dsi_bridge rdn eco cs register",
        "fields": [
            {
                "name": "RDN_ECO_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "rdn_eco_en"
            },
            {
                "name": "RDN_ECO_RESULT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "rdn_eco_result"
            }
        ]
    },
    "1342834808": {
        "name": "RDN_ECO_LOW",
        "address": 1342834808,
        "size": 32,
        "access": "",
        "desc": "dsi_bridge rdn eco all low register",
        "fields": [
            {
                "name": "RDN_ECO_LOW",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "rdn_eco_low"
            }
        ]
    },
    "1342834812": {
        "name": "RDN_ECO_HIGH",
        "address": 1342834812,
        "size": 32,
        "access": "",
        "desc": "dsi_bridge rdn eco all high register",
        "fields": [
            {
                "name": "RDN_ECO_HIGH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "rdn_eco_high"
            }
        ]
    },
    "1342834816": {
        "name": "HOST_CTRL",
        "address": 1342834816,
        "size": 32,
        "access": "",
        "desc": "dsi_bridge host control register",
        "fields": [
            {
                "name": "DSI_CFG_REF_CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "this bit configures the clk enable refclk and cfg_clk of dsi_host. 0: disable, 1: enable"
            }
        ]
    },
    "1342834820": {
        "name": "MEM_CLK_CTRL",
        "address": 1342834820,
        "size": 32,
        "access": "",
        "desc": "dsi_bridge mem force on control register",
        "fields": [
            {
                "name": "DSI_BRIDGE_MEM_CLK_FORCE_ON",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "this bit configures the clock force on of dsi_bridge fifo memory. 0: disable, 1: force on"
            },
            {
                "name": "DSI_MEM_CLK_FORCE_ON",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "this bit configures the clock force on of dpi fifo memory. 0: disable, 1: force on"
            }
        ]
    },
    "1342834824": {
        "name": "DMA_FLOW_CTRL",
        "address": 1342834824,
        "size": 32,
        "access": "",
        "desc": "dsi_bridge dma flow controller register",
        "fields": [
            {
                "name": "DSI_DMA_FLOW_CONTROLLER",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "this bit configures the flow controller, 0: dmac as flow controller, 1:dsi_bridge as flow controller"
            },
            {
                "name": "DMA_FLOW_MULTIBLK_NUM",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "this field configures the num of blocks when multi-blk is enable and dmac as flow controller"
            }
        ]
    },
    "1342834828": {
        "name": "RAW_BUF_ALMOST_EMPTY_THRD",
        "address": 1342834828,
        "size": 32,
        "access": "",
        "desc": "dsi_bridge buffer empty threshold register",
        "fields": [
            {
                "name": "DSI_RAW_BUF_ALMOST_EMPTY_THRD",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "this field configures the fifo almost empty threshold, is valid only when dmac as flow controller"
            }
        ]
    },
    "1342834832": {
        "name": "YUV_CFG",
        "address": 1342834832,
        "size": 32,
        "access": "",
        "desc": "dsi_bridge yuv format config register",
        "fields": [
            {
                "name": "PROTOCAL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "this bit configures yuv protoocl, 0: bt.601, 1: bt.709"
            },
            {
                "name": "YUV_PIX_ENDIAN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "this bit configures yuv pixel endian, 0: y0u0y1v1y2u2y3v3, 1: y3u3y2v2y1u1y0v0"
            },
            {
                "name": "YUV422_FORMAT",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "this field configures yuv422 store format, 0: yuyv, 1: yvyu, 2: uyvy, 3: vyuy"
            }
        ]
    },
    "1342834836": {
        "name": "PHY_LP_LOOPBACK_CTRL",
        "address": 1342834836,
        "size": 32,
        "access": "",
        "desc": "dsi phy lp_loopback test ctrl",
        "fields": [
            {
                "name": "PHY_LP_TXDATAESC_1",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "txdataesc_1 ctrl when enable dsi phy lp_loopback_test"
            },
            {
                "name": "PHY_LP_TXREQUESTESC_1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "txrequestesc_1 ctrl when enable dsi phy lp_loopback_test"
            },
            {
                "name": "PHY_LP_TXVALIDESC_1",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "txvalidesc_1 ctrl when enable dsi phy lp_loopback_test"
            },
            {
                "name": "PHY_LP_TXLPDTESC_1",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "txlpdtesc_1 ctrl when enable dsi phy lp_loopback_test"
            },
            {
                "name": "PHY_LP_BASEDIR_1",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "basedir_1 ctrl when enable dsi phy lp_loopback_test"
            },
            {
                "name": "PHY_LP_TXDATAESC_0",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "txdataesc_0 ctrl when enable dsi phy lp_loopback_test"
            },
            {
                "name": "PHY_LP_TXREQUESTESC_0",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "txrequestesc_0 ctrl when enable dsi phy lp_loopback_test"
            },
            {
                "name": "PHY_LP_TXVALIDESC_0",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "txvalidesc_0 ctrl when enable dsi phy lp_loopback_test"
            },
            {
                "name": "PHY_LP_TXLPDTESC_0",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "txlpdtesc_0 ctrl when enable dsi phy lp_loopback_test"
            },
            {
                "name": "PHY_LP_BASEDIR_0",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "basedir_0 ctrl when enable dsi phy lp_loopback_test"
            },
            {
                "name": "PHY_LP_LOOPBACK_CHECK",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "dsi phy lp_loopback test start check"
            },
            {
                "name": "PHY_LP_LOOPBACK_CHECK_DONE",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "dsi phy lp_loopback test check done"
            },
            {
                "name": "PHY_LP_LOOPBACK_EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "dsi phy lp_loopback ctrl en"
            },
            {
                "name": "PHY_LP_LOOPBACK_OK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "result of dsi phy lp_loopback test"
            }
        ]
    },
    "1342834840": {
        "name": "PHY_HS_LOOPBACK_CTRL",
        "address": 1342834840,
        "size": 32,
        "access": "",
        "desc": "dsi phy hp_loopback test ctrl",
        "fields": [
            {
                "name": "PHY_HS_TXDATAHS_1",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "txdatahs_1 ctrl when enable dsi phy hs_loopback_test"
            },
            {
                "name": "PHY_HS_TXREQUESTDATAHS_1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "txrequestdatahs_1 ctrl when enable dsi phy hs_loopback_test"
            },
            {
                "name": "PHY_HS_BASEDIR_1",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "basedir_1 ctrl when enable dsi phy hs_loopback_test"
            },
            {
                "name": "PHY_HS_TXDATAHS_0",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "txdatahs_0 ctrl when enable dsi phy hs_loopback_test"
            },
            {
                "name": "PHY_HS_TXREQUESTDATAHS_0",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "txrequestdatahs_0 ctrl when enable dsi phy hs_loopback_test"
            },
            {
                "name": "PHY_HS_BASEDIR_0",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "basedir_0 ctrl when enable dsi phy hs_loopback_test"
            },
            {
                "name": "PHY_HS_TXREQUESTHSCLK",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "txrequesthsclk when  enable dsi phy hs_loopback_test"
            },
            {
                "name": "PHY_HS_LOOPBACK_CHECK",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "dsi phy hs_loopback test start check"
            },
            {
                "name": "PHY_HS_LOOPBACK_CHECK_DONE",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "dsi phy hs_loopback test check done"
            },
            {
                "name": "PHY_HS_LOOPBACK_EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "dsi phy hs_loopback ctrl en"
            },
            {
                "name": "PHY_HS_LOOPBACK_OK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "result of dsi phy hs_loopback test"
            }
        ]
    },
    "1342834844": {
        "name": "PHY_LOOPBACK_CNT",
        "address": 1342834844,
        "size": 32,
        "access": "",
        "desc": "loopback test cnt",
        "fields": [
            {
                "name": "PHY_HS_CHECK_CNT_TH",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "hs_loopback test check cnt"
            },
            {
                "name": "PHY_LP_CHECK_CNT_TH",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "lp_loopback test check cnt"
            }
        ]
    },
    "1342832640": {
        "name": "VERSION",
        "address": 1342832640,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "VERSION",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342832644": {
        "name": "PWR_UP",
        "address": 1342832644,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "SHUTDOWNZ",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342832648": {
        "name": "CLKMGR_CFG",
        "address": 1342832648,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "TX_ESC_CLK_DIVISION",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "NA"
            },
            {
                "name": "TO_CLK_DIVISION",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "NA"
            }
        ]
    },
    "1342832652": {
        "name": "DPI_VCID",
        "address": 1342832652,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DPI_VCID",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "NA"
            }
        ]
    },
    "1342832656": {
        "name": "DPI_COLOR_CODING",
        "address": 1342832656,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DPI_COLOR_CODING",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "NA"
            },
            {
                "name": "LOOSELY18_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342832660": {
        "name": "DPI_CFG_POL",
        "address": 1342832660,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DATAEN_ACTIVE_LOW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "VSYNC_ACTIVE_LOW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "HSYNC_ACTIVE_LOW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "SHUTD_ACTIVE_LOW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "COLORM_ACTIVE_LOW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342832664": {
        "name": "DPI_LP_CMD_TIM",
        "address": 1342832664,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "INVACT_LPCMD_TIME",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "NA"
            },
            {
                "name": "OUTVACT_LPCMD_TIME",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "NA"
            }
        ]
    },
    "1342832668": {
        "name": "DBI_VCID",
        "address": 1342832668,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DBI_VCID",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "NA"
            }
        ]
    },
    "1342832672": {
        "name": "DBI_CFG",
        "address": 1342832672,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "IN_DBI_CONF",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "NA"
            },
            {
                "name": "OUT_DBI_CONF",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "NA"
            },
            {
                "name": "LUT_SIZE_CONF",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "NA"
            }
        ]
    },
    "1342832676": {
        "name": "DBI_PARTITIONING_EN",
        "address": 1342832676,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "PARTITIONING_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342832680": {
        "name": "DBI_CMDSIZE",
        "address": 1342832680,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "WR_CMD_SIZE",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "NA"
            },
            {
                "name": "ALLOWED_CMD_SIZE",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "NA"
            }
        ]
    },
    "1342832684": {
        "name": "PCKHDL_CFG",
        "address": 1342832684,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "EOTP_TX_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "EOTP_RX_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "BTA_EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ECC_RX_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CRC_RX_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "EOTP_TX_LP_EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342832688": {
        "name": "GEN_VCID",
        "address": 1342832688,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "RX",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "NA"
            },
            {
                "name": "TEAR_AUTO",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "NA"
            },
            {
                "name": "TX_AUTO",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "NA"
            }
        ]
    },
    "1342832692": {
        "name": "MODE_CFG",
        "address": 1342832692,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CMD_VIDEO_MODE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342832696": {
        "name": "VID_MODE_CFG",
        "address": 1342832696,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "VID_MODE_TYPE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "NA"
            },
            {
                "name": "LP_VSA_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "LP_VBP_EN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "LP_VFP_EN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "LP_VACT_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "LP_HBP_EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "LP_HFP_EN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FRAME_BTA_ACK_EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "LP_CMD_EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "VPG_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "VPG_MODE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "VPG_ORIENTATION",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342832700": {
        "name": "VID_PKT_SIZE",
        "address": 1342832700,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "VID_PKT_SIZE",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "NA"
            }
        ]
    },
    "1342832704": {
        "name": "VID_NUM_CHUNKS",
        "address": 1342832704,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "VID_NUM_CHUNKS",
                "bitOffset": 0,
                "bitWidth": 13,
                "desc": "NA"
            }
        ]
    },
    "1342832708": {
        "name": "VID_NULL_SIZE",
        "address": 1342832708,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "VID_NULL_SIZE",
                "bitOffset": 0,
                "bitWidth": 13,
                "desc": "NA"
            }
        ]
    },
    "1342832712": {
        "name": "VID_HSA_TIME",
        "address": 1342832712,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "VID_HSA_TIME",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "NA"
            }
        ]
    },
    "1342832716": {
        "name": "VID_HBP_TIME",
        "address": 1342832716,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "VID_HBP_TIME",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "NA"
            }
        ]
    },
    "1342832720": {
        "name": "VID_HLINE_TIME",
        "address": 1342832720,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "VID_HLINE_TIME",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "NA"
            }
        ]
    },
    "1342832724": {
        "name": "VID_VSA_LINES",
        "address": 1342832724,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "VSA_LINES",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "NA"
            }
        ]
    },
    "1342832728": {
        "name": "VID_VBP_LINES",
        "address": 1342832728,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "VBP_LINES",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "NA"
            }
        ]
    },
    "1342832732": {
        "name": "VID_VFP_LINES",
        "address": 1342832732,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "VFP_LINES",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "NA"
            }
        ]
    },
    "1342832736": {
        "name": "VID_VACTIVE_LINES",
        "address": 1342832736,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "V_ACTIVE_LINES",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "NA"
            }
        ]
    },
    "1342832740": {
        "name": "EDPI_CMD_SIZE",
        "address": 1342832740,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "EDPI_ALLOWED_CMD_SIZE",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "NA"
            }
        ]
    },
    "1342832744": {
        "name": "CMD_MODE_CFG",
        "address": 1342832744,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "TEAR_FX_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ACK_RQST_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "GEN_SW_0P_TX",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "GEN_SW_1P_TX",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "GEN_SW_2P_TX",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "GEN_SR_0P_TX",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "GEN_SR_1P_TX",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "GEN_SR_2P_TX",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "GEN_LW_TX",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "DCS_SW_0P_TX",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "DCS_SW_1P_TX",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "DCS_SR_0P_TX",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "DCS_LW_TX",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MAX_RD_PKT_SIZE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342832748": {
        "name": "GEN_HDR",
        "address": 1342832748,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "GEN_DT",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "NA"
            },
            {
                "name": "GEN_VC",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "NA"
            },
            {
                "name": "GEN_WC_LSBYTE",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "NA"
            },
            {
                "name": "GEN_WC_MSBYTE",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "NA"
            }
        ]
    },
    "1342832752": {
        "name": "GEN_PLD_DATA",
        "address": 1342832752,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "GEN_PLD_B1",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "NA"
            },
            {
                "name": "GEN_PLD_B2",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "NA"
            },
            {
                "name": "GEN_PLD_B3",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "NA"
            },
            {
                "name": "GEN_PLD_B4",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "NA"
            }
        ]
    },
    "1342832756": {
        "name": "CMD_PKT_STATUS",
        "address": 1342832756,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "GEN_CMD_EMPTY",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "GEN_CMD_FULL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "GEN_PLD_W_EMPTY",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "GEN_PLD_W_FULL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "GEN_PLD_R_EMPTY",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "GEN_PLD_R_FULL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "GEN_RD_CMD_BUSY",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "GEN_BUFF_CMD_EMPTY",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "GEN_BUFF_CMD_FULL",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "GEN_BUFF_PLD_EMPTY",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "GEN_BUFF_PLD_FULL",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342832760": {
        "name": "TO_CNT_CFG",
        "address": 1342832760,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "LPRX_TO_CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "NA"
            },
            {
                "name": "HSTX_TO_CNT",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "NA"
            }
        ]
    },
    "1342832764": {
        "name": "HS_RD_TO_CNT",
        "address": 1342832764,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "HS_RD_TO_CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "NA"
            }
        ]
    },
    "1342832768": {
        "name": "LP_RD_TO_CNT",
        "address": 1342832768,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "LP_RD_TO_CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "NA"
            }
        ]
    },
    "1342832772": {
        "name": "HS_WR_TO_CNT",
        "address": 1342832772,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "HS_WR_TO_CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "NA"
            }
        ]
    },
    "1342832776": {
        "name": "LP_WR_TO_CNT",
        "address": 1342832776,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "LP_WR_TO_CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "NA"
            }
        ]
    },
    "1342832780": {
        "name": "BTA_TO_CNT",
        "address": 1342832780,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "BTA_TO_CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "NA"
            }
        ]
    },
    "1342832784": {
        "name": "SDF_3D",
        "address": 1342832784,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "MODE_3D",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "NA"
            },
            {
                "name": "FORMAT_3D",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "NA"
            },
            {
                "name": "SECOND_VSYNC",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "RIGHT_FIRST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "SEND_3D_CFG",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342832788": {
        "name": "LPCLK_CTRL",
        "address": 1342832788,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "PHY_TXREQUESTCLKHS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "AUTO_CLKLANE_CTRL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342832792": {
        "name": "PHY_TMR_LPCLK_CFG",
        "address": 1342832792,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "PHY_CLKLP2HS_TIME",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "NA"
            },
            {
                "name": "PHY_CLKHS2LP_TIME",
                "bitOffset": 16,
                "bitWidth": 10,
                "desc": "NA"
            }
        ]
    },
    "1342832796": {
        "name": "PHY_TMR_CFG",
        "address": 1342832796,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "PHY_LP2HS_TIME",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "NA"
            },
            {
                "name": "PHY_HS2LP_TIME",
                "bitOffset": 16,
                "bitWidth": 10,
                "desc": "NA"
            }
        ]
    },
    "1342832800": {
        "name": "PHY_RSTZ",
        "address": 1342832800,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "PHY_SHUTDOWNZ",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "PHY_RSTZ",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "PHY_ENABLECLK",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "PHY_FORCEPLL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342832804": {
        "name": "PHY_IF_CFG",
        "address": 1342832804,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "N_LANES",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "NA"
            },
            {
                "name": "PHY_STOP_WAIT_TIME",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "NA"
            }
        ]
    },
    "1342832808": {
        "name": "PHY_ULPS_CTRL",
        "address": 1342832808,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "PHY_TXREQULPSCLK",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "PHY_TXEXITULPSCLK",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "PHY_TXREQULPSLAN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "PHY_TXEXITULPSLAN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342832812": {
        "name": "PHY_TX_TRIGGERS",
        "address": 1342832812,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "PHY_TX_TRIGGERS",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "NA"
            }
        ]
    },
    "1342832816": {
        "name": "PHY_STATUS",
        "address": 1342832816,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "PHY_LOCK",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "PHY_DIRECTION",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "PHY_STOPSTATECLKLANE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "PHY_ULPSACTIVENOTCLK",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "PHY_STOPSTATE0LANE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "PHY_ULPSACTIVENOT0LANE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "PHY_RXULPSESC0LANE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "PHY_STOPSTATE1LANE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "PHY_ULPSACTIVENOT1LANE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342832820": {
        "name": "PHY_TST_CTRL0",
        "address": 1342832820,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "PHY_TESTCLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "PHY_TESTCLK",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342832824": {
        "name": "PHY_TST_CTRL1",
        "address": 1342832824,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "PHY_TESTDIN",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "NA"
            },
            {
                "name": "PHT_TESTDOUT",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "NA"
            },
            {
                "name": "PHY_TESTEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342832828": {
        "name": "INT_ST0",
        "address": 1342832828,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "ACK_WITH_ERR_0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ACK_WITH_ERR_1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ACK_WITH_ERR_2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ACK_WITH_ERR_3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ACK_WITH_ERR_4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ACK_WITH_ERR_5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ACK_WITH_ERR_6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ACK_WITH_ERR_7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ACK_WITH_ERR_8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ACK_WITH_ERR_9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ACK_WITH_ERR_10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ACK_WITH_ERR_11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ACK_WITH_ERR_12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ACK_WITH_ERR_13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ACK_WITH_ERR_14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ACK_WITH_ERR_15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "DPHY_ERRORS_0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "DPHY_ERRORS_1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "DPHY_ERRORS_2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "DPHY_ERRORS_3",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "DPHY_ERRORS_4",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342832832": {
        "name": "INT_ST1",
        "address": 1342832832,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "TO_HS_TX",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "TO_LP_RX",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ECC_SINGLE_ERR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ECC_MILTI_ERR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CRC_ERR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "PKT_SIZE_ERR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "EOPT_ERR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "DPI_PLD_WR_ERR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "GEN_CMD_WR_ERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "GEN_PLD_WR_ERR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "GEN_PLD_SEND_ERR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "GEN_PLD_RD_ERR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "GEN_PLD_RECEV_ERR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "DPI_BUFF_PLD_UNDER",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342832836": {
        "name": "INT_MSK0",
        "address": 1342832836,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "MASK_ACK_WITH_ERR_0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ACK_WITH_ERR_1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ACK_WITH_ERR_2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ACK_WITH_ERR_3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ACK_WITH_ERR_4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ACK_WITH_ERR_5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ACK_WITH_ERR_6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ACK_WITH_ERR_7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ACK_WITH_ERR_8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ACK_WITH_ERR_9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ACK_WITH_ERR_10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ACK_WITH_ERR_11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ACK_WITH_ERR_12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ACK_WITH_ERR_13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ACK_WITH_ERR_14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ACK_WITH_ERR_15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_DPHY_ERRORS_0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_DPHY_ERRORS_1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_DPHY_ERRORS_2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_DPHY_ERRORS_3",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_DPHY_ERRORS_4",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342832840": {
        "name": "INT_MSK1",
        "address": 1342832840,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "MASK_TO_HS_TX",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_TO_LP_RX",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ECC_SINGLE_ERR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_ECC_MILTI_ERR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_CRC_ERR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_PKT_SIZE_ERR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_EOPT_ERR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_DPI_PLD_WR_ERR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_GEN_CMD_WR_ERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_GEN_PLD_WR_ERR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_GEN_PLD_SEND_ERR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_GEN_PLD_RD_ERR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_GEN_PLD_RECEV_ERR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MASK_DPI_BUFF_PLD_UNDER",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342832844": {
        "name": "PHY_CAL",
        "address": 1342832844,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "TXSKEWCALHS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342832856": {
        "name": "INT_FORCE0",
        "address": 1342832856,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "FORCE_ACK_WITH_ERR_0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ACK_WITH_ERR_1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ACK_WITH_ERR_2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ACK_WITH_ERR_3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ACK_WITH_ERR_4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ACK_WITH_ERR_5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ACK_WITH_ERR_6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ACK_WITH_ERR_7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ACK_WITH_ERR_8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ACK_WITH_ERR_9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ACK_WITH_ERR_10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ACK_WITH_ERR_11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ACK_WITH_ERR_12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ACK_WITH_ERR_13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ACK_WITH_ERR_14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ACK_WITH_ERR_15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_DPHY_ERRORS_0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_DPHY_ERRORS_1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_DPHY_ERRORS_2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_DPHY_ERRORS_3",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_DPHY_ERRORS_4",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342832860": {
        "name": "INT_FORCE1",
        "address": 1342832860,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "FORCE_TO_HS_TX",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_TO_LP_RX",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ECC_SINGLE_ERR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_ECC_MILTI_ERR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_CRC_ERR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_PKT_SIZE_ERR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_EOPT_ERR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_DPI_PLD_WR_ERR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_GEN_CMD_WR_ERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_GEN_PLD_WR_ERR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_GEN_PLD_SEND_ERR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_GEN_PLD_RD_ERR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_GEN_PLD_RECEV_ERR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FORCE_DPI_BUFF_PLD_UNDER",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342832880": {
        "name": "DSC_PARAMETER",
        "address": 1342832880,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "COMPRESSION_MODE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "COMPRESS_ALGO",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "NA"
            },
            {
                "name": "PPS_SEL",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "NA"
            }
        ]
    },
    "1342832884": {
        "name": "PHY_TMR_RD_CFG",
        "address": 1342832884,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "MAX_RD_TIME",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "NA"
            }
        ]
    },
    "1342832896": {
        "name": "VID_SHADOW_CTRL",
        "address": 1342832896,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "VID_SHADOW_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "VID_SHADOW_REQ",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "VID_SHADOW_PIN_REQ",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342832908": {
        "name": "DPI_VCID_ACT",
        "address": 1342832908,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DPI_VCID_ACT",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "NA"
            }
        ]
    },
    "1342832912": {
        "name": "DPI_COLOR_CODING_ACT",
        "address": 1342832912,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DPI_COLOR_CODING_ACT",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "NA"
            },
            {
                "name": "LOOSELY18_EN_ACT",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342832920": {
        "name": "DPI_LP_CMD_TIM_ACT",
        "address": 1342832920,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "INVACT_LPCMD_TIME_ACT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "NA"
            },
            {
                "name": "OUTVACT_LPCMD_TIME_ACT",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "NA"
            }
        ]
    },
    "1342832924": {
        "name": "EDPI_TE_HW_CFG",
        "address": 1342832924,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "HW_TEAR_EFFECT_ON",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "HW_TEAR_EFFECT_GEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "HW_SET_SCAN_LINE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "SCAN_LINE_PARAMETER",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "NA"
            }
        ]
    },
    "1342832952": {
        "name": "VID_MODE_CFG_ACT",
        "address": 1342832952,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "VID_MODE_TYPE_ACT",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "NA"
            },
            {
                "name": "LP_VSA_EN_ACT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "LP_VBP_EN_ACT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "LP_VFP_EN_ACT",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "LP_VACT_EN_ACT",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "LP_HBP_EN_ACT",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "LP_HFP_EN_ACT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "FRAME_BTA_ACK_EN_ACT",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "LP_CMD_EN_ACT",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342832956": {
        "name": "VID_PKT_SIZE_ACT",
        "address": 1342832956,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "VID_PKT_SIZE_ACT",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "NA"
            }
        ]
    },
    "1342832960": {
        "name": "VID_NUM_CHUNKS_ACT",
        "address": 1342832960,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "VID_NUM_CHUNKS_ACT",
                "bitOffset": 0,
                "bitWidth": 13,
                "desc": "NA"
            }
        ]
    },
    "1342832964": {
        "name": "VID_NULL_SIZE_ACT",
        "address": 1342832964,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "VID_NULL_SIZE_ACT",
                "bitOffset": 0,
                "bitWidth": 13,
                "desc": "NA"
            }
        ]
    },
    "1342832968": {
        "name": "VID_HSA_TIME_ACT",
        "address": 1342832968,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "VID_HSA_TIME_ACT",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "NA"
            }
        ]
    },
    "1342832972": {
        "name": "VID_HBP_TIME_ACT",
        "address": 1342832972,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "VID_HBP_TIME_ACT",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "NA"
            }
        ]
    },
    "1342832976": {
        "name": "VID_HLINE_TIME_ACT",
        "address": 1342832976,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "VID_HLINE_TIME_ACT",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "NA"
            }
        ]
    },
    "1342832980": {
        "name": "VID_VSA_LINES_ACT",
        "address": 1342832980,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "VSA_LINES_ACT",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "NA"
            }
        ]
    },
    "1342832984": {
        "name": "VID_VBP_LINES_ACT",
        "address": 1342832984,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "VBP_LINES_ACT",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "NA"
            }
        ]
    },
    "1342832988": {
        "name": "VID_VFP_LINES_ACT",
        "address": 1342832988,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "VFP_LINES_ACT",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "NA"
            }
        ]
    },
    "1342832992": {
        "name": "VID_VACTIVE_LINES_ACT",
        "address": 1342832992,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "V_ACTIVE_LINES_ACT",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "NA"
            }
        ]
    },
    "1342833000": {
        "name": "VID_PKT_STATUS",
        "address": 1342833000,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DPI_CMD_W_EMPTY",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "DPI_CMD_W_FULL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "DPI_PLD_W_EMPTY",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "DPI_PLD_W_FULL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "DPI_BUFF_PLD_EMPTY",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "DPI_BUFF_PLD_FULL",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342833040": {
        "name": "SDF_3D_ACT",
        "address": 1342833040,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "MODE_3D_ACT",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "NA"
            },
            {
                "name": "FORMAT_3D_ACT",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "NA"
            },
            {
                "name": "SECOND_VSYNC_ACT",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "RIGHT_FIRST_ACT",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "SEND_3D_CFG_ACT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342779404": {
        "name": "MULT_INT_RAW",
        "address": 1342779404,
        "size": 32,
        "access": "",
        "desc": "ECC interrupt raw register, valid in level.",
        "fields": [
            {
                "name": "CALC_DONE_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit  for the ecc_calc_done_int interrupt"
            }
        ]
    },
    "1342779408": {
        "name": "MULT_INT_ST",
        "address": 1342779408,
        "size": 32,
        "access": "",
        "desc": "ECC interrupt status register.",
        "fields": [
            {
                "name": "CALC_DONE_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit  for the ecc_calc_done_int interrupt"
            }
        ]
    },
    "1342779412": {
        "name": "MULT_INT_ENA",
        "address": 1342779412,
        "size": 32,
        "access": "",
        "desc": "ECC interrupt enable register.",
        "fields": [
            {
                "name": "CALC_DONE_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The interrupt enable bit  for the ecc_calc_done_int interrupt"
            }
        ]
    },
    "1342779416": {
        "name": "MULT_INT_CLR",
        "address": 1342779416,
        "size": 32,
        "access": "",
        "desc": "ECC interrupt clear register.",
        "fields": [
            {
                "name": "CALC_DONE_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to clear the ecc_calc_done_int interrupt"
            }
        ]
    },
    "1342779420": {
        "name": "MULT_CONF",
        "address": 1342779420,
        "size": 32,
        "access": "",
        "desc": "ECC configure register",
        "fields": [
            {
                "name": "START",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Write 1 to start caculation of ECC Accelerator. This bit will be self-cleared after the caculatrion is done."
            },
            {
                "name": "RESET",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Write 1 to reset ECC Accelerator."
            },
            {
                "name": "KEY_LENGTH",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The key length mode bit of ECC Accelerator.  0: P-192.  1: P-256."
            },
            {
                "name": "MOD_BASE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The mod base of mod operation, only valid in work_mode 8-11. 0: n(order of curve). 1: p(mod base of curve)"
            },
            {
                "name": "WORK_MODE",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "The work mode bits of ECC Accelerator. 0: Point Mult Mode. 1: Reserved. 2: Point verification mode. 3: Point Verif+mult mode. 4: Jacobian Point Mult Mode. 5: Point Add Mode. 6: Jacobian Point Verification Mode. 7: Point Verif + Jacobian Mult Mode. 8: mod addition. 9. mod substraction. 10: mod multiplication. 11: mod division."
            },
            {
                "name": "SECURITY_MODE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "VERIFICATION_RESULT",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "The verification result bit of ECC Accelerator, only valid when calculation is done."
            },
            {
                "name": "CLK_EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Write 1 to force on register clock gate."
            },
            {
                "name": "MEM_CLOCK_GATE_FORCE_ON",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "ECC memory clock gate force on register"
            }
        ]
    },
    "1342779644": {
        "name": "MULT_DATE",
        "address": 1342779644,
        "size": 32,
        "access": "",
        "desc": "Version control register",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "ECC mult version control register"
            }
        ]
    },
    "1342779648": {
        "name": "K_MEM[%s]",
        "address": 1342779648,
        "size": 32,
        "access": "",
        "desc": "The memory that stores k.",
        "fields": []
    },
    "1342779680": {
        "name": "PX_MEM[%s]",
        "address": 1342779680,
        "size": 32,
        "access": "",
        "desc": "The memory that stores Px.",
        "fields": []
    },
    "1342779712": {
        "name": "PY_MEM[%s]",
        "address": 1342779712,
        "size": 32,
        "access": "",
        "desc": "The memory that stores Py.",
        "fields": []
    },
    "1342791684": {
        "name": "CONF",
        "address": 1342791684,
        "size": 32,
        "access": "",
        "desc": "ECDSA configure register",
        "fields": [
            {
                "name": "WORK_MODE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "The work mode bits of ECDSA Accelerator. 0: Signature Verify Mode. 1: Signature Generate Mode. 2: Export Public Key Mode. 3: invalid."
            },
            {
                "name": "ECC_CURVE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The ecc curve select bit of ECDSA Accelerator.  0: P-192.  1: P-256."
            },
            {
                "name": "SOFTWARE_SET_K",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The source of k select bit. 0: k is automatically generated by hardware. 1: k is written by software."
            },
            {
                "name": "SOFTWARE_SET_Z",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The source of z select bit. 0: z is generated from SHA result. 1: z is written by software."
            },
            {
                "name": "DETERMINISTIC_K",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The source of hardware generated k. 0: k is generated by TRNG. 1: k is generated by deterministic derivation algorithm."
            },
            {
                "name": "DETERMINISTIC_LOOP",
                "bitOffset": 6,
                "bitWidth": 16,
                "desc": "The (loop number - 1) value in the deterministic derivation algorithm to derive k."
            }
        ]
    },
    "1342791688": {
        "name": "CLK",
        "address": 1342791688,
        "size": 32,
        "access": "",
        "desc": "ECDSA clock gate register",
        "fields": [
            {
                "name": "GATE_FORCE_ON",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Write 1 to force on register clock gate."
            }
        ]
    },
    "1342791692": {
        "name": "INT_RAW",
        "address": 1342791692,
        "size": 32,
        "access": "",
        "desc": "ECDSA interrupt raw register, valid in level.",
        "fields": [
            {
                "name": "CALC_DONE_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit  for the ecdsa_calc_done_int interrupt"
            },
            {
                "name": "SHA_RELEASE_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit  for the ecdsa_sha_release_int interrupt"
            }
        ]
    },
    "1342791696": {
        "name": "INT_ST",
        "address": 1342791696,
        "size": 32,
        "access": "",
        "desc": "ECDSA interrupt status register.",
        "fields": [
            {
                "name": "CALC_DONE_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit  for the ecdsa_calc_done_int interrupt"
            },
            {
                "name": "SHA_RELEASE_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit  for the ecdsa_sha_release_int interrupt"
            }
        ]
    },
    "1342791700": {
        "name": "INT_ENA",
        "address": 1342791700,
        "size": 32,
        "access": "",
        "desc": "ECDSA interrupt enable register.",
        "fields": [
            {
                "name": "CALC_DONE_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The interrupt enable bit  for the ecdsa_calc_done_int interrupt"
            },
            {
                "name": "SHA_RELEASE_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The interrupt enable bit  for the ecdsa_sha_release_int interrupt"
            }
        ]
    },
    "1342791704": {
        "name": "INT_CLR",
        "address": 1342791704,
        "size": 32,
        "access": "",
        "desc": "ECDSA interrupt clear register.",
        "fields": [
            {
                "name": "CALC_DONE_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to clear the ecdsa_calc_done_int interrupt"
            },
            {
                "name": "SHA_RELEASE_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to clear the ecdsa_sha_release_int interrupt"
            }
        ]
    },
    "1342791708": {
        "name": "START",
        "address": 1342791708,
        "size": 32,
        "access": "",
        "desc": "ECDSA start register",
        "fields": [
            {
                "name": "START",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Write 1 to start caculation of ECDSA Accelerator. This bit will be self-cleared after configuration."
            },
            {
                "name": "LOAD_DONE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Write 1 to input load done signal of ECDSA Accelerator. This bit will be self-cleared after configuration."
            },
            {
                "name": "GET_DONE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Write 1 to input get done signal of ECDSA Accelerator. This bit will be self-cleared after configuration."
            }
        ]
    },
    "1342791712": {
        "name": "STATE",
        "address": 1342791712,
        "size": 32,
        "access": "",
        "desc": "ECDSA status register",
        "fields": [
            {
                "name": "BUSY",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "The status bits of ECDSA Accelerator. ECDSA is at 0: IDLE, 1: LOAD, 2: GET, 3: BUSY state."
            }
        ]
    },
    "1342791716": {
        "name": "RESULT",
        "address": 1342791716,
        "size": 32,
        "access": "",
        "desc": "ECDSA result register",
        "fields": [
            {
                "name": "OPERATION_RESULT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The operation result bit of ECDSA Accelerator, only valid when ECDSA calculation is done."
            },
            {
                "name": "K_VALUE_WARNING",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The k value warning bit of ECDSA Accelerator, valid when k value is bigger than the curve order, then actually taken k = k mod n."
            }
        ]
    },
    "1342791932": {
        "name": "DATE",
        "address": 1342791932,
        "size": 32,
        "access": "",
        "desc": "Version control register",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "ECDSA version control register"
            }
        ]
    },
    "1342792192": {
        "name": "SHA_MODE",
        "address": 1342792192,
        "size": 32,
        "access": "",
        "desc": "ECDSA control SHA register",
        "fields": [
            {
                "name": "SHA_MODE",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "The work mode bits of SHA Calculator in ECDSA Accelerator. 1: SHA-224. 2: SHA-256. Others: invalid."
            }
        ]
    },
    "1342792208": {
        "name": "SHA_START",
        "address": 1342792208,
        "size": 32,
        "access": "",
        "desc": "ECDSA control SHA register",
        "fields": [
            {
                "name": "SHA_START",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Write 1 to start the first caculation of SHA Calculator in ECDSA Accelerator. This bit will be self-cleared after configuration."
            }
        ]
    },
    "1342792212": {
        "name": "SHA_CONTINUE",
        "address": 1342792212,
        "size": 32,
        "access": "",
        "desc": "ECDSA control SHA register",
        "fields": [
            {
                "name": "SHA_CONTINUE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Write 1 to start the latter caculation of SHA Calculator in ECDSA Accelerator. This bit will be self-cleared after configuration."
            }
        ]
    },
    "1342792216": {
        "name": "SHA_BUSY",
        "address": 1342792216,
        "size": 32,
        "access": "",
        "desc": "ECDSA status register",
        "fields": [
            {
                "name": "SHA_BUSY",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The busy status bit of SHA Calculator in ECDSA Accelerator. 1:SHA is in calculation. 0: SHA is idle."
            }
        ]
    },
    "1342792320": {
        "name": "MESSAGE_MEM[%s]",
        "address": 1342792320,
        "size": 32,
        "access": "",
        "desc": "The memory that stores message.",
        "fields": []
    },
    "1342794240": {
        "name": "R_MEM[%s]",
        "address": 1342794240,
        "size": 32,
        "access": "",
        "desc": "The memory that stores r.",
        "fields": []
    },
    "1342794272": {
        "name": "S_MEM[%s]",
        "address": 1342794272,
        "size": 32,
        "access": "",
        "desc": "The memory that stores s.",
        "fields": []
    },
    "1342794304": {
        "name": "Z_MEM[%s]",
        "address": 1342794304,
        "size": 32,
        "access": "",
        "desc": "The memory that stores software written z.",
        "fields": []
    },
    "1342794336": {
        "name": "QAX_MEM[%s]",
        "address": 1342794336,
        "size": 32,
        "access": "",
        "desc": "The memory that stores x coordinates of QA or software written k.",
        "fields": []
    },
    "1342794368": {
        "name": "QAY_MEM[%s]",
        "address": 1342794368,
        "size": 32,
        "access": "",
        "desc": "The memory that stores y coordinates of QA.",
        "fields": []
    },
    "1343410176": {
        "name": "PGM_DATA0",
        "address": 1343410176,
        "size": 32,
        "access": "",
        "desc": "Register 0 that stores data to be programmed.",
        "fields": [
            {
                "name": "PGM_DATA_0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Configures the 0th 32-bit data to be programmed."
            }
        ]
    },
    "1343410180": {
        "name": "PGM_DATA1",
        "address": 1343410180,
        "size": 32,
        "access": "",
        "desc": "Register 1 that stores data to be programmed.",
        "fields": [
            {
                "name": "PGM_DATA_1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Configures the 1st 32-bit data to be programmed."
            }
        ]
    },
    "1343410184": {
        "name": "PGM_DATA2",
        "address": 1343410184,
        "size": 32,
        "access": "",
        "desc": "Register 2 that stores data to be programmed.",
        "fields": [
            {
                "name": "PGM_DATA_2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Configures the 2nd 32-bit data to be programmed."
            }
        ]
    },
    "1343410188": {
        "name": "PGM_DATA3",
        "address": 1343410188,
        "size": 32,
        "access": "",
        "desc": "Register 3 that stores data to be programmed.",
        "fields": [
            {
                "name": "PGM_DATA_3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Configures the 3rd 32-bit data to be programmed."
            }
        ]
    },
    "1343410192": {
        "name": "PGM_DATA4",
        "address": 1343410192,
        "size": 32,
        "access": "",
        "desc": "Register 4 that stores data to be programmed.",
        "fields": [
            {
                "name": "PGM_DATA_4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Configures the 4th 32-bit data to be programmed."
            }
        ]
    },
    "1343410196": {
        "name": "PGM_DATA5",
        "address": 1343410196,
        "size": 32,
        "access": "",
        "desc": "Register 5 that stores data to be programmed.",
        "fields": [
            {
                "name": "PGM_DATA_5",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Configures the 5th 32-bit data to be programmed."
            }
        ]
    },
    "1343410200": {
        "name": "PGM_DATA6",
        "address": 1343410200,
        "size": 32,
        "access": "",
        "desc": "Register 6 that stores data to be programmed.",
        "fields": [
            {
                "name": "PGM_DATA_6",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Configures the 6th 32-bit data to be programmed."
            }
        ]
    },
    "1343410204": {
        "name": "PGM_DATA7",
        "address": 1343410204,
        "size": 32,
        "access": "",
        "desc": "Register 7 that stores data to be programmed.",
        "fields": [
            {
                "name": "PGM_DATA_7",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Configures the 7th 32-bit data to be programmed."
            }
        ]
    },
    "1343410208": {
        "name": "PGM_CHECK_VALUE0",
        "address": 1343410208,
        "size": 32,
        "access": "",
        "desc": "Register 0 that stores the RS code to be programmed.",
        "fields": [
            {
                "name": "PGM_RS_DATA_0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Configures the 0th 32-bit RS code to be programmed."
            }
        ]
    },
    "1343410212": {
        "name": "PGM_CHECK_VALUE1",
        "address": 1343410212,
        "size": 32,
        "access": "",
        "desc": "Register 1 that stores the RS code to be programmed.",
        "fields": [
            {
                "name": "PGM_RS_DATA_1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Configures the 1st 32-bit RS code to be programmed."
            }
        ]
    },
    "1343410216": {
        "name": "PGM_CHECK_VALUE2",
        "address": 1343410216,
        "size": 32,
        "access": "",
        "desc": "Register 2 that stores the RS code to be programmed.",
        "fields": [
            {
                "name": "PGM_RS_DATA_2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Configures the 2nd 32-bit RS code to be programmed."
            }
        ]
    },
    "1343410220": {
        "name": "RD_WR_DIS",
        "address": 1343410220,
        "size": 32,
        "access": "",
        "desc": "BLOCK0 data register 0.",
        "fields": [
            {
                "name": "WR_DIS",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Represents whether programming of individual eFuse memory bit is disabled or enabled. 1: Disabled. 0 Enabled."
            }
        ]
    },
    "1343410224": {
        "name": "RD_REPEAT_DATA0",
        "address": 1343410224,
        "size": 32,
        "access": "",
        "desc": "BLOCK0 data register 1.",
        "fields": [
            {
                "name": "RD_DIS",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Represents whether reading of individual eFuse block(block4~block10) is disabled or enabled. 1: disabled. 0: enabled."
            },
            {
                "name": "USB_DEVICE_EXCHG_PINS",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Enable usb device exchange pins of D+ and D-."
            },
            {
                "name": "USB_OTG11_EXCHG_PINS",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Enable usb otg11 exchange pins of D+ and D-."
            },
            {
                "name": "DIS_USB_JTAG",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Represents whether the function of usb switch to jtag is disabled or enabled. 1: disabled. 0: enabled."
            },
            {
                "name": "POWERGLITCH_EN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Represents whether power glitch function is enabled. 1: enabled. 0: disabled."
            },
            {
                "name": "DIS_USB_SERIAL_JTAG",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Represents whether USB-Serial-JTAG is disabled or enabled. 1: disabled. 0: enabled."
            },
            {
                "name": "DIS_FORCE_DOWNLOAD",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Represents whether the function that forces chip into download mode is disabled or enabled. 1: disabled. 0: enabled."
            },
            {
                "name": "SPI_DOWNLOAD_MSPI_DIS",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Set this bit to disable accessing MSPI flash/MSPI ram by SYS AXI matrix during boot_mode_download."
            },
            {
                "name": "DIS_TWAI",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Represents whether TWAI function is disabled or enabled. 1: disabled. 0: enabled."
            },
            {
                "name": "JTAG_SEL_ENABLE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Represents whether the selection between usb_to_jtag and pad_to_jtag through strapping gpio15 when both EFUSE_DIS_PAD_JTAG and EFUSE_DIS_USB_JTAG are equal to 0 is enabled or disabled. 1: enabled. 0: disabled."
            },
            {
                "name": "SOFT_DIS_JTAG",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "Represents whether JTAG is disabled in soft way. Odd number: disabled. Even number: enabled."
            },
            {
                "name": "DIS_PAD_JTAG",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Represents whether JTAG is disabled in the hard way(permanently). 1: disabled. 0: enabled."
            },
            {
                "name": "DIS_DOWNLOAD_MANUAL_ENCRYPT",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Represents whether flash encrypt function is disabled or enabled(except in SPI boot mode). 1: disabled. 0: enabled."
            },
            {
                "name": "USB_DEVICE_DREFH",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "USB intphy of usb device signle-end input high threshold, 1.76V to 2V. Step by 80mV"
            },
            {
                "name": "USB_OTG11_DREFH",
                "bitOffset": 23,
                "bitWidth": 2,
                "desc": "USB intphy of usb otg11 signle-end input high threshold, 1.76V to 2V. Step by 80mV"
            },
            {
                "name": "USB_PHY_SEL",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "TBD"
            },
            {
                "name": "KM_HUK_GEN_STATE_LOW",
                "bitOffset": 26,
                "bitWidth": 6,
                "desc": "Set this bit to control validation of HUK generate mode. Odd of 1 is invalid, even of 1 is valid."
            }
        ]
    },
    "1343410228": {
        "name": "RD_REPEAT_DATA1",
        "address": 1343410228,
        "size": 32,
        "access": "",
        "desc": "BLOCK0 data register 2.",
        "fields": [
            {
                "name": "KM_HUK_GEN_STATE_HIGH",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Set this bit to control validation of HUK generate mode. Odd of 1 is invalid, even of 1 is valid."
            },
            {
                "name": "KM_RND_SWITCH_CYCLE",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "Set bits to control key manager random number switch cycle. 0: control by register. 1: 8 km clk cycles. 2: 16 km cycles. 3: 32 km cycles."
            },
            {
                "name": "KM_DEPLOY_ONLY_ONCE",
                "bitOffset": 5,
                "bitWidth": 4,
                "desc": "Set each bit to control whether corresponding key can only be deployed once. 1 is true, 0 is false. Bit0: ecdsa. Bit1: xts. Bit2: hmac. Bit3: ds."
            },
            {
                "name": "FORCE_USE_KEY_MANAGER_KEY",
                "bitOffset": 9,
                "bitWidth": 4,
                "desc": "Set each bit to control whether corresponding key must come from key manager.. 1 is true, 0 is false. Bit0: ecdsa. Bit1: xts. Bit2: hmac. Bit3: ds."
            },
            {
                "name": "FORCE_DISABLE_SW_INIT_KEY",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Set this bit to disable software written init key, and force use efuse_init_key."
            },
            {
                "name": "XTS_KEY_LENGTH_256",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Set this bit to configure flash encryption use xts-128 key, else use xts-256 key."
            },
            {
                "name": "WDT_DELAY_SEL",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Represents whether RTC watchdog timeout threshold is selected at startup. 1: selected. 0: not selected."
            },
            {
                "name": "SPI_BOOT_CRYPT_CNT",
                "bitOffset": 18,
                "bitWidth": 3,
                "desc": "Represents whether SPI boot encrypt/decrypt is disabled or enabled. Odd number of 1: enabled. Even number of 1: disabled."
            },
            {
                "name": "SECURE_BOOT_KEY_REVOKE0",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Represents whether revoking first secure boot key is enabled or disabled. 1: enabled. 0: disabled."
            },
            {
                "name": "SECURE_BOOT_KEY_REVOKE1",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Represents whether revoking second secure boot key is enabled or disabled. 1: enabled. 0: disabled."
            },
            {
                "name": "SECURE_BOOT_KEY_REVOKE2",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Represents whether revoking third secure boot key is enabled or disabled. 1: enabled. 0: disabled."
            },
            {
                "name": "KEY_PURPOSE_0",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Represents the purpose of Key0."
            },
            {
                "name": "KEY_PURPOSE_1",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Represents the purpose of Key1."
            }
        ]
    },
    "1343410232": {
        "name": "RD_REPEAT_DATA2",
        "address": 1343410232,
        "size": 32,
        "access": "",
        "desc": "BLOCK0 data register 3.",
        "fields": [
            {
                "name": "KEY_PURPOSE_2",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Represents the purpose of Key2."
            },
            {
                "name": "KEY_PURPOSE_3",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Represents the purpose of Key3."
            },
            {
                "name": "KEY_PURPOSE_4",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Represents the purpose of Key4."
            },
            {
                "name": "KEY_PURPOSE_5",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Represents the purpose of Key5."
            },
            {
                "name": "SEC_DPA_LEVEL",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Represents the spa secure level by configuring the clock random divide mode."
            },
            {
                "name": "ECDSA_ENABLE_SOFT_K",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Represents whether hardware random number k is forced used in ESDCA. 1: force used. 0: not force used."
            },
            {
                "name": "CRYPT_DPA_ENABLE",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Represents whether anti-dpa attack is enabled. 1:enabled. 0: disabled."
            },
            {
                "name": "SECURE_BOOT_EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Represents whether secure boot is enabled or disabled. 1: enabled. 0: disabled."
            },
            {
                "name": "SECURE_BOOT_AGGRESSIVE_REVOKE",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Represents whether revoking aggressive secure boot is enabled or disabled. 1: enabled. 0: disabled."
            },
            {
                "name": "FLASH_TYPE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "The type of interfaced flash. 0: four data lines, 1: eight data lines."
            },
            {
                "name": "FLASH_PAGE_SIZE",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Set flash page size."
            },
            {
                "name": "FLASH_ECC_EN",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Set this bit to enable ecc for flash boot."
            },
            {
                "name": "DIS_USB_OTG_DOWNLOAD_MODE",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Set this bit to disable download via USB-OTG."
            },
            {
                "name": "FLASH_TPUW",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Represents the flash waiting time after power-up, in unit of ms. When the value less than 15, the waiting time is the programmed value. Otherwise, the waiting time is 2 times the programmed value."
            }
        ]
    },
    "1343410236": {
        "name": "RD_REPEAT_DATA3",
        "address": 1343410236,
        "size": 32,
        "access": "",
        "desc": "BLOCK0 data register 4.",
        "fields": [
            {
                "name": "DIS_DOWNLOAD_MODE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Represents whether Download mode is disabled or enabled. 1: disabled. 0: enabled."
            },
            {
                "name": "DIS_DIRECT_BOOT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Represents whether direct boot mode is disabled or enabled. 1: disabled. 0: enabled."
            },
            {
                "name": "DIS_USB_SERIAL_JTAG_ROM_PRINT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Represents whether print from USB-Serial-JTAG is disabled or enabled. 1: disabled. 0: enabled."
            },
            {
                "name": "LOCK_KM_KEY",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TBD"
            },
            {
                "name": "DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Represents whether the USB-Serial-JTAG download function is disabled or enabled. 1: disabled. 0: enabled."
            },
            {
                "name": "ENABLE_SECURITY_DOWNLOAD",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Represents whether security download is enabled or disabled. 1: enabled. 0: disabled."
            },
            {
                "name": "UART_PRINT_CONTROL",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Represents the type of UART printing. 00: force enable printing. 01: enable printing when GPIO8 is reset at low level. 10: enable printing when GPIO8 is reset at high level. 11: force disable printing."
            },
            {
                "name": "FORCE_SEND_RESUME",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Represents whether ROM code is forced to send a resume command during SPI boot. 1: forced. 0:not forced."
            },
            {
                "name": "SECURE_VERSION",
                "bitOffset": 9,
                "bitWidth": 16,
                "desc": "Represents the version used by ESP-IDF anti-rollback feature."
            },
            {
                "name": "SECURE_BOOT_DISABLE_FAST_WAKE",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Represents whether FAST VERIFY ON WAKE is disabled or enabled when Secure Boot is enabled. 1: disabled. 0: enabled."
            },
            {
                "name": "HYS_EN_PAD",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Represents whether the hysteresis function of corresponding PAD is enabled. 1: enabled. 0:disabled."
            },
            {
                "name": "DCDC_VSET",
                "bitOffset": 27,
                "bitWidth": 5,
                "desc": "Set the dcdc voltage default."
            }
        ]
    },
    "1343410240": {
        "name": "RD_REPEAT_DATA4",
        "address": 1343410240,
        "size": 32,
        "access": "",
        "desc": "BLOCK0 data register 5.",
        "fields": [
            {
                "name": "_0PXA_TIEH_SEL_0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "TBD"
            },
            {
                "name": "_0PXA_TIEH_SEL_1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "TBD."
            },
            {
                "name": "_0PXA_TIEH_SEL_2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "TBD."
            },
            {
                "name": "_0PXA_TIEH_SEL_3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "TBD."
            },
            {
                "name": "KM_DISABLE_DEPLOY_MODE",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "TBD."
            },
            {
                "name": "USB_DEVICE_DREFL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Represents the usb device single-end input low threhold, 0.8 V to 1.04 V with step of 80 mV."
            },
            {
                "name": "USB_OTG11_DREFL",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Represents the usb otg11 single-end input low threhold, 0.8 V to 1.04 V with step of 80 mV."
            },
            {
                "name": "HP_PWR_SRC_SEL",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "HP system power source select. 0:LDO. 1: DCDC."
            },
            {
                "name": "DCDC_VSET_EN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Select dcdc vset use efuse_dcdc_vset."
            },
            {
                "name": "DIS_WDT",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Set this bit to disable watch dog."
            },
            {
                "name": "DIS_SWD",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Set this bit to disable super-watchdog."
            }
        ]
    },
    "1343410244": {
        "name": "RD_MAC_SYS_0",
        "address": 1343410244,
        "size": 32,
        "access": "",
        "desc": "BLOCK1 data register $n.",
        "fields": [
            {
                "name": "MAC_0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the low 32 bits of MAC address."
            }
        ]
    },
    "1343410248": {
        "name": "RD_MAC_SYS_1",
        "address": 1343410248,
        "size": 32,
        "access": "",
        "desc": "BLOCK1 data register $n.",
        "fields": [
            {
                "name": "MAC_1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Stores the high 16 bits of MAC address."
            },
            {
                "name": "MAC_EXT",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Stores the extended bits of MAC address."
            }
        ]
    },
    "1343410252": {
        "name": "RD_MAC_SYS_2",
        "address": 1343410252,
        "size": 32,
        "access": "",
        "desc": "BLOCK1 data register $n.",
        "fields": [
            {
                "name": "MAC_RESERVED_1",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Reserved."
            },
            {
                "name": "MAC_RESERVED_0",
                "bitOffset": 14,
                "bitWidth": 18,
                "desc": "Reserved."
            }
        ]
    },
    "1343410256": {
        "name": "RD_MAC_SYS_3",
        "address": 1343410256,
        "size": 32,
        "access": "",
        "desc": "BLOCK1 data register $n.",
        "fields": [
            {
                "name": "MAC_RESERVED_2",
                "bitOffset": 0,
                "bitWidth": 18,
                "desc": "Reserved."
            },
            {
                "name": "SYS_DATA_PART0_0",
                "bitOffset": 18,
                "bitWidth": 14,
                "desc": "Stores the first 14 bits of the zeroth part of system data."
            }
        ]
    },
    "1343410260": {
        "name": "RD_MAC_SYS_4",
        "address": 1343410260,
        "size": 32,
        "access": "",
        "desc": "BLOCK1 data register $n.",
        "fields": [
            {
                "name": "SYS_DATA_PART0_1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the first 32 bits of the zeroth part of system data."
            }
        ]
    },
    "1343410264": {
        "name": "RD_MAC_SYS_5",
        "address": 1343410264,
        "size": 32,
        "access": "",
        "desc": "BLOCK1 data register $n.",
        "fields": [
            {
                "name": "SYS_DATA_PART0_2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the second 32 bits of the zeroth part of system data."
            }
        ]
    },
    "1343410268": {
        "name": "RD_SYS_PART1_DATA0",
        "address": 1343410268,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK2 (system).",
        "fields": [
            {
                "name": "SYS_DATA_PART1_0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the zeroth 32 bits of the first part of system data."
            }
        ]
    },
    "1343410272": {
        "name": "RD_SYS_PART1_DATA1",
        "address": 1343410272,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK2 (system).",
        "fields": [
            {
                "name": "SYS_DATA_PART1_1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the first 32 bits of the first part of system data."
            }
        ]
    },
    "1343410276": {
        "name": "RD_SYS_PART1_DATA2",
        "address": 1343410276,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK2 (system).",
        "fields": [
            {
                "name": "SYS_DATA_PART1_2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the second 32 bits of the first part of system data."
            }
        ]
    },
    "1343410280": {
        "name": "RD_SYS_PART1_DATA3",
        "address": 1343410280,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK2 (system).",
        "fields": [
            {
                "name": "SYS_DATA_PART1_3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the third 32 bits of the first part of system data."
            }
        ]
    },
    "1343410284": {
        "name": "RD_SYS_PART1_DATA4",
        "address": 1343410284,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK2 (system).",
        "fields": [
            {
                "name": "SYS_DATA_PART1_4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the fourth 32 bits of the first part of system data."
            }
        ]
    },
    "1343410288": {
        "name": "RD_SYS_PART1_DATA5",
        "address": 1343410288,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK2 (system).",
        "fields": [
            {
                "name": "SYS_DATA_PART1_5",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the fifth 32 bits of the first part of system data."
            }
        ]
    },
    "1343410292": {
        "name": "RD_SYS_PART1_DATA6",
        "address": 1343410292,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK2 (system).",
        "fields": [
            {
                "name": "SYS_DATA_PART1_6",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the sixth 32 bits of the first part of system data."
            }
        ]
    },
    "1343410296": {
        "name": "RD_SYS_PART1_DATA7",
        "address": 1343410296,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK2 (system).",
        "fields": [
            {
                "name": "SYS_DATA_PART1_7",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the seventh 32 bits of the first part of system data."
            }
        ]
    },
    "1343410300": {
        "name": "RD_USR_DATA0",
        "address": 1343410300,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK3 (user).",
        "fields": [
            {
                "name": "USR_DATA0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the zeroth 32 bits of BLOCK3 (user)."
            }
        ]
    },
    "1343410304": {
        "name": "RD_USR_DATA1",
        "address": 1343410304,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK3 (user).",
        "fields": [
            {
                "name": "USR_DATA1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the first 32 bits of BLOCK3 (user)."
            }
        ]
    },
    "1343410308": {
        "name": "RD_USR_DATA2",
        "address": 1343410308,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK3 (user).",
        "fields": [
            {
                "name": "USR_DATA2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the second 32 bits of BLOCK3 (user)."
            }
        ]
    },
    "1343410312": {
        "name": "RD_USR_DATA3",
        "address": 1343410312,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK3 (user).",
        "fields": [
            {
                "name": "USR_DATA3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the third 32 bits of BLOCK3 (user)."
            }
        ]
    },
    "1343410316": {
        "name": "RD_USR_DATA4",
        "address": 1343410316,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK3 (user).",
        "fields": [
            {
                "name": "USR_DATA4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the fourth 32 bits of BLOCK3 (user)."
            }
        ]
    },
    "1343410320": {
        "name": "RD_USR_DATA5",
        "address": 1343410320,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK3 (user).",
        "fields": [
            {
                "name": "USR_DATA5",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the fifth 32 bits of BLOCK3 (user)."
            }
        ]
    },
    "1343410324": {
        "name": "RD_USR_DATA6",
        "address": 1343410324,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK3 (user).",
        "fields": [
            {
                "name": "USR_DATA6",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the sixth 32 bits of BLOCK3 (user)."
            }
        ]
    },
    "1343410328": {
        "name": "RD_USR_DATA7",
        "address": 1343410328,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK3 (user).",
        "fields": [
            {
                "name": "USR_DATA7",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the seventh 32 bits of BLOCK3 (user)."
            }
        ]
    },
    "1343410332": {
        "name": "RD_KEY0_DATA0",
        "address": 1343410332,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK4 (KEY0).",
        "fields": [
            {
                "name": "KEY0_DATA0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the zeroth 32 bits of KEY0."
            }
        ]
    },
    "1343410336": {
        "name": "RD_KEY0_DATA1",
        "address": 1343410336,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK4 (KEY0).",
        "fields": [
            {
                "name": "KEY0_DATA1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the first 32 bits of KEY0."
            }
        ]
    },
    "1343410340": {
        "name": "RD_KEY0_DATA2",
        "address": 1343410340,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK4 (KEY0).",
        "fields": [
            {
                "name": "KEY0_DATA2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the second 32 bits of KEY0."
            }
        ]
    },
    "1343410344": {
        "name": "RD_KEY0_DATA3",
        "address": 1343410344,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK4 (KEY0).",
        "fields": [
            {
                "name": "KEY0_DATA3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the third 32 bits of KEY0."
            }
        ]
    },
    "1343410348": {
        "name": "RD_KEY0_DATA4",
        "address": 1343410348,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK4 (KEY0).",
        "fields": [
            {
                "name": "KEY0_DATA4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the fourth 32 bits of KEY0."
            }
        ]
    },
    "1343410352": {
        "name": "RD_KEY0_DATA5",
        "address": 1343410352,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK4 (KEY0).",
        "fields": [
            {
                "name": "KEY0_DATA5",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the fifth 32 bits of KEY0."
            }
        ]
    },
    "1343410356": {
        "name": "RD_KEY0_DATA6",
        "address": 1343410356,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK4 (KEY0).",
        "fields": [
            {
                "name": "KEY0_DATA6",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the sixth 32 bits of KEY0."
            }
        ]
    },
    "1343410360": {
        "name": "RD_KEY0_DATA7",
        "address": 1343410360,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK4 (KEY0).",
        "fields": [
            {
                "name": "KEY0_DATA7",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the seventh 32 bits of KEY0."
            }
        ]
    },
    "1343410364": {
        "name": "RD_KEY1_DATA0",
        "address": 1343410364,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK5 (KEY1).",
        "fields": [
            {
                "name": "KEY1_DATA0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the zeroth 32 bits of KEY1."
            }
        ]
    },
    "1343410368": {
        "name": "RD_KEY1_DATA1",
        "address": 1343410368,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK5 (KEY1).",
        "fields": [
            {
                "name": "KEY1_DATA1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the first 32 bits of KEY1."
            }
        ]
    },
    "1343410372": {
        "name": "RD_KEY1_DATA2",
        "address": 1343410372,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK5 (KEY1).",
        "fields": [
            {
                "name": "KEY1_DATA2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the second 32 bits of KEY1."
            }
        ]
    },
    "1343410376": {
        "name": "RD_KEY1_DATA3",
        "address": 1343410376,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK5 (KEY1).",
        "fields": [
            {
                "name": "KEY1_DATA3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the third 32 bits of KEY1."
            }
        ]
    },
    "1343410380": {
        "name": "RD_KEY1_DATA4",
        "address": 1343410380,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK5 (KEY1).",
        "fields": [
            {
                "name": "KEY1_DATA4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the fourth 32 bits of KEY1."
            }
        ]
    },
    "1343410384": {
        "name": "RD_KEY1_DATA5",
        "address": 1343410384,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK5 (KEY1).",
        "fields": [
            {
                "name": "KEY1_DATA5",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the fifth 32 bits of KEY1."
            }
        ]
    },
    "1343410388": {
        "name": "RD_KEY1_DATA6",
        "address": 1343410388,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK5 (KEY1).",
        "fields": [
            {
                "name": "KEY1_DATA6",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the sixth 32 bits of KEY1."
            }
        ]
    },
    "1343410392": {
        "name": "RD_KEY1_DATA7",
        "address": 1343410392,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK5 (KEY1).",
        "fields": [
            {
                "name": "KEY1_DATA7",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the seventh 32 bits of KEY1."
            }
        ]
    },
    "1343410396": {
        "name": "RD_KEY2_DATA0",
        "address": 1343410396,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK6 (KEY2).",
        "fields": [
            {
                "name": "KEY2_DATA0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the zeroth 32 bits of KEY2."
            }
        ]
    },
    "1343410400": {
        "name": "RD_KEY2_DATA1",
        "address": 1343410400,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK6 (KEY2).",
        "fields": [
            {
                "name": "KEY2_DATA1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the first 32 bits of KEY2."
            }
        ]
    },
    "1343410404": {
        "name": "RD_KEY2_DATA2",
        "address": 1343410404,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK6 (KEY2).",
        "fields": [
            {
                "name": "KEY2_DATA2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the second 32 bits of KEY2."
            }
        ]
    },
    "1343410408": {
        "name": "RD_KEY2_DATA3",
        "address": 1343410408,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK6 (KEY2).",
        "fields": [
            {
                "name": "KEY2_DATA3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the third 32 bits of KEY2."
            }
        ]
    },
    "1343410412": {
        "name": "RD_KEY2_DATA4",
        "address": 1343410412,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK6 (KEY2).",
        "fields": [
            {
                "name": "KEY2_DATA4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the fourth 32 bits of KEY2."
            }
        ]
    },
    "1343410416": {
        "name": "RD_KEY2_DATA5",
        "address": 1343410416,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK6 (KEY2).",
        "fields": [
            {
                "name": "KEY2_DATA5",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the fifth 32 bits of KEY2."
            }
        ]
    },
    "1343410420": {
        "name": "RD_KEY2_DATA6",
        "address": 1343410420,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK6 (KEY2).",
        "fields": [
            {
                "name": "KEY2_DATA6",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the sixth 32 bits of KEY2."
            }
        ]
    },
    "1343410424": {
        "name": "RD_KEY2_DATA7",
        "address": 1343410424,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK6 (KEY2).",
        "fields": [
            {
                "name": "KEY2_DATA7",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the seventh 32 bits of KEY2."
            }
        ]
    },
    "1343410428": {
        "name": "RD_KEY3_DATA0",
        "address": 1343410428,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK7 (KEY3).",
        "fields": [
            {
                "name": "KEY3_DATA0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the zeroth 32 bits of KEY3."
            }
        ]
    },
    "1343410432": {
        "name": "RD_KEY3_DATA1",
        "address": 1343410432,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK7 (KEY3).",
        "fields": [
            {
                "name": "KEY3_DATA1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the first 32 bits of KEY3."
            }
        ]
    },
    "1343410436": {
        "name": "RD_KEY3_DATA2",
        "address": 1343410436,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK7 (KEY3).",
        "fields": [
            {
                "name": "KEY3_DATA2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the second 32 bits of KEY3."
            }
        ]
    },
    "1343410440": {
        "name": "RD_KEY3_DATA3",
        "address": 1343410440,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK7 (KEY3).",
        "fields": [
            {
                "name": "KEY3_DATA3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the third 32 bits of KEY3."
            }
        ]
    },
    "1343410444": {
        "name": "RD_KEY3_DATA4",
        "address": 1343410444,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK7 (KEY3).",
        "fields": [
            {
                "name": "KEY3_DATA4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the fourth 32 bits of KEY3."
            }
        ]
    },
    "1343410448": {
        "name": "RD_KEY3_DATA5",
        "address": 1343410448,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK7 (KEY3).",
        "fields": [
            {
                "name": "KEY3_DATA5",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the fifth 32 bits of KEY3."
            }
        ]
    },
    "1343410452": {
        "name": "RD_KEY3_DATA6",
        "address": 1343410452,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK7 (KEY3).",
        "fields": [
            {
                "name": "KEY3_DATA6",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the sixth 32 bits of KEY3."
            }
        ]
    },
    "1343410456": {
        "name": "RD_KEY3_DATA7",
        "address": 1343410456,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK7 (KEY3).",
        "fields": [
            {
                "name": "KEY3_DATA7",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the seventh 32 bits of KEY3."
            }
        ]
    },
    "1343410460": {
        "name": "RD_KEY4_DATA0",
        "address": 1343410460,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK8 (KEY4).",
        "fields": [
            {
                "name": "KEY4_DATA0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the zeroth 32 bits of KEY4."
            }
        ]
    },
    "1343410464": {
        "name": "RD_KEY4_DATA1",
        "address": 1343410464,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK8 (KEY4).",
        "fields": [
            {
                "name": "KEY4_DATA1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the first 32 bits of KEY4."
            }
        ]
    },
    "1343410468": {
        "name": "RD_KEY4_DATA2",
        "address": 1343410468,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK8 (KEY4).",
        "fields": [
            {
                "name": "KEY4_DATA2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the second 32 bits of KEY4."
            }
        ]
    },
    "1343410472": {
        "name": "RD_KEY4_DATA3",
        "address": 1343410472,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK8 (KEY4).",
        "fields": [
            {
                "name": "KEY4_DATA3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the third 32 bits of KEY4."
            }
        ]
    },
    "1343410476": {
        "name": "RD_KEY4_DATA4",
        "address": 1343410476,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK8 (KEY4).",
        "fields": [
            {
                "name": "KEY4_DATA4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the fourth 32 bits of KEY4."
            }
        ]
    },
    "1343410480": {
        "name": "RD_KEY4_DATA5",
        "address": 1343410480,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK8 (KEY4).",
        "fields": [
            {
                "name": "KEY4_DATA5",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the fifth 32 bits of KEY4."
            }
        ]
    },
    "1343410484": {
        "name": "RD_KEY4_DATA6",
        "address": 1343410484,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK8 (KEY4).",
        "fields": [
            {
                "name": "KEY4_DATA6",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the sixth 32 bits of KEY4."
            }
        ]
    },
    "1343410488": {
        "name": "RD_KEY4_DATA7",
        "address": 1343410488,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK8 (KEY4).",
        "fields": [
            {
                "name": "KEY4_DATA7",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the seventh 32 bits of KEY4."
            }
        ]
    },
    "1343410492": {
        "name": "RD_KEY5_DATA0",
        "address": 1343410492,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK9 (KEY5).",
        "fields": [
            {
                "name": "KEY5_DATA0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the zeroth 32 bits of KEY5."
            }
        ]
    },
    "1343410496": {
        "name": "RD_KEY5_DATA1",
        "address": 1343410496,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK9 (KEY5).",
        "fields": [
            {
                "name": "KEY5_DATA1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the first 32 bits of KEY5."
            }
        ]
    },
    "1343410500": {
        "name": "RD_KEY5_DATA2",
        "address": 1343410500,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK9 (KEY5).",
        "fields": [
            {
                "name": "KEY5_DATA2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the second 32 bits of KEY5."
            }
        ]
    },
    "1343410504": {
        "name": "RD_KEY5_DATA3",
        "address": 1343410504,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK9 (KEY5).",
        "fields": [
            {
                "name": "KEY5_DATA3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the third 32 bits of KEY5."
            }
        ]
    },
    "1343410508": {
        "name": "RD_KEY5_DATA4",
        "address": 1343410508,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK9 (KEY5).",
        "fields": [
            {
                "name": "KEY5_DATA4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the fourth 32 bits of KEY5."
            }
        ]
    },
    "1343410512": {
        "name": "RD_KEY5_DATA5",
        "address": 1343410512,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK9 (KEY5).",
        "fields": [
            {
                "name": "KEY5_DATA5",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the fifth 32 bits of KEY5."
            }
        ]
    },
    "1343410516": {
        "name": "RD_KEY5_DATA6",
        "address": 1343410516,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK9 (KEY5).",
        "fields": [
            {
                "name": "KEY5_DATA6",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the sixth 32 bits of KEY5."
            }
        ]
    },
    "1343410520": {
        "name": "RD_KEY5_DATA7",
        "address": 1343410520,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK9 (KEY5).",
        "fields": [
            {
                "name": "KEY5_DATA7",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the seventh 32 bits of KEY5."
            }
        ]
    },
    "1343410524": {
        "name": "RD_SYS_PART2_DATA0",
        "address": 1343410524,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK10 (system).",
        "fields": [
            {
                "name": "SYS_DATA_PART2_0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the 0th 32 bits of the 2nd part of system data."
            }
        ]
    },
    "1343410528": {
        "name": "RD_SYS_PART2_DATA1",
        "address": 1343410528,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK9 (KEY5).",
        "fields": [
            {
                "name": "SYS_DATA_PART2_1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the 0th 32 bits of the 2nd part of system data."
            }
        ]
    },
    "1343410532": {
        "name": "RD_SYS_PART2_DATA2",
        "address": 1343410532,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK10 (system).",
        "fields": [
            {
                "name": "SYS_DATA_PART2_2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the 0th 32 bits of the 2nd part of system data."
            }
        ]
    },
    "1343410536": {
        "name": "RD_SYS_PART2_DATA3",
        "address": 1343410536,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK10 (system).",
        "fields": [
            {
                "name": "SYS_DATA_PART2_3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the 0th 32 bits of the 2nd part of system data."
            }
        ]
    },
    "1343410540": {
        "name": "RD_SYS_PART2_DATA4",
        "address": 1343410540,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK10 (system).",
        "fields": [
            {
                "name": "SYS_DATA_PART2_4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the 0th 32 bits of the 2nd part of system data."
            }
        ]
    },
    "1343410544": {
        "name": "RD_SYS_PART2_DATA5",
        "address": 1343410544,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK10 (system).",
        "fields": [
            {
                "name": "SYS_DATA_PART2_5",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the 0th 32 bits of the 2nd part of system data."
            }
        ]
    },
    "1343410548": {
        "name": "RD_SYS_PART2_DATA6",
        "address": 1343410548,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK10 (system).",
        "fields": [
            {
                "name": "SYS_DATA_PART2_6",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the 0th 32 bits of the 2nd part of system data."
            }
        ]
    },
    "1343410552": {
        "name": "RD_SYS_PART2_DATA7",
        "address": 1343410552,
        "size": 32,
        "access": "",
        "desc": "Register $n of BLOCK10 (system).",
        "fields": [
            {
                "name": "SYS_DATA_PART2_7",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the 0th 32 bits of the 2nd part of system data."
            }
        ]
    },
    "1343410556": {
        "name": "RD_REPEAT_ERR0",
        "address": 1343410556,
        "size": 32,
        "access": "",
        "desc": "Programming error record register 0 of BLOCK0.",
        "fields": [
            {
                "name": "RD_DIS_ERR",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Indicates a programming error of RD_DIS."
            },
            {
                "name": "DIS_USB_DEVICE_EXCHG_PINS_ERR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Indicates a programming error of DIS_USB_DEVICE_EXCHG_PINS."
            },
            {
                "name": "DIS_USB_OTG11_EXCHG_PINS_ERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Indicates a programming error of DIS_USB_OTG11_EXCHG_PINS."
            },
            {
                "name": "DIS_USB_JTAG_ERR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Indicates a programming error of DIS_USB_JTAG."
            },
            {
                "name": "POWERGLITCH_EN_ERR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Indicates a programming error of POWERGLITCH_EN."
            },
            {
                "name": "DIS_USB_SERIAL_JTAG_ERR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Indicates a programming error of DIS_USB_SERIAL_JTAG."
            },
            {
                "name": "DIS_FORCE_DOWNLOAD_ERR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Indicates a programming error of DIS_FORCE_DOWNLOAD."
            },
            {
                "name": "SPI_DOWNLOAD_MSPI_DIS_ERR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Indicates a programming error of SPI_DOWNLOAD_MSPI_DIS."
            },
            {
                "name": "DIS_TWAI_ERR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Indicates a programming error of DIS_TWAI."
            },
            {
                "name": "JTAG_SEL_ENABLE_ERR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Indicates a programming error of JTAG_SEL_ENABLE."
            },
            {
                "name": "SOFT_DIS_JTAG_ERR",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "Indicates a programming error of SOFT_DIS_JTAG."
            },
            {
                "name": "DIS_PAD_JTAG_ERR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Indicates a programming error of DIS_PAD_JTAG."
            },
            {
                "name": "DIS_DOWNLOAD_MANUAL_ENCRYPT_ERR",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Indicates a programming error of DIS_DOWNLOAD_MANUAL_ENCRYPT."
            },
            {
                "name": "USB_DEVICE_DREFH_ERR",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "Indicates a programming error of USB_DEVICE_DREFH."
            },
            {
                "name": "USB_OTG11_DREFH_ERR",
                "bitOffset": 23,
                "bitWidth": 2,
                "desc": "Indicates a programming error of USB_OTG11_DREFH."
            },
            {
                "name": "USB_PHY_SEL_ERR",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Indicates a programming error of USB_PHY_SEL."
            },
            {
                "name": "HUK_GEN_STATE_LOW_ERR",
                "bitOffset": 26,
                "bitWidth": 6,
                "desc": "Indicates a programming error of HUK_GEN_STATE_LOW."
            }
        ]
    },
    "1343410560": {
        "name": "RD_REPEAT_ERR1",
        "address": 1343410560,
        "size": 32,
        "access": "",
        "desc": "Programming error record register 1 of BLOCK0.",
        "fields": [
            {
                "name": "KM_HUK_GEN_STATE_HIGH_ERR",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Indicates a programming error of HUK_GEN_STATE_HIGH."
            },
            {
                "name": "KM_RND_SWITCH_CYCLE_ERR",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "Indicates a programming error of KM_RND_SWITCH_CYCLE."
            },
            {
                "name": "KM_DEPLOY_ONLY_ONCE_ERR",
                "bitOffset": 5,
                "bitWidth": 4,
                "desc": "Indicates a programming error of KM_DEPLOY_ONLY_ONCE."
            },
            {
                "name": "FORCE_USE_KEY_MANAGER_KEY_ERR",
                "bitOffset": 9,
                "bitWidth": 4,
                "desc": "Indicates a programming error of FORCE_USE_KEY_MANAGER_KEY."
            },
            {
                "name": "FORCE_DISABLE_SW_INIT_KEY_ERR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Indicates a programming error of FORCE_DISABLE_SW_INIT_KEY."
            },
            {
                "name": "XTS_KEY_LENGTH_256_ERR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Indicates a programming error of XTS_KEY_LENGTH_256."
            },
            {
                "name": "WDT_DELAY_SEL_ERR",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Indicates a programming error of WDT_DELAY_SEL."
            },
            {
                "name": "SPI_BOOT_CRYPT_CNT_ERR",
                "bitOffset": 18,
                "bitWidth": 3,
                "desc": "Indicates a programming error of SPI_BOOT_CRYPT_CNT."
            },
            {
                "name": "SECURE_BOOT_KEY_REVOKE0_ERR",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Indicates a programming error of SECURE_BOOT_KEY_REVOKE0."
            },
            {
                "name": "SECURE_BOOT_KEY_REVOKE1_ERR",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Indicates a programming error of SECURE_BOOT_KEY_REVOKE1."
            },
            {
                "name": "SECURE_BOOT_KEY_REVOKE2_ERR",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Indicates a programming error of SECURE_BOOT_KEY_REVOKE2."
            },
            {
                "name": "KEY_PURPOSE_0_ERR",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Indicates a programming error of KEY_PURPOSE_0."
            },
            {
                "name": "KEY_PURPOSE_1_ERR",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Indicates a programming error of KEY_PURPOSE_1."
            }
        ]
    },
    "1343410564": {
        "name": "RD_REPEAT_ERR2",
        "address": 1343410564,
        "size": 32,
        "access": "",
        "desc": "Programming error record register 2 of BLOCK0.",
        "fields": [
            {
                "name": "KEY_PURPOSE_2_ERR",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Indicates a programming error of KEY_PURPOSE_2."
            },
            {
                "name": "KEY_PURPOSE_3_ERR",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Indicates a programming error of KEY_PURPOSE_3."
            },
            {
                "name": "KEY_PURPOSE_4_ERR",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Indicates a programming error of KEY_PURPOSE_4."
            },
            {
                "name": "KEY_PURPOSE_5_ERR",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Indicates a programming error of KEY_PURPOSE_5."
            },
            {
                "name": "SEC_DPA_LEVEL_ERR",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Indicates a programming error of SEC_DPA_LEVEL."
            },
            {
                "name": "ECDSA_ENABLE_SOFT_K_ERR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Indicates a programming error of ECDSA_FORCE_USE_HARDWARE_K."
            },
            {
                "name": "CRYPT_DPA_ENABLE_ERR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Indicates a programming error of CRYPT_DPA_ENABLE."
            },
            {
                "name": "SECURE_BOOT_EN_ERR",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Indicates a programming error of SECURE_BOOT_EN."
            },
            {
                "name": "SECURE_BOOT_AGGRESSIVE_REVOKE_ERR",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Indicates a programming error of SECURE_BOOT_AGGRESSIVE_REVOKE."
            },
            {
                "name": "FLASH_TYPE_ERR",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Indicates a programming error of FLASH_TYPE."
            },
            {
                "name": "FLASH_PAGE_SIZE_ERR",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Indicates a programming error of FLASH_PAGE_SIZE."
            },
            {
                "name": "FLASH_ECC_EN_ERR",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Indicates a programming error of FLASH_ECC_EN."
            },
            {
                "name": "DIS_USB_OTG_DOWNLOAD_MODE_ERR",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Indicates a programming error of DIS_USB_OTG_DOWNLOAD_MODE."
            },
            {
                "name": "FLASH_TPUW_ERR",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Indicates a programming error of FLASH_TPUW."
            }
        ]
    },
    "1343410568": {
        "name": "RD_REPEAT_ERR3",
        "address": 1343410568,
        "size": 32,
        "access": "",
        "desc": "Programming error record register 3 of BLOCK0.",
        "fields": [
            {
                "name": "DIS_DOWNLOAD_MODE_ERR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Indicates a programming error of DIS_DOWNLOAD_MODE."
            },
            {
                "name": "DIS_DIRECT_BOOT_ERR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Indicates a programming error of DIS_DIRECT_BOOT."
            },
            {
                "name": "DIS_USB_SERIAL_JTAG_ROM_PRINT_ERR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Indicates a programming error of DIS_USB_SERIAL_JTAG_ROM_PRINT_ERR."
            },
            {
                "name": "LOCK_KM_KEY_ERR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TBD"
            },
            {
                "name": "DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE_ERR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Indicates a programming error of DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE."
            },
            {
                "name": "ENABLE_SECURITY_DOWNLOAD_ERR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Indicates a programming error of ENABLE_SECURITY_DOWNLOAD."
            },
            {
                "name": "UART_PRINT_CONTROL_ERR",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Indicates a programming error of UART_PRINT_CONTROL."
            },
            {
                "name": "FORCE_SEND_RESUME_ERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Indicates a programming error of FORCE_SEND_RESUME."
            },
            {
                "name": "SECURE_VERSION_ERR",
                "bitOffset": 9,
                "bitWidth": 16,
                "desc": "Indicates a programming error of SECURE VERSION."
            },
            {
                "name": "SECURE_BOOT_DISABLE_FAST_WAKE_ERR",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Indicates a programming error of SECURE_BOOT_DISABLE_FAST_WAKE."
            },
            {
                "name": "HYS_EN_PAD_ERR",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Indicates a programming error of HYS_EN_PAD."
            },
            {
                "name": "DCDC_VSET_ERR",
                "bitOffset": 27,
                "bitWidth": 5,
                "desc": "Indicates a programming error of DCDC_VSET."
            }
        ]
    },
    "1343410572": {
        "name": "RD_REPEAT_ERR4",
        "address": 1343410572,
        "size": 32,
        "access": "",
        "desc": "Programming error record register 4 of BLOCK0.",
        "fields": [
            {
                "name": "_0PXA_TIEH_SEL_0_ERR",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Indicates a programming error of 0PXA_TIEH_SEL_0."
            },
            {
                "name": "_0PXA_TIEH_SEL_1_ERR",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Indicates a programming error of 0PXA_TIEH_SEL_1."
            },
            {
                "name": "_0PXA_TIEH_SEL_2_ERR",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Indicates a programming error of 0PXA_TIEH_SEL_2."
            },
            {
                "name": "_0PXA_TIEH_SEL_3_ERR",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Indicates a programming error of 0PXA_TIEH_SEL_3."
            },
            {
                "name": "KM_DISABLE_DEPLOY_MODE_ERR",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "TBD."
            },
            {
                "name": "USB_DEVICE_DREFL_ERR",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Indicates a programming error of USB_DEVICE_DREFL."
            },
            {
                "name": "USB_OTG11_DREFL_ERR",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Indicates a programming error of USB_OTG11_DREFL."
            },
            {
                "name": "HP_PWR_SRC_SEL_ERR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Indicates a programming error of HP_PWR_SRC_SEL."
            },
            {
                "name": "DCDC_VSET_EN_ERR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Indicates a programming error of DCDC_VSET_EN."
            },
            {
                "name": "DIS_WDT_ERR",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Indicates a programming error of DIS_WDT."
            },
            {
                "name": "DIS_SWD_ERR",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Indicates a programming error of DIS_SWD."
            }
        ]
    },
    "1343410624": {
        "name": "RD_RS_ERR0",
        "address": 1343410624,
        "size": 32,
        "access": "",
        "desc": "Programming error record register 0 of BLOCK1-10.",
        "fields": [
            {
                "name": "MAC_SYS_ERR_NUM",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "The value of this signal means the number of error bytes."
            },
            {
                "name": "MAC_SYS_FAIL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "0: Means no failure and that the data of MAC_SPI_8M is reliable 1: Means that programming user data failed and the number of error bytes is over 6."
            },
            {
                "name": "SYS_PART1_ERR_NUM",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "The value of this signal means the number of error bytes."
            },
            {
                "name": "SYS_PART1_FAIL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "0: Means no failure and that the data of system part1 is reliable 1: Means that programming user data failed and the number of error bytes is over 6."
            },
            {
                "name": "USR_DATA_ERR_NUM",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "The value of this signal means the number of error bytes."
            },
            {
                "name": "USR_DATA_FAIL",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "0: Means no failure and that the user data is reliable 1: Means that programming user data failed and the number of error bytes is over 6."
            },
            {
                "name": "KEY0_ERR_NUM",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "The value of this signal means the number of error bytes."
            },
            {
                "name": "KEY0_FAIL",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "0: Means no failure and that the data of key0 is reliable 1: Means that programming key0 failed and the number of error bytes is over 6."
            },
            {
                "name": "KEY1_ERR_NUM",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "The value of this signal means the number of error bytes."
            },
            {
                "name": "KEY1_FAIL",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "0: Means no failure and that the data of key1 is reliable 1: Means that programming key1 failed and the number of error bytes is over 6."
            },
            {
                "name": "KEY2_ERR_NUM",
                "bitOffset": 20,
                "bitWidth": 3,
                "desc": "The value of this signal means the number of error bytes."
            },
            {
                "name": "KEY2_FAIL",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "0: Means no failure and that the data of key2 is reliable 1: Means that programming key2 failed and the number of error bytes is over 6."
            },
            {
                "name": "KEY3_ERR_NUM",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "The value of this signal means the number of error bytes."
            },
            {
                "name": "KEY3_FAIL",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "0: Means no failure and that the data of key3 is reliable 1: Means that programming key3 failed and the number of error bytes is over 6."
            },
            {
                "name": "KEY4_ERR_NUM",
                "bitOffset": 28,
                "bitWidth": 3,
                "desc": "The value of this signal means the number of error bytes."
            },
            {
                "name": "KEY4_FAIL",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "0: Means no failure and that the data of key4 is reliable 1: Means that programming key4 failed and the number of error bytes is over 6."
            }
        ]
    },
    "1343410628": {
        "name": "RD_RS_ERR1",
        "address": 1343410628,
        "size": 32,
        "access": "",
        "desc": "Programming error record register 1 of BLOCK1-10.",
        "fields": [
            {
                "name": "KEY5_ERR_NUM",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "The value of this signal means the number of error bytes."
            },
            {
                "name": "KEY5_FAIL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "0: Means no failure and that the data of key5 is reliable 1: Means that programming key5 failed and the number of error bytes is over 6."
            },
            {
                "name": "SYS_PART2_ERR_NUM",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "The value of this signal means the number of error bytes."
            },
            {
                "name": "SYS_PART2_FAIL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "0: Means no failure and that the data of system part2 is reliable 1: Means that programming user data failed and the number of error bytes is over 6."
            }
        ]
    },
    "1343410632": {
        "name": "CLK",
        "address": 1343410632,
        "size": 32,
        "access": "",
        "desc": "eFuse clcok configuration register.",
        "fields": [
            {
                "name": "MEM_FORCE_PD",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to force eFuse SRAM into power-saving mode."
            },
            {
                "name": "MEM_CLK_FORCE_ON",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit and force to activate clock signal of eFuse SRAM."
            },
            {
                "name": "MEM_FORCE_PU",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to force eFuse SRAM into working mode."
            },
            {
                "name": "EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Set this bit to force enable eFuse register configuration clock signal."
            }
        ]
    },
    "1343410636": {
        "name": "CONF",
        "address": 1343410636,
        "size": 32,
        "access": "",
        "desc": "eFuse operation mode configuraiton register",
        "fields": [
            {
                "name": "OP_CODE",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "0x5A5A:  programming operation command 0x5AA5: read operation command."
            },
            {
                "name": "CFG_ECDSA_BLK",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Configures which block to use for ECDSA key output."
            }
        ]
    },
    "1343410640": {
        "name": "STATUS",
        "address": 1343410640,
        "size": 32,
        "access": "",
        "desc": "eFuse status register.",
        "fields": [
            {
                "name": "STATE",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Indicates the state of the eFuse state machine."
            },
            {
                "name": "OTP_LOAD_SW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The value of OTP_LOAD_SW."
            },
            {
                "name": "OTP_VDDQ_C_SYNC2",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The value of OTP_VDDQ_C_SYNC2."
            },
            {
                "name": "OTP_STROBE_SW",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The value of OTP_STROBE_SW."
            },
            {
                "name": "OTP_CSB_SW",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The value of OTP_CSB_SW."
            },
            {
                "name": "OTP_PGENB_SW",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The value of OTP_PGENB_SW."
            },
            {
                "name": "OTP_VDDQ_IS_SW",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The value of OTP_VDDQ_IS_SW."
            },
            {
                "name": "BLK0_VALID_BIT_CNT",
                "bitOffset": 10,
                "bitWidth": 10,
                "desc": "Indicates the number of block valid bit."
            },
            {
                "name": "CUR_ECDSA_BLK",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Indicates which block is used for ECDSA key output."
            }
        ]
    },
    "1343410644": {
        "name": "CMD",
        "address": 1343410644,
        "size": 32,
        "access": "",
        "desc": "eFuse command register.",
        "fields": [
            {
                "name": "READ_CMD",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to send read command."
            },
            {
                "name": "PGM_CMD",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to send programming command."
            },
            {
                "name": "BLK_NUM",
                "bitOffset": 2,
                "bitWidth": 4,
                "desc": "The serial number of the block to be programmed. Value 0-10 corresponds to block number 0-10, respectively."
            }
        ]
    },
    "1343410648": {
        "name": "INT_RAW",
        "address": 1343410648,
        "size": 32,
        "access": "",
        "desc": "eFuse raw interrupt register.",
        "fields": [
            {
                "name": "READ_DONE_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw bit signal for read_done interrupt."
            },
            {
                "name": "PGM_DONE_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw bit signal for pgm_done interrupt."
            }
        ]
    },
    "1343410652": {
        "name": "INT_ST",
        "address": 1343410652,
        "size": 32,
        "access": "",
        "desc": "eFuse interrupt status register.",
        "fields": [
            {
                "name": "READ_DONE_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The status signal for read_done interrupt."
            },
            {
                "name": "PGM_DONE_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The status signal for pgm_done interrupt."
            }
        ]
    },
    "1343410656": {
        "name": "INT_ENA",
        "address": 1343410656,
        "size": 32,
        "access": "",
        "desc": "eFuse interrupt enable register.",
        "fields": [
            {
                "name": "READ_DONE_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The enable signal for read_done interrupt."
            },
            {
                "name": "PGM_DONE_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The enable signal for pgm_done interrupt."
            }
        ]
    },
    "1343410660": {
        "name": "INT_CLR",
        "address": 1343410660,
        "size": 32,
        "access": "",
        "desc": "eFuse interrupt clear register.",
        "fields": [
            {
                "name": "READ_DONE_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The clear signal for read_done interrupt."
            },
            {
                "name": "PGM_DONE_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The clear signal for pgm_done interrupt."
            }
        ]
    },
    "1343410664": {
        "name": "DAC_CONF",
        "address": 1343410664,
        "size": 32,
        "access": "",
        "desc": "Controls the eFuse programming voltage.",
        "fields": [
            {
                "name": "DAC_CLK_DIV",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Controls the division factor of the rising clock of the programming voltage."
            },
            {
                "name": "DAC_CLK_PAD_SEL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Don't care."
            },
            {
                "name": "DAC_NUM",
                "bitOffset": 9,
                "bitWidth": 8,
                "desc": "Controls the rising period of the programming voltage."
            },
            {
                "name": "OE_CLR",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Reduces the power supply of the programming voltage."
            }
        ]
    },
    "1343410668": {
        "name": "RD_TIM_CONF",
        "address": 1343410668,
        "size": 32,
        "access": "",
        "desc": "Configures read timing parameters.",
        "fields": [
            {
                "name": "THR_A",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures the read hold time."
            },
            {
                "name": "TRD",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Configures the read time."
            },
            {
                "name": "TSUR_A",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Configures the read setup time."
            },
            {
                "name": "READ_INIT_NUM",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Configures the waiting time of reading eFuse memory."
            }
        ]
    },
    "1343410672": {
        "name": "WR_TIM_CONF1",
        "address": 1343410672,
        "size": 32,
        "access": "",
        "desc": "Configurarion register 1 of eFuse programming timing parameters.",
        "fields": [
            {
                "name": "TSUP_A",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures the programming setup time."
            },
            {
                "name": "PWR_ON_NUM",
                "bitOffset": 8,
                "bitWidth": 16,
                "desc": "Configures the power up time for VDDQ."
            },
            {
                "name": "THP_A",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Configures the programming hold time."
            }
        ]
    },
    "1343410676": {
        "name": "WR_TIM_CONF2",
        "address": 1343410676,
        "size": 32,
        "access": "",
        "desc": "Configurarion register 2 of eFuse programming timing parameters.",
        "fields": [
            {
                "name": "PWR_OFF_NUM",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Configures the power outage time for VDDQ."
            },
            {
                "name": "TPGM",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Configures the active programming time."
            }
        ]
    },
    "1343410680": {
        "name": "WR_TIM_CONF0_RS_BYPASS",
        "address": 1343410680,
        "size": 32,
        "access": "",
        "desc": "Configurarion register0 of eFuse programming time parameters and rs bypass operation.",
        "fields": [
            {
                "name": "BYPASS_RS_CORRECTION",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to bypass reed solomon correction step."
            },
            {
                "name": "BYPASS_RS_BLK_NUM",
                "bitOffset": 1,
                "bitWidth": 11,
                "desc": "Configures block number of programming twice operation."
            },
            {
                "name": "UPDATE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Set this bit to update multi-bit register signals."
            },
            {
                "name": "TPGM_INACTIVE",
                "bitOffset": 13,
                "bitWidth": 8,
                "desc": "Configures the inactive programming time."
            }
        ]
    },
    "1343410684": {
        "name": "DATE",
        "address": 1343410684,
        "size": 32,
        "access": "",
        "desc": "eFuse version register.",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "Stores eFuse version."
            }
        ]
    },
    "1343412224": {
        "name": "APB2OTP_WR_DIS",
        "address": 1343412224,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block0 data register1.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK0_WR_DIS",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block0 write disable data."
            }
        ]
    },
    "1343412228": {
        "name": "APB2OTP_BLK0_BACKUP1_W1",
        "address": 1343412228,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block0 data register2.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK0_BACKUP1_W1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block0 backup1 word1 data."
            }
        ]
    },
    "1343412232": {
        "name": "APB2OTP_BLK0_BACKUP1_W2",
        "address": 1343412232,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block0 data register3.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK0_BACKUP1_W2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block0 backup1 word2 data."
            }
        ]
    },
    "1343412236": {
        "name": "APB2OTP_BLK0_BACKUP1_W3",
        "address": 1343412236,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block0 data register4.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK0_BACKUP1_W3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block0 backup1 word3 data."
            }
        ]
    },
    "1343412240": {
        "name": "APB2OTP_BLK0_BACKUP1_W4",
        "address": 1343412240,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block0 data register5.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK0_BACKUP1_W4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block0 backup1 word4 data."
            }
        ]
    },
    "1343412244": {
        "name": "APB2OTP_BLK0_BACKUP1_W5",
        "address": 1343412244,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block0 data register6.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK0_BACKUP1_W5",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block0 backup1 word5 data."
            }
        ]
    },
    "1343412248": {
        "name": "APB2OTP_BLK0_BACKUP2_W1",
        "address": 1343412248,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block0 data register7.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK0_BACKUP2_W1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block0 backup2 word1 data."
            }
        ]
    },
    "1343412252": {
        "name": "APB2OTP_BLK0_BACKUP2_W2",
        "address": 1343412252,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block0 data register8.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK0_BACKUP2_W2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block0 backup2 word2 data."
            }
        ]
    },
    "1343412256": {
        "name": "APB2OTP_BLK0_BACKUP2_W3",
        "address": 1343412256,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block0 data register9.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK0_BACKUP2_W3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block0 backup2 word3 data."
            }
        ]
    },
    "1343412260": {
        "name": "APB2OTP_BLK0_BACKUP2_W4",
        "address": 1343412260,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block0 data register10.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK0_BACKUP2_W4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block0 backup2 word4 data."
            }
        ]
    },
    "1343412264": {
        "name": "APB2OTP_BLK0_BACKUP2_W5",
        "address": 1343412264,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block0 data register11.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK0_BACKUP2_W5",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block0 backup2 word5 data."
            }
        ]
    },
    "1343412268": {
        "name": "APB2OTP_BLK0_BACKUP3_W1",
        "address": 1343412268,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block0 data register12.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK0_BACKUP3_W1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block0 backup3 word1 data."
            }
        ]
    },
    "1343412272": {
        "name": "APB2OTP_BLK0_BACKUP3_W2",
        "address": 1343412272,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block0 data register13.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK0_BACKUP3_W2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block0 backup3 word2 data."
            }
        ]
    },
    "1343412276": {
        "name": "APB2OTP_BLK0_BACKUP3_W3",
        "address": 1343412276,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block0 data register14.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK0_BACKUP3_W3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block0 backup3 word3 data."
            }
        ]
    },
    "1343412280": {
        "name": "APB2OTP_BLK0_BACKUP3_W4",
        "address": 1343412280,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block0 data register15.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK0_BACKUP3_W4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block0 backup3 word4 data."
            }
        ]
    },
    "1343412284": {
        "name": "APB2OTP_BLK0_BACKUP3_W5",
        "address": 1343412284,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block0 data register16.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK0_BACKUP3_W5",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block0 backup3 word5 data."
            }
        ]
    },
    "1343412288": {
        "name": "APB2OTP_BLK0_BACKUP4_W1",
        "address": 1343412288,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block0 data register17.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK0_BACKUP4_W1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block0 backup4 word1 data."
            }
        ]
    },
    "1343412292": {
        "name": "APB2OTP_BLK0_BACKUP4_W2",
        "address": 1343412292,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block0 data register18.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK0_BACKUP4_W2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block0 backup4 word2 data."
            }
        ]
    },
    "1343412296": {
        "name": "APB2OTP_BLK0_BACKUP4_W3",
        "address": 1343412296,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block0 data register19.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK0_BACKUP4_W3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block0 backup4 word3 data."
            }
        ]
    },
    "1343412300": {
        "name": "APB2OTP_BLK0_BACKUP4_W4",
        "address": 1343412300,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block0 data register20.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK0_BACKUP4_W4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block0 backup4 word4 data."
            }
        ]
    },
    "1343412304": {
        "name": "APB2OTP_BLK0_BACKUP4_W5",
        "address": 1343412304,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block0 data register21.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK0_BACKUP4_W5",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block0 backup4 word5 data."
            }
        ]
    },
    "1343412308": {
        "name": "APB2OTP_BLK1_W1",
        "address": 1343412308,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block1 data register1.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK1_W1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block1  word1 data."
            }
        ]
    },
    "1343412312": {
        "name": "APB2OTP_BLK1_W2",
        "address": 1343412312,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block1 data register2.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK1_W2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block1  word2 data."
            }
        ]
    },
    "1343412316": {
        "name": "APB2OTP_BLK1_W3",
        "address": 1343412316,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block1 data register3.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK1_W3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block1  word3 data."
            }
        ]
    },
    "1343412320": {
        "name": "APB2OTP_BLK1_W4",
        "address": 1343412320,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block1 data register4.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK1_W4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block1  word4 data."
            }
        ]
    },
    "1343412324": {
        "name": "APB2OTP_BLK1_W5",
        "address": 1343412324,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block1 data register5.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK1_W5",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block1  word5 data."
            }
        ]
    },
    "1343412328": {
        "name": "APB2OTP_BLK1_W6",
        "address": 1343412328,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block1 data register6.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK1_W6",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block1  word6 data."
            }
        ]
    },
    "1343412332": {
        "name": "APB2OTP_BLK1_W7",
        "address": 1343412332,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block1 data register7.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK1_W7",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block1  word7 data."
            }
        ]
    },
    "1343412336": {
        "name": "APB2OTP_BLK1_W8",
        "address": 1343412336,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block1 data register8.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK1_W8",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block1  word8 data."
            }
        ]
    },
    "1343412340": {
        "name": "APB2OTP_BLK1_W9",
        "address": 1343412340,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block1 data register9.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK1_W9",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block1  word9 data."
            }
        ]
    },
    "1343412344": {
        "name": "APB2OTP_BLK2_W1",
        "address": 1343412344,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block2 data register1.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK2_W1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block2 word1 data."
            }
        ]
    },
    "1343412348": {
        "name": "APB2OTP_BLK2_W2",
        "address": 1343412348,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block2 data register2.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK2_W2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block2 word2 data."
            }
        ]
    },
    "1343412352": {
        "name": "APB2OTP_BLK2_W3",
        "address": 1343412352,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block2 data register3.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK2_W3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block2 word3 data."
            }
        ]
    },
    "1343412356": {
        "name": "APB2OTP_BLK2_W4",
        "address": 1343412356,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block2 data register4.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK2_W4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block2 word4 data."
            }
        ]
    },
    "1343412360": {
        "name": "APB2OTP_BLK2_W5",
        "address": 1343412360,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block2 data register5.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK2_W5",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block2 word5 data."
            }
        ]
    },
    "1343412364": {
        "name": "APB2OTP_BLK2_W6",
        "address": 1343412364,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block2 data register6.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK2_W6",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block2 word6 data."
            }
        ]
    },
    "1343412368": {
        "name": "APB2OTP_BLK2_W7",
        "address": 1343412368,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block2 data register7.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK2_W7",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block2 word7 data."
            }
        ]
    },
    "1343412372": {
        "name": "APB2OTP_BLK2_W8",
        "address": 1343412372,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block2 data register8.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK2_W8",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block2 word8 data."
            }
        ]
    },
    "1343412376": {
        "name": "APB2OTP_BLK2_W9",
        "address": 1343412376,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block2 data register9.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK2_W9",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block2 word9 data."
            }
        ]
    },
    "1343412380": {
        "name": "APB2OTP_BLK2_W10",
        "address": 1343412380,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block2 data register10.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK2_W10",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block2 word10 data."
            }
        ]
    },
    "1343412384": {
        "name": "APB2OTP_BLK2_W11",
        "address": 1343412384,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block2 data register11.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK2_W11",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block2 word11 data."
            }
        ]
    },
    "1343412388": {
        "name": "APB2OTP_BLK3_W1",
        "address": 1343412388,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block3 data register1.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK3_W1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block3 word1 data."
            }
        ]
    },
    "1343412392": {
        "name": "APB2OTP_BLK3_W2",
        "address": 1343412392,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block3 data register2.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK3_W2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block3 word2 data."
            }
        ]
    },
    "1343412396": {
        "name": "APB2OTP_BLK3_W3",
        "address": 1343412396,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block3 data register3.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK3_W3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block3 word3 data."
            }
        ]
    },
    "1343412400": {
        "name": "APB2OTP_BLK3_W4",
        "address": 1343412400,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block3 data register4.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK3_W4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block3 word4 data."
            }
        ]
    },
    "1343412404": {
        "name": "APB2OTP_BLK3_W5",
        "address": 1343412404,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block3 data register5.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK3_W5",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block3 word5 data."
            }
        ]
    },
    "1343412408": {
        "name": "APB2OTP_BLK3_W6",
        "address": 1343412408,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block3 data register6.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK3_W6",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block3 word6 data."
            }
        ]
    },
    "1343412412": {
        "name": "APB2OTP_BLK3_W7",
        "address": 1343412412,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block3 data register7.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK3_W7",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block3 word7 data."
            }
        ]
    },
    "1343412416": {
        "name": "APB2OTP_BLK3_W8",
        "address": 1343412416,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block3 data register8.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK3_W8",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block3 word8 data."
            }
        ]
    },
    "1343412420": {
        "name": "APB2OTP_BLK3_W9",
        "address": 1343412420,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block3 data register9.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK3_W9",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block3 word9 data."
            }
        ]
    },
    "1343412424": {
        "name": "APB2OTP_BLK3_W10",
        "address": 1343412424,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block3 data register10.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK3_W10",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block3 word10 data."
            }
        ]
    },
    "1343412428": {
        "name": "APB2OTP_BLK3_W11",
        "address": 1343412428,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block3 data register11.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK3_W11",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block3 word11 data."
            }
        ]
    },
    "1343412432": {
        "name": "APB2OTP_BLK4_W1",
        "address": 1343412432,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block4 data register1.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK4_W1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block4 word1 data."
            }
        ]
    },
    "1343412436": {
        "name": "APB2OTP_BLK4_W2",
        "address": 1343412436,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block4 data register2.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK4_W2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block4 word2 data."
            }
        ]
    },
    "1343412440": {
        "name": "APB2OTP_BLK4_W3",
        "address": 1343412440,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block4 data register3.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK4_W3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block4 word3 data."
            }
        ]
    },
    "1343412444": {
        "name": "APB2OTP_BLK4_W4",
        "address": 1343412444,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block4 data register4.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK4_W4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block4 word4 data."
            }
        ]
    },
    "1343412448": {
        "name": "APB2OTP_BLK4_W5",
        "address": 1343412448,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block4 data register5.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK4_W5",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block4 word5 data."
            }
        ]
    },
    "1343412452": {
        "name": "APB2OTP_BLK4_W6",
        "address": 1343412452,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block4 data register6.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK4_W6",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block4 word6 data."
            }
        ]
    },
    "1343412456": {
        "name": "APB2OTP_BLK4_W7",
        "address": 1343412456,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block4 data register7.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK4_W7",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block4 word7 data."
            }
        ]
    },
    "1343412460": {
        "name": "APB2OTP_BLK4_W8",
        "address": 1343412460,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block4 data register8.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK4_W8",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block4 word8 data."
            }
        ]
    },
    "1343412464": {
        "name": "APB2OTP_BLK4_W9",
        "address": 1343412464,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block4 data register9.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK4_W9",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block4 word9 data."
            }
        ]
    },
    "1343412468": {
        "name": "APB2OTP_BLK4_W10",
        "address": 1343412468,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block4 data registe10.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK4_W10",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block4 word10 data."
            }
        ]
    },
    "1343412472": {
        "name": "APB2OTP_BLK4_W11",
        "address": 1343412472,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block4 data register11.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK4_W11",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block4 word11 data."
            }
        ]
    },
    "1343412476": {
        "name": "APB2OTP_BLK5_W1",
        "address": 1343412476,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block5 data register1.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK5_W1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block5 word1 data."
            }
        ]
    },
    "1343412480": {
        "name": "APB2OTP_BLK5_W2",
        "address": 1343412480,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block5 data register2.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK5_W2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block5 word2 data."
            }
        ]
    },
    "1343412484": {
        "name": "APB2OTP_BLK5_W3",
        "address": 1343412484,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block5 data register3.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK5_W3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block5 word3 data."
            }
        ]
    },
    "1343412488": {
        "name": "APB2OTP_BLK5_W4",
        "address": 1343412488,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block5 data register4.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK5_W4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block5 word4 data."
            }
        ]
    },
    "1343412492": {
        "name": "APB2OTP_BLK5_W5",
        "address": 1343412492,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block5 data register5.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK5_W5",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block5 word5 data."
            }
        ]
    },
    "1343412496": {
        "name": "APB2OTP_BLK5_W6",
        "address": 1343412496,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block5 data register6.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK5_W6",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block5 word6 data."
            }
        ]
    },
    "1343412500": {
        "name": "APB2OTP_BLK5_W7",
        "address": 1343412500,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block5 data register7.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK5_W7",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block5 word7 data."
            }
        ]
    },
    "1343412504": {
        "name": "APB2OTP_BLK5_W8",
        "address": 1343412504,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block5 data register8.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK5_W8",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block5 word8 data."
            }
        ]
    },
    "1343412508": {
        "name": "APB2OTP_BLK5_W9",
        "address": 1343412508,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block5 data register9.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK5_W9",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block5 word9 data."
            }
        ]
    },
    "1343412512": {
        "name": "APB2OTP_BLK5_W10",
        "address": 1343412512,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block5 data register10.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK5_W10",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block5 word10 data."
            }
        ]
    },
    "1343412516": {
        "name": "APB2OTP_BLK5_W11",
        "address": 1343412516,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block5 data register11.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK5_W11",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block5 word11 data."
            }
        ]
    },
    "1343412520": {
        "name": "APB2OTP_BLK6_W1",
        "address": 1343412520,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block6 data register1.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK6_W1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block6 word1 data."
            }
        ]
    },
    "1343412524": {
        "name": "APB2OTP_BLK6_W2",
        "address": 1343412524,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block6 data register2.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK6_W2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block6 word2 data."
            }
        ]
    },
    "1343412528": {
        "name": "APB2OTP_BLK6_W3",
        "address": 1343412528,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block6 data register3.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK6_W3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block6 word3 data."
            }
        ]
    },
    "1343412532": {
        "name": "APB2OTP_BLK6_W4",
        "address": 1343412532,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block6 data register4.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK6_W4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block6 word4 data."
            }
        ]
    },
    "1343412536": {
        "name": "APB2OTP_BLK6_W5",
        "address": 1343412536,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block6 data register5.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK6_W5",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block6 word5 data."
            }
        ]
    },
    "1343412540": {
        "name": "APB2OTP_BLK6_W6",
        "address": 1343412540,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block6 data register6.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK6_W6",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block6 word6 data."
            }
        ]
    },
    "1343412544": {
        "name": "APB2OTP_BLK6_W7",
        "address": 1343412544,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block6 data register7.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK6_W7",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block6 word7 data."
            }
        ]
    },
    "1343412548": {
        "name": "APB2OTP_BLK6_W8",
        "address": 1343412548,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block6 data register8.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK6_W8",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block6 word8 data."
            }
        ]
    },
    "1343412552": {
        "name": "APB2OTP_BLK6_W9",
        "address": 1343412552,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block6 data register9.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK6_W9",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block6 word9 data."
            }
        ]
    },
    "1343412556": {
        "name": "APB2OTP_BLK6_W10",
        "address": 1343412556,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block6 data register10.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK6_W10",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block6 word10 data."
            }
        ]
    },
    "1343412560": {
        "name": "APB2OTP_BLK6_W11",
        "address": 1343412560,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block6 data register11.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK6_W11",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block6 word11 data."
            }
        ]
    },
    "1343412564": {
        "name": "APB2OTP_BLK7_W1",
        "address": 1343412564,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block7 data register1.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK7_W1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block7 word1 data."
            }
        ]
    },
    "1343412568": {
        "name": "APB2OTP_BLK7_W2",
        "address": 1343412568,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block7 data register2.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK7_W2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block7 word2 data."
            }
        ]
    },
    "1343412572": {
        "name": "APB2OTP_BLK7_W3",
        "address": 1343412572,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block7 data register3.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK7_W3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block7 word3 data."
            }
        ]
    },
    "1343412576": {
        "name": "APB2OTP_BLK7_W4",
        "address": 1343412576,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block7 data register4.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK7_W4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block7 word4 data."
            }
        ]
    },
    "1343412580": {
        "name": "APB2OTP_BLK7_W5",
        "address": 1343412580,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block7 data register5.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK7_W5",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block7 word5 data."
            }
        ]
    },
    "1343412584": {
        "name": "APB2OTP_BLK7_W6",
        "address": 1343412584,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block7 data register6.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK7_W6",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block7 word6 data."
            }
        ]
    },
    "1343412588": {
        "name": "APB2OTP_BLK7_W7",
        "address": 1343412588,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block7 data register7.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK7_W7",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block7 word7 data."
            }
        ]
    },
    "1343412592": {
        "name": "APB2OTP_BLK7_W8",
        "address": 1343412592,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block7 data register8.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK7_W8",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block7 word8 data."
            }
        ]
    },
    "1343412596": {
        "name": "APB2OTP_BLK7_W9",
        "address": 1343412596,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block7 data register9.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK7_W9",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block7 word9 data."
            }
        ]
    },
    "1343412600": {
        "name": "APB2OTP_BLK7_W10",
        "address": 1343412600,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block7 data register10.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK7_W10",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block7 word10 data."
            }
        ]
    },
    "1343412604": {
        "name": "APB2OTP_BLK7_W11",
        "address": 1343412604,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block7 data register11.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK7_W11",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block7 word11 data."
            }
        ]
    },
    "1343412608": {
        "name": "APB2OTP_BLK8_W1",
        "address": 1343412608,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block8 data register1.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK8_W1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block8 word1 data."
            }
        ]
    },
    "1343412612": {
        "name": "APB2OTP_BLK8_W2",
        "address": 1343412612,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block8 data register2.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK8_W2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block8 word2 data."
            }
        ]
    },
    "1343412616": {
        "name": "APB2OTP_BLK8_W3",
        "address": 1343412616,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block8 data register3.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK8_W3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block8 word3 data."
            }
        ]
    },
    "1343412620": {
        "name": "APB2OTP_BLK8_W4",
        "address": 1343412620,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block8 data register4.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK8_W4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block8 word4 data."
            }
        ]
    },
    "1343412624": {
        "name": "APB2OTP_BLK8_W5",
        "address": 1343412624,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block8 data register5.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK8_W5",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block8 word5 data."
            }
        ]
    },
    "1343412628": {
        "name": "APB2OTP_BLK8_W6",
        "address": 1343412628,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block8 data register6.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK8_W6",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block8 word6 data."
            }
        ]
    },
    "1343412632": {
        "name": "APB2OTP_BLK8_W7",
        "address": 1343412632,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block8 data register7.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK8_W7",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block8 word7 data."
            }
        ]
    },
    "1343412636": {
        "name": "APB2OTP_BLK8_W8",
        "address": 1343412636,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block8 data register8.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK8_W8",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block8 word8 data."
            }
        ]
    },
    "1343412640": {
        "name": "APB2OTP_BLK8_W9",
        "address": 1343412640,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block8 data register9.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK8_W9",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block8 word9 data."
            }
        ]
    },
    "1343412644": {
        "name": "APB2OTP_BLK8_W10",
        "address": 1343412644,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block8 data register10.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK8_W10",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block8 word10 data."
            }
        ]
    },
    "1343412648": {
        "name": "APB2OTP_BLK8_W11",
        "address": 1343412648,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block8 data register11.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK8_W11",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block8 word11 data."
            }
        ]
    },
    "1343412652": {
        "name": "APB2OTP_BLK9_W1",
        "address": 1343412652,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block9 data register1.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK9_W1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block9 word1 data."
            }
        ]
    },
    "1343412656": {
        "name": "APB2OTP_BLK9_W2",
        "address": 1343412656,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block9 data register2.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK9_W2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block9 word2 data."
            }
        ]
    },
    "1343412660": {
        "name": "APB2OTP_BLK9_W3",
        "address": 1343412660,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block9 data register3.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK9_W3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block9 word3 data."
            }
        ]
    },
    "1343412664": {
        "name": "APB2OTP_BLK9_W4",
        "address": 1343412664,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block9 data register4.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK9_W4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block9 word4 data."
            }
        ]
    },
    "1343412668": {
        "name": "APB2OTP_BLK9_W5",
        "address": 1343412668,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block9 data register5.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK9_W5",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block9 word5 data."
            }
        ]
    },
    "1343412672": {
        "name": "APB2OTP_BLK9_W6",
        "address": 1343412672,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block9 data register6.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK9_W6",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block9 word6 data."
            }
        ]
    },
    "1343412676": {
        "name": "APB2OTP_BLK9_W7",
        "address": 1343412676,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block9 data register7.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK9_W7",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block9 word7 data."
            }
        ]
    },
    "1343412680": {
        "name": "APB2OTP_BLK9_W8",
        "address": 1343412680,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block9 data register8.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK9_W8",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block9 word8 data."
            }
        ]
    },
    "1343412684": {
        "name": "APB2OTP_BLK9_W9",
        "address": 1343412684,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block9 data register9.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK9_W9",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block9 word9 data."
            }
        ]
    },
    "1343412688": {
        "name": "APB2OTP_BLK9_W10",
        "address": 1343412688,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block9 data register10.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK9_W10",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block9 word10 data."
            }
        ]
    },
    "1343412692": {
        "name": "APB2OTP_BLK9_W11",
        "address": 1343412692,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block9 data register11.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK9_W11",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block9 word11 data."
            }
        ]
    },
    "1343412696": {
        "name": "APB2OTP_BLK10_W1",
        "address": 1343412696,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block10 data register1.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK10_W1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block10 word1 data."
            }
        ]
    },
    "1343412700": {
        "name": "APB2OTP_BLK10_W2",
        "address": 1343412700,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block10 data register2.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK10_W2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block10 word2 data."
            }
        ]
    },
    "1343412704": {
        "name": "APB2OTP_BLK10_W3",
        "address": 1343412704,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block10 data register3.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK10_W3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block10 word3 data."
            }
        ]
    },
    "1343412708": {
        "name": "APB2OTP_BLK10_W4",
        "address": 1343412708,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block10 data register4.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK10_W4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block10 word4 data."
            }
        ]
    },
    "1343412712": {
        "name": "APB2OTP_BLK10_W5",
        "address": 1343412712,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block10 data register5.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK10_W5",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block10 word5 data."
            }
        ]
    },
    "1343412716": {
        "name": "APB2OTP_BLK10_W6",
        "address": 1343412716,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block10 data register6.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK10_W6",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block10 word6 data."
            }
        ]
    },
    "1343412720": {
        "name": "APB2OTP_BLK10_W7",
        "address": 1343412720,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block10 data register7.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK10_W7",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block10 word7 data."
            }
        ]
    },
    "1343412724": {
        "name": "APB2OTP_BLK10_W8",
        "address": 1343412724,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block10 data register8.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK10_W8",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block10 word8 data."
            }
        ]
    },
    "1343412728": {
        "name": "APB2OTP_BLK10_W9",
        "address": 1343412728,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block10 data register9.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK10_W9",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block10 word9 data."
            }
        ]
    },
    "1343412732": {
        "name": "APB2OTP_BLK10_W10",
        "address": 1343412732,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block10 data register10.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK19_W10",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block10 word10 data."
            }
        ]
    },
    "1343412736": {
        "name": "APB2OTP_BLK10_W11",
        "address": 1343412736,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp block10 data register11.",
        "fields": [
            {
                "name": "APB2OTP_BLOCK10_W11",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Otp block10 word11 data."
            }
        ]
    },
    "1343412744": {
        "name": "APB2OTP_EN",
        "address": 1343412744,
        "size": 32,
        "access": "",
        "desc": "eFuse apb2otp enable configuration register.",
        "fields": [
            {
                "name": "APB2OTP_APB2OTP_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Apb2otp mode enable signal."
            }
        ]
    },
    "1343094784": {
        "name": "BT_SELECT",
        "address": 1343094784,
        "size": 32,
        "access": "",
        "desc": "GPIO bit select register",
        "fields": [
            {
                "name": "BT_SEL",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "GPIO bit select register"
            }
        ]
    },
    "1343094788": {
        "name": "OUT",
        "address": 1343094788,
        "size": 32,
        "access": "",
        "desc": "GPIO output register for GPIO0-31",
        "fields": [
            {
                "name": "DATA_ORIG",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "GPIO output register for GPIO0-31"
            }
        ]
    },
    "1343094792": {
        "name": "OUT_W1TS",
        "address": 1343094792,
        "size": 32,
        "access": "",
        "desc": "GPIO output set register for GPIO0-31",
        "fields": [
            {
                "name": "OUT_W1TS",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "GPIO output set register for GPIO0-31"
            }
        ]
    },
    "1343094796": {
        "name": "OUT_W1TC",
        "address": 1343094796,
        "size": 32,
        "access": "",
        "desc": "GPIO output clear register for GPIO0-31",
        "fields": [
            {
                "name": "OUT_W1TC",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "GPIO output clear register for GPIO0-31"
            }
        ]
    },
    "1343094800": {
        "name": "OUT1",
        "address": 1343094800,
        "size": 32,
        "access": "",
        "desc": "GPIO output register for GPIO32-56",
        "fields": [
            {
                "name": "DATA_ORIG",
                "bitOffset": 0,
                "bitWidth": 25,
                "desc": "GPIO output register for GPIO32-56"
            }
        ]
    },
    "1343094804": {
        "name": "OUT1_W1TS",
        "address": 1343094804,
        "size": 32,
        "access": "",
        "desc": "GPIO output set register for GPIO32-56",
        "fields": [
            {
                "name": "OUT1_W1TS",
                "bitOffset": 0,
                "bitWidth": 25,
                "desc": "GPIO output set register for GPIO32-56"
            }
        ]
    },
    "1343094808": {
        "name": "OUT1_W1TC",
        "address": 1343094808,
        "size": 32,
        "access": "",
        "desc": "GPIO output clear register for GPIO32-56",
        "fields": [
            {
                "name": "OUT1_W1TC",
                "bitOffset": 0,
                "bitWidth": 25,
                "desc": "GPIO output clear register for GPIO32-56"
            }
        ]
    },
    "1343094816": {
        "name": "ENABLE",
        "address": 1343094816,
        "size": 32,
        "access": "",
        "desc": "GPIO output enable register for GPIO0-31",
        "fields": [
            {
                "name": "DATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "GPIO output enable register for GPIO0-31"
            }
        ]
    },
    "1343094820": {
        "name": "ENABLE_W1TS",
        "address": 1343094820,
        "size": 32,
        "access": "",
        "desc": "GPIO output enable set register for GPIO0-31",
        "fields": [
            {
                "name": "ENABLE_W1TS",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "GPIO output enable set register for GPIO0-31"
            }
        ]
    },
    "1343094824": {
        "name": "ENABLE_W1TC",
        "address": 1343094824,
        "size": 32,
        "access": "",
        "desc": "GPIO output enable clear register for GPIO0-31",
        "fields": [
            {
                "name": "ENABLE_W1TC",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "GPIO output enable clear register for GPIO0-31"
            }
        ]
    },
    "1343094828": {
        "name": "ENABLE1",
        "address": 1343094828,
        "size": 32,
        "access": "",
        "desc": "GPIO output enable register for GPIO32-56",
        "fields": [
            {
                "name": "DATA",
                "bitOffset": 0,
                "bitWidth": 25,
                "desc": "GPIO output enable register for GPIO32-56"
            }
        ]
    },
    "1343094832": {
        "name": "ENABLE1_W1TS",
        "address": 1343094832,
        "size": 32,
        "access": "",
        "desc": "GPIO output enable set register for GPIO32-56",
        "fields": [
            {
                "name": "ENABLE1_W1TS",
                "bitOffset": 0,
                "bitWidth": 25,
                "desc": "GPIO output enable set register for GPIO32-56"
            }
        ]
    },
    "1343094836": {
        "name": "ENABLE1_W1TC",
        "address": 1343094836,
        "size": 32,
        "access": "",
        "desc": "GPIO output enable clear register for GPIO32-56",
        "fields": [
            {
                "name": "ENABLE1_W1TC",
                "bitOffset": 0,
                "bitWidth": 25,
                "desc": "GPIO output enable clear register for GPIO32-56"
            }
        ]
    },
    "1343094840": {
        "name": "STRAP",
        "address": 1343094840,
        "size": 32,
        "access": "",
        "desc": "pad strapping register",
        "fields": [
            {
                "name": "STRAPPING",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "pad strapping register"
            }
        ]
    },
    "1343094844": {
        "name": "IN",
        "address": 1343094844,
        "size": 32,
        "access": "",
        "desc": "GPIO input register for GPIO0-31",
        "fields": [
            {
                "name": "DATA_NEXT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "GPIO input register for GPIO0-31"
            }
        ]
    },
    "1343094848": {
        "name": "IN1",
        "address": 1343094848,
        "size": 32,
        "access": "",
        "desc": "GPIO input register for GPIO32-56",
        "fields": [
            {
                "name": "DATA_NEXT",
                "bitOffset": 0,
                "bitWidth": 25,
                "desc": "GPIO input register for GPIO32-56"
            }
        ]
    },
    "1343094852": {
        "name": "STATUS",
        "address": 1343094852,
        "size": 32,
        "access": "",
        "desc": "GPIO interrupt status register for GPIO0-31",
        "fields": [
            {
                "name": "INTERRUPT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "GPIO interrupt status register for GPIO0-31"
            }
        ]
    },
    "1343094856": {
        "name": "STATUS_W1TS",
        "address": 1343094856,
        "size": 32,
        "access": "",
        "desc": "GPIO interrupt status set register for GPIO0-31",
        "fields": [
            {
                "name": "STATUS_W1TS",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "GPIO interrupt status set register for GPIO0-31"
            }
        ]
    },
    "1343094860": {
        "name": "STATUS_W1TC",
        "address": 1343094860,
        "size": 32,
        "access": "",
        "desc": "GPIO interrupt status clear register for GPIO0-31",
        "fields": [
            {
                "name": "STATUS_W1TC",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "GPIO interrupt status clear register for GPIO0-31"
            }
        ]
    },
    "1343094864": {
        "name": "STATUS1",
        "address": 1343094864,
        "size": 32,
        "access": "",
        "desc": "GPIO interrupt status register for GPIO32-56",
        "fields": [
            {
                "name": "INTERRUPT",
                "bitOffset": 0,
                "bitWidth": 25,
                "desc": "GPIO interrupt status register for GPIO32-56"
            }
        ]
    },
    "1343094868": {
        "name": "STATUS1_W1TS",
        "address": 1343094868,
        "size": 32,
        "access": "",
        "desc": "GPIO interrupt status set register for GPIO32-56",
        "fields": [
            {
                "name": "STATUS1_W1TS",
                "bitOffset": 0,
                "bitWidth": 25,
                "desc": "GPIO interrupt status set register for GPIO32-56"
            }
        ]
    },
    "1343094872": {
        "name": "STATUS1_W1TC",
        "address": 1343094872,
        "size": 32,
        "access": "",
        "desc": "GPIO interrupt status clear register for GPIO32-56",
        "fields": [
            {
                "name": "STATUS1_W1TC",
                "bitOffset": 0,
                "bitWidth": 25,
                "desc": "GPIO interrupt status clear register for GPIO32-56"
            }
        ]
    },
    "1343094876": {
        "name": "INTR_0",
        "address": 1343094876,
        "size": 32,
        "access": "",
        "desc": "GPIO interrupt 0 status register for GPIO0-31",
        "fields": [
            {
                "name": "INT_0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "GPIO interrupt 0 status register for GPIO0-31"
            }
        ]
    },
    "1343094880": {
        "name": "INTR1_0",
        "address": 1343094880,
        "size": 32,
        "access": "",
        "desc": "GPIO interrupt 0 status register for GPIO32-56",
        "fields": [
            {
                "name": "INT1_0",
                "bitOffset": 0,
                "bitWidth": 25,
                "desc": "GPIO interrupt 0 status register for GPIO32-56"
            }
        ]
    },
    "1343094884": {
        "name": "INTR_1",
        "address": 1343094884,
        "size": 32,
        "access": "",
        "desc": "GPIO interrupt 1 status register for GPIO0-31",
        "fields": [
            {
                "name": "INT_1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "GPIO interrupt 1 status register for GPIO0-31"
            }
        ]
    },
    "1343094888": {
        "name": "INTR1_1",
        "address": 1343094888,
        "size": 32,
        "access": "",
        "desc": "GPIO interrupt 1 status register for GPIO32-56",
        "fields": [
            {
                "name": "INT1_1",
                "bitOffset": 0,
                "bitWidth": 25,
                "desc": "GPIO interrupt 1 status register for GPIO32-56"
            }
        ]
    },
    "1343094892": {
        "name": "STATUS_NEXT",
        "address": 1343094892,
        "size": 32,
        "access": "",
        "desc": "GPIO interrupt source register for GPIO0-31",
        "fields": [
            {
                "name": "STATUS_INTERRUPT_NEXT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "GPIO interrupt source register for GPIO0-31"
            }
        ]
    },
    "1343094896": {
        "name": "STATUS_NEXT1",
        "address": 1343094896,
        "size": 32,
        "access": "",
        "desc": "GPIO interrupt source register for GPIO32-56",
        "fields": [
            {
                "name": "STATUS_INTERRUPT_NEXT1",
                "bitOffset": 0,
                "bitWidth": 25,
                "desc": "GPIO interrupt source register for GPIO32-56"
            }
        ]
    },
    "1343094900": {
        "name": "PIN%s",
        "address": 1343094900,
        "size": 32,
        "access": "",
        "desc": "GPIO pin configuration register",
        "fields": [
            {
                "name": "SYNC2_BYPASS",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at posedge."
            },
            {
                "name": "PAD_DRIVER",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "set this bit to select pad driver. 1:open-drain. 0:normal."
            },
            {
                "name": "SYNC1_BYPASS",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at posedge."
            },
            {
                "name": "INT_TYPE",
                "bitOffset": 7,
                "bitWidth": 3,
                "desc": "set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid at high level"
            },
            {
                "name": "WAKEUP_ENABLE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)"
            },
            {
                "name": "CONFIG",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "reserved"
            },
            {
                "name": "INT_ENA",
                "bitOffset": 13,
                "bitWidth": 5,
                "desc": "set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded) interrupt."
            }
        ]
    },
    "1343096152": {
        "name": "FUNC%s_OUT_SEL_CFG",
        "address": 1343096152,
        "size": 32,
        "access": "",
        "desc": "GPIO output function select register",
        "fields": [
            {
                "name": "OUT_SEL",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-255: output of GPIO[n] equals input of peripheral[s]. s=256: output of GPIO[n] equals GPIO_OUT_REG[n]."
            },
            {
                "name": "INV_SEL",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "set this bit to invert output signal.1:invert.0:not invert."
            },
            {
                "name": "OEN_SEL",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output enable signal.0:use peripheral output enable signal."
            },
            {
                "name": "OEN_INV_SEL",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "set this bit to invert output enable signal.1:invert.0:not invert."
            }
        ]
    },
    "1343096380": {
        "name": "INTR_2",
        "address": 1343096380,
        "size": 32,
        "access": "",
        "desc": "GPIO interrupt 2 status register for GPIO0-31",
        "fields": [
            {
                "name": "INT_2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "GPIO interrupt 2 status register for GPIO0-31"
            }
        ]
    },
    "1343096384": {
        "name": "INTR1_2",
        "address": 1343096384,
        "size": 32,
        "access": "",
        "desc": "GPIO interrupt 2 status register for GPIO32-56",
        "fields": [
            {
                "name": "INT1_2",
                "bitOffset": 0,
                "bitWidth": 25,
                "desc": "GPIO interrupt 2 status register for GPIO32-56"
            }
        ]
    },
    "1343096388": {
        "name": "INTR_3",
        "address": 1343096388,
        "size": 32,
        "access": "",
        "desc": "GPIO interrupt 3 status register for GPIO0-31",
        "fields": [
            {
                "name": "INT_3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "GPIO interrupt 3 status register for GPIO0-31"
            }
        ]
    },
    "1343096392": {
        "name": "INTR1_3",
        "address": 1343096392,
        "size": 32,
        "access": "",
        "desc": "GPIO interrupt 3 status register for GPIO32-56",
        "fields": [
            {
                "name": "INT1_3",
                "bitOffset": 0,
                "bitWidth": 25,
                "desc": "GPIO interrupt 3 status register for GPIO32-56"
            }
        ]
    },
    "1343096396": {
        "name": "CLOCK_GATE",
        "address": 1343096396,
        "size": 32,
        "access": "",
        "desc": "GPIO clock gate register",
        "fields": [
            {
                "name": "CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "set this bit to enable GPIO clock gate"
            }
        ]
    },
    "1343096576": {
        "name": "INT_RAW",
        "address": 1343096576,
        "size": 32,
        "access": "",
        "desc": "analog comparator interrupt raw",
        "fields": [
            {
                "name": "COMP0_NEG_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "analog comparator pos edge interrupt raw"
            },
            {
                "name": "COMP0_POS_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "analog comparator neg edge interrupt raw"
            },
            {
                "name": "COMP0_ALL_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "analog comparator neg or pos edge interrupt raw"
            },
            {
                "name": "COMP1_NEG_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "analog comparator pos edge interrupt raw"
            },
            {
                "name": "COMP1_POS_INT_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "analog comparator neg edge interrupt raw"
            },
            {
                "name": "COMP1_ALL_INT_RAW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "analog comparator neg or pos edge interrupt raw"
            },
            {
                "name": "BISTOK_INT_RAW",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "pad bistok interrupt raw"
            },
            {
                "name": "BISTFAIL_INT_RAW",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "pad bistfail interrupt raw"
            }
        ]
    },
    "1343096580": {
        "name": "INT_ST",
        "address": 1343096580,
        "size": 32,
        "access": "",
        "desc": "analog comparator interrupt status",
        "fields": [
            {
                "name": "COMP0_NEG_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "analog comparator pos edge interrupt status"
            },
            {
                "name": "COMP0_POS_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "analog comparator neg edge interrupt status"
            },
            {
                "name": "COMP0_ALL_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "analog comparator neg or pos edge interrupt status"
            },
            {
                "name": "COMP1_NEG_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "analog comparator pos edge interrupt status"
            },
            {
                "name": "COMP1_POS_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "analog comparator neg edge interrupt status"
            },
            {
                "name": "COMP1_ALL_INT_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "analog comparator neg or pos edge interrupt status"
            },
            {
                "name": "BISTOK_INT_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "pad bistok interrupt status"
            },
            {
                "name": "BISTFAIL_INT_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "pad bistfail interrupt status"
            }
        ]
    },
    "1343096584": {
        "name": "INT_ENA",
        "address": 1343096584,
        "size": 32,
        "access": "",
        "desc": "analog comparator interrupt enable",
        "fields": [
            {
                "name": "COMP0_NEG_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "analog comparator pos edge interrupt enable"
            },
            {
                "name": "COMP0_POS_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "analog comparator neg edge interrupt enable"
            },
            {
                "name": "COMP0_ALL_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "analog comparator neg or pos edge interrupt enable"
            },
            {
                "name": "COMP1_NEG_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "analog comparator pos edge interrupt enable"
            },
            {
                "name": "COMP1_POS_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "analog comparator neg edge interrupt enable"
            },
            {
                "name": "COMP1_ALL_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "analog comparator neg or pos edge interrupt enable"
            },
            {
                "name": "BISTOK_INT_ENA",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "pad bistok interrupt enable"
            },
            {
                "name": "BISTFAIL_INT_ENA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "pad bistfail interrupt enable"
            }
        ]
    },
    "1343096588": {
        "name": "INT_CLR",
        "address": 1343096588,
        "size": 32,
        "access": "",
        "desc": "analog comparator interrupt clear",
        "fields": [
            {
                "name": "COMP0_NEG_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "analog comparator pos edge interrupt clear"
            },
            {
                "name": "COMP0_POS_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "analog comparator neg edge interrupt clear"
            },
            {
                "name": "COMP0_ALL_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "analog comparator neg or pos edge interrupt clear"
            },
            {
                "name": "COMP1_NEG_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "analog comparator pos edge interrupt clear"
            },
            {
                "name": "COMP1_POS_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "analog comparator neg edge interrupt clear"
            },
            {
                "name": "COMP1_ALL_INT_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "analog comparator neg or pos edge interrupt clear"
            },
            {
                "name": "BISTOK_INT_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "pad bistok interrupt enable"
            },
            {
                "name": "BISTFAIL_INT_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "pad bistfail interrupt enable"
            }
        ]
    },
    "1343096592": {
        "name": "ZERO_DET0_FILTER_CNT",
        "address": 1343096592,
        "size": 32,
        "access": "",
        "desc": "GPIO analog comparator zero detect filter count",
        "fields": [
            {
                "name": "ZERO_DET0_FILTER_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "GPIO analog comparator zero detect filter count"
            }
        ]
    },
    "1343096596": {
        "name": "ZERO_DET1_FILTER_CNT",
        "address": 1343096596,
        "size": 32,
        "access": "",
        "desc": "GPIO analog comparator zero detect filter count",
        "fields": [
            {
                "name": "ZERO_DET1_FILTER_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "GPIO analog comparator zero detect filter count"
            }
        ]
    },
    "1343096600": {
        "name": "SEND_SEQ",
        "address": 1343096600,
        "size": 32,
        "access": "",
        "desc": "High speed sdio pad bist send sequence",
        "fields": [
            {
                "name": "SEND_SEQ",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "High speed sdio pad bist send sequence"
            }
        ]
    },
    "1343096604": {
        "name": "RECIVE_SEQ",
        "address": 1343096604,
        "size": 32,
        "access": "",
        "desc": "High speed sdio pad bist recive sequence",
        "fields": [
            {
                "name": "RECIVE_SEQ",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "High speed sdio pad bist recive sequence"
            }
        ]
    },
    "1343096608": {
        "name": "BISTIN_SEL",
        "address": 1343096608,
        "size": 32,
        "access": "",
        "desc": "High speed sdio pad bist in pad sel",
        "fields": [
            {
                "name": "BISTIN_SEL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "High speed sdio pad bist in pad sel 0:pad39, 1: pad40..."
            }
        ]
    },
    "1343096612": {
        "name": "BIST_CTRL",
        "address": 1343096612,
        "size": 32,
        "access": "",
        "desc": "High speed sdio pad bist control",
        "fields": [
            {
                "name": "BIST_PAD_OE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "High speed sdio pad bist out pad oe"
            },
            {
                "name": "BIST_START",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "High speed sdio pad bist start"
            }
        ]
    },
    "1343096828": {
        "name": "DATE",
        "address": 1343096828,
        "size": 32,
        "access": "",
        "desc": "GPIO version register",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "version register"
            }
        ]
    },
    "1343095132": {
        "name": "FUNC%s_IN_SEL_CFG",
        "address": 1343095132,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO input function configuration register",
        "fields": [
            {
                "name": "IN_SEL",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "set this value: s=0-56: connect GPIO[s] to this port. s=0x3F: set this port always high level. s=0x3E: set this port always low level."
            },
            {
                "name": "IN_INV_SEL",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "set this bit to invert input signal. 1:invert. 0:not invert."
            },
            {
                "name": "SEL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO."
            }
        ]
    },
    "1343098624": {
        "name": "SIGMADELTA%s",
        "address": 1343098624,
        "size": 32,
        "access": "",
        "desc": "Duty Cycle Configure Register of SDM%s",
        "fields": [
            {
                "name": "SD_IN",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "This field is used to configure the duty cycle of sigma delta modulation output."
            },
            {
                "name": "SD_PRESCALE",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "This field is used to set a divider value to divide APB clock."
            }
        ]
    },
    "1343098656": {
        "name": "CLOCK_GATE",
        "address": 1343098656,
        "size": 32,
        "access": "",
        "desc": "Clock Gating Configure Register",
        "fields": [
            {
                "name": "CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clock enable bit of configuration registers for sigma delta modulation."
            }
        ]
    },
    "1343098660": {
        "name": "SIGMADELTA_MISC",
        "address": 1343098660,
        "size": 32,
        "access": "",
        "desc": "MISC Register",
        "fields": [
            {
                "name": "FUNCTION_CLK_EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Clock enable bit of sigma delta modulation."
            },
            {
                "name": "SPI_SWAP",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Reserved."
            }
        ]
    },
    "1343098672": {
        "name": "GLITCH_FILTER_CH%s",
        "address": 1343098672,
        "size": 32,
        "access": "",
        "desc": "Glitch Filter Configure Register of Channel%s",
        "fields": [
            {
                "name": "FILTER_CH0_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Glitch Filter channel enable bit."
            },
            {
                "name": "FILTER_CH0_INPUT_IO_NUM",
                "bitOffset": 1,
                "bitWidth": 6,
                "desc": "Glitch Filter input io number."
            },
            {
                "name": "FILTER_CH0_WINDOW_THRES",
                "bitOffset": 7,
                "bitWidth": 6,
                "desc": "Glitch Filter window threshold."
            },
            {
                "name": "FILTER_CH0_WINDOW_WIDTH",
                "bitOffset": 13,
                "bitWidth": 6,
                "desc": "Glitch Filter window width."
            }
        ]
    },
    "1343098720": {
        "name": "ETM_EVENT_CH%s_CFG",
        "address": 1343098720,
        "size": 32,
        "access": "",
        "desc": "Etm Config register of Channel%s",
        "fields": [
            {
                "name": "ETM_CH0_EVENT_SEL",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Etm event channel select gpio."
            },
            {
                "name": "ETM_CH0_EVENT_EN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Etm event send enable bit."
            }
        ]
    },
    "1343098784": {
        "name": "ETM_TASK_P0_CFG",
        "address": 1343098784,
        "size": 32,
        "access": "",
        "desc": "Etm Configure Register to decide which GPIO been chosen",
        "fields": [
            {
                "name": "ETM_TASK_GPIO0_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO0_SEL",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            },
            {
                "name": "ETM_TASK_GPIO1_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO1_SEL",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            },
            {
                "name": "ETM_TASK_GPIO2_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO2_SEL",
                "bitOffset": 17,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            },
            {
                "name": "ETM_TASK_GPIO3_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO3_SEL",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            }
        ]
    },
    "1343098788": {
        "name": "ETM_TASK_P1_CFG",
        "address": 1343098788,
        "size": 32,
        "access": "",
        "desc": "Etm Configure Register to decide which GPIO been chosen",
        "fields": [
            {
                "name": "ETM_TASK_GPIO4_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO4_SEL",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            },
            {
                "name": "ETM_TASK_GPIO5_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO5_SEL",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            },
            {
                "name": "ETM_TASK_GPIO6_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO6_SEL",
                "bitOffset": 17,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            },
            {
                "name": "ETM_TASK_GPIO7_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO7_SEL",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            }
        ]
    },
    "1343098792": {
        "name": "ETM_TASK_P2_CFG",
        "address": 1343098792,
        "size": 32,
        "access": "",
        "desc": "Etm Configure Register to decide which GPIO been chosen",
        "fields": [
            {
                "name": "ETM_TASK_GPIO8_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO8_SEL",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            },
            {
                "name": "ETM_TASK_GPIO9_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO9_SEL",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            },
            {
                "name": "ETM_TASK_GPIO10_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO10_SEL",
                "bitOffset": 17,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            },
            {
                "name": "ETM_TASK_GPIO11_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO11_SEL",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            }
        ]
    },
    "1343098796": {
        "name": "ETM_TASK_P3_CFG",
        "address": 1343098796,
        "size": 32,
        "access": "",
        "desc": "Etm Configure Register to decide which GPIO been chosen",
        "fields": [
            {
                "name": "ETM_TASK_GPIO12_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO12_SEL",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            },
            {
                "name": "ETM_TASK_GPIO13_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO13_SEL",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            },
            {
                "name": "ETM_TASK_GPIO14_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO14_SEL",
                "bitOffset": 17,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            },
            {
                "name": "ETM_TASK_GPIO15_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO15_SEL",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            }
        ]
    },
    "1343098800": {
        "name": "ETM_TASK_P4_CFG",
        "address": 1343098800,
        "size": 32,
        "access": "",
        "desc": "Etm Configure Register to decide which GPIO been chosen",
        "fields": [
            {
                "name": "ETM_TASK_GPIO16_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO16_SEL",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            },
            {
                "name": "ETM_TASK_GPIO17_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO17_SEL",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            },
            {
                "name": "ETM_TASK_GPIO18_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO18_SEL",
                "bitOffset": 17,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            },
            {
                "name": "ETM_TASK_GPIO19_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO19_SEL",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            }
        ]
    },
    "1343098804": {
        "name": "ETM_TASK_P5_CFG",
        "address": 1343098804,
        "size": 32,
        "access": "",
        "desc": "Etm Configure Register to decide which GPIO been chosen",
        "fields": [
            {
                "name": "ETM_TASK_GPIO20_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO20_SEL",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            },
            {
                "name": "ETM_TASK_GPIO21_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO21_SEL",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            },
            {
                "name": "ETM_TASK_GPIO22_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO22_SEL",
                "bitOffset": 17,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            },
            {
                "name": "ETM_TASK_GPIO23_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO23_SEL",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            }
        ]
    },
    "1343098808": {
        "name": "ETM_TASK_P6_CFG",
        "address": 1343098808,
        "size": 32,
        "access": "",
        "desc": "Etm Configure Register to decide which GPIO been chosen",
        "fields": [
            {
                "name": "ETM_TASK_GPIO24_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO24_SEL",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            },
            {
                "name": "ETM_TASK_GPIO25_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO25_SEL",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            },
            {
                "name": "ETM_TASK_GPIO26_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO26_SEL",
                "bitOffset": 17,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            },
            {
                "name": "ETM_TASK_GPIO27_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO27_SEL",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            }
        ]
    },
    "1343098812": {
        "name": "ETM_TASK_P7_CFG",
        "address": 1343098812,
        "size": 32,
        "access": "",
        "desc": "Etm Configure Register to decide which GPIO been chosen",
        "fields": [
            {
                "name": "ETM_TASK_GPIO28_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO28_SEL",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            },
            {
                "name": "ETM_TASK_GPIO29_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO29_SEL",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            },
            {
                "name": "ETM_TASK_GPIO30_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO30_SEL",
                "bitOffset": 17,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            },
            {
                "name": "ETM_TASK_GPIO31_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO31_SEL",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            }
        ]
    },
    "1343098816": {
        "name": "ETM_TASK_P8_CFG",
        "address": 1343098816,
        "size": 32,
        "access": "",
        "desc": "Etm Configure Register to decide which GPIO been chosen",
        "fields": [
            {
                "name": "ETM_TASK_GPIO32_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO32_SEL",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            },
            {
                "name": "ETM_TASK_GPIO33_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO33_SEL",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            },
            {
                "name": "ETM_TASK_GPIO34_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO34_SEL",
                "bitOffset": 17,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            },
            {
                "name": "ETM_TASK_GPIO35_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO35_SEL",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            }
        ]
    },
    "1343098820": {
        "name": "ETM_TASK_P9_CFG",
        "address": 1343098820,
        "size": 32,
        "access": "",
        "desc": "Etm Configure Register to decide which GPIO been chosen",
        "fields": [
            {
                "name": "ETM_TASK_GPIO36_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO36_SEL",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            },
            {
                "name": "ETM_TASK_GPIO37_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO37_SEL",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            },
            {
                "name": "ETM_TASK_GPIO38_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO38_SEL",
                "bitOffset": 17,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            },
            {
                "name": "ETM_TASK_GPIO39_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO39_SEL",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            }
        ]
    },
    "1343098824": {
        "name": "ETM_TASK_P10_CFG",
        "address": 1343098824,
        "size": 32,
        "access": "",
        "desc": "Etm Configure Register to decide which GPIO been chosen",
        "fields": [
            {
                "name": "ETM_TASK_GPIO40_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO40_SEL",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            },
            {
                "name": "ETM_TASK_GPIO41_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO41_SEL",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            },
            {
                "name": "ETM_TASK_GPIO42_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO42_SEL",
                "bitOffset": 17,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            },
            {
                "name": "ETM_TASK_GPIO43_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO43_SEL",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            }
        ]
    },
    "1343098828": {
        "name": "ETM_TASK_P11_CFG",
        "address": 1343098828,
        "size": 32,
        "access": "",
        "desc": "Etm Configure Register to decide which GPIO been chosen",
        "fields": [
            {
                "name": "ETM_TASK_GPIO44_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO44_SEL",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            },
            {
                "name": "ETM_TASK_GPIO45_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO45_SEL",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            },
            {
                "name": "ETM_TASK_GPIO46_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO46_SEL",
                "bitOffset": 17,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            },
            {
                "name": "ETM_TASK_GPIO47_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO47_SEL",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            }
        ]
    },
    "1343098832": {
        "name": "ETM_TASK_P12_CFG",
        "address": 1343098832,
        "size": 32,
        "access": "",
        "desc": "Etm Configure Register to decide which GPIO been chosen",
        "fields": [
            {
                "name": "ETM_TASK_GPIO48_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO48_SEL",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            },
            {
                "name": "ETM_TASK_GPIO49_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO49_SEL",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            },
            {
                "name": "ETM_TASK_GPIO50_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO50_SEL",
                "bitOffset": 17,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            },
            {
                "name": "ETM_TASK_GPIO51_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO51_SEL",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            }
        ]
    },
    "1343098836": {
        "name": "ETM_TASK_P13_CFG",
        "address": 1343098836,
        "size": 32,
        "access": "",
        "desc": "Etm Configure Register to decide which GPIO been chosen",
        "fields": [
            {
                "name": "ETM_TASK_GPIO52_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO52_SEL",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            },
            {
                "name": "ETM_TASK_GPIO53_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO53_SEL",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            },
            {
                "name": "ETM_TASK_GPIO54_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Enable bit of GPIO response etm task."
            },
            {
                "name": "ETM_TASK_GPIO54_SEL",
                "bitOffset": 17,
                "bitWidth": 3,
                "desc": "GPIO choose a etm task channel."
            }
        ]
    },
    "1343098876": {
        "name": "VERSION",
        "address": 1343098876,
        "size": 32,
        "access": "",
        "desc": "Version Control Register",
        "fields": [
            {
                "name": "GPIO_SD_DATE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "Version control register."
            }
        ]
    },
    "1342717952": {
        "name": "SYS_CTRL",
        "address": 1342717952,
        "size": 32,
        "access": "",
        "desc": "H264 system level control register.",
        "fields": [
            {
                "name": "FRAME_START",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configures whether or not to start encoding one frame.\\\\0: Invalid. No effect\\\\1: Start encoding one frame"
            },
            {
                "name": "DMA_MOVE_START",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Configures whether or not to start moving reference data from external mem.\\\\0: Invalid. No effect\\\\1: H264 start moving two MB lines of reference frame from external mem to internal mem"
            },
            {
                "name": "FRAME_MODE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Configures H264 running mode. When field H264_DUAL_STREAM_MODE is set to 1, this field must be set to 1 too.\\\\0: GOP mode. Before every GOP first frame start, need reconfig reference frame DMA\\\\1: Frame mode. Before every frame start, need reconfig reference frame DMA"
            },
            {
                "name": "SYS_RST_PULSE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Configures whether or not to reset H264 ip.\\\\0: Invalid. No effect\\\\1: Reset H264 ip"
            }
        ]
    },
    "1342717956": {
        "name": "GOP_CONF",
        "address": 1342717956,
        "size": 32,
        "access": "",
        "desc": "GOP related configuration register.",
        "fields": [
            {
                "name": "DUAL_STREAM_MODE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable dual stream mode. When this field is set to 1,  H264_FRAME_MODE field must be set to 1 too.\\\\0: Normal mode\\\\1: Dual stream mode"
            },
            {
                "name": "GOP_NUM",
                "bitOffset": 1,
                "bitWidth": 8,
                "desc": "Configures the frame number of one GOP.\\\\0: The frame number of one GOP is infinite\\\\Others: Actual frame number of one GOP"
            }
        ]
    },
    "1342717960": {
        "name": "A_SYS_MB_RES",
        "address": 1342717960,
        "size": 32,
        "access": "",
        "desc": "Video A horizontal and vertical MB resolution register.",
        "fields": [
            {
                "name": "A_SYS_TOTAL_MB_Y",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Configures video A vertical MB resolution."
            },
            {
                "name": "A_SYS_TOTAL_MB_X",
                "bitOffset": 7,
                "bitWidth": 7,
                "desc": "Configures video A horizontal MB resolution."
            }
        ]
    },
    "1342717964": {
        "name": "A_SYS_CONF",
        "address": 1342717964,
        "size": 32,
        "access": "",
        "desc": "Video A system level configuration register.",
        "fields": [
            {
                "name": "A_DB_TMP_READY_TRIGGER_MB_NUM",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Configures when to trigger  video A H264_DB_TMP_READY_INT. When the (MB number of written db temp+1) is greater than this filed in first MB line, trigger H264_DB_TMP_READY_INT. Min is 3."
            },
            {
                "name": "A_REC_READY_TRIGGER_MB_LINES",
                "bitOffset": 7,
                "bitWidth": 7,
                "desc": "Configures when to trigger  video A H264_REC_READY_INT. When the MB line number of generated reconstruct pixel is greater than this filed, trigger H264_REC_READY_INT. Min is 4."
            },
            {
                "name": "A_INTRA_COST_CMP_OFFSET",
                "bitOffset": 14,
                "bitWidth": 16,
                "desc": "Configures video A intra cost offset when I MB compared with P MB."
            }
        ]
    },
    "1342717968": {
        "name": "A_DECI_SCORE",
        "address": 1342717968,
        "size": 32,
        "access": "",
        "desc": "Video A luma and chroma MB decimate score Register.",
        "fields": [
            {
                "name": "A_C_DECI_SCORE",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "Configures video A chroma MB decimate score. When chroma score is smaller than it, chroma decimate will be enable."
            },
            {
                "name": "A_L_DECI_SCORE",
                "bitOffset": 10,
                "bitWidth": 10,
                "desc": "Configures video A luma MB decimate score. When luma score is smaller than it, luma decimate will be enable."
            }
        ]
    },
    "1342717972": {
        "name": "A_DECI_SCORE_OFFSET",
        "address": 1342717972,
        "size": 32,
        "access": "",
        "desc": "Video A luma and chroma MB decimate score offset Register.",
        "fields": [
            {
                "name": "A_I16X16_DECI_SCORE_OFFSET",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Configures video A i16x16 MB decimate score offset. This offset will be added to i16x16 MB score."
            },
            {
                "name": "A_I_CHROMA_DECI_SCORE_OFFSET",
                "bitOffset": 6,
                "bitWidth": 6,
                "desc": "Configures video A I chroma MB decimate score offset. This offset will be added to I chroma MB score."
            },
            {
                "name": "A_P16X16_DECI_SCORE_OFFSET",
                "bitOffset": 12,
                "bitWidth": 6,
                "desc": "Configures video A p16x16 MB decimate score offset. This offset will be added to p16x16 MB score."
            },
            {
                "name": "A_P_CHROMA_DECI_SCORE_OFFSET",
                "bitOffset": 18,
                "bitWidth": 6,
                "desc": "Configures video A p chroma MB decimate score offset. This offset will be added to p chroma MB score."
            }
        ]
    },
    "1342717976": {
        "name": "A_RC_CONF0",
        "address": 1342717976,
        "size": 32,
        "access": "",
        "desc": "Video A rate control configuration register0.",
        "fields": [
            {
                "name": "A_QP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Configures video A frame level initial luma QP value."
            },
            {
                "name": "A_RATE_CTRL_U",
                "bitOffset": 6,
                "bitWidth": 16,
                "desc": "Configures video A parameter U value. U = int((float) u << 8)."
            },
            {
                "name": "A_MB_RATE_CTRL_EN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Configures video A whether or not to open macro block rate ctrl.\\\\1:Open the macro block rate ctrl\\\\1:Close the macro block rate ctrl."
            }
        ]
    },
    "1342717980": {
        "name": "A_RC_CONF1",
        "address": 1342717980,
        "size": 32,
        "access": "",
        "desc": "Video A rate control configuration register1.",
        "fields": [
            {
                "name": "A_CHROMA_DC_QP_DELTA",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Configures video A chroma DC QP offset based on Chroma QP. Chroma DC QP = Chroma QP(after map) + reg_chroma_dc_qp_delta."
            },
            {
                "name": "A_CHROMA_QP_DELTA",
                "bitOffset": 3,
                "bitWidth": 4,
                "desc": "Configures video A chroma QP offset based on luma QP. Chroma QP(before map) = Luma QP + reg_chroma_qp_delta."
            },
            {
                "name": "A_QP_MIN",
                "bitOffset": 7,
                "bitWidth": 6,
                "desc": "Configures video A allowed luma QP min value."
            },
            {
                "name": "A_QP_MAX",
                "bitOffset": 13,
                "bitWidth": 6,
                "desc": "Configures video A allowed luma QP max value."
            },
            {
                "name": "A_MAD_FRAME_PRED",
                "bitOffset": 19,
                "bitWidth": 12,
                "desc": "Configures vdieo A frame level predicted MB MAD value."
            }
        ]
    },
    "1342717984": {
        "name": "A_DB_BYPASS",
        "address": 1342717984,
        "size": 32,
        "access": "",
        "desc": "Video A Deblocking bypass register",
        "fields": [
            {
                "name": "A_BYPASS_DB_FILTER",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configures whether or not to bypass video A deblcoking filter. \\\\0: Open the deblock filter\\\\1: Close the deblock filter"
            }
        ]
    },
    "1342717988": {
        "name": "A_ROI_REGION0",
        "address": 1342717988,
        "size": 32,
        "access": "",
        "desc": "Video A H264 ROI region0 range configure register.",
        "fields": [
            {
                "name": "X",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Configures the horizontal start macroblocks of region 0 in Video A."
            },
            {
                "name": "Y",
                "bitOffset": 7,
                "bitWidth": 7,
                "desc": "Configures the  vertical start macroblocks of region 0 in Video A."
            },
            {
                "name": "X_LEN",
                "bitOffset": 14,
                "bitWidth": 7,
                "desc": "Configures the number of  macroblocks in horizontal direction of  the region 0 in Video A."
            },
            {
                "name": "Y_LEN",
                "bitOffset": 21,
                "bitWidth": 7,
                "desc": "Configures the number of  macroblocks in vertical direction of  the region 0 in Video A."
            },
            {
                "name": "EN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Configures whether or not to open Video A ROI of region 0 .\\\\0:Close ROI\\\\1:Open ROI."
            }
        ]
    },
    "1342717992": {
        "name": "A_ROI_REGION1",
        "address": 1342717992,
        "size": 32,
        "access": "",
        "desc": "Video A H264 ROI region1 range configure register.",
        "fields": [
            {
                "name": "X",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Configures the horizontal start macroblocks of region 1 in Video A."
            },
            {
                "name": "Y",
                "bitOffset": 7,
                "bitWidth": 7,
                "desc": "Configures the  vertical start macroblocks of region 1 in Video A."
            },
            {
                "name": "X_LEN",
                "bitOffset": 14,
                "bitWidth": 7,
                "desc": "Configures the number of  macroblocks in horizontal direction of  the region 1 in Video A."
            },
            {
                "name": "Y_LEN",
                "bitOffset": 21,
                "bitWidth": 7,
                "desc": "Configures the number of  macroblocks in vertical direction of  the region 1 in Video A."
            },
            {
                "name": "EN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Configures whether or not to open Video A ROI of region 1 .\\\\0:Close ROI\\\\1:Open ROI."
            }
        ]
    },
    "1342717996": {
        "name": "A_ROI_REGION2",
        "address": 1342717996,
        "size": 32,
        "access": "",
        "desc": "Video A H264 ROI region2 range configure register.",
        "fields": [
            {
                "name": "X",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Configures the horizontal start macroblocks of region 2 in Video A."
            },
            {
                "name": "Y",
                "bitOffset": 7,
                "bitWidth": 7,
                "desc": "Configures the  vertical start macroblocks of region 2 in Video A."
            },
            {
                "name": "X_LEN",
                "bitOffset": 14,
                "bitWidth": 7,
                "desc": "Configures the number of  macroblocks in horizontal direction of  the region 2 in Video A."
            },
            {
                "name": "Y_LEN",
                "bitOffset": 21,
                "bitWidth": 7,
                "desc": "Configures the number of  macroblocks in vertical direction of  the region 2 in Video A."
            },
            {
                "name": "EN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Configures whether or not to open Video A ROI of region 2 .\\\\0:Close ROI\\\\1:Open ROI."
            }
        ]
    },
    "1342718000": {
        "name": "A_ROI_REGION3",
        "address": 1342718000,
        "size": 32,
        "access": "",
        "desc": "Video A H264 ROI region3 range configure register.",
        "fields": [
            {
                "name": "X",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Configures the horizontal start macroblocks of region 3 in Video A."
            },
            {
                "name": "Y",
                "bitOffset": 7,
                "bitWidth": 7,
                "desc": "Configures the  vertical start macroblocks of region 3 in Video A."
            },
            {
                "name": "X_LEN",
                "bitOffset": 14,
                "bitWidth": 7,
                "desc": "Configures the number of  macroblocks in horizontal direction of  the region 3 in video A."
            },
            {
                "name": "Y_LEN",
                "bitOffset": 21,
                "bitWidth": 7,
                "desc": "Configures the number of  macroblocks in vertical direction of  the region 3 in video A."
            },
            {
                "name": "EN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Configures whether or not to open Video A ROI of region 3 .\\\\0:Close ROI\\\\1:Open ROI."
            }
        ]
    },
    "1342718004": {
        "name": "A_ROI_REGION4",
        "address": 1342718004,
        "size": 32,
        "access": "",
        "desc": "Video A H264 ROI region4 range configure register.",
        "fields": [
            {
                "name": "X",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Configures the horizontal start macroblocks of region 4 in Video A."
            },
            {
                "name": "Y",
                "bitOffset": 7,
                "bitWidth": 7,
                "desc": "Configures the  vertical start macroblocks of region 4 in Video A."
            },
            {
                "name": "X_LEN",
                "bitOffset": 14,
                "bitWidth": 7,
                "desc": "Configures the number of  macroblocks in horizontal direction of  the region 4 in video A."
            },
            {
                "name": "Y_LEN",
                "bitOffset": 21,
                "bitWidth": 7,
                "desc": "Configures the number of  macroblocks in vertical direction of  the region 4 in video A."
            },
            {
                "name": "EN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Configures whether or not to open Video A ROI of region 4 .\\\\0:Close ROI\\\\1:Open ROI."
            }
        ]
    },
    "1342718008": {
        "name": "A_ROI_REGION5",
        "address": 1342718008,
        "size": 32,
        "access": "",
        "desc": "Video A H264 ROI region5 range configure register.",
        "fields": [
            {
                "name": "X",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Configures the horizontial start macroblocks of region 5 video A."
            },
            {
                "name": "Y",
                "bitOffset": 7,
                "bitWidth": 7,
                "desc": "Configures the  vertical start macroblocks of region 5 video A."
            },
            {
                "name": "X_LEN",
                "bitOffset": 14,
                "bitWidth": 7,
                "desc": "Configures the number of  macroblocks in horizontal direction of  the region 5 video A."
            },
            {
                "name": "Y_LEN",
                "bitOffset": 21,
                "bitWidth": 7,
                "desc": "Configures the number of  macroblocks in vertical direction of  the region 5 in video A."
            },
            {
                "name": "EN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Configures whether or not to open Video A ROI of region 5 .\\\\0:Close ROI\\\\1:Open ROI."
            }
        ]
    },
    "1342718012": {
        "name": "A_ROI_REGION6",
        "address": 1342718012,
        "size": 32,
        "access": "",
        "desc": "Video A H264 ROI region6 range configure register.",
        "fields": [
            {
                "name": "X",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Configures the horizontial start macroblocks of region 6 video A."
            },
            {
                "name": "Y",
                "bitOffset": 7,
                "bitWidth": 7,
                "desc": "Configures the  vertical start macroblocks of region 6 in video A."
            },
            {
                "name": "X_LEN",
                "bitOffset": 14,
                "bitWidth": 7,
                "desc": "Configures the number of  macroblocks in horizontal direction of  the region 6 in video A."
            },
            {
                "name": "Y_LEN",
                "bitOffset": 21,
                "bitWidth": 7,
                "desc": "Configures the number of  macroblocks in vertical direction of  the region 6 in video A."
            },
            {
                "name": "EN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Configures whether or not to open Video A ROI of region 6 .\\\\0:Close ROI\\\\1:Open ROI."
            }
        ]
    },
    "1342718016": {
        "name": "A_ROI_REGION7",
        "address": 1342718016,
        "size": 32,
        "access": "",
        "desc": "Video A H264 ROI region7 range configure register.",
        "fields": [
            {
                "name": "X",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Configures the horizontal start macroblocks of region 7 in video A."
            },
            {
                "name": "Y",
                "bitOffset": 7,
                "bitWidth": 7,
                "desc": "Configures the  vertical start macroblocks of region 7 in video A."
            },
            {
                "name": "X_LEN",
                "bitOffset": 14,
                "bitWidth": 7,
                "desc": "Configures the number of  macroblocks in horizontal direction of  the region 7 in video A."
            },
            {
                "name": "Y_LEN",
                "bitOffset": 21,
                "bitWidth": 7,
                "desc": "Configures the number of  macroblocks in vertical direction of  the region 7 in video A."
            },
            {
                "name": "EN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Configures whether or not to open Video A ROI of region 7 .\\\\0:Close ROI\\\\1:Open ROI."
            }
        ]
    },
    "1342718020": {
        "name": "A_ROI_REGION0_3_QP",
        "address": 1342718020,
        "size": 32,
        "access": "",
        "desc": "Video A H264 ROI region0, region1,region2,region3 QP register.",
        "fields": [
            {
                "name": "A_ROI_REGION0_QP",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Configure H264 ROI region0 qp in video A,fixed qp or delta qp."
            },
            {
                "name": "A_ROI_REGION1_QP",
                "bitOffset": 7,
                "bitWidth": 7,
                "desc": "Configure H264 ROI region1 qp in video A,fixed qp or delta qp."
            },
            {
                "name": "A_ROI_REGION2_QP",
                "bitOffset": 14,
                "bitWidth": 7,
                "desc": "Configure H264 ROI region2 qp in video A,fixed qp or delta qp."
            },
            {
                "name": "A_ROI_REGION3_QP",
                "bitOffset": 21,
                "bitWidth": 7,
                "desc": "Configure H264 ROI region3 qp in video A,fixed qp or delta qp."
            }
        ]
    },
    "1342718024": {
        "name": "A_ROI_REGION4_7_QP",
        "address": 1342718024,
        "size": 32,
        "access": "",
        "desc": "Video A H264 ROI region4, region5,region6,region7 QP register.",
        "fields": [
            {
                "name": "A_ROI_REGION4_QP",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Configure H264 ROI region4 qp in video A,fixed qp or delta qp."
            },
            {
                "name": "A_ROI_REGION5_QP",
                "bitOffset": 7,
                "bitWidth": 7,
                "desc": "Configure H264 ROI region5 qp in video A,fixed qp or delta qp."
            },
            {
                "name": "A_ROI_REGION6_QP",
                "bitOffset": 14,
                "bitWidth": 7,
                "desc": "Configure H264 ROI region6 qp in video A,fixed qp or delta qp."
            },
            {
                "name": "A_ROI_REGION7_QP",
                "bitOffset": 21,
                "bitWidth": 7,
                "desc": "Configure H264 ROI region7 qp in video A,fixed qp or delta qp."
            }
        ]
    },
    "1342718028": {
        "name": "A_NO_ROI_REGION_QP_OFFSET",
        "address": 1342718028,
        "size": 32,
        "access": "",
        "desc": "Video A H264 no roi region QP register.",
        "fields": [
            {
                "name": "A_NO_ROI_REGION_QP",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Configure H264 no region qp in video A, delta qp."
            }
        ]
    },
    "1342718032": {
        "name": "A_ROI_CONFIG",
        "address": 1342718032,
        "size": 32,
        "access": "",
        "desc": "Video A H264 ROI configure register.",
        "fields": [
            {
                "name": "A_ROI_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configure whether or not to enable ROI in video A.\\\\0:not enable ROI\\\\1:enable ROI."
            },
            {
                "name": "A_ROI_MODE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Configure the mode of ROI in video A.\\\\0:fixed qp\\\\1:delta qp."
            }
        ]
    },
    "1342718036": {
        "name": "B_SYS_MB_RES",
        "address": 1342718036,
        "size": 32,
        "access": "",
        "desc": "Video B horizontal and vertical MB resolution register.",
        "fields": [
            {
                "name": "B_SYS_TOTAL_MB_Y",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Configures video B vertical MB resolution."
            },
            {
                "name": "B_SYS_TOTAL_MB_X",
                "bitOffset": 7,
                "bitWidth": 7,
                "desc": "Configures video B horizontal MB resolution."
            }
        ]
    },
    "1342718040": {
        "name": "B_SYS_CONF",
        "address": 1342718040,
        "size": 32,
        "access": "",
        "desc": "Video B system level configuration register.",
        "fields": [
            {
                "name": "B_DB_TMP_READY_TRIGGER_MB_NUM",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Configures when to trigger  video B H264_DB_TMP_READY_INT. When the (MB number of written db temp+1) is greater than this filed in first MB line, trigger H264_DB_TMP_READY_INT. Min is 3."
            },
            {
                "name": "B_REC_READY_TRIGGER_MB_LINES",
                "bitOffset": 7,
                "bitWidth": 7,
                "desc": "Configures when to trigger  video B H264_REC_READY_INT. When the MB line number of generated reconstruct pixel is greater than this filed, trigger H264_REC_READY_INT. Min is 4."
            },
            {
                "name": "B_INTRA_COST_CMP_OFFSET",
                "bitOffset": 14,
                "bitWidth": 16,
                "desc": "Configures video B intra cost offset when I MB compared with P MB."
            }
        ]
    },
    "1342718044": {
        "name": "B_DECI_SCORE",
        "address": 1342718044,
        "size": 32,
        "access": "",
        "desc": "Video B luma and chroma MB decimate score Register.",
        "fields": [
            {
                "name": "B_C_DECI_SCORE",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "Configures video B chroma MB decimate score. When chroma score is smaller than it, chroma decimate will be enable."
            },
            {
                "name": "B_L_DECI_SCORE",
                "bitOffset": 10,
                "bitWidth": 10,
                "desc": "Configures video B luma MB decimate score. When luma score is smaller than it, luma decimate will be enable."
            }
        ]
    },
    "1342718048": {
        "name": "B_DECI_SCORE_OFFSET",
        "address": 1342718048,
        "size": 32,
        "access": "",
        "desc": "Video B luma and chroma MB decimate score offset Register.",
        "fields": [
            {
                "name": "B_I16X16_DECI_SCORE_OFFSET",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Configures video B i16x16 MB decimate score offset. This offset will be added to i16x16 MB score."
            },
            {
                "name": "B_I_CHROMA_DECI_SCORE_OFFSET",
                "bitOffset": 6,
                "bitWidth": 6,
                "desc": "Configures video B I chroma MB decimate score offset. This offset will be added to I chroma MB score."
            },
            {
                "name": "B_P16X16_DECI_SCORE_OFFSET",
                "bitOffset": 12,
                "bitWidth": 6,
                "desc": "Configures video B p16x16 MB decimate score offset. This offset will be added to p16x16 MB score."
            },
            {
                "name": "B_P_CHROMA_DECI_SCORE_OFFSET",
                "bitOffset": 18,
                "bitWidth": 6,
                "desc": "Configures video B p chroma MB decimate score offset. This offset will be added to p chroma MB score."
            }
        ]
    },
    "1342718052": {
        "name": "B_RC_CONF0",
        "address": 1342718052,
        "size": 32,
        "access": "",
        "desc": "Video B rate control configuration register0.",
        "fields": [
            {
                "name": "B_QP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Configures video B frame level initial luma QP value."
            },
            {
                "name": "B_RATE_CTRL_U",
                "bitOffset": 6,
                "bitWidth": 16,
                "desc": "Configures video B parameter U value. U = int((float) u << 8)."
            },
            {
                "name": "B_MB_RATE_CTRL_EN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Configures video A whether or not to open macro block rate ctrl.\\\\1:Open the macro block rate ctrl\\\\1:Close the macro block rate ctrl."
            }
        ]
    },
    "1342718056": {
        "name": "B_RC_CONF1",
        "address": 1342718056,
        "size": 32,
        "access": "",
        "desc": "Video B rate control configuration register1.",
        "fields": [
            {
                "name": "B_CHROMA_DC_QP_DELTA",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Configures video B chroma DC QP offset based on Chroma QP. Chroma DC QP = Chroma QP(after map) + reg_chroma_dc_qp_delta."
            },
            {
                "name": "B_CHROMA_QP_DELTA",
                "bitOffset": 3,
                "bitWidth": 4,
                "desc": "Configures video B chroma QP offset based on luma QP. Chroma QP(before map) = Luma QP + reg_chroma_qp_delta."
            },
            {
                "name": "B_QP_MIN",
                "bitOffset": 7,
                "bitWidth": 6,
                "desc": "Configures video B allowed luma QP min value."
            },
            {
                "name": "B_QP_MAX",
                "bitOffset": 13,
                "bitWidth": 6,
                "desc": "Configures video B allowed luma QP max value."
            },
            {
                "name": "B_MAD_FRAME_PRED",
                "bitOffset": 19,
                "bitWidth": 12,
                "desc": "Configures vdieo B frame level predicted MB MAD value."
            }
        ]
    },
    "1342718060": {
        "name": "B_DB_BYPASS",
        "address": 1342718060,
        "size": 32,
        "access": "",
        "desc": "Video B Deblocking bypass register",
        "fields": [
            {
                "name": "B_BYPASS_DB_FILTER",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configures whether or not to bypass video B deblcoking filter. \\\\0: Open the deblock filter\\\\1: Close the deblock filter"
            }
        ]
    },
    "1342718064": {
        "name": "B_ROI_REGION0",
        "address": 1342718064,
        "size": 32,
        "access": "",
        "desc": "Video B H264 ROI region0 range configure register.",
        "fields": [
            {
                "name": "X",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Configures the horizontal start macroblocks of region 0 in Video B."
            },
            {
                "name": "Y",
                "bitOffset": 7,
                "bitWidth": 7,
                "desc": "Configures the  vertical start macroblocks of region 0 in Video B."
            },
            {
                "name": "X_LEN",
                "bitOffset": 14,
                "bitWidth": 7,
                "desc": "Configures the number of  macroblocks in horizontal direction of  the region 0 in Video B."
            },
            {
                "name": "Y_LEN",
                "bitOffset": 21,
                "bitWidth": 7,
                "desc": "Configures the number of  macroblocks in vertical direction of  the region 0 in Video B."
            },
            {
                "name": "EN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Configures whether or not to open Video B ROI of region 0 .\\\\0:Close ROI\\\\1:Open ROI."
            }
        ]
    },
    "1342718068": {
        "name": "B_ROI_REGION1",
        "address": 1342718068,
        "size": 32,
        "access": "",
        "desc": "Video B H264 ROI region1 range configure register.",
        "fields": [
            {
                "name": "X",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Configures the horizontal start macroblocks of region 1 in Video B."
            },
            {
                "name": "Y",
                "bitOffset": 7,
                "bitWidth": 7,
                "desc": "Configures the  vertical start macroblocks of region 1 in Video B."
            },
            {
                "name": "X_LEN",
                "bitOffset": 14,
                "bitWidth": 7,
                "desc": "Configures the number of  macroblocks in horizontal direction of  the region 1 in Video B."
            },
            {
                "name": "Y_LEN",
                "bitOffset": 21,
                "bitWidth": 7,
                "desc": "Configures the number of  macroblocks in vertical direction of  the region 1 in Video B."
            },
            {
                "name": "EN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Configures whether or not to open Video B ROI of region 1 .\\\\0:Close ROI\\\\1:Open ROI."
            }
        ]
    },
    "1342718072": {
        "name": "B_ROI_REGION2",
        "address": 1342718072,
        "size": 32,
        "access": "",
        "desc": "Video B H264 ROI region2 range configure register.",
        "fields": [
            {
                "name": "X",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Configures the horizontal start macroblocks of region 2 in Video B."
            },
            {
                "name": "Y",
                "bitOffset": 7,
                "bitWidth": 7,
                "desc": "Configures the  vertical start macroblocks of region 2 in Video B."
            },
            {
                "name": "X_LEN",
                "bitOffset": 14,
                "bitWidth": 7,
                "desc": "Configures the number of  macroblocks in horizontal direction of  the region 2 in Video B."
            },
            {
                "name": "Y_LEN",
                "bitOffset": 21,
                "bitWidth": 7,
                "desc": "Configures the number of  macroblocks in vertical direction of  the region 2 in Video B."
            },
            {
                "name": "EN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Configures whether or not to open Video B ROI of region 2 .\\\\0:Close ROI\\\\1:Open ROI."
            }
        ]
    },
    "1342718076": {
        "name": "B_ROI_REGION3",
        "address": 1342718076,
        "size": 32,
        "access": "",
        "desc": "Video B H264 ROI region3 range configure register.",
        "fields": [
            {
                "name": "X",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Configures the horizontal start macroblocks of region 3 in Video B."
            },
            {
                "name": "Y",
                "bitOffset": 7,
                "bitWidth": 7,
                "desc": "Configures the  vertical start macroblocks of region 3 in Video B."
            },
            {
                "name": "X_LEN",
                "bitOffset": 14,
                "bitWidth": 7,
                "desc": "Configures the number of  macroblocks in horizontal direction of  the region 3 in video B."
            },
            {
                "name": "Y_LEN",
                "bitOffset": 21,
                "bitWidth": 7,
                "desc": "Configures the number of  macroblocks in vertical direction of  the region 3 in video B."
            },
            {
                "name": "EN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Configures whether or not to open Video B ROI of region 3 .\\\\0:Close ROI\\\\1:Open ROI."
            }
        ]
    },
    "1342718080": {
        "name": "B_ROI_REGION4",
        "address": 1342718080,
        "size": 32,
        "access": "",
        "desc": "Video B H264 ROI region4 range configure register.",
        "fields": [
            {
                "name": "X",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Configures the horizontal start macroblocks of region 4 in Video B."
            },
            {
                "name": "Y",
                "bitOffset": 7,
                "bitWidth": 7,
                "desc": "Configures the  vertical start macroblocks of region 4 in Video B."
            },
            {
                "name": "X_LEN",
                "bitOffset": 14,
                "bitWidth": 7,
                "desc": "Configures the number of  macroblocks in horizontal direction of  the region 4 in video B."
            },
            {
                "name": "Y_LEN",
                "bitOffset": 21,
                "bitWidth": 7,
                "desc": "Configures the number of  macroblocks in vertical direction of  the region 4 in video B."
            },
            {
                "name": "EN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Configures whether or not to open Video B ROI of region 4 .\\\\0:Close ROI\\\\1:Open ROI."
            }
        ]
    },
    "1342718084": {
        "name": "B_ROI_REGION5",
        "address": 1342718084,
        "size": 32,
        "access": "",
        "desc": "Video B H264 ROI region5 range configure register.",
        "fields": [
            {
                "name": "X",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Configures the horizontial start macroblocks of region 5 video B."
            },
            {
                "name": "Y",
                "bitOffset": 7,
                "bitWidth": 7,
                "desc": "Configures the  vertical start macroblocks of region 5 video B."
            },
            {
                "name": "X_LEN",
                "bitOffset": 14,
                "bitWidth": 7,
                "desc": "Configures the number of  macroblocks in horizontal direction of  the region 5 video B."
            },
            {
                "name": "Y_LEN",
                "bitOffset": 21,
                "bitWidth": 7,
                "desc": "Configures the number of  macroblocks in vertical direction of  the region 5 in video B."
            },
            {
                "name": "EN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Configures whether or not to open Video B ROI of region 5 .\\\\0:Close ROI\\\\1:Open ROI."
            }
        ]
    },
    "1342718088": {
        "name": "B_ROI_REGION6",
        "address": 1342718088,
        "size": 32,
        "access": "",
        "desc": "Video B H264 ROI region6 range configure register.",
        "fields": [
            {
                "name": "X",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Configures the horizontial start macroblocks of region 6 video B."
            },
            {
                "name": "Y",
                "bitOffset": 7,
                "bitWidth": 7,
                "desc": "Configures the  vertical start macroblocks of region 6 in video B."
            },
            {
                "name": "X_LEN",
                "bitOffset": 14,
                "bitWidth": 7,
                "desc": "Configures the number of  macroblocks in horizontal direction of  the region 6 in video B."
            },
            {
                "name": "Y_LEN",
                "bitOffset": 21,
                "bitWidth": 7,
                "desc": "Configures the number of  macroblocks in vertical direction of  the region 6 in video B."
            },
            {
                "name": "EN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Configures whether or not to open Video B ROI of region 6 .\\\\0:Close ROI\\\\1:Open ROI."
            }
        ]
    },
    "1342718092": {
        "name": "B_ROI_REGION7",
        "address": 1342718092,
        "size": 32,
        "access": "",
        "desc": "Video B H264 ROI region7 range configure register.",
        "fields": [
            {
                "name": "X",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Configures the horizontal start macroblocks of region 7 in video B."
            },
            {
                "name": "Y",
                "bitOffset": 7,
                "bitWidth": 7,
                "desc": "Configures the  vertical start macroblocks of region 7 in video B."
            },
            {
                "name": "X_LEN",
                "bitOffset": 14,
                "bitWidth": 7,
                "desc": "Configures the number of  macroblocks in horizontal direction of  the region 7 in video B."
            },
            {
                "name": "Y_LEN",
                "bitOffset": 21,
                "bitWidth": 7,
                "desc": "Configures the number of  macroblocks in vertical direction of  the region 7 in video B."
            },
            {
                "name": "EN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Configures whether or not to open Video B ROI of region 7 .\\\\0:Close ROI\\\\1:Open ROI."
            }
        ]
    },
    "1342718096": {
        "name": "B_ROI_REGION0_3_QP",
        "address": 1342718096,
        "size": 32,
        "access": "",
        "desc": "Video B H264 ROI region0, region1,region2,region3 QP register.",
        "fields": [
            {
                "name": "B_ROI_REGION0_QP",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Configure H264 ROI region0 qp in video B,fixed qp or delta qp."
            },
            {
                "name": "B_ROI_REGION1_QP",
                "bitOffset": 7,
                "bitWidth": 7,
                "desc": "Configure H264 ROI region1 qp in video B,fixed qp or delta qp."
            },
            {
                "name": "B_ROI_REGION2_QP",
                "bitOffset": 14,
                "bitWidth": 7,
                "desc": "Configure H264 ROI region2 qp in video B,fixed qp or delta qp."
            },
            {
                "name": "B_ROI_REGION3_QP",
                "bitOffset": 21,
                "bitWidth": 7,
                "desc": "Configure H264 ROI region3 qp in video B,fixed qp or delta qp."
            }
        ]
    },
    "1342718100": {
        "name": "B_ROI_REGION4_7_QP",
        "address": 1342718100,
        "size": 32,
        "access": "",
        "desc": "Video B H264 ROI region4, region5,region6,region7 QP register.",
        "fields": [
            {
                "name": "B_ROI_REGION4_QP",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Configure H264 ROI region4 qp in video B,fixed qp or delta qp."
            },
            {
                "name": "B_ROI_REGION5_QP",
                "bitOffset": 7,
                "bitWidth": 7,
                "desc": "Configure H264 ROI region5 qp in video B,fixed qp or delta qp."
            },
            {
                "name": "B_ROI_REGION6_QP",
                "bitOffset": 14,
                "bitWidth": 7,
                "desc": "Configure H264 ROI region6 qp in video B,fixed qp or delta qp."
            },
            {
                "name": "B_ROI_REGION7_QP",
                "bitOffset": 21,
                "bitWidth": 7,
                "desc": "Configure H264 ROI region7 qp in video B,fixed qp or delta qp."
            }
        ]
    },
    "1342718104": {
        "name": "B_NO_ROI_REGION_QP_OFFSET",
        "address": 1342718104,
        "size": 32,
        "access": "",
        "desc": "Video B H264 no roi region QP register.",
        "fields": [
            {
                "name": "B_NO_ROI_REGION_QP",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Configure H264 no region qp in video B, delta qp."
            }
        ]
    },
    "1342718108": {
        "name": "B_ROI_CONFIG",
        "address": 1342718108,
        "size": 32,
        "access": "",
        "desc": "Video B H264 ROI configure register.",
        "fields": [
            {
                "name": "B_ROI_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configure whether or not to enable ROI in video B.\\\\0:not enable ROI\\\\1:enable ROI."
            },
            {
                "name": "B_ROI_MODE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Configure the mode of ROI in video B.\\\\0:fixed qp\\\\1:delta qp."
            }
        ]
    },
    "1342718112": {
        "name": "RC_STATUS0",
        "address": 1342718112,
        "size": 32,
        "access": "",
        "desc": "Rate control status register0.",
        "fields": [
            {
                "name": "FRAME_MAD_SUM",
                "bitOffset": 0,
                "bitWidth": 21,
                "desc": "Represents all MB actual MAD sum value of one frame."
            }
        ]
    },
    "1342718116": {
        "name": "RC_STATUS1",
        "address": 1342718116,
        "size": 32,
        "access": "",
        "desc": "Rate control status register1.",
        "fields": [
            {
                "name": "FRAME_ENC_BITS",
                "bitOffset": 0,
                "bitWidth": 27,
                "desc": "Represents all MB actual encoding bits sum value of one frame."
            }
        ]
    },
    "1342718120": {
        "name": "RC_STATUS2",
        "address": 1342718120,
        "size": 32,
        "access": "",
        "desc": "Rate control status register2.",
        "fields": [
            {
                "name": "FRAME_QP_SUM",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Represents all MB actual luma QP sum value of one frame."
            }
        ]
    },
    "1342718124": {
        "name": "SLICE_HEADER_REMAIN",
        "address": 1342718124,
        "size": 32,
        "access": "",
        "desc": "Frame Slice Header remain bit register.",
        "fields": [
            {
                "name": "SLICE_REMAIN_BITLENGTH",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Configures Slice Header remain bit number"
            },
            {
                "name": "SLICE_REMAIN_BIT",
                "bitOffset": 3,
                "bitWidth": 8,
                "desc": "Configures Slice Header remain bit"
            }
        ]
    },
    "1342718128": {
        "name": "SLICE_HEADER_BYTE_LENGTH",
        "address": 1342718128,
        "size": 32,
        "access": "",
        "desc": "Frame Slice Header byte length register.",
        "fields": [
            {
                "name": "SLICE_BYTE_LENGTH",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Configures Slice Header byte number"
            }
        ]
    },
    "1342718132": {
        "name": "BS_THRESHOLD",
        "address": 1342718132,
        "size": 32,
        "access": "",
        "desc": "Bitstream buffer overflow threshold register",
        "fields": [
            {
                "name": "BS_BUFFER_THRESHOLD",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Configures bitstream buffer overflow threshold. This value should be bigger than the encode bytes of one 4x4 submb."
            }
        ]
    },
    "1342718136": {
        "name": "SLICE_HEADER_BYTE0",
        "address": 1342718136,
        "size": 32,
        "access": "",
        "desc": "Frame Slice Header byte low 32 bit  register.",
        "fields": [
            {
                "name": "SLICE_BYTE_LSB",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Configures Slice Header low 32 bit"
            }
        ]
    },
    "1342718140": {
        "name": "SLICE_HEADER_BYTE1",
        "address": 1342718140,
        "size": 32,
        "access": "",
        "desc": "Frame Slice Header byte high 32 bit  register.",
        "fields": [
            {
                "name": "SLICE_BYTE_MSB",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Configures Slice Header high 32 bit"
            }
        ]
    },
    "1342718144": {
        "name": "INT_RAW",
        "address": 1342718144,
        "size": 32,
        "access": "",
        "desc": "Interrupt raw status register",
        "fields": [
            {
                "name": "DB_TMP_READY_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of  H264_DB_TMP_READY_INT. Triggered when H264 written enough db tmp pixel."
            },
            {
                "name": "REC_READY_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of  H264_REC_READY_INT. Triggered when H264 encoding enough reconstruct pixel."
            },
            {
                "name": "FRAME_DONE_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of  H264_FRAME_DONE_INT. Triggered when H264 encoding one frame done."
            },
            {
                "name": "DMA_MOVE_2MB_LINE_DONE_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of H264_DMA_MOVE_2MB_LINE_DONE_INT. Triggered when H264 move two MB lines of reference frame from external mem to internal mem done."
            }
        ]
    },
    "1342718148": {
        "name": "INT_ST",
        "address": 1342718148,
        "size": 32,
        "access": "",
        "desc": "Interrupt masked status register",
        "fields": [
            {
                "name": "DB_TMP_READY_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The masked interrupt status of H264_DB_TMP_READY_INT. Valid only when the H264_DB_TMP_READY_INT_ENA is set to 1."
            },
            {
                "name": "REC_READY_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The masked interrupt status of H264_REC_READY_INT. Valid only when the H264_REC_READY_INT_ENA is set to 1."
            },
            {
                "name": "FRAME_DONE_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The masked interrupt status of H264_FRAME_DONE_INT. Valid only when the H264_FRAME_DONE_INT_ENA is set to 1."
            },
            {
                "name": "DMA_MOVE_2MB_LINE_DONE_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of H264_DMA_MOVE_2MB_LINE_DONE_INT. Valid only when the H264_DMA_MOVE_2MB_LINE_DONE_INT_ENA is set to 1."
            }
        ]
    },
    "1342718152": {
        "name": "INT_ENA",
        "address": 1342718152,
        "size": 32,
        "access": "",
        "desc": "Interrupt enable register",
        "fields": [
            {
                "name": "DB_TMP_READY_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Write 1 to enable H264_DB_TMP_READY_INT."
            },
            {
                "name": "REC_READY_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Write 1 to enable H264_REC_READY_INT."
            },
            {
                "name": "FRAME_DONE_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Write 1 to enable H264_FRAME_DONE_INT."
            },
            {
                "name": "DMA_MOVE_2MB_LINE_DONE_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable H264_DMA_MOVE_2MB_LINE_DONE_INT."
            }
        ]
    },
    "1342718156": {
        "name": "INT_CLR",
        "address": 1342718156,
        "size": 32,
        "access": "",
        "desc": "Interrupt clear register",
        "fields": [
            {
                "name": "DB_TMP_READY_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Write 1 to clear H264_DB_TMP_READY_INT."
            },
            {
                "name": "REC_READY_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Write 1 to clear H264_REC_READY_INT."
            },
            {
                "name": "FRAME_DONE_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Write 1 to clear H264_FRAME_DONE_INT."
            },
            {
                "name": "DMA_MOVE_2MB_LINE_DONE_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear H264_DMA_MOVE_2MB_LINE_DONE_INT."
            }
        ]
    },
    "1342718160": {
        "name": "CONF",
        "address": 1342718160,
        "size": 32,
        "access": "",
        "desc": "General configuration register.",
        "fields": [
            {
                "name": "CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configures whether or not to open register clock gate.\\\\0: Open the clock gate only when application writes registers\\\\1: Force open the clock gate for register"
            },
            {
                "name": "REC_RAM_CLK_EN2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Configures whether or not to open the clock gate for rec ram2.\\\\0: Open the clock gate only when application writes or reads rec ram2\\\\1: Force open the clock gate for rec ram2"
            },
            {
                "name": "REC_RAM_CLK_EN1",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Configures whether or not to open the clock gate for rec ram1.\\\\0: Open the clock gate only when application writes or reads rec ram1\\\\1: Force open the clock gate for rec ram1"
            },
            {
                "name": "QUANT_RAM_CLK_EN2",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Configures whether or not to open the clock gate for quant ram2.\\\\0: Open the clock gate only when application writes or reads quant ram2\\\\1: Force open the clock gate for quant ram2"
            },
            {
                "name": "QUANT_RAM_CLK_EN1",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Configures whether or not to open the clock gate for quant ram1.\\\\0: Open the clock gate only when application writes or reads quant ram1\\\\1: Force open the clock gate for quant ram1"
            },
            {
                "name": "PRE_RAM_CLK_EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Configures whether or not to open the clock gate for pre ram.\\\\0: Open the clock gate only when application writes or reads pre ram\\\\1: Force open the clock gate for pre ram"
            },
            {
                "name": "MVD_RAM_CLK_EN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Configures whether or not to open the clock gate for mvd ram.\\\\0: Open the clock gate only when application writes or reads mvd ram\\\\1: Force open the clock gate for mvd ram"
            },
            {
                "name": "MC_RAM_CLK_EN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Configures whether or not to open the clock gate for mc ram.\\\\0: Open the clock gate only when application writes or reads mc ram\\\\1: Force open the clock gate for mc ram"
            },
            {
                "name": "REF_RAM_CLK_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Configures whether or not to open the clock gate for ref ram.\\\\0: Open the clock gate only when application writes or reads ref ram\\\\1: Force open the clock gate for ref ram"
            },
            {
                "name": "I4X4_REF_RAM_CLK_EN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Configures whether or not to open the clock gate for i4x4_mode ram.\\\\0: Open the clock gate only when application writes or reads i4x4_mode ram\\\\1: Force open the clock gate for i4x4_mode ram"
            },
            {
                "name": "IME_RAM_CLK_EN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Configures whether or not to open the clock gate for ime ram.\\\\0: Open the clock gate only when application writes or reads ime ram\\\\1: Force open the clock gate for ime ram"
            },
            {
                "name": "FME_RAM_CLK_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Configures whether or not to open the clock gate for fme ram.\\\\0: Open the clock gate only when application writes or readsfme ram\\\\1: Force open the clock gate for fme ram"
            },
            {
                "name": "FETCH_RAM_CLK_EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Configures whether or not to open the clock gate for fetch ram.\\\\0: Open the clock gate only when application writes or reads fetch ram\\\\1: Force open the clock gate for fetch ram"
            },
            {
                "name": "DB_RAM_CLK_EN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Configures whether or not to open the clock gate for db ram.\\\\0: Open the clock gate only when application writes or reads db ram\\\\1: Force open the clock gate for db ram"
            },
            {
                "name": "CUR_MB_RAM_CLK_EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Configures whether or not to open the clock gate for cur_mb ram.\\\\0: Open the clock gate only when application writes or reads cur_mb ram\\\\1: Force open the clock gate for cur_mb ram"
            },
            {
                "name": "CAVLC_RAM_CLK_EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Configures whether or not to open the clock gate for cavlc ram.\\\\0: Open the clock gate only when application writes or reads cavlc ram\\\\1: Force open the clock gate for cavlc ram"
            },
            {
                "name": "IME_CLK_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Configures whether or not to open the clock gate for ime.\\\\0: Open the clock gate only when ime work\\\\1: Force open the clock gate for ime"
            },
            {
                "name": "FME_CLK_EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Configures whether or not to open the clock gate for fme.\\\\0: Open the clock gate only when fme work\\\\1: Force open the clock gate for fme"
            },
            {
                "name": "MC_CLK_EN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Configures whether or not to open the clock gate for mc.\\\\0: Open the clock gate only when mc work\\\\1: Force open the clock gate for mc"
            },
            {
                "name": "INTERPOLATOR_CLK_EN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Configures whether or not to open the clock gate for interpolator.\\\\0: Open the clock gate only when interpolator work\\\\1: Force open the clock gate for interpolator"
            },
            {
                "name": "DB_CLK_EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Configures whether or not to open the clock gate for deblocking filter.\\\\0: Open the clock gate only when deblocking filter work\\\\1: Force open the clock gate for deblocking filter"
            },
            {
                "name": "CLAVLC_CLK_EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Configures whether or not to open the clock gate for cavlc.\\\\0: Open the clock gate only when cavlc work\\\\1: Force open the clock gate for cavlc"
            },
            {
                "name": "INTRA_CLK_EN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Configures whether or not to open the clock gate for intra.\\\\0: Open the clock gate only when intra work\\\\1: Force open the clock gate for intra"
            },
            {
                "name": "DECI_CLK_EN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Configures whether or not to open the clock gate for decimate.\\\\0: Open the clock gate only when decimate work\\\\1: Force open the clock gate for decimate"
            },
            {
                "name": "BS_CLK_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Configures whether or not to open the clock gate for bs buffer.\\\\0: Open the clock gate only when bs buffer work\\\\1: Force open the clock gate for bs buffer"
            },
            {
                "name": "MV_MERGE_CLK_EN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Configures whether or not to open the clock gate for mv merge.\\\\0: Open the clock gate only when mv merge work\\\\1: Force open the clock gate for mv merge"
            }
        ]
    },
    "1342718164": {
        "name": "MV_MERGE_CONFIG",
        "address": 1342718164,
        "size": 32,
        "access": "",
        "desc": "Mv merge configuration register.",
        "fields": [
            {
                "name": "MV_MERGE_TYPE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Configure mv merge type.\\\\0: merge p16x16 mv\\\\1: merge min mv\\\\2: merge max mv\\\\3: not valid."
            },
            {
                "name": "INT_MV_OUT_EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Configure mv merge output integer part not zero mv or all part not zero mv.\\\\0: output all part not zero mv\\\\1: output integer part not zero mv."
            },
            {
                "name": "A_MV_MERGE_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Configure whether or not to enable video A mv merge.\\\\0: disable\\\\1: enable."
            },
            {
                "name": "B_MV_MERGE_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Configure whether or not to enable video B mv merge.\\\\0: disable\\\\1: enable."
            },
            {
                "name": "MB_VALID_NUM",
                "bitOffset": 5,
                "bitWidth": 13,
                "desc": "Represents the valid mb number of mv merge output."
            }
        ]
    },
    "1342718168": {
        "name": "DEBUG_DMA_SEL",
        "address": 1342718168,
        "size": 32,
        "access": "",
        "desc": "Debug H264 DMA select register",
        "fields": [
            {
                "name": "DBG_DMA_SEL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Every bit represents a dma in h264"
            }
        ]
    },
    "1342718172": {
        "name": "SYS_STATUS",
        "address": 1342718172,
        "size": 32,
        "access": "",
        "desc": "System status register.",
        "fields": [
            {
                "name": "FRAME_NUM",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Represents current frame number."
            },
            {
                "name": "DUAL_STREAM_SEL",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Represents which register group is used for cur frame.\\\\0: Register group A is used\\\\1: Register group B is used."
            },
            {
                "name": "INTRA_FLAG",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Represents the type of current encoding frame.\\\\0: P frame\\\\1: I frame."
            }
        ]
    },
    "1342718176": {
        "name": "FRAME_CODE_LENGTH",
        "address": 1342718176,
        "size": 32,
        "access": "",
        "desc": "Frame code byte length register.",
        "fields": [
            {
                "name": "FRAME_CODE_LENGTH",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "Represents current frame code byte length."
            }
        ]
    },
    "1342718180": {
        "name": "DEBUG_INFO0",
        "address": 1342718180,
        "size": 32,
        "access": "",
        "desc": "Debug information register0.",
        "fields": [
            {
                "name": "TOP_CTRL_INTER_DEBUG_STATE",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Represents top_ctrl_inter module FSM info."
            },
            {
                "name": "TOP_CTRL_INTRA_DEBUG_STATE",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Represents top_ctrl_intra module FSM info."
            },
            {
                "name": "P_I_CMP_DEBUG_STATE",
                "bitOffset": 7,
                "bitWidth": 3,
                "desc": "Represents p_i_cmp module FSM info."
            },
            {
                "name": "MVD_DEBUG_STATE",
                "bitOffset": 10,
                "bitWidth": 3,
                "desc": "Represents mvd module FSM info."
            },
            {
                "name": "MC_CHROMA_IP_DEBUG_STATE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Represents mc_chroma_ip module FSM info."
            },
            {
                "name": "INTRA_16X16_CHROMA_CTRL_DEBUG_STATE",
                "bitOffset": 14,
                "bitWidth": 4,
                "desc": "Represents intra_16x16_chroma_ctrl module FSM info."
            },
            {
                "name": "INTRA_4X4_CTRL_DEBUG_STATE",
                "bitOffset": 18,
                "bitWidth": 4,
                "desc": "Represents intra_4x4_ctrl module FSM info."
            },
            {
                "name": "INTRA_TOP_CTRL_DEBUG_STATE",
                "bitOffset": 22,
                "bitWidth": 3,
                "desc": "Represents intra_top_ctrl module FSM info."
            },
            {
                "name": "IME_CTRL_DEBUG_STATE",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "Represents ime_ctrl module FSM info."
            }
        ]
    },
    "1342718184": {
        "name": "DEBUG_INFO1",
        "address": 1342718184,
        "size": 32,
        "access": "",
        "desc": "Debug information register1.",
        "fields": [
            {
                "name": "FME_CTRL_DEBUG_STATE",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Represents fme_ctrl module FSM info."
            },
            {
                "name": "DECI_CALC_DEBUG_STATE",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "Represents deci_calc module's FSM info. DEV use only."
            },
            {
                "name": "DB_DEBUG_STATE",
                "bitOffset": 5,
                "bitWidth": 3,
                "desc": "Represents db module FSM info."
            },
            {
                "name": "CAVLC_ENC_DEBUG_STATE",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Represents cavlc module enc FSM info."
            },
            {
                "name": "CAVLC_SCAN_DEBUG_STATE",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Represents cavlc module scan FSM info."
            },
            {
                "name": "CAVLC_CTRL_DEBUG_STATE",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Represents cavlc module ctrl FSM info."
            },
            {
                "name": "BS_BUFFER_DEBUG_STATE",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Represents bs buffer overflow info."
            }
        ]
    },
    "1342718188": {
        "name": "DEBUG_INFO2",
        "address": 1342718188,
        "size": 32,
        "access": "",
        "desc": "Debug information register2.",
        "fields": [
            {
                "name": "P_RC_DONE_DEBUG_FLAG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Represents p rate ctrl done status.\\\\0: not done\\\\1: done."
            },
            {
                "name": "P_P_I_CMP_DONE_DEBUG_FLAG",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Represents p p_i_cmp done status.\\\\0: not done\\\\1: done."
            },
            {
                "name": "P_MV_MERGE_DONE_DEBUG_FLAG",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Represents p mv merge done status.\\\\0: not done\\\\1: done."
            },
            {
                "name": "P_MOVE_ORI_DONE_DEBUG_FLAG",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Represents p move origin done status.\\\\0: not done\\\\1: done."
            },
            {
                "name": "P_MC_DONE_DEBUG_FLAG",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Represents p mc done status.\\\\0: not done\\\\1: done."
            },
            {
                "name": "P_IME_DONE_DEBUG_FLAG",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Represents p ime done status.\\\\0: not done\\\\1: done."
            },
            {
                "name": "P_GET_ORI_DONE_DEBUG_FLAG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Represents p get origin done status.\\\\0: not done\\\\1: done."
            },
            {
                "name": "P_FME_DONE_DEBUG_FLAG",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Represents p fme done status.\\\\0: not done\\\\1: done."
            },
            {
                "name": "P_FETCH_DONE_DEBUG_FLAG",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Represents p fetch done status.\\\\0: not done\\\\1: done."
            },
            {
                "name": "P_DB_DONE_DEBUG_FLAG",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Represents p deblocking done status.\\\\0: not done\\\\1: done."
            },
            {
                "name": "P_BS_BUF_DONE_DEBUG_FLAG",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Represents p bitstream buffer done status.\\\\0: not done\\\\1: done."
            },
            {
                "name": "REF_MOVE_2MB_LINE_DONE_DEBUG_FLAG",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Represents dma move 2 ref mb line done status.\\\\0: not done\\\\1: done."
            },
            {
                "name": "I_P_I_CMP_DONE_DEBUG_FLAG",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Represents I p_i_cmp done status.\\\\0: not done\\\\1: done."
            },
            {
                "name": "I_MOVE_ORI_DONE_DEBUG_FLAG",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Represents I move origin done status.\\\\0: not done\\\\1: done."
            },
            {
                "name": "I_GET_ORI_DONE_DEBUG_FLAG",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Represents I get origin done status.\\\\0: not done\\\\1: done."
            },
            {
                "name": "I_EC_DONE_DEBUG_FLAG",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Represents I encoder done status.\\\\0: not done\\\\1: done."
            },
            {
                "name": "I_DB_DONE_DEBUG_FLAG",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Represents I deblocking done status.\\\\0: not done\\\\1: done."
            },
            {
                "name": "I_BS_BUF_DONE_DEBUG_FLAG",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Represents I bitstream buffer done status.\\\\0: not done\\\\1: done."
            }
        ]
    },
    "1342718192": {
        "name": "DATE",
        "address": 1342718192,
        "size": 32,
        "access": "",
        "desc": "Version control register",
        "fields": [
            {
                "name": "LEDC_DATE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "Configures the version."
            }
        ]
    },
    "1342861312": {
        "name": "OUT_CONF0_CH0",
        "address": 1342861312,
        "size": 32,
        "access": "",
        "desc": "TX CH0 config0 register",
        "fields": [
            {
                "name": "OUT_AUTO_WRBACK_CH0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to enable automatic outlink-writeback when all the data pointed by outlink descriptor has been received."
            },
            {
                "name": "OUT_EOF_MODE_CH0",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "EOF flag generation mode when receiving data. 1: EOF flag for Tx channel 0 is generated when data need to read has been popped from FIFO in DMA"
            },
            {
                "name": "OUTDSCR_BURST_EN_CH0",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to enable INCR burst transfer for Tx channel 0 reading link descriptor when accessing internal SRAM."
            },
            {
                "name": "OUT_ECC_AES_EN_CH0",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "When access address space is ecc/aes area, this bit should be set to 1. In this case, the start address of square should be 16-bit aligned. The width of square multiply byte number of one pixel should be 16-bit aligned."
            },
            {
                "name": "OUT_CHECK_OWNER_CH0",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to enable checking the owner attribute of the link descriptor."
            },
            {
                "name": "OUT_MEM_BURST_LENGTH_CH0",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "Block size of Tx channel 0. 0: single      1: 16 bytes      2: 32 bytes    3: 64 bytes    4: 128 bytes"
            },
            {
                "name": "OUT_PAGE_BOUND_EN_CH0",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to make sure AXI read data don't cross the address boundary which define by mem_burst_length"
            },
            {
                "name": "OUT_REORDER_EN_CH0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Enable TX channel 0 macro block reorder when set to 1, only channel0 have this selection"
            },
            {
                "name": "OUT_RST_CH0",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Write 1 then write 0 to this bit to reset TX channel"
            },
            {
                "name": "OUT_CMD_DISABLE_CH0",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Write 1 before reset and write 0 after reset"
            },
            {
                "name": "OUT_ARB_WEIGHT_OPT_DIS_CH0",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to disable arbiter optimum weight function."
            }
        ]
    },
    "1342861316": {
        "name": "OUT_INT_RAW_CH0",
        "address": 1342861316,
        "size": 32,
        "access": "",
        "desc": "TX CH0  interrupt raw register",
        "fields": [
            {
                "name": "OUT_DONE_CH0_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been transmitted to peripherals for Tx channel 0."
            },
            {
                "name": "OUT_EOF_CH0_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been read from memory for Tx channel 0."
            },
            {
                "name": "OUT_DSCR_ERR_CH0_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when detecting outlink descriptor error, including owner error, the second and third word error of outlink descriptor for Tx channel 0."
            },
            {
                "name": "OUT_TOTAL_EOF_CH0_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when data corresponding a outlink (includes one link descriptor or few link descriptors) is transmitted out for Tx channel 0."
            },
            {
                "name": "OUTFIFO_OVF_L1_CH0_INT_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when fifo is overflow."
            },
            {
                "name": "OUTFIFO_UDF_L1_CH0_INT_RAW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when fifo is underflow."
            },
            {
                "name": "OUTFIFO_OVF_L2_CH0_INT_RAW",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when fifo is overflow."
            },
            {
                "name": "OUTFIFO_UDF_L2_CH0_INT_RAW",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when fifo is underflow."
            },
            {
                "name": "OUT_DSCR_TASK_OVF_CH0_INT_RAW",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when dscr ready task fifo is overflow."
            }
        ]
    },
    "1342861320": {
        "name": "OUT_INT_ENA_CH0",
        "address": 1342861320,
        "size": 32,
        "access": "",
        "desc": "TX CH0  interrupt ena register",
        "fields": [
            {
                "name": "OUT_DONE_CH0_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUT_DONE_CH_INT interrupt."
            },
            {
                "name": "OUT_EOF_CH0_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUT_EOF_CH_INT interrupt."
            },
            {
                "name": "OUT_DSCR_ERR_CH0_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUT_DSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "OUT_TOTAL_EOF_CH0_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUT_TOTAL_EOF_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_OVF_L1_CH0_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUTFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_UDF_L1_CH0_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUTFIFO_UDF_L1_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_OVF_L2_CH0_INT_ENA",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUTFIFO_OVF_L2_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_UDF_L2_CH0_INT_ENA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUTFIFO_UDF_L2_CH_INT interrupt."
            },
            {
                "name": "OUT_DSCR_TASK_OVF_CH0_INT_ENA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUT_DSCR_TASK_OVF_CH_INT interrupt."
            }
        ]
    },
    "1342861324": {
        "name": "OUT_INT_ST_CH0",
        "address": 1342861324,
        "size": 32,
        "access": "",
        "desc": "TX CH0  interrupt st register",
        "fields": [
            {
                "name": "OUT_DONE_CH0_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUT_DONE_CH_INT interrupt."
            },
            {
                "name": "OUT_EOF_CH0_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUT_EOF_CH_INT interrupt."
            },
            {
                "name": "OUT_DSCR_ERR_CH0_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUT_DSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "OUT_TOTAL_EOF_CH0_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUT_TOTAL_EOF_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_OVF_L1_CH0_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUTFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_UDF_L1_CH0_INT_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUTFIFO_UDF_L1_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_OVF_L2_CH0_INT_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUTFIFO_OVF_L2_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_UDF_L2_CH0_INT_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUTFIFO_UDF_L2_CH_INT interrupt."
            },
            {
                "name": "OUT_DSCR_TASK_OVF_CH0_INT_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUT_DSCR_TASK_OVF_CH_INT interrupt."
            }
        ]
    },
    "1342861328": {
        "name": "OUT_INT_CLR_CH0",
        "address": 1342861328,
        "size": 32,
        "access": "",
        "desc": "TX CH0  interrupt clr register",
        "fields": [
            {
                "name": "OUT_DONE_CH0_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUT_DONE_CH_INT interrupt."
            },
            {
                "name": "OUT_EOF_CH0_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUT_EOF_CH_INT interrupt."
            },
            {
                "name": "OUT_DSCR_ERR_CH0_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUT_DSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "OUT_TOTAL_EOF_CH0_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUT_TOTAL_EOF_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_OVF_L1_CH0_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUTFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_UDF_L1_CH0_INT_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUTFIFO_UDF_L1_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_OVF_L2_CH0_INT_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUTFIFO_OVF_L2_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_UDF_L2_CH0_INT_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUTFIFO_UDF_L2_CH_INT interrupt."
            },
            {
                "name": "OUT_DSCR_TASK_OVF_CH0_INT_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUT_DSCR_TASK_OVF_CH_INT interrupt."
            }
        ]
    },
    "1342861332": {
        "name": "OUTFIFO_STATUS_CH0",
        "address": 1342861332,
        "size": 32,
        "access": "",
        "desc": "TX CH0 outfifo status register",
        "fields": [
            {
                "name": "OUTFIFO_FULL_L2_CH0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Tx FIFO full signal for Tx channel 0."
            },
            {
                "name": "OUTFIFO_EMPTY_L2_CH0",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Tx FIFO empty signal for Tx channel 0."
            },
            {
                "name": "OUTFIFO_CNT_L2_CH0",
                "bitOffset": 2,
                "bitWidth": 4,
                "desc": "The register stores the byte number of the data in Tx FIFO for Tx channel 0."
            },
            {
                "name": "OUTFIFO_FULL_L1_CH0",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Tx FIFO full signal for Tx channel 0."
            },
            {
                "name": "OUTFIFO_EMPTY_L1_CH0",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Tx FIFO empty signal for Tx channel 0."
            },
            {
                "name": "OUTFIFO_CNT_L1_CH0",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "The register stores the byte number of the data in Tx FIFO for Tx channel 0."
            },
            {
                "name": "OUTFIFO_FULL_L3_CH0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Tx FIFO full signal for Tx channel 0."
            },
            {
                "name": "OUTFIFO_EMPTY_L3_CH0",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Tx FIFO empty signal for Tx channel 0."
            },
            {
                "name": "OUTFIFO_CNT_L3_CH0",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "The register stores the 8byte number of the data in Tx FIFO for Tx channel 0."
            }
        ]
    },
    "1342861336": {
        "name": "OUT_PUSH_CH0",
        "address": 1342861336,
        "size": 32,
        "access": "",
        "desc": "TX CH0 outfifo push register",
        "fields": [
            {
                "name": "OUTFIFO_WDATA_CH0",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "This register stores the data that need to be pushed into DMA Tx FIFO."
            },
            {
                "name": "OUTFIFO_PUSH_CH0",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Set this bit to push data into DMA Tx FIFO."
            }
        ]
    },
    "1342861340": {
        "name": "OUT_LINK_CONF_CH0",
        "address": 1342861340,
        "size": 32,
        "access": "",
        "desc": "TX CH0 out_link dscr ctrl register",
        "fields": [
            {
                "name": "OUTLINK_STOP_CH0",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Set this bit to stop dealing with the outlink descriptors."
            },
            {
                "name": "OUTLINK_START_CH0",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Set this bit to start dealing with the outlink descriptors."
            },
            {
                "name": "OUTLINK_RESTART_CH0",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Set this bit to restart a new outlink from the last address."
            },
            {
                "name": "OUTLINK_PARK_CH0",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "1: the outlink descriptor's FSM is in idle state.  0: the outlink descriptor's FSM is working."
            }
        ]
    },
    "1342861344": {
        "name": "OUT_LINK_ADDR_CH0",
        "address": 1342861344,
        "size": 32,
        "access": "",
        "desc": "TX CH0 out_link dscr addr register",
        "fields": [
            {
                "name": "OUTLINK_ADDR_CH0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register stores the first outlink descriptor's address."
            }
        ]
    },
    "1342861348": {
        "name": "OUT_STATE_CH0",
        "address": 1342861348,
        "size": 32,
        "access": "",
        "desc": "TX CH0 state register",
        "fields": [
            {
                "name": "OUTLINK_DSCR_ADDR_CH0",
                "bitOffset": 0,
                "bitWidth": 18,
                "desc": "This register stores the current outlink descriptor's address."
            },
            {
                "name": "OUT_DSCR_STATE_CH0",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "This register stores the current descriptor state machine state."
            },
            {
                "name": "OUT_STATE_CH0",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "This register stores the current control module state machine state."
            },
            {
                "name": "OUT_RESET_AVAIL_CH0",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "This register indicate that if the channel reset is safety."
            }
        ]
    },
    "1342861352": {
        "name": "OUT_EOF_DES_ADDR_CH0",
        "address": 1342861352,
        "size": 32,
        "access": "",
        "desc": "TX CH0 eof des addr register",
        "fields": [
            {
                "name": "OUT_EOF_DES_ADDR_CH0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register stores the address of the outlink descriptor when the EOF bit in this descriptor is 1."
            }
        ]
    },
    "1342861356": {
        "name": "OUT_DSCR_CH0",
        "address": 1342861356,
        "size": 32,
        "access": "",
        "desc": "TX CH0 next dscr addr register",
        "fields": [
            {
                "name": "OUTLINK_DSCR_CH0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the next outlink descriptor address y."
            }
        ]
    },
    "1342861360": {
        "name": "OUT_DSCR_BF0_CH0",
        "address": 1342861360,
        "size": 32,
        "access": "",
        "desc": "TX CH0 last dscr addr register",
        "fields": [
            {
                "name": "OUTLINK_DSCR_BF0_CH0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the last outlink descriptor's next address y-1."
            }
        ]
    },
    "1342861364": {
        "name": "OUT_DSCR_BF1_CH0",
        "address": 1342861364,
        "size": 32,
        "access": "",
        "desc": "TX CH0 second-to-last dscr addr register",
        "fields": [
            {
                "name": "OUTLINK_DSCR_BF1_CH0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the second-to-last outlink descriptor's next address y-2."
            }
        ]
    },
    "1342861372": {
        "name": "OUT_ARB_CH0",
        "address": 1342861372,
        "size": 32,
        "access": "",
        "desc": "TX CH0 arb register",
        "fields": [
            {
                "name": "OUT_ARB_TOKEN_NUM_CH0",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Set the max number of token count of arbiter"
            },
            {
                "name": "EXTER_OUT_ARB_PRIORITY_CH0",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Set the priority of channel"
            }
        ]
    },
    "1342861376": {
        "name": "OUT_RO_STATUS_CH0",
        "address": 1342861376,
        "size": 32,
        "access": "",
        "desc": "TX CH0 reorder status register",
        "fields": [
            {
                "name": "OUTFIFO_RO_CNT_CH0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "The register stores the 8byte number of the data in reorder Tx FIFO for channel 0."
            },
            {
                "name": "OUT_RO_WR_STATE_CH0",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "The register stores the state of read ram of reorder"
            },
            {
                "name": "OUT_RO_RD_STATE_CH0",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "The register stores the state of write ram of reorder"
            },
            {
                "name": "OUT_PIXEL_BYTE_CH0",
                "bitOffset": 10,
                "bitWidth": 4,
                "desc": "the number of bytes contained in a pixel at TX channel     0: 1byte     1: 1.5bytes     2 : 2bytes     3: 2.5bytes     4: 3bytes     5: 4bytes"
            },
            {
                "name": "OUT_BURST_BLOCK_NUM_CH0",
                "bitOffset": 14,
                "bitWidth": 4,
                "desc": "the number of macro blocks contained in a burst of data at TX channel"
            }
        ]
    },
    "1342861380": {
        "name": "OUT_RO_PD_CONF_CH0",
        "address": 1342861380,
        "size": 32,
        "access": "",
        "desc": "TX CH0 reorder power config register",
        "fields": [
            {
                "name": "OUT_RO_RAM_FORCE_PD_CH0",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "dma reorder ram power down"
            },
            {
                "name": "OUT_RO_RAM_FORCE_PU_CH0",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "dma reorder ram power up"
            },
            {
                "name": "OUT_RO_RAM_CLK_FO_CH0",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "1: Force to open the clock and bypass the gate-clock when accessing the RAM in DMA. 0: A gate-clock will be used when accessing the RAM in DMA."
            }
        ]
    },
    "1342861392": {
        "name": "OUT_MODE_ENABLE_CH0",
        "address": 1342861392,
        "size": 32,
        "access": "",
        "desc": "tx CH0 mode enable register",
        "fields": [
            {
                "name": "OUT_TEST_MODE_ENABLE_CH0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "tx CH0 test mode enable.0 : H264_DMA work in normal mode.1 : H264_DMA work in test mode"
            }
        ]
    },
    "1342861396": {
        "name": "OUT_MODE_YUV_CH0",
        "address": 1342861396,
        "size": 32,
        "access": "",
        "desc": "tx CH0 test mode yuv value register",
        "fields": [
            {
                "name": "OUT_TEST_Y_VALUE_CH0",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "tx CH0 test mode y value"
            },
            {
                "name": "OUT_TEST_U_VALUE_CH0",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "tx CH0 test mode u value"
            },
            {
                "name": "OUT_TEST_V_VALUE_CH0",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "tx CH0 test mode v value"
            }
        ]
    },
    "1342861416": {
        "name": "OUT_ETM_CONF_CH0",
        "address": 1342861416,
        "size": 32,
        "access": "",
        "desc": "TX CH0 ETM config register",
        "fields": [
            {
                "name": "OUT_ETM_EN_CH0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to enable ETM task function"
            },
            {
                "name": "OUT_ETM_LOOP_EN_CH0",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "when this bit is 1, dscr can be processed after receiving a task"
            },
            {
                "name": "OUT_DSCR_TASK_MAK_CH0",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "ETM dscr_ready maximum cache numbers"
            }
        ]
    },
    "1342861424": {
        "name": "OUT_BUF_LEN_CH0",
        "address": 1342861424,
        "size": 32,
        "access": "",
        "desc": "tx CH0 buf len register",
        "fields": [
            {
                "name": "OUT_CMDFIFO_BUF_LEN_HB_CH0",
                "bitOffset": 0,
                "bitWidth": 13,
                "desc": "only for debug"
            }
        ]
    },
    "1342861428": {
        "name": "OUT_FIFO_BCNT_CH0",
        "address": 1342861428,
        "size": 32,
        "access": "",
        "desc": "tx CH0 fifo byte cnt register",
        "fields": [
            {
                "name": "OUT_CMDFIFO_OUTFIFO_BCNT_CH0",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "only for debug"
            }
        ]
    },
    "1342861432": {
        "name": "OUT_PUSH_BYTECNT_CH0",
        "address": 1342861432,
        "size": 32,
        "access": "",
        "desc": "tx CH0 push byte cnt register",
        "fields": [
            {
                "name": "OUT_CMDFIFO_PUSH_BYTECNT_CH0",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "only for debug"
            }
        ]
    },
    "1342861436": {
        "name": "OUT_XADDR_CH0",
        "address": 1342861436,
        "size": 32,
        "access": "",
        "desc": "tx CH0 xaddr register",
        "fields": [
            {
                "name": "OUT_CMDFIFO_XADDR_CH0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "only for debug"
            }
        ]
    },
    "1342861568": {
        "name": "OUT_CONF0_CH1",
        "address": 1342861568,
        "size": 32,
        "access": "",
        "desc": "TX CH1 config0 register",
        "fields": [
            {
                "name": "OUT_AUTO_WRBACK_CH1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to enable automatic outlink-writeback when all the data pointed by outlink descriptor has been received."
            },
            {
                "name": "OUT_EOF_MODE_CH1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "EOF flag generation mode when receiving data. 1: EOF flag for Tx channel 0 is generated when data need to read has been popped from FIFO in DMA"
            },
            {
                "name": "OUTDSCR_BURST_EN_CH1",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to enable INCR burst transfer for Tx channel 0 reading link descriptor when accessing internal SRAM."
            },
            {
                "name": "OUT_ECC_AES_EN_CH1",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "When access address space is ecc/aes area, this bit should be set to 1. In this case, the start address of square should be 16-bit aligned. The width of square multiply byte number of one pixel should be 16-bit aligned."
            },
            {
                "name": "OUT_CHECK_OWNER_CH1",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to enable checking the owner attribute of the link descriptor."
            },
            {
                "name": "OUT_MEM_BURST_LENGTH_CH1",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "Block size of Tx channel 1. 0: single      1: 16 bytes      2: 32 bytes    3: 64 bytes    4: 128 64 bytes"
            },
            {
                "name": "OUT_PAGE_BOUND_EN_CH1",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to make sure AXI read data don't cross the address boundary which define by mem_burst_length"
            },
            {
                "name": "OUT_RST_CH1",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Write 1 then write 0 to this bit to reset TX channel"
            },
            {
                "name": "OUT_CMD_DISABLE_CH1",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Write 1 before reset and write 0 after reset"
            },
            {
                "name": "OUT_ARB_WEIGHT_OPT_DIS_CH1",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to disable arbiter optimum weight function."
            }
        ]
    },
    "1342861572": {
        "name": "OUT_INT_RAW_CH1",
        "address": 1342861572,
        "size": 32,
        "access": "",
        "desc": "TX CH1  interrupt raw register",
        "fields": [
            {
                "name": "OUT_DONE_CH1_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been transmitted to peripherals for Tx channel 0."
            },
            {
                "name": "OUT_EOF_CH1_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been read from memory for Tx channel 0."
            },
            {
                "name": "OUT_DSCR_ERR_CH1_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when detecting outlink descriptor error, including owner error, the second and third word error of outlink descriptor for Tx channel 0."
            },
            {
                "name": "OUT_TOTAL_EOF_CH1_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when data corresponding a outlink (includes one link descriptor or few link descriptors) is transmitted out for Tx channel 0."
            },
            {
                "name": "OUTFIFO_OVF_L1_CH1_INT_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when fifo is overflow."
            },
            {
                "name": "OUTFIFO_UDF_L1_CH1_INT_RAW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when fifo is underflow."
            },
            {
                "name": "OUTFIFO_OVF_L2_CH1_INT_RAW",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when fifo is overflow."
            },
            {
                "name": "OUTFIFO_UDF_L2_CH1_INT_RAW",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when fifo is underflow."
            },
            {
                "name": "OUT_DSCR_TASK_OVF_CH1_INT_RAW",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when dscr ready task fifo is overflow."
            }
        ]
    },
    "1342861576": {
        "name": "OUT_INT_ENA_CH1",
        "address": 1342861576,
        "size": 32,
        "access": "",
        "desc": "TX CH1  interrupt ena register",
        "fields": [
            {
                "name": "OUT_DONE_CH1_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUT_DONE_CH_INT interrupt."
            },
            {
                "name": "OUT_EOF_CH1_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUT_EOF_CH_INT interrupt."
            },
            {
                "name": "OUT_DSCR_ERR_CH1_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUT_DSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "OUT_TOTAL_EOF_CH1_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUT_TOTAL_EOF_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_OVF_L1_CH1_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUTFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_UDF_L1_CH1_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUTFIFO_UDF_L1_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_OVF_L2_CH1_INT_ENA",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUTFIFO_OVF_L2_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_UDF_L2_CH1_INT_ENA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUTFIFO_UDF_L2_CH_INT interrupt."
            },
            {
                "name": "OUT_DSCR_TASK_OVF_CH1_INT_ENA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUT_DSCR_TASK_OVF_CH_INT interrupt."
            }
        ]
    },
    "1342861580": {
        "name": "OUT_INT_ST_CH1",
        "address": 1342861580,
        "size": 32,
        "access": "",
        "desc": "TX CH1  interrupt st register",
        "fields": [
            {
                "name": "OUT_DONE_CH1_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUT_DONE_CH_INT interrupt."
            },
            {
                "name": "OUT_EOF_CH1_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUT_EOF_CH_INT interrupt."
            },
            {
                "name": "OUT_DSCR_ERR_CH1_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUT_DSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "OUT_TOTAL_EOF_CH1_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUT_TOTAL_EOF_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_OVF_L1_CH1_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUTFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_UDF_L1_CH1_INT_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUTFIFO_UDF_L1_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_OVF_L2_CH1_INT_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUTFIFO_OVF_L2_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_UDF_L2_CH1_INT_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUTFIFO_UDF_L2_CH_INT interrupt."
            },
            {
                "name": "OUT_DSCR_TASK_OVF_CH1_INT_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUT_DSCR_TASK_OVF_CH_INT interrupt."
            }
        ]
    },
    "1342861584": {
        "name": "OUT_INT_CLR_CH1",
        "address": 1342861584,
        "size": 32,
        "access": "",
        "desc": "TX CH1  interrupt clr register",
        "fields": [
            {
                "name": "OUT_DONE_CH1_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUT_DONE_CH_INT interrupt."
            },
            {
                "name": "OUT_EOF_CH1_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUT_EOF_CH_INT interrupt."
            },
            {
                "name": "OUT_DSCR_ERR_CH1_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUT_DSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "OUT_TOTAL_EOF_CH1_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUT_TOTAL_EOF_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_OVF_L1_CH1_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUTFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_UDF_L1_CH1_INT_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUTFIFO_UDF_L1_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_OVF_L2_CH1_INT_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUTFIFO_OVF_L2_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_UDF_L2_CH1_INT_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUTFIFO_UDF_L2_CH_INT interrupt."
            },
            {
                "name": "OUT_DSCR_TASK_OVF_CH1_INT_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUT_DSCR_TASK_OVF_CH_INT interrupt."
            }
        ]
    },
    "1342861588": {
        "name": "OUTFIFO_STATUS_CH1",
        "address": 1342861588,
        "size": 32,
        "access": "",
        "desc": "TX CH1 outfifo status register",
        "fields": [
            {
                "name": "OUTFIFO_FULL_L2_CH1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Tx FIFO full signal for Tx channel 1."
            },
            {
                "name": "OUTFIFO_EMPTY_L2_CH1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Tx FIFO empty signal for Tx channel 1."
            },
            {
                "name": "OUTFIFO_CNT_L2_CH1",
                "bitOffset": 2,
                "bitWidth": 4,
                "desc": "The register stores the byte number of the data in Tx FIFO for Tx channel 1."
            },
            {
                "name": "OUTFIFO_FULL_L1_CH1",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Tx FIFO full signal for Tx channel 1."
            },
            {
                "name": "OUTFIFO_EMPTY_L1_CH1",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Tx FIFO empty signal for Tx channel 1."
            },
            {
                "name": "OUTFIFO_CNT_L1_CH1",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "The register stores the byte number of the data in Tx FIFO for Tx channel 1."
            },
            {
                "name": "OUTFIFO_FULL_L3_CH1",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Tx FIFO full signal for Tx channel 1."
            },
            {
                "name": "OUTFIFO_EMPTY_L3_CH1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Tx FIFO empty signal for Tx channel 1."
            },
            {
                "name": "OUTFIFO_CNT_L3_CH1",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "The register stores the byte number of the data in Tx FIFO for Tx channel 1."
            }
        ]
    },
    "1342861592": {
        "name": "OUT_PUSH_CH1",
        "address": 1342861592,
        "size": 32,
        "access": "",
        "desc": "TX CH1 outfifo push register",
        "fields": [
            {
                "name": "OUTFIFO_WDATA_CH1",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "This register stores the data that need to be pushed into DMA Tx FIFO."
            },
            {
                "name": "OUTFIFO_PUSH_CH1",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Set this bit to push data into DMA Tx FIFO."
            }
        ]
    },
    "1342861596": {
        "name": "OUT_LINK_CONF_CH1",
        "address": 1342861596,
        "size": 32,
        "access": "",
        "desc": "TX CH1 out_link dscr ctrl register",
        "fields": [
            {
                "name": "OUTLINK_STOP_CH1",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Set this bit to stop dealing with the outlink descriptors."
            },
            {
                "name": "OUTLINK_START_CH1",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Set this bit to start dealing with the outlink descriptors."
            },
            {
                "name": "OUTLINK_RESTART_CH1",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Set this bit to restart a new outlink from the last address."
            },
            {
                "name": "OUTLINK_PARK_CH1",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "1: the outlink descriptor's FSM is in idle state.  0: the outlink descriptor's FSM is working."
            }
        ]
    },
    "1342861600": {
        "name": "OUT_LINK_ADDR_CH1",
        "address": 1342861600,
        "size": 32,
        "access": "",
        "desc": "TX CH1 out_link dscr addr register",
        "fields": [
            {
                "name": "OUTLINK_ADDR_CH1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register stores the first outlink descriptor's address."
            }
        ]
    },
    "1342861604": {
        "name": "OUT_STATE_CH1",
        "address": 1342861604,
        "size": 32,
        "access": "",
        "desc": "TX CH1 state register",
        "fields": [
            {
                "name": "OUTLINK_DSCR_ADDR_CH1",
                "bitOffset": 0,
                "bitWidth": 18,
                "desc": "This register stores the current outlink descriptor's address."
            },
            {
                "name": "OUT_DSCR_STATE_CH1",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "This register stores the current descriptor state machine state."
            },
            {
                "name": "OUT_STATE_CH1",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "This register stores the current control module state machine state."
            },
            {
                "name": "OUT_RESET_AVAIL_CH1",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "This register indicate that if the channel reset is safety."
            }
        ]
    },
    "1342861608": {
        "name": "OUT_EOF_DES_ADDR_CH1",
        "address": 1342861608,
        "size": 32,
        "access": "",
        "desc": "TX CH1 eof des addr register",
        "fields": [
            {
                "name": "OUT_EOF_DES_ADDR_CH1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register stores the address of the outlink descriptor when the EOF bit in this descriptor is 1."
            }
        ]
    },
    "1342861612": {
        "name": "OUT_DSCR_CH1",
        "address": 1342861612,
        "size": 32,
        "access": "",
        "desc": "TX CH1 next dscr addr register",
        "fields": [
            {
                "name": "OUTLINK_DSCR_CH1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the next outlink descriptor address y."
            }
        ]
    },
    "1342861616": {
        "name": "OUT_DSCR_BF0_CH1",
        "address": 1342861616,
        "size": 32,
        "access": "",
        "desc": "TX CH1 last dscr addr register",
        "fields": [
            {
                "name": "OUTLINK_DSCR_BF0_CH1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the last outlink descriptor's next address y-1."
            }
        ]
    },
    "1342861620": {
        "name": "OUT_DSCR_BF1_CH1",
        "address": 1342861620,
        "size": 32,
        "access": "",
        "desc": "TX CH1 second-to-last dscr addr register",
        "fields": [
            {
                "name": "OUTLINK_DSCR_BF1_CH1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the second-to-last outlink descriptor's next address y-2."
            }
        ]
    },
    "1342861628": {
        "name": "OUT_ARB_CH1",
        "address": 1342861628,
        "size": 32,
        "access": "",
        "desc": "TX CH1 arb register",
        "fields": [
            {
                "name": "OUT_ARB_TOKEN_NUM_CH1",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Set the max number of token count of arbiter"
            },
            {
                "name": "INTER_OUT_ARB_PRIORITY_CH1",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Set the priority of channel"
            }
        ]
    },
    "1342861672": {
        "name": "OUT_ETM_CONF_CH1",
        "address": 1342861672,
        "size": 32,
        "access": "",
        "desc": "TX CH1 ETM config register",
        "fields": [
            {
                "name": "OUT_ETM_EN_CH1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to enable ETM task function"
            },
            {
                "name": "OUT_ETM_LOOP_EN_CH1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "when this bit is 1, dscr can be processed after receiving a task"
            },
            {
                "name": "OUT_DSCR_TASK_MAK_CH1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "ETM dscr_ready maximum cache numbers"
            }
        ]
    },
    "1342861680": {
        "name": "OUT_BUF_LEN_CH1",
        "address": 1342861680,
        "size": 32,
        "access": "",
        "desc": "tx CH1 buf len register",
        "fields": [
            {
                "name": "OUT_CMDFIFO_BUF_LEN_HB_CH1",
                "bitOffset": 0,
                "bitWidth": 13,
                "desc": "only for debug"
            }
        ]
    },
    "1342861684": {
        "name": "OUT_FIFO_BCNT_CH1",
        "address": 1342861684,
        "size": 32,
        "access": "",
        "desc": "tx CH1 fifo byte cnt register",
        "fields": [
            {
                "name": "OUT_CMDFIFO_OUTFIFO_BCNT_CH1",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "only for debug"
            }
        ]
    },
    "1342861688": {
        "name": "OUT_PUSH_BYTECNT_CH1",
        "address": 1342861688,
        "size": 32,
        "access": "",
        "desc": "tx CH1 push byte cnt register",
        "fields": [
            {
                "name": "OUT_CMDFIFO_PUSH_BYTECNT_CH1",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "only for debug"
            }
        ]
    },
    "1342861692": {
        "name": "OUT_XADDR_CH1",
        "address": 1342861692,
        "size": 32,
        "access": "",
        "desc": "tx CH1 xaddr register",
        "fields": [
            {
                "name": "OUT_CMDFIFO_XADDR_CH1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "only for debug"
            }
        ]
    },
    "1342861824": {
        "name": "OUT_CONF0_CH2",
        "address": 1342861824,
        "size": 32,
        "access": "",
        "desc": "TX CH2 config0 register",
        "fields": [
            {
                "name": "OUT_AUTO_WRBACK_CH2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to enable automatic outlink-writeback when all the data pointed by outlink descriptor has been received."
            },
            {
                "name": "OUT_EOF_MODE_CH2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "EOF flag generation mode when receiving data. 1: EOF flag for Tx channel 0 is generated when data need to read has been popped from FIFO in DMA"
            },
            {
                "name": "OUTDSCR_BURST_EN_CH2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to enable INCR burst transfer for Tx channel 0 reading link descriptor when accessing internal SRAM."
            },
            {
                "name": "OUT_ECC_AES_EN_CH2",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "When access address space is ecc/aes area, this bit should be set to 1. In this case, the start address of square should be 16-bit aligned. The width of square multiply byte number of one pixel should be 16-bit aligned."
            },
            {
                "name": "OUT_CHECK_OWNER_CH2",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to enable checking the owner attribute of the link descriptor."
            },
            {
                "name": "OUT_MEM_BURST_LENGTH_CH2",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "Block size of Tx channel 2. 0: single      1: 16 bytes      2: 32 bytes    3: 64 bytes    4: 128 bytes"
            },
            {
                "name": "OUT_PAGE_BOUND_EN_CH2",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to make sure AXI read data don't cross the address boundary which define by mem_burst_length"
            },
            {
                "name": "OUT_RST_CH2",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Write 1 then write 0 to this bit to reset TX channel"
            },
            {
                "name": "OUT_CMD_DISABLE_CH2",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Write 1 before reset and write 0 after reset"
            },
            {
                "name": "OUT_ARB_WEIGHT_OPT_DIS_CH2",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to disable arbiter optimum weight function."
            }
        ]
    },
    "1342861828": {
        "name": "OUT_INT_RAW_CH2",
        "address": 1342861828,
        "size": 32,
        "access": "",
        "desc": "TX CH2  interrupt raw register",
        "fields": [
            {
                "name": "OUT_DONE_CH2_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been transmitted to peripherals for Tx channel 0."
            },
            {
                "name": "OUT_EOF_CH2_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been read from memory for Tx channel 0."
            },
            {
                "name": "OUT_DSCR_ERR_CH2_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when detecting outlink descriptor error, including owner error, the second and third word error of outlink descriptor for Tx channel 0."
            },
            {
                "name": "OUT_TOTAL_EOF_CH2_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when data corresponding a outlink (includes one link descriptor or few link descriptors) is transmitted out for Tx channel 0."
            },
            {
                "name": "OUTFIFO_OVF_L1_CH2_INT_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when fifo is overflow."
            },
            {
                "name": "OUTFIFO_UDF_L1_CH2_INT_RAW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when fifo is underflow."
            },
            {
                "name": "OUTFIFO_OVF_L2_CH2_INT_RAW",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when fifo is overflow."
            },
            {
                "name": "OUTFIFO_UDF_L2_CH2_INT_RAW",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when fifo is underflow."
            },
            {
                "name": "OUT_DSCR_TASK_OVF_CH2_INT_RAW",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when dscr ready task fifo is overflow."
            }
        ]
    },
    "1342861832": {
        "name": "OUT_INT_ENA_CH2",
        "address": 1342861832,
        "size": 32,
        "access": "",
        "desc": "TX CH2  interrupt ena register",
        "fields": [
            {
                "name": "OUT_DONE_CH2_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUT_DONE_CH_INT interrupt."
            },
            {
                "name": "OUT_EOF_CH2_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUT_EOF_CH_INT interrupt."
            },
            {
                "name": "OUT_DSCR_ERR_CH2_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUT_DSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "OUT_TOTAL_EOF_CH2_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUT_TOTAL_EOF_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_OVF_L1_CH2_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUTFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_UDF_L1_CH2_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUTFIFO_UDF_L1_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_OVF_L2_CH2_INT_ENA",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUTFIFO_OVF_L2_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_UDF_L2_CH2_INT_ENA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUTFIFO_UDF_L2_CH_INT interrupt."
            },
            {
                "name": "OUT_DSCR_TASK_OVF_CH2_INT_ENA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUT_DSCR_TASK_OVF_CH_INT interrupt."
            }
        ]
    },
    "1342861836": {
        "name": "OUT_INT_ST_CH2",
        "address": 1342861836,
        "size": 32,
        "access": "",
        "desc": "TX CH2  interrupt st register",
        "fields": [
            {
                "name": "OUT_DONE_CH2_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUT_DONE_CH_INT interrupt."
            },
            {
                "name": "OUT_EOF_CH2_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUT_EOF_CH_INT interrupt."
            },
            {
                "name": "OUT_DSCR_ERR_CH2_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUT_DSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "OUT_TOTAL_EOF_CH2_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUT_TOTAL_EOF_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_OVF_L1_CH2_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUTFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_UDF_L1_CH2_INT_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUTFIFO_UDF_L1_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_OVF_L2_CH2_INT_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUTFIFO_OVF_L2_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_UDF_L2_CH2_INT_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUTFIFO_UDF_L2_CH_INT interrupt."
            },
            {
                "name": "OUT_DSCR_TASK_OVF_CH2_INT_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUT_DSCR_TASK_OVF_CH_INT interrupt."
            }
        ]
    },
    "1342861840": {
        "name": "OUT_INT_CLR_CH2",
        "address": 1342861840,
        "size": 32,
        "access": "",
        "desc": "TX CH2  interrupt clr register",
        "fields": [
            {
                "name": "OUT_DONE_CH2_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUT_DONE_CH_INT interrupt."
            },
            {
                "name": "OUT_EOF_CH2_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUT_EOF_CH_INT interrupt."
            },
            {
                "name": "OUT_DSCR_ERR_CH2_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUT_DSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "OUT_TOTAL_EOF_CH2_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUT_TOTAL_EOF_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_OVF_L1_CH2_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUTFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_UDF_L1_CH2_INT_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUTFIFO_UDF_L1_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_OVF_L2_CH2_INT_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUTFIFO_OVF_L2_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_UDF_L2_CH2_INT_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUTFIFO_UDF_L2_CH_INT interrupt."
            },
            {
                "name": "OUT_DSCR_TASK_OVF_CH2_INT_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUT_DSCR_TASK_OVF_CH_INT interrupt."
            }
        ]
    },
    "1342861844": {
        "name": "OUTFIFO_STATUS_CH2",
        "address": 1342861844,
        "size": 32,
        "access": "",
        "desc": "TX CH2 outfifo status register",
        "fields": [
            {
                "name": "OUTFIFO_FULL_L2_CH2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Tx FIFO full signal for Tx channel 2."
            },
            {
                "name": "OUTFIFO_EMPTY_L2_CH2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Tx FIFO empty signal for Tx channel 2."
            },
            {
                "name": "OUTFIFO_CNT_L2_CH2",
                "bitOffset": 2,
                "bitWidth": 4,
                "desc": "The register stores the byte number of the data in Tx FIFO for Tx channel 2."
            },
            {
                "name": "OUTFIFO_FULL_L1_CH2",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Tx FIFO full signal for Tx channel 2."
            },
            {
                "name": "OUTFIFO_EMPTY_L1_CH2",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Tx FIFO empty signal for Tx channel 2."
            },
            {
                "name": "OUTFIFO_CNT_L1_CH2",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "The register stores the byte number of the data in Tx FIFO for Tx channel 2."
            },
            {
                "name": "OUTFIFO_FULL_L3_CH2",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Tx FIFO full signal for Tx channel 2."
            },
            {
                "name": "OUTFIFO_EMPTY_L3_CH2",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Tx FIFO empty signal for Tx channel 2."
            },
            {
                "name": "OUTFIFO_CNT_L3_CH2",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "The register stores the byte number of the data in Tx FIFO for Tx channel 2."
            }
        ]
    },
    "1342861848": {
        "name": "OUT_PUSH_CH2",
        "address": 1342861848,
        "size": 32,
        "access": "",
        "desc": "TX CH2 outfifo push register",
        "fields": [
            {
                "name": "OUTFIFO_WDATA_CH2",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "This register stores the data that need to be pushed into DMA Tx FIFO."
            },
            {
                "name": "OUTFIFO_PUSH_CH2",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Set this bit to push data into DMA Tx FIFO."
            }
        ]
    },
    "1342861852": {
        "name": "OUT_LINK_CONF_CH2",
        "address": 1342861852,
        "size": 32,
        "access": "",
        "desc": "TX CH2 out_link dscr ctrl register",
        "fields": [
            {
                "name": "OUTLINK_STOP_CH2",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Set this bit to stop dealing with the outlink descriptors."
            },
            {
                "name": "OUTLINK_START_CH2",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Set this bit to start dealing with the outlink descriptors."
            },
            {
                "name": "OUTLINK_RESTART_CH2",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Set this bit to restart a new outlink from the last address."
            },
            {
                "name": "OUTLINK_PARK_CH2",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "1: the outlink descriptor's FSM is in idle state.  0: the outlink descriptor's FSM is working."
            }
        ]
    },
    "1342861856": {
        "name": "OUT_LINK_ADDR_CH2",
        "address": 1342861856,
        "size": 32,
        "access": "",
        "desc": "TX CH2 out_link dscr addr register",
        "fields": [
            {
                "name": "OUTLINK_ADDR_CH2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register stores the first outlink descriptor's address."
            }
        ]
    },
    "1342861860": {
        "name": "OUT_STATE_CH2",
        "address": 1342861860,
        "size": 32,
        "access": "",
        "desc": "TX CH2 state register",
        "fields": [
            {
                "name": "OUTLINK_DSCR_ADDR_CH2",
                "bitOffset": 0,
                "bitWidth": 18,
                "desc": "This register stores the current outlink descriptor's address."
            },
            {
                "name": "OUT_DSCR_STATE_CH2",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "This register stores the current descriptor state machine state."
            },
            {
                "name": "OUT_STATE_CH2",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "This register stores the current control module state machine state."
            },
            {
                "name": "OUT_RESET_AVAIL_CH2",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "This register indicate that if the channel reset is safety."
            }
        ]
    },
    "1342861864": {
        "name": "OUT_EOF_DES_ADDR_CH2",
        "address": 1342861864,
        "size": 32,
        "access": "",
        "desc": "TX CH2 eof des addr register",
        "fields": [
            {
                "name": "OUT_EOF_DES_ADDR_CH2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register stores the address of the inlink descriptor when the EOF bit in this descriptor is 1."
            }
        ]
    },
    "1342861868": {
        "name": "OUT_DSCR_CH2",
        "address": 1342861868,
        "size": 32,
        "access": "",
        "desc": "TX CH2 next dscr addr register",
        "fields": [
            {
                "name": "OUTLINK_DSCR_CH2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the next outlink descriptor address y."
            }
        ]
    },
    "1342861872": {
        "name": "OUT_DSCR_BF0_CH2",
        "address": 1342861872,
        "size": 32,
        "access": "",
        "desc": "TX CH2 last dscr addr register",
        "fields": [
            {
                "name": "OUTLINK_DSCR_BF0_CH2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the last outlink descriptor's next address y-1."
            }
        ]
    },
    "1342861876": {
        "name": "OUT_DSCR_BF1_CH2",
        "address": 1342861876,
        "size": 32,
        "access": "",
        "desc": "TX CH2 second-to-last dscr addr register",
        "fields": [
            {
                "name": "OUTLINK_DSCR_BF1_CH2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the second-to-last outlink descriptor's next address y-2."
            }
        ]
    },
    "1342861884": {
        "name": "OUT_ARB_CH2",
        "address": 1342861884,
        "size": 32,
        "access": "",
        "desc": "TX CH2 arb register",
        "fields": [
            {
                "name": "OUT_ARB_TOKEN_NUM_CH2",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Set the max number of token count of arbiter"
            },
            {
                "name": "INTER_OUT_ARB_PRIORITY_CH2",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Set the priority of channel"
            }
        ]
    },
    "1342861928": {
        "name": "OUT_ETM_CONF_CH2",
        "address": 1342861928,
        "size": 32,
        "access": "",
        "desc": "TX CH2 ETM config register",
        "fields": [
            {
                "name": "OUT_ETM_EN_CH2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to enable ETM task function"
            },
            {
                "name": "OUT_ETM_LOOP_EN_CH2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "when this bit is 1, dscr can be processed after receiving a task"
            },
            {
                "name": "OUT_DSCR_TASK_MAK_CH2",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "ETM dscr_ready maximum cache numbers"
            }
        ]
    },
    "1342861936": {
        "name": "OUT_BUF_LEN_CH2",
        "address": 1342861936,
        "size": 32,
        "access": "",
        "desc": "tx CH2 buf len register",
        "fields": [
            {
                "name": "OUT_CMDFIFO_BUF_LEN_HB_CH2",
                "bitOffset": 0,
                "bitWidth": 13,
                "desc": "only for debug"
            }
        ]
    },
    "1342861940": {
        "name": "OUT_FIFO_BCNT_CH2",
        "address": 1342861940,
        "size": 32,
        "access": "",
        "desc": "tx CH2 fifo byte cnt register",
        "fields": [
            {
                "name": "OUT_CMDFIFO_OUTFIFO_BCNT_CH2",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "only for debug"
            }
        ]
    },
    "1342861944": {
        "name": "OUT_PUSH_BYTECNT_CH2",
        "address": 1342861944,
        "size": 32,
        "access": "",
        "desc": "tx CH2 push byte cnt register",
        "fields": [
            {
                "name": "OUT_CMDFIFO_PUSH_BYTECNT_CH2",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "only for debug"
            }
        ]
    },
    "1342861948": {
        "name": "OUT_XADDR_CH2",
        "address": 1342861948,
        "size": 32,
        "access": "",
        "desc": "tx CH2 xaddr register",
        "fields": [
            {
                "name": "OUT_CMDFIFO_XADDR_CH2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "only for debug"
            }
        ]
    },
    "1342862080": {
        "name": "OUT_CONF0_CH3",
        "address": 1342862080,
        "size": 32,
        "access": "",
        "desc": "TX CH3 config0 register",
        "fields": [
            {
                "name": "OUT_AUTO_WRBACK_CH3",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to enable automatic outlink-writeback when all the data pointed by outlink descriptor has been received."
            },
            {
                "name": "OUT_EOF_MODE_CH3",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "EOF flag generation mode when receiving data. 1: EOF flag for Tx channel 0 is generated when data need to read has been popped from FIFO in DMA"
            },
            {
                "name": "OUTDSCR_BURST_EN_CH3",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to enable INCR burst transfer for Tx channel 0 reading link descriptor when accessing internal SRAM."
            },
            {
                "name": "OUT_ECC_AES_EN_CH3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "When access address space is ecc/aes area, this bit should be set to 1. In this case, the start address of square should be 16-bit aligned. The width of square multiply byte number of one pixel should be 16-bit aligned."
            },
            {
                "name": "OUT_CHECK_OWNER_CH3",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to enable checking the owner attribute of the link descriptor."
            },
            {
                "name": "OUT_MEM_BURST_LENGTH_CH3",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "Block size of Tx channel 3. 0: single      1: 16 bytes      2: 32 bytes    3: 64 bytes    4: 128 bytes"
            },
            {
                "name": "OUT_PAGE_BOUND_EN_CH3",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to make sure AXI read data don't cross the address boundary which define by mem_burst_length"
            },
            {
                "name": "OUT_ARB_WEIGHT_OPT_DIS_CH3",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to disable arbiter optimum weight function."
            }
        ]
    },
    "1342862084": {
        "name": "OUT_INT_RAW_CH3",
        "address": 1342862084,
        "size": 32,
        "access": "",
        "desc": "TX CH3  interrupt raw register",
        "fields": [
            {
                "name": "OUT_DONE_CH3_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been transmitted to peripherals for Tx channel 0."
            },
            {
                "name": "OUT_EOF_CH3_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been read from memory for Tx channel 0."
            },
            {
                "name": "OUT_DSCR_ERR_CH3_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when detecting outlink descriptor error, including owner error, the second and third word error of outlink descriptor for Tx channel 0."
            },
            {
                "name": "OUT_TOTAL_EOF_CH3_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when data corresponding a outlink (includes one link descriptor or few link descriptors) is transmitted out for Tx channel 0."
            },
            {
                "name": "OUTFIFO_OVF_L1_CH3_INT_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when fifo is overflow."
            },
            {
                "name": "OUTFIFO_UDF_L1_CH3_INT_RAW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when fifo is underflow."
            },
            {
                "name": "OUTFIFO_OVF_L2_CH3_INT_RAW",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when fifo is overflow."
            },
            {
                "name": "OUTFIFO_UDF_L2_CH3_INT_RAW",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when fifo is underflow."
            },
            {
                "name": "OUT_DSCR_TASK_OVF_CH3_INT_RAW",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when dscr ready task fifo is overflow."
            }
        ]
    },
    "1342862088": {
        "name": "OUT_INT_ENA_CH3",
        "address": 1342862088,
        "size": 32,
        "access": "",
        "desc": "TX CH3  interrupt ena register",
        "fields": [
            {
                "name": "OUT_DONE_CH3_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUT_DONE_CH_INT interrupt."
            },
            {
                "name": "OUT_EOF_CH3_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUT_EOF_CH_INT interrupt."
            },
            {
                "name": "OUT_DSCR_ERR_CH3_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUT_DSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "OUT_TOTAL_EOF_CH3_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUT_TOTAL_EOF_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_OVF_L1_CH3_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUTFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_UDF_L1_CH3_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUTFIFO_UDF_L1_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_OVF_L2_CH3_INT_ENA",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUTFIFO_OVF_L2_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_UDF_L2_CH3_INT_ENA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUTFIFO_UDF_L2_CH_INT interrupt."
            },
            {
                "name": "OUT_DSCR_TASK_OVF_CH3_INT_ENA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUT_DSCR_TASK_OVF_CH_INT interrupt."
            }
        ]
    },
    "1342862092": {
        "name": "OUT_INT_ST_CH3",
        "address": 1342862092,
        "size": 32,
        "access": "",
        "desc": "TX CH3  interrupt st register",
        "fields": [
            {
                "name": "OUT_DONE_CH3_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUT_DONE_CH_INT interrupt."
            },
            {
                "name": "OUT_EOF_CH3_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUT_EOF_CH_INT interrupt."
            },
            {
                "name": "OUT_DSCR_ERR_CH3_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUT_DSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "OUT_TOTAL_EOF_CH3_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUT_TOTAL_EOF_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_OVF_L1_CH3_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUTFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_UDF_L1_CH3_INT_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUTFIFO_UDF_L1_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_OVF_L2_CH3_INT_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUTFIFO_OVF_L2_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_UDF_L2_CH3_INT_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUTFIFO_UDF_L2_CH_INT interrupt."
            },
            {
                "name": "OUT_DSCR_TASK_OVF_CH3_INT_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUT_DSCR_TASK_OVF_CH_INT interrupt."
            }
        ]
    },
    "1342862096": {
        "name": "OUT_INT_CLR_CH3",
        "address": 1342862096,
        "size": 32,
        "access": "",
        "desc": "TX CH3  interrupt clr register",
        "fields": [
            {
                "name": "OUT_DONE_CH3_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUT_DONE_CH_INT interrupt."
            },
            {
                "name": "OUT_EOF_CH3_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUT_EOF_CH_INT interrupt."
            },
            {
                "name": "OUT_DSCR_ERR_CH3_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUT_DSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "OUT_TOTAL_EOF_CH3_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUT_TOTAL_EOF_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_OVF_L1_CH3_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUTFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_UDF_L1_CH3_INT_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUTFIFO_UDF_L1_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_OVF_L2_CH3_INT_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUTFIFO_OVF_L2_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_UDF_L2_CH3_INT_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUTFIFO_UDF_L2_CH_INT interrupt."
            },
            {
                "name": "OUT_DSCR_TASK_OVF_CH3_INT_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUT_DSCR_TASK_OVF_CH_INT interrupt."
            }
        ]
    },
    "1342862100": {
        "name": "OUTFIFO_STATUS_CH3",
        "address": 1342862100,
        "size": 32,
        "access": "",
        "desc": "TX CH3 outfifo status register",
        "fields": [
            {
                "name": "OUTFIFO_FULL_L2_CH3",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Tx FIFO full signal for Tx channel 2."
            },
            {
                "name": "OUTFIFO_EMPTY_L2_CH3",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Tx FIFO empty signal for Tx channel 2."
            },
            {
                "name": "OUTFIFO_CNT_L2_CH3",
                "bitOffset": 2,
                "bitWidth": 4,
                "desc": "The register stores the byte number of the data in Tx FIFO for Tx channel 2."
            },
            {
                "name": "OUTFIFO_FULL_L1_CH3",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Tx FIFO full signal for Tx channel 2."
            },
            {
                "name": "OUTFIFO_EMPTY_L1_CH3",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Tx FIFO empty signal for Tx channel 2."
            },
            {
                "name": "OUTFIFO_CNT_L1_CH3",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "The register stores the byte number of the data in Tx FIFO for Tx channel 2."
            },
            {
                "name": "OUTFIFO_FULL_L3_CH3",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Tx FIFO full signal for Tx channel 2."
            },
            {
                "name": "OUTFIFO_EMPTY_L3_CH3",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Tx FIFO empty signal for Tx channel 2."
            },
            {
                "name": "OUTFIFO_CNT_L3_CH3",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "The register stores the byte number of the data in Tx FIFO for Tx channel 2."
            }
        ]
    },
    "1342862104": {
        "name": "OUT_PUSH_CH3",
        "address": 1342862104,
        "size": 32,
        "access": "",
        "desc": "TX CH3 outfifo push register",
        "fields": [
            {
                "name": "OUTFIFO_WDATA_CH3",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "This register stores the data that need to be pushed into DMA Tx FIFO."
            },
            {
                "name": "OUTFIFO_PUSH_CH3",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Set this bit to push data into DMA Tx FIFO."
            }
        ]
    },
    "1342862108": {
        "name": "OUT_LINK_CONF_CH3",
        "address": 1342862108,
        "size": 32,
        "access": "",
        "desc": "TX CH3 out_link dscr ctrl register",
        "fields": [
            {
                "name": "OUTLINK_STOP_CH3",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Set this bit to stop dealing with the outlink descriptors."
            },
            {
                "name": "OUTLINK_START_CH3",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Set this bit to start dealing with the outlink descriptors."
            },
            {
                "name": "OUTLINK_RESTART_CH3",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Set this bit to restart a new outlink from the last address."
            },
            {
                "name": "OUTLINK_PARK_CH3",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "1: the outlink descriptor's FSM is in idle state.  0: the outlink descriptor's FSM is working."
            }
        ]
    },
    "1342862112": {
        "name": "OUT_LINK_ADDR_CH3",
        "address": 1342862112,
        "size": 32,
        "access": "",
        "desc": "TX CH3 out_link dscr addr register",
        "fields": [
            {
                "name": "OUTLINK_ADDR_CH3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register stores the first outlink descriptor's address."
            }
        ]
    },
    "1342862116": {
        "name": "OUT_STATE_CH3",
        "address": 1342862116,
        "size": 32,
        "access": "",
        "desc": "TX CH3 state register",
        "fields": [
            {
                "name": "OUTLINK_DSCR_ADDR_CH3",
                "bitOffset": 0,
                "bitWidth": 18,
                "desc": "This register stores the current outlink descriptor's address."
            },
            {
                "name": "OUT_DSCR_STATE_CH3",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "This register stores the current descriptor state machine state."
            },
            {
                "name": "OUT_STATE_CH3",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "This register stores the current control module state machine state."
            }
        ]
    },
    "1342862120": {
        "name": "OUT_EOF_DES_ADDR_CH3",
        "address": 1342862120,
        "size": 32,
        "access": "",
        "desc": "TX CH3 eof des addr register",
        "fields": [
            {
                "name": "OUT_EOF_DES_ADDR_CH3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register stores the address of the inlink descriptor when the EOF bit in this descriptor is 1."
            }
        ]
    },
    "1342862124": {
        "name": "OUT_DSCR_CH3",
        "address": 1342862124,
        "size": 32,
        "access": "",
        "desc": "TX CH3 next dscr addr register",
        "fields": [
            {
                "name": "OUTLINK_DSCR_CH3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the next outlink descriptor address y."
            }
        ]
    },
    "1342862128": {
        "name": "OUT_DSCR_BF0_CH3",
        "address": 1342862128,
        "size": 32,
        "access": "",
        "desc": "TX CH3 last dscr addr register",
        "fields": [
            {
                "name": "OUTLINK_DSCR_BF0_CH3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the last outlink descriptor's next address y-1."
            }
        ]
    },
    "1342862132": {
        "name": "OUT_DSCR_BF1_CH3",
        "address": 1342862132,
        "size": 32,
        "access": "",
        "desc": "TX CH3 second-to-last dscr addr register",
        "fields": [
            {
                "name": "OUTLINK_DSCR_BF1_CH3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the second-to-last outlink descriptor's next address y-2."
            }
        ]
    },
    "1342862140": {
        "name": "OUT_ARB_CH3",
        "address": 1342862140,
        "size": 32,
        "access": "",
        "desc": "TX CH3 arb register",
        "fields": [
            {
                "name": "OUT_ARB_TOKEN_NUM_CH3",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Set the max number of token count of arbiter"
            },
            {
                "name": "EXTER_OUT_ARB_PRIORITY_CH3",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Set the priority of channel"
            }
        ]
    },
    "1342862184": {
        "name": "OUT_ETM_CONF_CH3",
        "address": 1342862184,
        "size": 32,
        "access": "",
        "desc": "TX CH3 ETM config register",
        "fields": [
            {
                "name": "OUT_ETM_EN_CH3",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to enable ETM task function"
            },
            {
                "name": "OUT_ETM_LOOP_EN_CH3",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "when this bit is 1, dscr can be processed after receiving a task"
            },
            {
                "name": "OUT_DSCR_TASK_MAK_CH3",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "ETM dscr_ready maximum cache numbers"
            }
        ]
    },
    "1342862192": {
        "name": "OUT_BUF_LEN_CH3",
        "address": 1342862192,
        "size": 32,
        "access": "",
        "desc": "tx CH3 buf len register",
        "fields": [
            {
                "name": "OUT_CMDFIFO_BUF_LEN_HB_CH3",
                "bitOffset": 0,
                "bitWidth": 13,
                "desc": "only for debug"
            }
        ]
    },
    "1342862196": {
        "name": "OUT_FIFO_BCNT_CH3",
        "address": 1342862196,
        "size": 32,
        "access": "",
        "desc": "tx CH3 fifo byte cnt register",
        "fields": [
            {
                "name": "OUT_CMDFIFO_OUTFIFO_BCNT_CH3",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "only for debug"
            }
        ]
    },
    "1342862200": {
        "name": "OUT_PUSH_BYTECNT_CH3",
        "address": 1342862200,
        "size": 32,
        "access": "",
        "desc": "tx CH3 push byte cnt register",
        "fields": [
            {
                "name": "OUT_CMDFIFO_PUSH_BYTECNT_CH3",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "only for debug"
            }
        ]
    },
    "1342862204": {
        "name": "OUT_XADDR_CH3",
        "address": 1342862204,
        "size": 32,
        "access": "",
        "desc": "tx CH3 xaddr register",
        "fields": [
            {
                "name": "OUT_CMDFIFO_XADDR_CH3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "only for debug"
            }
        ]
    },
    "1342862208": {
        "name": "OUT_BLOCK_BUF_LEN_CH3",
        "address": 1342862208,
        "size": 32,
        "access": "",
        "desc": "tx CH3 block buf len register",
        "fields": [
            {
                "name": "OUT_BLOCK_BUF_LEN_CH3",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "only for debug"
            }
        ]
    },
    "1342862336": {
        "name": "OUT_CONF0_CH4",
        "address": 1342862336,
        "size": 32,
        "access": "",
        "desc": "TX CH4 config0 register",
        "fields": [
            {
                "name": "OUT_AUTO_WRBACK_CH4",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to enable automatic outlink-writeback when all the data pointed by outlink descriptor has been received."
            },
            {
                "name": "OUT_EOF_MODE_CH4",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "EOF flag generation mode when receiving data. 1: EOF flag for Tx channel 0 is generated when data need to read has been popped from FIFO in DMA"
            },
            {
                "name": "OUTDSCR_BURST_EN_CH4",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to enable INCR burst transfer for Tx channel 0 reading link descriptor when accessing internal SRAM."
            },
            {
                "name": "OUT_ECC_AES_EN_CH4",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "When access address space is ecc/aes area, this bit should be set to 1. In this case, the start address of square should be 16-bit aligned. The width of square multiply byte number of one pixel should be 16-bit aligned."
            },
            {
                "name": "OUT_CHECK_OWNER_CH4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to enable checking the owner attribute of the link descriptor."
            },
            {
                "name": "OUT_MEM_BURST_LENGTH_CH4",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "Block size of Tx channel 4. 0: single      1: 16 bytes      2: 32 bytes    3: 64 bytes    4: 128 bytes"
            },
            {
                "name": "OUT_PAGE_BOUND_EN_CH4",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to make sure AXI read data don't cross the address boundary which define by mem_burst_length"
            },
            {
                "name": "OUT_ARB_WEIGHT_OPT_DIS_CH4",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to disable arbiter optimum weight function."
            }
        ]
    },
    "1342862340": {
        "name": "OUT_INT_RAW_CH4",
        "address": 1342862340,
        "size": 32,
        "access": "",
        "desc": "TX CH4  interrupt raw register",
        "fields": [
            {
                "name": "OUT_DONE_CH4_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been transmitted to peripherals for Tx channel 0."
            },
            {
                "name": "OUT_EOF_CH4_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been read from memory for Tx channel 0."
            },
            {
                "name": "OUT_DSCR_ERR_CH4_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when detecting outlink descriptor error, including owner error, the second and third word error of outlink descriptor for Tx channel 0."
            },
            {
                "name": "OUT_TOTAL_EOF_CH4_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when data corresponding a outlink (includes one link descriptor or few link descriptors) is transmitted out for Tx channel 0."
            },
            {
                "name": "OUTFIFO_OVF_L1_CH4_INT_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when fifo is overflow."
            },
            {
                "name": "OUTFIFO_UDF_L1_CH4_INT_RAW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when fifo is underflow."
            },
            {
                "name": "OUTFIFO_OVF_L2_CH4_INT_RAW",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when fifo is overflow."
            },
            {
                "name": "OUTFIFO_UDF_L2_CH4_INT_RAW",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when fifo is underflow."
            },
            {
                "name": "OUT_DSCR_TASK_OVF_CH4_INT_RAW",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when dscr ready task fifo is overflow."
            }
        ]
    },
    "1342862344": {
        "name": "OUT_INT_ENA_CH4",
        "address": 1342862344,
        "size": 32,
        "access": "",
        "desc": "TX CH4  interrupt ena register",
        "fields": [
            {
                "name": "OUT_DONE_CH4_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUT_DONE_CH_INT interrupt."
            },
            {
                "name": "OUT_EOF_CH4_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUT_EOF_CH_INT interrupt."
            },
            {
                "name": "OUT_DSCR_ERR_CH4_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUT_DSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "OUT_TOTAL_EOF_CH4_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUT_TOTAL_EOF_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_OVF_L1_CH4_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUTFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_UDF_L1_CH4_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUTFIFO_UDF_L1_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_OVF_L2_CH4_INT_ENA",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUTFIFO_OVF_L2_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_UDF_L2_CH4_INT_ENA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUTFIFO_UDF_L2_CH_INT interrupt."
            },
            {
                "name": "OUT_DSCR_TASK_OVF_CH4_INT_ENA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUT_DSCR_TASK_OVF_CH_INT interrupt."
            }
        ]
    },
    "1342862348": {
        "name": "OUT_INT_ST_CH4",
        "address": 1342862348,
        "size": 32,
        "access": "",
        "desc": "TX CH4  interrupt st register",
        "fields": [
            {
                "name": "OUT_DONE_CH4_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUT_DONE_CH_INT interrupt."
            },
            {
                "name": "OUT_EOF_CH4_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUT_EOF_CH_INT interrupt."
            },
            {
                "name": "OUT_DSCR_ERR_CH4_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUT_DSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "OUT_TOTAL_EOF_CH4_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUT_TOTAL_EOF_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_OVF_L1_CH4_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUTFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_UDF_L1_CH4_INT_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUTFIFO_UDF_L1_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_OVF_L2_CH4_INT_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUTFIFO_OVF_L2_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_UDF_L2_CH4_INT_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUTFIFO_UDF_L2_CH_INT interrupt."
            },
            {
                "name": "OUT_DSCR_TASK_OVF_CH4_INT_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUT_DSCR_TASK_OVF_CH_INT interrupt."
            }
        ]
    },
    "1342862352": {
        "name": "OUT_INT_CLR_CH4",
        "address": 1342862352,
        "size": 32,
        "access": "",
        "desc": "TX CH4  interrupt clr register",
        "fields": [
            {
                "name": "OUT_DONE_CH4_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUT_DONE_CH_INT interrupt."
            },
            {
                "name": "OUT_EOF_CH4_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUT_EOF_CH_INT interrupt."
            },
            {
                "name": "OUT_DSCR_ERR_CH4_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUT_DSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "OUT_TOTAL_EOF_CH4_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUT_TOTAL_EOF_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_OVF_L1_CH4_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUTFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_UDF_L1_CH4_INT_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUTFIFO_UDF_L1_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_OVF_L2_CH4_INT_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUTFIFO_OVF_L2_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_UDF_L2_CH4_INT_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUTFIFO_UDF_L2_CH_INT interrupt."
            },
            {
                "name": "OUT_DSCR_TASK_OVF_CH4_INT_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUT_DSCR_TASK_OVF_CH_INT interrupt."
            }
        ]
    },
    "1342862356": {
        "name": "OUTFIFO_STATUS_CH4",
        "address": 1342862356,
        "size": 32,
        "access": "",
        "desc": "TX CH4 outfifo status register",
        "fields": [
            {
                "name": "OUTFIFO_FULL_L2_CH4",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Tx FIFO full signal for Tx channel 2."
            },
            {
                "name": "OUTFIFO_EMPTY_L2_CH4",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Tx FIFO empty signal for Tx channel 2."
            },
            {
                "name": "OUTFIFO_CNT_L2_CH4",
                "bitOffset": 2,
                "bitWidth": 4,
                "desc": "The register stores the byte number of the data in Tx FIFO for Tx channel 2."
            },
            {
                "name": "OUTFIFO_FULL_L1_CH4",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Tx FIFO full signal for Tx channel 2."
            },
            {
                "name": "OUTFIFO_EMPTY_L1_CH4",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Tx FIFO empty signal for Tx channel 2."
            },
            {
                "name": "OUTFIFO_CNT_L1_CH4",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "The register stores the byte number of the data in Tx FIFO for Tx channel 2."
            },
            {
                "name": "OUTFIFO_FULL_L3_CH4",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Tx FIFO full signal for Tx channel 2."
            },
            {
                "name": "OUTFIFO_EMPTY_L3_CH4",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Tx FIFO empty signal for Tx channel 2."
            },
            {
                "name": "OUTFIFO_CNT_L3_CH4",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "The register stores the byte number of the data in Tx FIFO for Tx channel 2."
            }
        ]
    },
    "1342862360": {
        "name": "OUT_PUSH_CH4",
        "address": 1342862360,
        "size": 32,
        "access": "",
        "desc": "TX CH4 outfifo push register",
        "fields": [
            {
                "name": "OUTFIFO_WDATA_CH4",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "This register stores the data that need to be pushed into DMA Tx FIFO."
            },
            {
                "name": "OUTFIFO_PUSH_CH4",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Set this bit to push data into DMA Tx FIFO."
            }
        ]
    },
    "1342862364": {
        "name": "OUT_LINK_CONF_CH4",
        "address": 1342862364,
        "size": 32,
        "access": "",
        "desc": "TX CH4 out_link dscr ctrl register",
        "fields": [
            {
                "name": "OUTLINK_STOP_CH4",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Set this bit to stop dealing with the outlink descriptors."
            },
            {
                "name": "OUTLINK_START_CH4",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Set this bit to start dealing with the outlink descriptors."
            },
            {
                "name": "OUTLINK_RESTART_CH4",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Set this bit to restart a new outlink from the last address."
            },
            {
                "name": "OUTLINK_PARK_CH4",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "1: the outlink descriptor's FSM is in idle state.  0: the outlink descriptor's FSM is working."
            }
        ]
    },
    "1342862368": {
        "name": "OUT_LINK_ADDR_CH4",
        "address": 1342862368,
        "size": 32,
        "access": "",
        "desc": "TX CH4 out_link dscr addr register",
        "fields": [
            {
                "name": "OUTLINK_ADDR_CH4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register stores the first outlink descriptor's address."
            }
        ]
    },
    "1342862372": {
        "name": "OUT_STATE_CH4",
        "address": 1342862372,
        "size": 32,
        "access": "",
        "desc": "TX CH4 state register",
        "fields": [
            {
                "name": "OUTLINK_DSCR_ADDR_CH4",
                "bitOffset": 0,
                "bitWidth": 18,
                "desc": "This register stores the current outlink descriptor's address."
            },
            {
                "name": "OUT_DSCR_STATE_CH4",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "This register stores the current descriptor state machine state."
            },
            {
                "name": "OUT_STATE_CH4",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "This register stores the current control module state machine state."
            }
        ]
    },
    "1342862376": {
        "name": "OUT_EOF_DES_ADDR_CH4",
        "address": 1342862376,
        "size": 32,
        "access": "",
        "desc": "TX CH4 eof des addr register",
        "fields": [
            {
                "name": "OUT_EOF_DES_ADDR_CH4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register stores the address of the inlink descriptor when the EOF bit in this descriptor is 1."
            }
        ]
    },
    "1342862380": {
        "name": "OUT_DSCR_CH4",
        "address": 1342862380,
        "size": 32,
        "access": "",
        "desc": "TX CH4 next dscr addr register",
        "fields": [
            {
                "name": "OUTLINK_DSCR_CH4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the next outlink descriptor address y."
            }
        ]
    },
    "1342862384": {
        "name": "OUT_DSCR_BF0_CH4",
        "address": 1342862384,
        "size": 32,
        "access": "",
        "desc": "TX CH4 last dscr addr register",
        "fields": [
            {
                "name": "OUTLINK_DSCR_BF0_CH4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the last outlink descriptor's next address y-1."
            }
        ]
    },
    "1342862388": {
        "name": "OUT_DSCR_BF1_CH4",
        "address": 1342862388,
        "size": 32,
        "access": "",
        "desc": "TX CH4 second-to-last dscr addr register",
        "fields": [
            {
                "name": "OUTLINK_DSCR_BF1_CH4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the second-to-last outlink descriptor's next address y-2."
            }
        ]
    },
    "1342862396": {
        "name": "OUT_ARB_CH4",
        "address": 1342862396,
        "size": 32,
        "access": "",
        "desc": "TX CH4 arb register",
        "fields": [
            {
                "name": "OUT_ARB_TOKEN_NUM_CH4",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Set the max number of token count of arbiter"
            },
            {
                "name": "EXTER_OUT_ARB_PRIORITY_CH4",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Set the priority of channel"
            }
        ]
    },
    "1342862440": {
        "name": "OUT_ETM_CONF_CH4",
        "address": 1342862440,
        "size": 32,
        "access": "",
        "desc": "TX CH4 ETM config register",
        "fields": [
            {
                "name": "OUT_ETM_EN_CH4",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to enable ETM task function"
            },
            {
                "name": "OUT_ETM_LOOP_EN_CH4",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "when this bit is 1, dscr can be processed after receiving a task"
            },
            {
                "name": "OUT_DSCR_TASK_MAK_CH4",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "ETM dscr_ready maximum cache numbers"
            }
        ]
    },
    "1342862448": {
        "name": "OUT_BUF_LEN_CH4",
        "address": 1342862448,
        "size": 32,
        "access": "",
        "desc": "tx CH4 buf len register",
        "fields": [
            {
                "name": "OUT_CMDFIFO_BUF_LEN_HB_CH4",
                "bitOffset": 0,
                "bitWidth": 13,
                "desc": "only for debug"
            }
        ]
    },
    "1342862452": {
        "name": "OUT_FIFO_BCNT_CH4",
        "address": 1342862452,
        "size": 32,
        "access": "",
        "desc": "tx CH4 fifo byte cnt register",
        "fields": [
            {
                "name": "OUT_CMDFIFO_OUTFIFO_BCNT_CH4",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "only for debug"
            }
        ]
    },
    "1342862456": {
        "name": "OUT_PUSH_BYTECNT_CH4",
        "address": 1342862456,
        "size": 32,
        "access": "",
        "desc": "tx CH4 push byte cnt register",
        "fields": [
            {
                "name": "OUT_CMDFIFO_PUSH_BYTECNT_CH4",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "only for debug"
            }
        ]
    },
    "1342862460": {
        "name": "OUT_XADDR_CH4",
        "address": 1342862460,
        "size": 32,
        "access": "",
        "desc": "tx CH4 xaddr register",
        "fields": [
            {
                "name": "OUT_CMDFIFO_XADDR_CH4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "only for debug"
            }
        ]
    },
    "1342862464": {
        "name": "OUT_BLOCK_BUF_LEN_CH4",
        "address": 1342862464,
        "size": 32,
        "access": "",
        "desc": "tx CH4 block buf len register",
        "fields": [
            {
                "name": "OUT_BLOCK_BUF_LEN_CH4",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "only for debug"
            }
        ]
    },
    "1342862592": {
        "name": "IN_CONF0_CH0",
        "address": 1342862592,
        "size": 32,
        "access": "",
        "desc": "RX CH0 config0 register",
        "fields": [
            {
                "name": "INDSCR_BURST_EN_CH0",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to enable INCR burst transfer for Rx transmitting link descriptor when accessing SRAM."
            },
            {
                "name": "IN_ECC_AES_EN_CH0",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "When access address space is ecc/aes area, this bit should be set to 1. In this case, the start address of square should be 16-bit aligned. The width of square multiply byte number of one pixel should be 16-bit aligned."
            },
            {
                "name": "IN_CHECK_OWNER_CH0",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to enable checking the owner attribute of the link descriptor."
            },
            {
                "name": "IN_MEM_BURST_LENGTH_CH0",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "Block size of Rx channel 0. 0: single      1: 16 bytes      2: 32 bytes    3: 64 bytes    4: 128 bytes"
            },
            {
                "name": "IN_PAGE_BOUND_EN_CH0",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to make sure AXI write data don't cross the address boundary which define by mem_burst_length"
            },
            {
                "name": "IN_RST_CH0",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Write 1 then write 0 to this bit to reset Rx channel"
            },
            {
                "name": "IN_CMD_DISABLE_CH0",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Write 1 before reset and write 0 after reset"
            },
            {
                "name": "IN_ARB_WEIGHT_OPT_DIS_CH0",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to disable arbiter optimum weight function."
            }
        ]
    },
    "1342862596": {
        "name": "IN_INT_RAW_CH0",
        "address": 1342862596,
        "size": 32,
        "access": "",
        "desc": "RX CH0  interrupt raw register",
        "fields": [
            {
                "name": "IN_DONE_CH0_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been transmitted to peripherals for Rx channel 0."
            },
            {
                "name": "IN_SUC_EOF_CH0_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received and no data error is detected for Rx channel 0."
            },
            {
                "name": "IN_ERR_EOF_CH0_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received and data error is detected"
            },
            {
                "name": "IN_DSCR_ERR_CH0_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when detecting inlink descriptor error, including owner error, the second and third word error of inlink descriptor for Rx channel 0."
            },
            {
                "name": "INFIFO_OVF_L1_CH0_INT_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when fifo of Rx channel is overflow."
            },
            {
                "name": "INFIFO_UDF_L1_CH0_INT_RAW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when fifo of Rx channel is underflow."
            },
            {
                "name": "INFIFO_OVF_L2_CH0_INT_RAW",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when fifo of Rx channel is overflow."
            },
            {
                "name": "INFIFO_UDF_L2_CH0_INT_RAW",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when fifo of Rx channel is underflow."
            },
            {
                "name": "IN_DSCR_EMPTY_CH0_INT_RAW",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when the last descriptor is done but fifo also remain data."
            },
            {
                "name": "IN_DSCR_TASK_OVF_CH0_INT_RAW",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when dscr ready task fifo is overflow."
            }
        ]
    },
    "1342862600": {
        "name": "IN_INT_ENA_CH0",
        "address": 1342862600,
        "size": 32,
        "access": "",
        "desc": "RX CH0  interrupt ena register",
        "fields": [
            {
                "name": "IN_DONE_CH0_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_DONE_CH_INT interrupt."
            },
            {
                "name": "IN_SUC_EOF_CH0_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_SUC_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_ERR_EOF_CH0_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_ERR_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_ERR_CH0_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_DSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "INFIFO_OVF_L1_CH0_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the INFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "INFIFO_UDF_L1_CH0_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the INFIFO_UDF_L1_CH_INT interrupt."
            },
            {
                "name": "INFIFO_OVF_L2_CH0_INT_ENA",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the INFIFO_OVF_L2_CH_INT interrupt."
            },
            {
                "name": "INFIFO_UDF_L2_CH0_INT_ENA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the INFIFO_UDF_L2_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_EMPTY_CH0_INT_ENA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_DSCR_EMPTY_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_TASK_OVF_CH0_INT_ENA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_DSCR_TASK_OVF_CH_INT interrupt."
            }
        ]
    },
    "1342862604": {
        "name": "IN_INT_ST_CH0",
        "address": 1342862604,
        "size": 32,
        "access": "",
        "desc": "RX CH0  interrupt st register",
        "fields": [
            {
                "name": "IN_DONE_CH0_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_DONE_CH_INT interrupt."
            },
            {
                "name": "IN_SUC_EOF_CH0_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_SUC_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_ERR_EOF_CH0_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_ERR_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_ERR_CH0_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_DSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "INFIFO_OVF_L1_CH0_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the INFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "INFIFO_UDF_L1_CH0_INT_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the INFIFO_UDF_L1_CH_INT interrupt."
            },
            {
                "name": "INFIFO_OVF_L2_CH0_INT_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the INFIFO_OVF_L2_CH_INT interrupt."
            },
            {
                "name": "INFIFO_UDF_L2_CH0_INT_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the INFIFO_UDF_L2_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_EMPTY_CH0_INT_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_DSCR_EMPTY_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_TASK_OVF_CH0_INT_ST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_DSCR_TASK_OVF_CH_INT interrupt."
            }
        ]
    },
    "1342862608": {
        "name": "IN_INT_CLR_CH0",
        "address": 1342862608,
        "size": 32,
        "access": "",
        "desc": "RX CH0  interrupt clr register",
        "fields": [
            {
                "name": "IN_DONE_CH0_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to clear the IN_DONE_CH_INT interrupt."
            },
            {
                "name": "IN_SUC_EOF_CH0_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to clear the IN_SUC_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_ERR_EOF_CH0_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to clear the IN_ERR_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_ERR_CH0_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to clear the INDSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "INFIFO_OVF_L1_CH0_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to clear the INFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "INFIFO_UDF_L1_CH0_INT_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Set this bit to clear the INFIFO_UDF_L1_CH_INT interrupt."
            },
            {
                "name": "INFIFO_OVF_L2_CH0_INT_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Set this bit to clear the INFIFO_OVF_L2_CH_INT interrupt."
            },
            {
                "name": "INFIFO_UDF_L2_CH0_INT_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Set this bit to clear the INFIFO_UDF_L2_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_EMPTY_CH0_INT_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Set this bit to clear the IN_DSCR_EMPTY_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_TASK_OVF_CH0_INT_CLR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Set this bit to clear the IN_DSCR_TASK_OVF_CH_INT interrupt."
            }
        ]
    },
    "1342862612": {
        "name": "INFIFO_STATUS_CH0",
        "address": 1342862612,
        "size": 32,
        "access": "",
        "desc": "RX CH0 INFIFO status register",
        "fields": [
            {
                "name": "INFIFO_FULL_L2_CH0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rx FIFO full signal for Rx channel."
            },
            {
                "name": "INFIFO_EMPTY_L2_CH0",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Rx FIFO empty signal for Rx channel."
            },
            {
                "name": "INFIFO_CNT_L2_CH0",
                "bitOffset": 2,
                "bitWidth": 4,
                "desc": "The register stores the byte number of the data in Rx FIFO for Rx channel."
            },
            {
                "name": "INFIFO_FULL_L1_CH0",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Tx FIFO full signal for Tx channel 0."
            },
            {
                "name": "INFIFO_EMPTY_L1_CH0",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Tx FIFO empty signal for Tx channel 0."
            },
            {
                "name": "INFIFO_CNT_L1_CH0",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "The register stores the byte number of the data in Tx FIFO for Tx channel 0."
            },
            {
                "name": "INFIFO_FULL_L3_CH0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Tx FIFO full signal for Tx channel 0."
            },
            {
                "name": "INFIFO_EMPTY_L3_CH0",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Tx FIFO empty signal for Tx channel 0."
            },
            {
                "name": "INFIFO_CNT_L3_CH0",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "The register stores the 8byte number of the data in Tx FIFO for Tx channel 0."
            }
        ]
    },
    "1342862616": {
        "name": "IN_POP_CH0",
        "address": 1342862616,
        "size": 32,
        "access": "",
        "desc": "RX CH0 INFIFO pop register",
        "fields": [
            {
                "name": "INFIFO_RDATA_CH0",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "This register stores the data popping from DMA Rx FIFO."
            },
            {
                "name": "INFIFO_POP_CH0",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Set this bit to pop data from DMA Rx FIFO."
            }
        ]
    },
    "1342862620": {
        "name": "IN_LINK_CONF_CH0",
        "address": 1342862620,
        "size": 32,
        "access": "",
        "desc": "RX CH0 in_link dscr ctrl register",
        "fields": [
            {
                "name": "INLINK_AUTO_RET_CH0",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Set this bit to return to current inlink descriptor's address, when there are some errors in current receiving data."
            },
            {
                "name": "INLINK_STOP_CH0",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Set this bit to stop dealing with the inlink descriptors."
            },
            {
                "name": "INLINK_START_CH0",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Set this bit to start dealing with the inlink descriptors."
            },
            {
                "name": "INLINK_RESTART_CH0",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Set this bit to mount a new inlink descriptor."
            },
            {
                "name": "INLINK_PARK_CH0",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "1: the inlink descriptor's FSM is in idle state.  0: the inlink descriptor's FSM is working."
            }
        ]
    },
    "1342862624": {
        "name": "IN_LINK_ADDR_CH0",
        "address": 1342862624,
        "size": 32,
        "access": "",
        "desc": "RX CH0 in_link dscr addr register",
        "fields": [
            {
                "name": "INLINK_ADDR_CH0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register stores the first inlink descriptor's address."
            }
        ]
    },
    "1342862628": {
        "name": "IN_STATE_CH0",
        "address": 1342862628,
        "size": 32,
        "access": "",
        "desc": "RX CH0 state register",
        "fields": [
            {
                "name": "INLINK_DSCR_ADDR_CH0",
                "bitOffset": 0,
                "bitWidth": 18,
                "desc": "This register stores the current inlink descriptor's address."
            },
            {
                "name": "IN_DSCR_STATE_CH0",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "This register stores the current descriptor state machine state."
            },
            {
                "name": "IN_STATE_CH0",
                "bitOffset": 20,
                "bitWidth": 3,
                "desc": "This register stores the current control module state machine state."
            },
            {
                "name": "IN_RESET_AVAIL_CH0",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "This register indicate that if the channel reset is safety."
            }
        ]
    },
    "1342862632": {
        "name": "IN_SUC_EOF_DES_ADDR_CH0",
        "address": 1342862632,
        "size": 32,
        "access": "",
        "desc": "RX CH0 eof des addr register",
        "fields": [
            {
                "name": "IN_SUC_EOF_DES_ADDR_CH0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register stores the address of the inlink descriptor when the EOF bit in this descriptor is 1."
            }
        ]
    },
    "1342862636": {
        "name": "IN_ERR_EOF_DES_ADDR_CH0",
        "address": 1342862636,
        "size": 32,
        "access": "",
        "desc": "RX CH0 err eof des addr register",
        "fields": [
            {
                "name": "IN_ERR_EOF_DES_ADDR_CH0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register stores the address of the inlink descriptor when there are some errors in current receiving data."
            }
        ]
    },
    "1342862640": {
        "name": "IN_DSCR_CH0",
        "address": 1342862640,
        "size": 32,
        "access": "",
        "desc": "RX CH0 next dscr addr register",
        "fields": [
            {
                "name": "INLINK_DSCR_CH0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the next inlink descriptor address x."
            }
        ]
    },
    "1342862644": {
        "name": "IN_DSCR_BF0_CH0",
        "address": 1342862644,
        "size": 32,
        "access": "",
        "desc": "RX CH0 last dscr addr register",
        "fields": [
            {
                "name": "INLINK_DSCR_BF0_CH0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the last inlink descriptor's next address x-1."
            }
        ]
    },
    "1342862648": {
        "name": "IN_DSCR_BF1_CH0",
        "address": 1342862648,
        "size": 32,
        "access": "",
        "desc": "RX CH0 second-to-last dscr addr register",
        "fields": [
            {
                "name": "INLINK_DSCR_BF1_CH0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the second-to-last inlink descriptor's next address x-2."
            }
        ]
    },
    "1342862656": {
        "name": "IN_ARB_CH0",
        "address": 1342862656,
        "size": 32,
        "access": "",
        "desc": "RX CH0 arb register",
        "fields": [
            {
                "name": "IN_ARB_TOKEN_NUM_CH0",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Set the max number of token count of arbiter"
            },
            {
                "name": "EXTER_IN_ARB_PRIORITY_CH0",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Set the priority of channel"
            },
            {
                "name": "INTER_IN_ARB_PRIORITY_CH0",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "Set the priority of channel"
            }
        ]
    },
    "1342862664": {
        "name": "IN_RO_PD_CONF_CH0",
        "address": 1342862664,
        "size": 32,
        "access": "",
        "desc": "RX CH0 reorder power config register",
        "fields": [
            {
                "name": "IN_RO_RAM_CLK_FO_CH0",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "1: Force to open the clock and bypass the gate-clock when accessing the RAM in DMA. 0: A gate-clock will be used when accessing the RAM in DMA."
            }
        ]
    },
    "1342862700": {
        "name": "IN_ETM_CONF_CH0",
        "address": 1342862700,
        "size": 32,
        "access": "",
        "desc": "RX CH0 ETM config register",
        "fields": [
            {
                "name": "IN_ETM_EN_CH0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to enable ETM task function"
            },
            {
                "name": "IN_ETM_LOOP_EN_CH0",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "when this bit is 1, dscr can be processed after receiving a task"
            },
            {
                "name": "IN_DSCR_TASK_MAK_CH0",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "ETM dscr_ready maximum cache numbers"
            }
        ]
    },
    "1342862720": {
        "name": "IN_FIFO_CNT_CH0",
        "address": 1342862720,
        "size": 32,
        "access": "",
        "desc": "rx CH0 fifo cnt register",
        "fields": [
            {
                "name": "IN_CMDFIFO_INFIFO_CNT_CH0",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "only for debug"
            }
        ]
    },
    "1342862724": {
        "name": "IN_POP_DATA_CNT_CH0",
        "address": 1342862724,
        "size": 32,
        "access": "",
        "desc": "rx CH0 pop data cnt register",
        "fields": [
            {
                "name": "IN_CMDFIFO_POP_DATA_CNT_CH0",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "only for debug"
            }
        ]
    },
    "1342862728": {
        "name": "IN_XADDR_CH0",
        "address": 1342862728,
        "size": 32,
        "access": "",
        "desc": "rx CH0 xaddr register",
        "fields": [
            {
                "name": "IN_CMDFIFO_XADDR_CH0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "only for debug"
            }
        ]
    },
    "1342862732": {
        "name": "IN_BUF_HB_RCV_CH0",
        "address": 1342862732,
        "size": 32,
        "access": "",
        "desc": "rx CH0 buf len hb rcv register",
        "fields": [
            {
                "name": "IN_CMDFIFO_BUF_HB_RCV_CH0",
                "bitOffset": 0,
                "bitWidth": 29,
                "desc": "only for debug"
            }
        ]
    },
    "1342862848": {
        "name": "IN_CONF0_CH1",
        "address": 1342862848,
        "size": 32,
        "access": "",
        "desc": "RX CH1 config0 register",
        "fields": [
            {
                "name": "INDSCR_BURST_EN_CH1",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to enable INCR burst transfer for Rx transmitting link descriptor when accessing SRAM."
            },
            {
                "name": "IN_ECC_AES_EN_CH1",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "When access address space is ecc/aes area, this bit should be set to 1. In this case, the start address of square should be 16-bit aligned. The width of square multiply byte number of one pixel should be 16-bit aligned."
            },
            {
                "name": "IN_CHECK_OWNER_CH1",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to enable checking the owner attribute of the link descriptor."
            },
            {
                "name": "IN_MEM_BURST_LENGTH_CH1",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "Block size of Rx channel 1. 0: single      1: 16 bytes      2: 32 bytes    3: 64 bytes    4: 128 bytes"
            },
            {
                "name": "IN_PAGE_BOUND_EN_CH1",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to make sure AXI write data don't cross the address boundary which define by mem_burst_length"
            },
            {
                "name": "IN_RST_CH1",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Write 1 then write 0 to this bit to reset Rx channel"
            },
            {
                "name": "IN_CMD_DISABLE_CH1",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Write 1 before reset and write 0 after reset"
            },
            {
                "name": "IN_ARB_WEIGHT_OPT_DIS_CH1",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to disable arbiter optimum weight function."
            }
        ]
    },
    "1342862852": {
        "name": "IN_INT_RAW_CH1",
        "address": 1342862852,
        "size": 32,
        "access": "",
        "desc": "RX CH1  interrupt raw register",
        "fields": [
            {
                "name": "IN_DONE_CH1_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been transmitted to peripherals for Rx channel 1."
            },
            {
                "name": "IN_SUC_EOF_CH1_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received and no data error is detected for Rx channel 1."
            },
            {
                "name": "IN_ERR_EOF_CH1_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received and data error is detected"
            },
            {
                "name": "IN_DSCR_ERR_CH1_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when detecting inlink descriptor error, including owner error, the second and third word error of inlink descriptor for Rx channel 1."
            },
            {
                "name": "INFIFO_OVF_L1_CH1_INT_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "This raw interrupt bit turns to high level when fifo of Rx channel is overflow."
            },
            {
                "name": "INFIFO_UDF_L1_CH1_INT_RAW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "This raw interrupt bit turns to high level when fifo of Rx channel is underflow."
            },
            {
                "name": "INFIFO_OVF_L2_CH1_INT_RAW",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "This raw interrupt bit turns to high level when fifo of Rx channel is overflow."
            },
            {
                "name": "INFIFO_UDF_L2_CH1_INT_RAW",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "This raw interrupt bit turns to high level when fifo of Rx channel is underflow."
            },
            {
                "name": "IN_DSCR_EMPTY_CH1_INT_RAW",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when the last descriptor is done but fifo also remain data."
            },
            {
                "name": "IN_DSCR_TASK_OVF_CH1_INT_RAW",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when dscr ready task fifo is overflow."
            }
        ]
    },
    "1342862856": {
        "name": "IN_INT_ENA_CH1",
        "address": 1342862856,
        "size": 32,
        "access": "",
        "desc": "RX CH1  interrupt ena register",
        "fields": [
            {
                "name": "IN_DONE_CH1_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_DONE_CH_INT interrupt."
            },
            {
                "name": "IN_SUC_EOF_CH1_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_SUC_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_ERR_EOF_CH1_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_ERR_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_ERR_CH1_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_DSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "INFIFO_OVF_L1_CH1_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the INFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "INFIFO_UDF_L1_CH1_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the INFIFO_UDF_L1_CH_INT interrupt."
            },
            {
                "name": "INFIFO_OVF_L2_CH1_INT_ENA",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the INFIFO_OVF_L2_CH_INT interrupt."
            },
            {
                "name": "INFIFO_UDF_L2_CH1_INT_ENA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the INFIFO_UDF_L2_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_EMPTY_CH1_INT_ENA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_DSCR_EMPTY_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_TASK_OVF_CH1_INT_ENA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_DSCR_TASK_OVF_CH_INT interrupt."
            }
        ]
    },
    "1342862860": {
        "name": "IN_INT_ST_CH1",
        "address": 1342862860,
        "size": 32,
        "access": "",
        "desc": "RX CH1  interrupt st register",
        "fields": [
            {
                "name": "IN_DONE_CH1_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_DONE_CH_INT interrupt."
            },
            {
                "name": "IN_SUC_EOF_CH1_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_SUC_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_ERR_EOF_CH1_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_ERR_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_ERR_CH1_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_DSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "INFIFO_OVF_L1_CH1_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the INFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "INFIFO_UDF_L1_CH1_INT_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the INFIFO_UDF_L1_CH_INT interrupt."
            },
            {
                "name": "INFIFO_OVF_L2_CH1_INT_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the INFIFO_OVF_L2_CH_INT interrupt."
            },
            {
                "name": "INFIFO_UDF_L2_CH1_INT_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the INFIFO_UDF_L2_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_EMPTY_CH1_INT_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_DSCR_EMPTY_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_TASK_OVF_CH1_INT_ST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_DSCR_TASK_OVF_CH_INT interrupt."
            }
        ]
    },
    "1342862864": {
        "name": "IN_INT_CLR_CH1",
        "address": 1342862864,
        "size": 32,
        "access": "",
        "desc": "RX CH1  interrupt clr register",
        "fields": [
            {
                "name": "IN_DONE_CH1_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to clear the IN_DONE_CH_INT interrupt."
            },
            {
                "name": "IN_SUC_EOF_CH1_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to clear the IN_SUC_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_ERR_EOF_CH1_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to clear the IN_ERR_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_ERR_CH1_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to clear the INDSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "INFIFO_OVF_L1_CH1_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to clear the INFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "INFIFO_UDF_L1_CH1_INT_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Set this bit to clear the INFIFO_UDF_L1_CH_INT interrupt."
            },
            {
                "name": "INFIFO_OVF_L2_CH1_INT_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Set this bit to clear the INFIFO_OVF_L2_CH_INT interrupt."
            },
            {
                "name": "INFIFO_UDF_L2_CH1_INT_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Set this bit to clear the INFIFO_UDF_L2_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_EMPTY_CH1_INT_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Set this bit to clear the IN_DSCR_EMPTY_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_TASK_OVF_CH1_INT_CLR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Set this bit to clear the IN_DSCR_TASK_OVF_CH_INT interrupt."
            }
        ]
    },
    "1342862868": {
        "name": "INFIFO_STATUS_CH1",
        "address": 1342862868,
        "size": 32,
        "access": "",
        "desc": "RX CH1 INFIFO status register",
        "fields": [
            {
                "name": "INFIFO_FULL_L2_CH1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rx FIFO full signal for Rx channel."
            },
            {
                "name": "INFIFO_EMPTY_L2_CH1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Rx FIFO empty signal for Rx channel."
            },
            {
                "name": "INFIFO_CNT_L2_CH1",
                "bitOffset": 2,
                "bitWidth": 4,
                "desc": "The register stores the byte number of the data in Rx FIFO for Rx channel."
            },
            {
                "name": "INFIFO_FULL_L1_CH1",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Tx FIFO full signal for Tx channel 1."
            },
            {
                "name": "INFIFO_EMPTY_L1_CH1",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Tx FIFO empty signal for Tx channel 1."
            },
            {
                "name": "INFIFO_CNT_L1_CH1",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "The register stores the byte number of the data in Tx FIFO for Tx channel 1."
            },
            {
                "name": "INFIFO_FULL_L3_CH1",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Tx FIFO full signal for Tx channel 1."
            },
            {
                "name": "INFIFO_EMPTY_L3_CH1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Tx FIFO empty signal for Tx channel 1."
            },
            {
                "name": "INFIFO_CNT_L3_CH1",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "The register stores the byte number of the data in Tx FIFO for Tx channel 1."
            }
        ]
    },
    "1342862872": {
        "name": "IN_POP_CH1",
        "address": 1342862872,
        "size": 32,
        "access": "",
        "desc": "RX CH1 INFIFO pop register",
        "fields": [
            {
                "name": "INFIFO_RDATA_CH1",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "This register stores the data popping from DMA Rx FIFO."
            },
            {
                "name": "INFIFO_POP_CH1",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Set this bit to pop data from DMA Rx FIFO."
            }
        ]
    },
    "1342862876": {
        "name": "IN_LINK_CONF_CH1",
        "address": 1342862876,
        "size": 32,
        "access": "",
        "desc": "RX CH1 in_link dscr ctrl register",
        "fields": [
            {
                "name": "INLINK_AUTO_RET_CH1",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Set this bit to return to current inlink descriptor's address, when there are some errors in current receiving data."
            },
            {
                "name": "INLINK_STOP_CH1",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Set this bit to stop dealing with the inlink descriptors."
            },
            {
                "name": "INLINK_START_CH1",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Set this bit to start dealing with the inlink descriptors."
            },
            {
                "name": "INLINK_RESTART_CH1",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Set this bit to mount a new inlink descriptor."
            },
            {
                "name": "INLINK_PARK_CH1",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "1: the inlink descriptor's FSM is in idle state.  0: the inlink descriptor's FSM is working."
            }
        ]
    },
    "1342862880": {
        "name": "IN_LINK_ADDR_CH1",
        "address": 1342862880,
        "size": 32,
        "access": "",
        "desc": "RX CH1 in_link dscr addr register",
        "fields": [
            {
                "name": "INLINK_ADDR_CH1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register stores the first inlink descriptor's address."
            }
        ]
    },
    "1342862884": {
        "name": "IN_STATE_CH1",
        "address": 1342862884,
        "size": 32,
        "access": "",
        "desc": "RX CH1 state register",
        "fields": [
            {
                "name": "INLINK_DSCR_ADDR_CH1",
                "bitOffset": 0,
                "bitWidth": 18,
                "desc": "This register stores the current inlink descriptor's address."
            },
            {
                "name": "IN_DSCR_STATE_CH1",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "This register stores the current descriptor state machine state."
            },
            {
                "name": "IN_STATE_CH1",
                "bitOffset": 20,
                "bitWidth": 3,
                "desc": "This register stores the current control module state machine state."
            },
            {
                "name": "IN_RESET_AVAIL_CH1",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "This register indicate that if the channel reset is safety."
            }
        ]
    },
    "1342862888": {
        "name": "IN_SUC_EOF_DES_ADDR_CH1",
        "address": 1342862888,
        "size": 32,
        "access": "",
        "desc": "RX CH1 eof des addr register",
        "fields": [
            {
                "name": "IN_SUC_EOF_DES_ADDR_CH1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register stores the address of the inlink descriptor when the EOF bit in this descriptor is 1."
            }
        ]
    },
    "1342862892": {
        "name": "IN_ERR_EOF_DES_ADDR_CH1",
        "address": 1342862892,
        "size": 32,
        "access": "",
        "desc": "RX CH1 err eof des addr register",
        "fields": [
            {
                "name": "IN_ERR_EOF_DES_ADDR_CH1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register stores the address of the inlink descriptor when there are some errors in current receiving data."
            }
        ]
    },
    "1342862896": {
        "name": "IN_DSCR_CH1",
        "address": 1342862896,
        "size": 32,
        "access": "",
        "desc": "RX CH1 next dscr addr register",
        "fields": [
            {
                "name": "INLINK_DSCR_CH1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the next inlink descriptor address x."
            }
        ]
    },
    "1342862900": {
        "name": "IN_DSCR_BF0_CH1",
        "address": 1342862900,
        "size": 32,
        "access": "",
        "desc": "RX CH1 last dscr addr register",
        "fields": [
            {
                "name": "INLINK_DSCR_BF0_CH1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the last inlink descriptor's next address x-1."
            }
        ]
    },
    "1342862904": {
        "name": "IN_DSCR_BF1_CH1",
        "address": 1342862904,
        "size": 32,
        "access": "",
        "desc": "RX CH1 second-to-last dscr addr register",
        "fields": [
            {
                "name": "INLINK_DSCR_BF1_CH1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the second-to-last inlink descriptor's next address x-2."
            }
        ]
    },
    "1342862912": {
        "name": "IN_ARB_CH1",
        "address": 1342862912,
        "size": 32,
        "access": "",
        "desc": "RX CH1 arb register",
        "fields": [
            {
                "name": "IN_ARB_TOKEN_NUM_CH1",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Set the max number of token count of arbiter"
            },
            {
                "name": "EXTER_IN_ARB_PRIORITY_CH1",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Set the priority of channel"
            },
            {
                "name": "INTER_IN_ARB_PRIORITY_CH1",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "Set the priority of channel"
            }
        ]
    },
    "1342862920": {
        "name": "IN_ETM_CONF_CH1",
        "address": 1342862920,
        "size": 32,
        "access": "",
        "desc": "RX CH1 ETM config register",
        "fields": [
            {
                "name": "IN_ETM_EN_CH1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to enable ETM task function"
            },
            {
                "name": "IN_ETM_LOOP_EN_CH1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "when this bit is 1, dscr can be processed after receiving a task"
            },
            {
                "name": "IN_DSCR_TASK_MAK_CH1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "ETM dscr_ready maximum cache numbers"
            }
        ]
    },
    "1342862976": {
        "name": "IN_FIFO_CNT_CH1",
        "address": 1342862976,
        "size": 32,
        "access": "",
        "desc": "rx CH1 fifo cnt register",
        "fields": [
            {
                "name": "IN_CMDFIFO_INFIFO_CNT_CH1",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "only for debug"
            }
        ]
    },
    "1342862980": {
        "name": "IN_POP_DATA_CNT_CH1",
        "address": 1342862980,
        "size": 32,
        "access": "",
        "desc": "rx CH1 pop data cnt register",
        "fields": [
            {
                "name": "IN_CMDFIFO_POP_DATA_CNT_CH1",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "only for debug"
            }
        ]
    },
    "1342862984": {
        "name": "IN_XADDR_CH1",
        "address": 1342862984,
        "size": 32,
        "access": "",
        "desc": "rx CH1 xaddr register",
        "fields": [
            {
                "name": "IN_CMDFIFO_XADDR_CH1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "only for debug"
            }
        ]
    },
    "1342862988": {
        "name": "IN_BUF_HB_RCV_CH1",
        "address": 1342862988,
        "size": 32,
        "access": "",
        "desc": "rx CH1 buf len hb rcv register",
        "fields": [
            {
                "name": "IN_CMDFIFO_BUF_HB_RCV_CH1",
                "bitOffset": 0,
                "bitWidth": 29,
                "desc": "only for debug"
            }
        ]
    },
    "1342863104": {
        "name": "IN_CONF0_CH2",
        "address": 1342863104,
        "size": 32,
        "access": "",
        "desc": "RX CH2 config0 register",
        "fields": [
            {
                "name": "INDSCR_BURST_EN_CH2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to enable INCR burst transfer for Rx transmitting link descriptor when accessing SRAM."
            },
            {
                "name": "IN_ECC_AES_EN_CH2",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "When access address space is ecc/aes area, this bit should be set to 1. In this case, the start address of square should be 16-bit aligned. The width of square multiply byte number of one pixel should be 16-bit aligned."
            },
            {
                "name": "IN_CHECK_OWNER_CH2",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to enable checking the owner attribute of the link descriptor."
            },
            {
                "name": "IN_MEM_BURST_LENGTH_CH2",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "Block size of Rx channel 2. 0: single      1: 16 bytes      2: 32 bytes    3: 64 bytes    4: 128 bytes"
            },
            {
                "name": "IN_PAGE_BOUND_EN_CH2",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to make sure AXI write data don't cross the address boundary which define by mem_burst_length"
            },
            {
                "name": "IN_RST_CH2",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Write 1 then write 0 to this bit to reset Rx channel"
            },
            {
                "name": "IN_CMD_DISABLE_CH2",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Write 1 before reset and write 0 after reset"
            },
            {
                "name": "IN_ARB_WEIGHT_OPT_DIS_CH2",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to disable arbiter optimum weight function."
            }
        ]
    },
    "1342863108": {
        "name": "IN_INT_RAW_CH2",
        "address": 1342863108,
        "size": 32,
        "access": "",
        "desc": "RX CH2  interrupt raw register",
        "fields": [
            {
                "name": "IN_DONE_CH2_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been transmitted to peripherals for Rx channel 1."
            },
            {
                "name": "IN_SUC_EOF_CH2_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received and no data error is detected for Rx channel 1."
            },
            {
                "name": "IN_ERR_EOF_CH2_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received and data error is detected"
            },
            {
                "name": "IN_DSCR_ERR_CH2_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when detecting inlink descriptor error, including owner error, the second and third word error of inlink descriptor for Rx channel 1."
            },
            {
                "name": "INFIFO_OVF_L1_CH2_INT_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "This raw interrupt bit turns to high level when fifo of Rx channel is overflow."
            },
            {
                "name": "INFIFO_UDF_L1_CH2_INT_RAW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "This raw interrupt bit turns to high level when fifo of Rx channel is underflow."
            },
            {
                "name": "INFIFO_OVF_L2_CH2_INT_RAW",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "This raw interrupt bit turns to high level when fifo of Rx channel is overflow."
            },
            {
                "name": "INFIFO_UDF_L2_CH2_INT_RAW",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "This raw interrupt bit turns to high level when fifo of Rx channel is underflow."
            },
            {
                "name": "IN_DSCR_EMPTY_CH2_INT_RAW",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when the last descriptor is done but fifo also remain data."
            },
            {
                "name": "IN_DSCR_TASK_OVF_CH2_INT_RAW",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when dscr ready task fifo is overflow."
            }
        ]
    },
    "1342863112": {
        "name": "IN_INT_ENA_CH2",
        "address": 1342863112,
        "size": 32,
        "access": "",
        "desc": "RX CH2  interrupt ena register",
        "fields": [
            {
                "name": "IN_DONE_CH2_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_DONE_CH_INT interrupt."
            },
            {
                "name": "IN_SUC_EOF_CH2_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_SUC_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_ERR_EOF_CH2_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_ERR_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_ERR_CH2_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_DSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "INFIFO_OVF_L1_CH2_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the INFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "INFIFO_UDF_L1_CH2_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the INFIFO_UDF_L1_CH_INT interrupt."
            },
            {
                "name": "INFIFO_OVF_L2_CH2_INT_ENA",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the INFIFO_OVF_L2_CH_INT interrupt."
            },
            {
                "name": "INFIFO_UDF_L2_CH2_INT_ENA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the INFIFO_UDF_L2_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_EMPTY_CH2_INT_ENA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_DSCR_EMPTY_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_TASK_OVF_CH2_INT_ENA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_DSCR_TASK_OVF_CH_INT interrupt."
            }
        ]
    },
    "1342863116": {
        "name": "IN_INT_ST_CH2",
        "address": 1342863116,
        "size": 32,
        "access": "",
        "desc": "RX CH2  interrupt st register",
        "fields": [
            {
                "name": "IN_DONE_CH2_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_DONE_CH_INT interrupt."
            },
            {
                "name": "IN_SUC_EOF_CH2_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_SUC_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_ERR_EOF_CH2_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_ERR_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_ERR_CH2_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_DSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "INFIFO_OVF_L1_CH2_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the INFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "INFIFO_UDF_L1_CH2_INT_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the INFIFO_UDF_L1_CH_INT interrupt."
            },
            {
                "name": "INFIFO_OVF_L2_CH2_INT_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the INFIFO_OVF_L2_CH_INT interrupt."
            },
            {
                "name": "INFIFO_UDF_L2_CH2_INT_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the INFIFO_UDF_L2_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_EMPTY_CH2_INT_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_DSCR_EMPTY_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_TASK_OVF_CH2_INT_ST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_DSCR_TASK_OVF_CH_INT interrupt."
            }
        ]
    },
    "1342863120": {
        "name": "IN_INT_CLR_CH2",
        "address": 1342863120,
        "size": 32,
        "access": "",
        "desc": "RX CH2  interrupt clr register",
        "fields": [
            {
                "name": "IN_DONE_CH2_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to clear the IN_DONE_CH_INT interrupt."
            },
            {
                "name": "IN_SUC_EOF_CH2_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to clear the IN_SUC_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_ERR_EOF_CH2_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to clear the IN_ERR_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_ERR_CH2_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to clear the INDSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "INFIFO_OVF_L1_CH2_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to clear the INFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "INFIFO_UDF_L1_CH2_INT_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Set this bit to clear the INFIFO_UDF_L1_CH_INT interrupt."
            },
            {
                "name": "INFIFO_OVF_L2_CH2_INT_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Set this bit to clear the INFIFO_OVF_L2_CH_INT interrupt."
            },
            {
                "name": "INFIFO_UDF_L2_CH2_INT_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Set this bit to clear the INFIFO_UDF_L2_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_EMPTY_CH2_INT_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Set this bit to clear the IN_DSCR_EMPTY_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_TASK_OVF_CH2_INT_CLR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Set this bit to clear the IN_DSCR_TASK_OVF_CH_INT interrupt."
            }
        ]
    },
    "1342863124": {
        "name": "INFIFO_STATUS_CH2",
        "address": 1342863124,
        "size": 32,
        "access": "",
        "desc": "RX CH2 INFIFO status register",
        "fields": [
            {
                "name": "INFIFO_FULL_L2_CH2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rx FIFO full signal for Rx channel."
            },
            {
                "name": "INFIFO_EMPTY_L2_CH2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Rx FIFO empty signal for Rx channel."
            },
            {
                "name": "INFIFO_CNT_L2_CH2",
                "bitOffset": 2,
                "bitWidth": 4,
                "desc": "The register stores the byte number of the data in Rx FIFO for Rx channel."
            },
            {
                "name": "INFIFO_FULL_L1_CH2",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Tx FIFO full signal for Tx channel 1."
            },
            {
                "name": "INFIFO_EMPTY_L1_CH2",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Tx FIFO empty signal for Tx channel 1."
            },
            {
                "name": "INFIFO_CNT_L1_CH2",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "The register stores the byte number of the data in Tx FIFO for Tx channel 1."
            },
            {
                "name": "INFIFO_FULL_L3_CH2",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Tx FIFO full signal for Tx channel 1."
            },
            {
                "name": "INFIFO_EMPTY_L3_CH2",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Tx FIFO empty signal for Tx channel 1."
            },
            {
                "name": "INFIFO_CNT_L3_CH2",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "The register stores the byte number of the data in Tx FIFO for Tx channel 1."
            }
        ]
    },
    "1342863128": {
        "name": "IN_POP_CH2",
        "address": 1342863128,
        "size": 32,
        "access": "",
        "desc": "RX CH2 INFIFO pop register",
        "fields": [
            {
                "name": "INFIFO_RDATA_CH2",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "This register stores the data popping from DMA Rx FIFO."
            },
            {
                "name": "INFIFO_POP_CH2",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Set this bit to pop data from DMA Rx FIFO."
            }
        ]
    },
    "1342863132": {
        "name": "IN_LINK_CONF_CH2",
        "address": 1342863132,
        "size": 32,
        "access": "",
        "desc": "RX CH2 in_link dscr ctrl register",
        "fields": [
            {
                "name": "INLINK_AUTO_RET_CH2",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Set this bit to return to current inlink descriptor's address, when there are some errors in current receiving data."
            },
            {
                "name": "INLINK_STOP_CH2",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Set this bit to stop dealing with the inlink descriptors."
            },
            {
                "name": "INLINK_START_CH2",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Set this bit to start dealing with the inlink descriptors."
            },
            {
                "name": "INLINK_RESTART_CH2",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Set this bit to mount a new inlink descriptor."
            },
            {
                "name": "INLINK_PARK_CH2",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "1: the inlink descriptor's FSM is in idle state.  0: the inlink descriptor's FSM is working."
            }
        ]
    },
    "1342863136": {
        "name": "IN_LINK_ADDR_CH2",
        "address": 1342863136,
        "size": 32,
        "access": "",
        "desc": "RX CH2 in_link dscr addr register",
        "fields": [
            {
                "name": "INLINK_ADDR_CH2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register stores the first inlink descriptor's address."
            }
        ]
    },
    "1342863140": {
        "name": "IN_STATE_CH2",
        "address": 1342863140,
        "size": 32,
        "access": "",
        "desc": "RX CH2 state register",
        "fields": [
            {
                "name": "INLINK_DSCR_ADDR_CH2",
                "bitOffset": 0,
                "bitWidth": 18,
                "desc": "This register stores the current inlink descriptor's address."
            },
            {
                "name": "IN_DSCR_STATE_CH2",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "This register stores the current descriptor state machine state."
            },
            {
                "name": "IN_STATE_CH2",
                "bitOffset": 20,
                "bitWidth": 3,
                "desc": "This register stores the current control module state machine state."
            },
            {
                "name": "IN_RESET_AVAIL_CH2",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "This register indicate that if the channel reset is safety."
            }
        ]
    },
    "1342863144": {
        "name": "IN_SUC_EOF_DES_ADDR_CH2",
        "address": 1342863144,
        "size": 32,
        "access": "",
        "desc": "RX CH2 eof des addr register",
        "fields": [
            {
                "name": "IN_SUC_EOF_DES_ADDR_CH2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register stores the address of the inlink descriptor when the EOF bit in this descriptor is 1."
            }
        ]
    },
    "1342863148": {
        "name": "IN_ERR_EOF_DES_ADDR_CH2",
        "address": 1342863148,
        "size": 32,
        "access": "",
        "desc": "RX CH2 err eof des addr register",
        "fields": [
            {
                "name": "IN_ERR_EOF_DES_ADDR_CH2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register stores the address of the inlink descriptor when there are some errors in current receiving data."
            }
        ]
    },
    "1342863152": {
        "name": "IN_DSCR_CH2",
        "address": 1342863152,
        "size": 32,
        "access": "",
        "desc": "RX CH2 next dscr addr register",
        "fields": [
            {
                "name": "INLINK_DSCR_CH2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the next inlink descriptor address x."
            }
        ]
    },
    "1342863156": {
        "name": "IN_DSCR_BF0_CH2",
        "address": 1342863156,
        "size": 32,
        "access": "",
        "desc": "RX CH2 last dscr addr register",
        "fields": [
            {
                "name": "INLINK_DSCR_BF0_CH2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the last inlink descriptor's next address x-1."
            }
        ]
    },
    "1342863160": {
        "name": "IN_DSCR_BF1_CH2",
        "address": 1342863160,
        "size": 32,
        "access": "",
        "desc": "RX CH2 second-to-last dscr addr register",
        "fields": [
            {
                "name": "INLINK_DSCR_BF1_CH2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the second-to-last inlink descriptor's next address x-2."
            }
        ]
    },
    "1342863168": {
        "name": "IN_ARB_CH2",
        "address": 1342863168,
        "size": 32,
        "access": "",
        "desc": "RX CH2 arb register",
        "fields": [
            {
                "name": "IN_ARB_TOKEN_NUM_CH2",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Set the max number of token count of arbiter"
            },
            {
                "name": "INTER_IN_ARB_PRIORITY_CH2",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "Set the priority of channel"
            }
        ]
    },
    "1342863176": {
        "name": "IN_ETM_CONF_CH2",
        "address": 1342863176,
        "size": 32,
        "access": "",
        "desc": "RX CH2 ETM config register",
        "fields": [
            {
                "name": "IN_ETM_EN_CH2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to enable ETM task function"
            },
            {
                "name": "IN_ETM_LOOP_EN_CH2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "when this bit is 1, dscr can be processed after receiving a task"
            },
            {
                "name": "IN_DSCR_TASK_MAK_CH2",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "ETM dscr_ready maximum cache numbers"
            }
        ]
    },
    "1342863232": {
        "name": "IN_FIFO_CNT_CH2",
        "address": 1342863232,
        "size": 32,
        "access": "",
        "desc": "rx CH2 fifo cnt register",
        "fields": [
            {
                "name": "IN_CMDFIFO_INFIFO_CNT_CH2",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "only for debug"
            }
        ]
    },
    "1342863236": {
        "name": "IN_POP_DATA_CNT_CH2",
        "address": 1342863236,
        "size": 32,
        "access": "",
        "desc": "rx CH2 pop data cnt register",
        "fields": [
            {
                "name": "IN_CMDFIFO_POP_DATA_CNT_CH2",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "only for debug"
            }
        ]
    },
    "1342863240": {
        "name": "IN_XADDR_CH2",
        "address": 1342863240,
        "size": 32,
        "access": "",
        "desc": "rx CH2 xaddr register",
        "fields": [
            {
                "name": "IN_CMDFIFO_XADDR_CH2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "only for debug"
            }
        ]
    },
    "1342863244": {
        "name": "IN_BUF_HB_RCV_CH2",
        "address": 1342863244,
        "size": 32,
        "access": "",
        "desc": "rx CH2 buf len hb rcv register",
        "fields": [
            {
                "name": "IN_CMDFIFO_BUF_HB_RCV_CH2",
                "bitOffset": 0,
                "bitWidth": 29,
                "desc": "only for debug"
            }
        ]
    },
    "1342863360": {
        "name": "IN_CONF0_CH3",
        "address": 1342863360,
        "size": 32,
        "access": "",
        "desc": "RX CH3 config0 register",
        "fields": [
            {
                "name": "INDSCR_BURST_EN_CH3",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to enable INCR burst transfer for Rx transmitting link descriptor when accessing SRAM."
            },
            {
                "name": "IN_ECC_AES_EN_CH3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "When access address space is ecc/aes area, this bit should be set to 1. In this case, the start address of square should be 16-bit aligned. The width of square multiply byte number of one pixel should be 16-bit aligned."
            },
            {
                "name": "IN_CHECK_OWNER_CH3",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to enable checking the owner attribute of the link descriptor."
            },
            {
                "name": "IN_MEM_BURST_LENGTH_CH3",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "Block size of Rx channel 1. 0: single      1: 16 bytes      2: 32 bytes    3: 64 bytes    4: 128 bytes"
            },
            {
                "name": "IN_PAGE_BOUND_EN_CH3",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to make sure AXI write data don't cross the address boundary which define by mem_burst_length"
            },
            {
                "name": "IN_RST_CH3",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Write 1 then write 0 to this bit to reset Rx channel"
            },
            {
                "name": "IN_CMD_DISABLE_CH3",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Write 1 before reset and write 0 after reset"
            },
            {
                "name": "IN_ARB_WEIGHT_OPT_DIS_CH3",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to disable arbiter optimum weight function."
            }
        ]
    },
    "1342863364": {
        "name": "IN_INT_RAW_CH3",
        "address": 1342863364,
        "size": 32,
        "access": "",
        "desc": "RX CH3  interrupt raw register",
        "fields": [
            {
                "name": "IN_DONE_CH3_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been transmitted to peripherals for Rx channel 1."
            },
            {
                "name": "IN_SUC_EOF_CH3_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received and no data error is detected for Rx channel 1."
            },
            {
                "name": "IN_ERR_EOF_CH3_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received and data error is detected"
            },
            {
                "name": "IN_DSCR_ERR_CH3_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when detecting inlink descriptor error, including owner error, the second and third word error of inlink descriptor for Rx channel 1."
            },
            {
                "name": "INFIFO_OVF_L1_CH3_INT_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "This raw interrupt bit turns to high level when fifo of Rx channel is overflow."
            },
            {
                "name": "INFIFO_UDF_L1_CH3_INT_RAW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "This raw interrupt bit turns to high level when fifo of Rx channel is underflow."
            },
            {
                "name": "INFIFO_OVF_L2_CH3_INT_RAW",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "This raw interrupt bit turns to high level when fifo of Rx channel is overflow."
            },
            {
                "name": "INFIFO_UDF_L2_CH3_INT_RAW",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "This raw interrupt bit turns to high level when fifo of Rx channel is underflow."
            },
            {
                "name": "IN_DSCR_EMPTY_CH3_INT_RAW",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when the last descriptor is done but fifo also remain data."
            },
            {
                "name": "IN_DSCR_TASK_OVF_CH3_INT_RAW",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when dscr ready task fifo is overflow."
            }
        ]
    },
    "1342863368": {
        "name": "IN_INT_ENA_CH3",
        "address": 1342863368,
        "size": 32,
        "access": "",
        "desc": "RX CH3  interrupt ena register",
        "fields": [
            {
                "name": "IN_DONE_CH3_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_DONE_CH_INT interrupt."
            },
            {
                "name": "IN_SUC_EOF_CH3_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_SUC_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_ERR_EOF_CH3_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_ERR_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_ERR_CH3_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_DSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "INFIFO_OVF_L1_CH3_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the INFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "INFIFO_UDF_L1_CH3_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the INFIFO_UDF_L1_CH_INT interrupt."
            },
            {
                "name": "INFIFO_OVF_L2_CH3_INT_ENA",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the INFIFO_OVF_L2_CH_INT interrupt."
            },
            {
                "name": "INFIFO_UDF_L2_CH3_INT_ENA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the INFIFO_UDF_L2_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_EMPTY_CH3_INT_ENA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_DSCR_EMPTY_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_TASK_OVF_CH3_INT_ENA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_DSCR_TASK_OVF_CH_INT interrupt."
            }
        ]
    },
    "1342863372": {
        "name": "IN_INT_ST_CH3",
        "address": 1342863372,
        "size": 32,
        "access": "",
        "desc": "RX CH3  interrupt st register",
        "fields": [
            {
                "name": "IN_DONE_CH3_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_DONE_CH_INT interrupt."
            },
            {
                "name": "IN_SUC_EOF_CH3_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_SUC_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_ERR_EOF_CH3_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_ERR_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_ERR_CH3_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_DSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "INFIFO_OVF_L1_CH3_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the INFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "INFIFO_UDF_L1_CH3_INT_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the INFIFO_UDF_L1_CH_INT interrupt."
            },
            {
                "name": "INFIFO_OVF_L2_CH3_INT_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the INFIFO_OVF_L2_CH_INT interrupt."
            },
            {
                "name": "INFIFO_UDF_L2_CH3_INT_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the INFIFO_UDF_L2_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_EMPTY_CH3_INT_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_DSCR_EMPTY_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_TASK_OVF_CH3_INT_ST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_DSCR_TASK_OVF_CH_INT interrupt."
            }
        ]
    },
    "1342863376": {
        "name": "IN_INT_CLR_CH3",
        "address": 1342863376,
        "size": 32,
        "access": "",
        "desc": "RX CH3  interrupt clr register",
        "fields": [
            {
                "name": "IN_DONE_CH3_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to clear the IN_DONE_CH_INT interrupt."
            },
            {
                "name": "IN_SUC_EOF_CH3_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to clear the IN_SUC_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_ERR_EOF_CH3_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to clear the IN_ERR_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_ERR_CH3_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to clear the INDSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "INFIFO_OVF_L1_CH3_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to clear the INFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "INFIFO_UDF_L1_CH3_INT_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Set this bit to clear the INFIFO_UDF_L1_CH_INT interrupt."
            },
            {
                "name": "INFIFO_OVF_L2_CH3_INT_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Set this bit to clear the INFIFO_OVF_L2_CH_INT interrupt."
            },
            {
                "name": "INFIFO_UDF_L2_CH3_INT_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Set this bit to clear the INFIFO_UDF_L2_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_EMPTY_CH3_INT_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Set this bit to clear the IN_DSCR_EMPTY_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_TASK_OVF_CH3_INT_CLR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Set this bit to clear the IN_DSCR_TASK_OVF_CH_INT interrupt."
            }
        ]
    },
    "1342863380": {
        "name": "INFIFO_STATUS_CH3",
        "address": 1342863380,
        "size": 32,
        "access": "",
        "desc": "RX CH3 INFIFO status register",
        "fields": [
            {
                "name": "INFIFO_FULL_L2_CH3",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rx FIFO full signal for Rx channel."
            },
            {
                "name": "INFIFO_EMPTY_L2_CH3",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Rx FIFO empty signal for Rx channel."
            },
            {
                "name": "INFIFO_CNT_L2_CH3",
                "bitOffset": 2,
                "bitWidth": 4,
                "desc": "The register stores the byte number of the data in Rx FIFO for Rx channel."
            },
            {
                "name": "INFIFO_FULL_L1_CH3",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Tx FIFO full signal for Tx channel 1."
            },
            {
                "name": "INFIFO_EMPTY_L1_CH3",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Tx FIFO empty signal for Tx channel 1."
            },
            {
                "name": "INFIFO_CNT_L1_CH3",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "The register stores the byte number of the data in Tx FIFO for Tx channel 1."
            },
            {
                "name": "INFIFO_FULL_L3_CH3",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Tx FIFO full signal for Tx channel 1."
            },
            {
                "name": "INFIFO_EMPTY_L3_CH3",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Tx FIFO empty signal for Tx channel 1."
            },
            {
                "name": "INFIFO_CNT_L3_CH3",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "The register stores the byte number of the data in Tx FIFO for Tx channel 1."
            }
        ]
    },
    "1342863384": {
        "name": "IN_POP_CH3",
        "address": 1342863384,
        "size": 32,
        "access": "",
        "desc": "RX CH3 INFIFO pop register",
        "fields": [
            {
                "name": "INFIFO_RDATA_CH3",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "This register stores the data popping from DMA Rx FIFO."
            },
            {
                "name": "INFIFO_POP_CH3",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Set this bit to pop data from DMA Rx FIFO."
            }
        ]
    },
    "1342863388": {
        "name": "IN_LINK_CONF_CH3",
        "address": 1342863388,
        "size": 32,
        "access": "",
        "desc": "RX CH3 in_link dscr ctrl register",
        "fields": [
            {
                "name": "INLINK_AUTO_RET_CH3",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Set this bit to return to current inlink descriptor's address, when there are some errors in current receiving data."
            },
            {
                "name": "INLINK_STOP_CH3",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Set this bit to stop dealing with the inlink descriptors."
            },
            {
                "name": "INLINK_START_CH3",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Set this bit to start dealing with the inlink descriptors."
            },
            {
                "name": "INLINK_RESTART_CH3",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Set this bit to mount a new inlink descriptor."
            },
            {
                "name": "INLINK_PARK_CH3",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "1: the inlink descriptor's FSM is in idle state.  0: the inlink descriptor's FSM is working."
            }
        ]
    },
    "1342863392": {
        "name": "IN_LINK_ADDR_CH3",
        "address": 1342863392,
        "size": 32,
        "access": "",
        "desc": "RX CH3 in_link dscr addr register",
        "fields": [
            {
                "name": "INLINK_ADDR_CH3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register stores the first inlink descriptor's address."
            }
        ]
    },
    "1342863396": {
        "name": "IN_STATE_CH3",
        "address": 1342863396,
        "size": 32,
        "access": "",
        "desc": "RX CH3 state register",
        "fields": [
            {
                "name": "INLINK_DSCR_ADDR_CH3",
                "bitOffset": 0,
                "bitWidth": 18,
                "desc": "This register stores the current inlink descriptor's address."
            },
            {
                "name": "IN_DSCR_STATE_CH3",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "This register stores the current descriptor state machine state."
            },
            {
                "name": "IN_STATE_CH3",
                "bitOffset": 20,
                "bitWidth": 3,
                "desc": "This register stores the current control module state machine state."
            },
            {
                "name": "IN_RESET_AVAIL_CH3",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "This register indicate that if the channel reset is safety."
            }
        ]
    },
    "1342863400": {
        "name": "IN_SUC_EOF_DES_ADDR_CH3",
        "address": 1342863400,
        "size": 32,
        "access": "",
        "desc": "RX CH3 eof des addr register",
        "fields": [
            {
                "name": "IN_SUC_EOF_DES_ADDR_CH3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register stores the address of the inlink descriptor when the EOF bit in this descriptor is 1."
            }
        ]
    },
    "1342863404": {
        "name": "IN_ERR_EOF_DES_ADDR_CH3",
        "address": 1342863404,
        "size": 32,
        "access": "",
        "desc": "RX CH3 err eof des addr register",
        "fields": [
            {
                "name": "IN_ERR_EOF_DES_ADDR_CH3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register stores the address of the inlink descriptor when there are some errors in current receiving data."
            }
        ]
    },
    "1342863408": {
        "name": "IN_DSCR_CH3",
        "address": 1342863408,
        "size": 32,
        "access": "",
        "desc": "RX CH3 next dscr addr register",
        "fields": [
            {
                "name": "INLINK_DSCR_CH3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the next inlink descriptor address x."
            }
        ]
    },
    "1342863412": {
        "name": "IN_DSCR_BF0_CH3",
        "address": 1342863412,
        "size": 32,
        "access": "",
        "desc": "RX CH3 last dscr addr register",
        "fields": [
            {
                "name": "INLINK_DSCR_BF0_CH3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the last inlink descriptor's next address x-1."
            }
        ]
    },
    "1342863416": {
        "name": "IN_DSCR_BF1_CH3",
        "address": 1342863416,
        "size": 32,
        "access": "",
        "desc": "RX CH3 second-to-last dscr addr register",
        "fields": [
            {
                "name": "INLINK_DSCR_BF1_CH3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the second-to-last inlink descriptor's next address x-2."
            }
        ]
    },
    "1342863424": {
        "name": "IN_ARB_CH3",
        "address": 1342863424,
        "size": 32,
        "access": "",
        "desc": "RX CH3 arb register",
        "fields": [
            {
                "name": "IN_ARB_TOKEN_NUM_CH3",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Set the max number of token count of arbiter"
            },
            {
                "name": "INTER_IN_ARB_PRIORITY_CH3",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "Set the priority of channel"
            }
        ]
    },
    "1342863432": {
        "name": "IN_ETM_CONF_CH3",
        "address": 1342863432,
        "size": 32,
        "access": "",
        "desc": "RX CH3 ETM config register",
        "fields": [
            {
                "name": "IN_ETM_EN_CH3",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to enable ETM task function"
            },
            {
                "name": "IN_ETM_LOOP_EN_CH3",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "when this bit is 1, dscr can be processed after receiving a task"
            },
            {
                "name": "IN_DSCR_TASK_MAK_CH3",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "ETM dscr_ready maximum cache numbers"
            }
        ]
    },
    "1342863488": {
        "name": "IN_FIFO_CNT_CH3",
        "address": 1342863488,
        "size": 32,
        "access": "",
        "desc": "rx CH3 fifo cnt register",
        "fields": [
            {
                "name": "IN_CMDFIFO_INFIFO_CNT_CH3",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "only for debug"
            }
        ]
    },
    "1342863492": {
        "name": "IN_POP_DATA_CNT_CH3",
        "address": 1342863492,
        "size": 32,
        "access": "",
        "desc": "rx CH3 pop data cnt register",
        "fields": [
            {
                "name": "IN_CMDFIFO_POP_DATA_CNT_CH3",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "only for debug"
            }
        ]
    },
    "1342863496": {
        "name": "IN_XADDR_CH3",
        "address": 1342863496,
        "size": 32,
        "access": "",
        "desc": "rx CH3 xaddr register",
        "fields": [
            {
                "name": "IN_CMDFIFO_XADDR_CH3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "only for debug"
            }
        ]
    },
    "1342863500": {
        "name": "IN_BUF_HB_RCV_CH3",
        "address": 1342863500,
        "size": 32,
        "access": "",
        "desc": "rx CH3 buf len hb rcv register",
        "fields": [
            {
                "name": "IN_CMDFIFO_BUF_HB_RCV_CH3",
                "bitOffset": 0,
                "bitWidth": 29,
                "desc": "only for debug"
            }
        ]
    },
    "1342863616": {
        "name": "IN_CONF0_CH4",
        "address": 1342863616,
        "size": 32,
        "access": "",
        "desc": "RX CH4 config0 register",
        "fields": [
            {
                "name": "INDSCR_BURST_EN_CH4",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to enable INCR burst transfer for Rx transmitting link descriptor when accessing SRAM."
            },
            {
                "name": "IN_ECC_AES_EN_CH4",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "When access address space is ecc/aes area, this bit should be set to 1. In this case, the start address of square should be 16-bit aligned. The width of square multiply byte number of one pixel should be 16-bit aligned."
            },
            {
                "name": "IN_CHECK_OWNER_CH4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to enable checking the owner attribute of the link descriptor."
            },
            {
                "name": "IN_MEM_BURST_LENGTH_CH4",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "Block size of Rx channel 1. 0: single      1: 16 bytes      2: 32 bytes    3: 64 bytes    4: 128 bytes"
            },
            {
                "name": "IN_PAGE_BOUND_EN_CH4",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to make sure AXI write data don't cross the address boundary which define by mem_burst_length"
            },
            {
                "name": "IN_RST_CH4",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Write 1 then write 0 to this bit to reset Rx channel"
            },
            {
                "name": "IN_CMD_DISABLE_CH4",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Write 1 before reset and write 0 after reset"
            },
            {
                "name": "IN_ARB_WEIGHT_OPT_DIS_CH4",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to disable arbiter optimum weight function."
            }
        ]
    },
    "1342863620": {
        "name": "IN_INT_RAW_CH4",
        "address": 1342863620,
        "size": 32,
        "access": "",
        "desc": "RX CH4  interrupt raw register",
        "fields": [
            {
                "name": "IN_DONE_CH4_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been transmitted to peripherals for Rx channel 1."
            },
            {
                "name": "IN_SUC_EOF_CH4_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received and no data error is detected for Rx channel 1."
            },
            {
                "name": "IN_ERR_EOF_CH4_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received and data error is detected"
            },
            {
                "name": "IN_DSCR_ERR_CH4_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when detecting inlink descriptor error, including owner error, the second and third word error of inlink descriptor for Rx channel 1."
            },
            {
                "name": "INFIFO_OVF_L1_CH4_INT_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "This raw interrupt bit turns to high level when fifo of Rx channel is overflow."
            },
            {
                "name": "INFIFO_UDF_L1_CH4_INT_RAW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "This raw interrupt bit turns to high level when fifo of Rx channel is underflow."
            },
            {
                "name": "INFIFO_OVF_L2_CH4_INT_RAW",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "This raw interrupt bit turns to high level when fifo of Rx channel is overflow."
            },
            {
                "name": "INFIFO_UDF_L2_CH4_INT_RAW",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "This raw interrupt bit turns to high level when fifo of Rx channel is underflow."
            },
            {
                "name": "IN_DSCR_EMPTY_CH4_INT_RAW",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when the last descriptor is done but fifo also remain data."
            },
            {
                "name": "IN_DSCR_TASK_OVF_CH4_INT_RAW",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when dscr ready task fifo is overflow."
            }
        ]
    },
    "1342863624": {
        "name": "IN_INT_ENA_CH4",
        "address": 1342863624,
        "size": 32,
        "access": "",
        "desc": "RX CH4  interrupt ena register",
        "fields": [
            {
                "name": "IN_DONE_CH4_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_DONE_CH_INT interrupt."
            },
            {
                "name": "IN_SUC_EOF_CH4_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_SUC_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_ERR_EOF_CH4_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_ERR_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_ERR_CH4_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_DSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "INFIFO_OVF_L1_CH4_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the INFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "INFIFO_UDF_L1_CH4_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the INFIFO_UDF_L1_CH_INT interrupt."
            },
            {
                "name": "INFIFO_OVF_L2_CH4_INT_ENA",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the INFIFO_OVF_L2_CH_INT interrupt."
            },
            {
                "name": "INFIFO_UDF_L2_CH4_INT_ENA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the INFIFO_UDF_L2_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_EMPTY_CH4_INT_ENA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_DSCR_EMPTY_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_TASK_OVF_CH4_INT_ENA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_DSCR_TASK_OVF_CH_INT interrupt."
            }
        ]
    },
    "1342863628": {
        "name": "IN_INT_ST_CH4",
        "address": 1342863628,
        "size": 32,
        "access": "",
        "desc": "RX CH4  interrupt st register",
        "fields": [
            {
                "name": "IN_DONE_CH4_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_DONE_CH_INT interrupt."
            },
            {
                "name": "IN_SUC_EOF_CH4_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_SUC_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_ERR_EOF_CH4_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_ERR_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_ERR_CH4_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_DSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "INFIFO_OVF_L1_CH4_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the INFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "INFIFO_UDF_L1_CH4_INT_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the INFIFO_UDF_L1_CH_INT interrupt."
            },
            {
                "name": "INFIFO_OVF_L2_CH4_INT_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the INFIFO_OVF_L2_CH_INT interrupt."
            },
            {
                "name": "INFIFO_UDF_L2_CH4_INT_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the INFIFO_UDF_L2_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_EMPTY_CH4_INT_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_DSCR_EMPTY_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_TASK_OVF_CH4_INT_ST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_DSCR_TASK_OVF_CH_INT interrupt."
            }
        ]
    },
    "1342863632": {
        "name": "IN_INT_CLR_CH4",
        "address": 1342863632,
        "size": 32,
        "access": "",
        "desc": "RX CH4  interrupt clr register",
        "fields": [
            {
                "name": "IN_DONE_CH4_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to clear the IN_DONE_CH_INT interrupt."
            },
            {
                "name": "IN_SUC_EOF_CH4_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to clear the IN_SUC_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_ERR_EOF_CH4_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to clear the IN_ERR_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_ERR_CH4_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to clear the INDSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "INFIFO_OVF_L1_CH4_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to clear the INFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "INFIFO_UDF_L1_CH4_INT_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Set this bit to clear the INFIFO_UDF_L1_CH_INT interrupt."
            },
            {
                "name": "INFIFO_OVF_L2_CH4_INT_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Set this bit to clear the INFIFO_OVF_L2_CH_INT interrupt."
            },
            {
                "name": "INFIFO_UDF_L2_CH4_INT_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Set this bit to clear the INFIFO_UDF_L2_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_EMPTY_CH4_INT_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Set this bit to clear the IN_DSCR_EMPTY_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_TASK_OVF_CH4_INT_CLR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Set this bit to clear the IN_DSCR_TASK_OVF_CH_INT interrupt."
            }
        ]
    },
    "1342863636": {
        "name": "INFIFO_STATUS_CH4",
        "address": 1342863636,
        "size": 32,
        "access": "",
        "desc": "RX CH4 INFIFO status register",
        "fields": [
            {
                "name": "INFIFO_FULL_L2_CH4",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rx FIFO full signal for Rx channel."
            },
            {
                "name": "INFIFO_EMPTY_L2_CH4",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Rx FIFO empty signal for Rx channel."
            },
            {
                "name": "INFIFO_CNT_L2_CH4",
                "bitOffset": 2,
                "bitWidth": 4,
                "desc": "The register stores the byte number of the data in Rx FIFO for Rx channel."
            },
            {
                "name": "INFIFO_FULL_L1_CH4",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Tx FIFO full signal for Tx channel 1."
            },
            {
                "name": "INFIFO_EMPTY_L1_CH4",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Tx FIFO empty signal for Tx channel 1."
            },
            {
                "name": "INFIFO_CNT_L1_CH4",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "The register stores the byte number of the data in Tx FIFO for Tx channel 1."
            },
            {
                "name": "INFIFO_FULL_L3_CH4",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Tx FIFO full signal for Tx channel 1."
            },
            {
                "name": "INFIFO_EMPTY_L3_CH4",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Tx FIFO empty signal for Tx channel 1."
            },
            {
                "name": "INFIFO_CNT_L3_CH4",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "The register stores the byte number of the data in Tx FIFO for Tx channel 1."
            }
        ]
    },
    "1342863640": {
        "name": "IN_POP_CH4",
        "address": 1342863640,
        "size": 32,
        "access": "",
        "desc": "RX CH4 INFIFO pop register",
        "fields": [
            {
                "name": "INFIFO_RDATA_CH4",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "This register stores the data popping from DMA Rx FIFO."
            },
            {
                "name": "INFIFO_POP_CH4",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Set this bit to pop data from DMA Rx FIFO."
            }
        ]
    },
    "1342863644": {
        "name": "IN_LINK_CONF_CH4",
        "address": 1342863644,
        "size": 32,
        "access": "",
        "desc": "RX CH4 in_link dscr ctrl register",
        "fields": [
            {
                "name": "INLINK_AUTO_RET_CH4",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Set this bit to return to current inlink descriptor's address, when there are some errors in current receiving data."
            },
            {
                "name": "INLINK_STOP_CH4",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Set this bit to stop dealing with the inlink descriptors."
            },
            {
                "name": "INLINK_START_CH4",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Set this bit to start dealing with the inlink descriptors."
            },
            {
                "name": "INLINK_RESTART_CH4",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Set this bit to mount a new inlink descriptor."
            },
            {
                "name": "INLINK_PARK_CH4",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "1: the inlink descriptor's FSM is in idle state.  0: the inlink descriptor's FSM is working."
            }
        ]
    },
    "1342863648": {
        "name": "IN_LINK_ADDR_CH4",
        "address": 1342863648,
        "size": 32,
        "access": "",
        "desc": "RX CH4 in_link dscr addr register",
        "fields": [
            {
                "name": "INLINK_ADDR_CH4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register stores the first inlink descriptor's address."
            }
        ]
    },
    "1342863652": {
        "name": "IN_STATE_CH4",
        "address": 1342863652,
        "size": 32,
        "access": "",
        "desc": "RX CH4 state register",
        "fields": [
            {
                "name": "INLINK_DSCR_ADDR_CH4",
                "bitOffset": 0,
                "bitWidth": 18,
                "desc": "This register stores the current inlink descriptor's address."
            },
            {
                "name": "IN_DSCR_STATE_CH4",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "This register stores the current descriptor state machine state."
            },
            {
                "name": "IN_STATE_CH4",
                "bitOffset": 20,
                "bitWidth": 3,
                "desc": "This register stores the current control module state machine state."
            },
            {
                "name": "IN_RESET_AVAIL_CH4",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "This register indicate that if the channel reset is safety."
            }
        ]
    },
    "1342863656": {
        "name": "IN_SUC_EOF_DES_ADDR_CH4",
        "address": 1342863656,
        "size": 32,
        "access": "",
        "desc": "RX CH4 eof des addr register",
        "fields": [
            {
                "name": "IN_SUC_EOF_DES_ADDR_CH4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register stores the address of the inlink descriptor when the EOF bit in this descriptor is 1."
            }
        ]
    },
    "1342863660": {
        "name": "IN_ERR_EOF_DES_ADDR_CH4",
        "address": 1342863660,
        "size": 32,
        "access": "",
        "desc": "RX CH4 err eof des addr register",
        "fields": [
            {
                "name": "IN_ERR_EOF_DES_ADDR_CH4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register stores the address of the inlink descriptor when there are some errors in current receiving data."
            }
        ]
    },
    "1342863664": {
        "name": "IN_DSCR_CH4",
        "address": 1342863664,
        "size": 32,
        "access": "",
        "desc": "RX CH4 next dscr addr register",
        "fields": [
            {
                "name": "INLINK_DSCR_CH4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the next inlink descriptor address x."
            }
        ]
    },
    "1342863668": {
        "name": "IN_DSCR_BF0_CH4",
        "address": 1342863668,
        "size": 32,
        "access": "",
        "desc": "RX CH4 last dscr addr register",
        "fields": [
            {
                "name": "INLINK_DSCR_BF0_CH4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the last inlink descriptor's next address x-1."
            }
        ]
    },
    "1342863672": {
        "name": "IN_DSCR_BF1_CH4",
        "address": 1342863672,
        "size": 32,
        "access": "",
        "desc": "RX CH4 second-to-last dscr addr register",
        "fields": [
            {
                "name": "INLINK_DSCR_BF1_CH4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the second-to-last inlink descriptor's next address x-2."
            }
        ]
    },
    "1342863680": {
        "name": "IN_ARB_CH4",
        "address": 1342863680,
        "size": 32,
        "access": "",
        "desc": "RX CH4 arb register",
        "fields": [
            {
                "name": "IN_ARB_TOKEN_NUM_CH4",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Set the max number of token count of arbiter"
            },
            {
                "name": "EXTER_IN_ARB_PRIORITY_CH4",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Set the priority of channel"
            },
            {
                "name": "INTER_IN_ARB_PRIORITY_CH4",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "Set the priority of channel"
            }
        ]
    },
    "1342863688": {
        "name": "IN_ETM_CONF_CH4",
        "address": 1342863688,
        "size": 32,
        "access": "",
        "desc": "RX CH4 ETM config register",
        "fields": [
            {
                "name": "IN_ETM_EN_CH4",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to enable ETM task function"
            },
            {
                "name": "IN_ETM_LOOP_EN_CH4",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "when this bit is 1, dscr can be processed after receiving a task"
            },
            {
                "name": "IN_DSCR_TASK_MAK_CH4",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "ETM dscr_ready maximum cache numbers"
            }
        ]
    },
    "1342863744": {
        "name": "IN_FIFO_CNT_CH4",
        "address": 1342863744,
        "size": 32,
        "access": "",
        "desc": "rx CH4 fifo cnt register",
        "fields": [
            {
                "name": "IN_CMDFIFO_INFIFO_CNT_CH4",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "only for debug"
            }
        ]
    },
    "1342863748": {
        "name": "IN_POP_DATA_CNT_CH4",
        "address": 1342863748,
        "size": 32,
        "access": "",
        "desc": "rx CH4 pop data cnt register",
        "fields": [
            {
                "name": "IN_CMDFIFO_POP_DATA_CNT_CH4",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "only for debug"
            }
        ]
    },
    "1342863752": {
        "name": "IN_XADDR_CH4",
        "address": 1342863752,
        "size": 32,
        "access": "",
        "desc": "rx CH4 xaddr register",
        "fields": [
            {
                "name": "IN_CMDFIFO_XADDR_CH4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "only for debug"
            }
        ]
    },
    "1342863756": {
        "name": "IN_BUF_HB_RCV_CH4",
        "address": 1342863756,
        "size": 32,
        "access": "",
        "desc": "rx CH4 buf len hb rcv register",
        "fields": [
            {
                "name": "IN_CMDFIFO_BUF_HB_RCV_CH4",
                "bitOffset": 0,
                "bitWidth": 29,
                "desc": "only for debug"
            }
        ]
    },
    "1342863872": {
        "name": "IN_CONF0_CH5",
        "address": 1342863872,
        "size": 32,
        "access": "",
        "desc": "RX CH5 config0 register",
        "fields": [
            {
                "name": "IN_ECC_AES_EN_CH5",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "When access address space is ecc/aes area, this bit should be set to 1. In this case, the start address of square should be 16-bit aligned. The width of square multiply byte number of one pixel should be 16-bit aligned."
            },
            {
                "name": "IN_MEM_BURST_LENGTH_CH5",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "Block size of Rx channel 1. 0: single      1: 16 bytes      2: 32 bytes    3: 64 bytes    4: 128 bytes"
            },
            {
                "name": "IN_PAGE_BOUND_EN_CH5",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to make sure AXI write data don't cross the address boundary which define by mem_burst_length"
            },
            {
                "name": "IN_RST_CH5",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Write 1 then write 0 to this bit to reset Rx channel"
            },
            {
                "name": "IN_CMD_DISABLE_CH5",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Write 1 before reset and write 0 after reset"
            }
        ]
    },
    "1342863876": {
        "name": "IN_CONF1_CH5",
        "address": 1342863876,
        "size": 32,
        "access": "",
        "desc": "RX CH5 config1 register",
        "fields": [
            {
                "name": "BLOCK_START_ADDR_CH5",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "RX Channel 5 destination start address"
            }
        ]
    },
    "1342863880": {
        "name": "IN_CONF2_CH5",
        "address": 1342863880,
        "size": 32,
        "access": "",
        "desc": "RX CH5 config2 register",
        "fields": [
            {
                "name": "BLOCK_ROW_LENGTH_12LINE_CH5",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "The number of bytes contained in a row block 12line in RX channel 5"
            },
            {
                "name": "BLOCK_ROW_LENGTH_4LINE_CH5",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "The number of bytes contained in a row block 4line in RX channel 5"
            }
        ]
    },
    "1342863884": {
        "name": "IN_CONF3_CH5",
        "address": 1342863884,
        "size": 32,
        "access": "",
        "desc": "RX CH5 config3 register",
        "fields": [
            {
                "name": "BLOCK_LENGTH_12LINE_CH5",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "The number of bytes contained in a block 12line"
            },
            {
                "name": "BLOCK_LENGTH_4LINE_CH5",
                "bitOffset": 14,
                "bitWidth": 14,
                "desc": "The number of bytes contained in a block 4line"
            }
        ]
    },
    "1342863888": {
        "name": "IN_INT_RAW_CH5",
        "address": 1342863888,
        "size": 32,
        "access": "",
        "desc": "RX CH5  interrupt raw register",
        "fields": [
            {
                "name": "IN_DONE_CH5_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been transmitted to peripherals for Rx channel 1."
            },
            {
                "name": "IN_SUC_EOF_CH5_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received and no data error is detected for Rx channel 1."
            },
            {
                "name": "INFIFO_OVF_L1_CH5_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "This raw interrupt bit turns to high level when fifo of Rx channel is overflow."
            },
            {
                "name": "INFIFO_UDF_L1_CH5_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "This raw interrupt bit turns to high level when fifo of Rx channel is underflow."
            },
            {
                "name": "FETCH_MB_COL_CNT_OVF_CH5_INT_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "This raw interrupt bit turns to high level when fifo of Rx channel is underflow."
            }
        ]
    },
    "1342863892": {
        "name": "IN_INT_ENA_CH5",
        "address": 1342863892,
        "size": 32,
        "access": "",
        "desc": "RX CH5  interrupt ena register",
        "fields": [
            {
                "name": "IN_DONE_CH5_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_DONE_CH_INT interrupt."
            },
            {
                "name": "IN_SUC_EOF_CH5_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_SUC_EOF_CH_INT interrupt."
            },
            {
                "name": "INFIFO_OVF_L1_CH5_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the INFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "INFIFO_UDF_L1_CH5_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the INFIFO_UDF_L1_CH_INT interrupt."
            },
            {
                "name": "FETCH_MB_COL_CNT_OVF_CH5_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the INFIFO_UDF_L1_CH_INT interrupt."
            }
        ]
    },
    "1342863896": {
        "name": "IN_INT_ST_CH5",
        "address": 1342863896,
        "size": 32,
        "access": "",
        "desc": "RX CH5  interrupt st register",
        "fields": [
            {
                "name": "IN_DONE_CH5_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_DONE_CH_INT interrupt."
            },
            {
                "name": "IN_SUC_EOF_CH5_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_SUC_EOF_CH_INT interrupt."
            },
            {
                "name": "INFIFO_OVF_L1_CH5_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the INFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "INFIFO_UDF_L1_CH5_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the INFIFO_UDF_L1_CH_INT interrupt."
            },
            {
                "name": "FETCH_MB_COL_CNT_OVF_CH5_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the INFIFO_UDF_L1_CH_INT interrupt."
            }
        ]
    },
    "1342863900": {
        "name": "IN_INT_CLR_CH5",
        "address": 1342863900,
        "size": 32,
        "access": "",
        "desc": "RX CH5  interrupt clr register",
        "fields": [
            {
                "name": "IN_DONE_CH5_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to clear the IN_DONE_CH_INT interrupt."
            },
            {
                "name": "IN_SUC_EOF_CH5_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to clear the IN_SUC_EOF_CH_INT interrupt."
            },
            {
                "name": "INFIFO_OVF_L1_CH5_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to clear the INFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "INFIFO_UDF_L1_CH5_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to clear the INFIFO_UDF_L1_CH_INT interrupt."
            },
            {
                "name": "FETCH_MB_COL_CNT_OVF_CH5_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to clear the INFIFO_UDF_L1_CH_INT interrupt."
            }
        ]
    },
    "1342863904": {
        "name": "INFIFO_STATUS_CH5",
        "address": 1342863904,
        "size": 32,
        "access": "",
        "desc": "RX CH5 INFIFO status register",
        "fields": [
            {
                "name": "INFIFO_FULL_L1_CH5",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Tx FIFO full signal for Tx channel 1."
            },
            {
                "name": "INFIFO_EMPTY_L1_CH5",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Tx FIFO empty signal for Tx channel 1."
            },
            {
                "name": "INFIFO_CNT_L1_CH5",
                "bitOffset": 2,
                "bitWidth": 5,
                "desc": "The register stores the byte number of the data in Tx FIFO for Tx channel 1."
            }
        ]
    },
    "1342863908": {
        "name": "IN_POP_CH5",
        "address": 1342863908,
        "size": 32,
        "access": "",
        "desc": "RX CH5 INFIFO pop register",
        "fields": [
            {
                "name": "INFIFO_RDATA_CH5",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "This register stores the data popping from DMA Rx FIFO."
            },
            {
                "name": "INFIFO_POP_CH5",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Set this bit to pop data from DMA Rx FIFO."
            }
        ]
    },
    "1342863912": {
        "name": "IN_STATE_CH5",
        "address": 1342863912,
        "size": 32,
        "access": "",
        "desc": "RX CH5 state register",
        "fields": [
            {
                "name": "IN_STATE_CH5",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "This register stores the current control module state machine state."
            },
            {
                "name": "IN_RESET_AVAIL_CH5",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "This register indicate that if the channel reset is safety."
            }
        ]
    },
    "1342863936": {
        "name": "IN_ARB_CH5",
        "address": 1342863936,
        "size": 32,
        "access": "",
        "desc": "RX CH5 arb register",
        "fields": [
            {
                "name": "IN_ARB_TOKEN_NUM_CH5",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Set the max number of token count of arbiter"
            },
            {
                "name": "INTER_IN_ARB_PRIORITY_CH5",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "Set the priority of channel"
            }
        ]
    },
    "1342864000": {
        "name": "IN_FIFO_CNT_CH5",
        "address": 1342864000,
        "size": 32,
        "access": "",
        "desc": "rx CH5 fifo cnt register",
        "fields": [
            {
                "name": "IN_CMDFIFO_INFIFO_CNT_CH5",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "only for debug"
            }
        ]
    },
    "1342864004": {
        "name": "IN_POP_DATA_CNT_CH5",
        "address": 1342864004,
        "size": 32,
        "access": "",
        "desc": "rx CH5 pop data cnt register",
        "fields": [
            {
                "name": "IN_CMDFIFO_POP_DATA_CNT_CH5",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "only for debug"
            }
        ]
    },
    "1342864008": {
        "name": "IN_XADDR_CH5",
        "address": 1342864008,
        "size": 32,
        "access": "",
        "desc": "rx CH5 xaddr register",
        "fields": [
            {
                "name": "IN_CMDFIFO_XADDR_CH5",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "only for debug"
            }
        ]
    },
    "1342864012": {
        "name": "IN_BUF_HB_RCV_CH5",
        "address": 1342864012,
        "size": 32,
        "access": "",
        "desc": "rx CH5 buf len hb rcv register",
        "fields": [
            {
                "name": "IN_CMDFIFO_BUF_HB_RCV_CH5",
                "bitOffset": 0,
                "bitWidth": 29,
                "desc": "only for debug"
            }
        ]
    },
    "1342864128": {
        "name": "INTER_AXI_ERR",
        "address": 1342864128,
        "size": 32,
        "access": "",
        "desc": "inter memory axi err register",
        "fields": [
            {
                "name": "INTER_RID_ERR_CNT",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "AXI read id err cnt"
            },
            {
                "name": "INTER_RRESP_ERR_CNT",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "AXI read resp err cnt"
            },
            {
                "name": "INTER_WRESP_ERR_CNT",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "AXI write resp err cnt"
            },
            {
                "name": "INTER_RD_FIFO_CNT",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "AXI read cmd fifo remain cmd count"
            },
            {
                "name": "INTER_RD_BAK_FIFO_CNT",
                "bitOffset": 15,
                "bitWidth": 4,
                "desc": "AXI read backup cmd fifo remain cmd count"
            },
            {
                "name": "INTER_WR_FIFO_CNT",
                "bitOffset": 19,
                "bitWidth": 3,
                "desc": "AXI write cmd fifo remain cmd count"
            },
            {
                "name": "INTER_WR_BAK_FIFO_CNT",
                "bitOffset": 22,
                "bitWidth": 4,
                "desc": "AXI write backup cmd fifo remain cmd count"
            }
        ]
    },
    "1342864132": {
        "name": "EXTER_AXI_ERR",
        "address": 1342864132,
        "size": 32,
        "access": "",
        "desc": "exter memory axi err register",
        "fields": [
            {
                "name": "EXTER_RID_ERR_CNT",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "AXI read id err cnt"
            },
            {
                "name": "EXTER_RRESP_ERR_CNT",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "AXI read resp err cnt"
            },
            {
                "name": "EXTER_WRESP_ERR_CNT",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "AXI write resp err cnt"
            },
            {
                "name": "EXTER_RD_FIFO_CNT",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "AXI read cmd fifo remain cmd count"
            },
            {
                "name": "EXTER_RD_BAK_FIFO_CNT",
                "bitOffset": 15,
                "bitWidth": 4,
                "desc": "AXI read backup cmd fifo remain cmd count"
            },
            {
                "name": "EXTER_WR_FIFO_CNT",
                "bitOffset": 19,
                "bitWidth": 3,
                "desc": "AXI write cmd fifo remain cmd count"
            },
            {
                "name": "EXTER_WR_BAK_FIFO_CNT",
                "bitOffset": 22,
                "bitWidth": 4,
                "desc": "AXI write backup cmd fifo remain cmd count"
            }
        ]
    },
    "1342864136": {
        "name": "RST_CONF",
        "address": 1342864136,
        "size": 32,
        "access": "",
        "desc": "axi reset config register",
        "fields": [
            {
                "name": "INTER_AXIM_RD_RST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Write 1 then write 0  to this bit to reset axi master read data FIFO."
            },
            {
                "name": "INTER_AXIM_WR_RST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Write 1 then write 0  to this bit to reset axi master write data FIFO."
            },
            {
                "name": "EXTER_AXIM_RD_RST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Write 1 then write 0  to this bit to reset axi master read data FIFO."
            },
            {
                "name": "EXTER_AXIM_WR_RST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Write 1 then write 0  to this bit to reset axi master write data FIFO."
            },
            {
                "name": "CLK_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "1'h1: Force clock on for register. 1'h0: Support clock only when application writes registers."
            }
        ]
    },
    "1342864140": {
        "name": "INTER_MEM_START_ADDR0",
        "address": 1342864140,
        "size": 32,
        "access": "",
        "desc": "Start address of inter memory range0 register",
        "fields": [
            {
                "name": "ACCESS_INTER_MEM_START_ADDR0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The start address of accessible address space."
            }
        ]
    },
    "1342864144": {
        "name": "INTER_MEM_END_ADDR0",
        "address": 1342864144,
        "size": 32,
        "access": "",
        "desc": "end address of inter memory range0 register",
        "fields": [
            {
                "name": "ACCESS_INTER_MEM_END_ADDR0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The end address of accessible address space. The access address beyond this range would lead to descriptor error."
            }
        ]
    },
    "1342864148": {
        "name": "INTER_MEM_START_ADDR1",
        "address": 1342864148,
        "size": 32,
        "access": "",
        "desc": "Start address of inter memory range1 register",
        "fields": [
            {
                "name": "ACCESS_INTER_MEM_START_ADDR1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The start address of accessible address space."
            }
        ]
    },
    "1342864152": {
        "name": "INTER_MEM_END_ADDR1",
        "address": 1342864152,
        "size": 32,
        "access": "",
        "desc": "end address of inter memory range1 register",
        "fields": [
            {
                "name": "ACCESS_INTER_MEM_END_ADDR1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The end address of accessible address space. The access address beyond this range would lead to descriptor error."
            }
        ]
    },
    "1342864160": {
        "name": "EXTER_MEM_START_ADDR0",
        "address": 1342864160,
        "size": 32,
        "access": "",
        "desc": "Start address of exter memory range0 register",
        "fields": [
            {
                "name": "ACCESS_EXTER_MEM_START_ADDR0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The start address of accessible address space."
            }
        ]
    },
    "1342864164": {
        "name": "EXTER_MEM_END_ADDR0",
        "address": 1342864164,
        "size": 32,
        "access": "",
        "desc": "end address of exter memory range0 register",
        "fields": [
            {
                "name": "ACCESS_EXTER_MEM_END_ADDR0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The end address of accessible address space. The access address beyond this range would lead to descriptor error."
            }
        ]
    },
    "1342864168": {
        "name": "EXTER_MEM_START_ADDR1",
        "address": 1342864168,
        "size": 32,
        "access": "",
        "desc": "Start address of exter memory range1 register",
        "fields": [
            {
                "name": "ACCESS_EXTER_MEM_START_ADDR1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The start address of accessible address space."
            }
        ]
    },
    "1342864172": {
        "name": "EXTER_MEM_END_ADDR1",
        "address": 1342864172,
        "size": 32,
        "access": "",
        "desc": "end address of exter memory range1 register",
        "fields": [
            {
                "name": "ACCESS_EXTER_MEM_END_ADDR1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The end address of accessible address space. The access address beyond this range would lead to descriptor error."
            }
        ]
    },
    "1342864176": {
        "name": "OUT_ARB_CONFIG",
        "address": 1342864176,
        "size": 32,
        "access": "",
        "desc": "reserved",
        "fields": [
            {
                "name": "OUT_ARB_TIMEOUT_NUM",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Set the max number of timeout count of arbiter"
            },
            {
                "name": "OUT_WEIGHT_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "reserved"
            }
        ]
    },
    "1342864180": {
        "name": "IN_ARB_CONFIG",
        "address": 1342864180,
        "size": 32,
        "access": "",
        "desc": "reserved",
        "fields": [
            {
                "name": "IN_ARB_TIMEOUT_NUM",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Set the max number of timeout count of arbiter"
            },
            {
                "name": "IN_WEIGHT_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "reserved"
            }
        ]
    },
    "1342864188": {
        "name": "DATE",
        "address": 1342864188,
        "size": 32,
        "access": "",
        "desc": "reserved",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "register version."
            }
        ]
    },
    "1342864208": {
        "name": "COUNTER_RST",
        "address": 1342864208,
        "size": 32,
        "access": "",
        "desc": "counter reset register",
        "fields": [
            {
                "name": "RX_CH0_EXTER_COUNTER_RST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Write 1 then write 0 to this bit to reset rx ch0 counter."
            },
            {
                "name": "RX_CH1_EXTER_COUNTER_RST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Write 1 then write 0 to this bit to reset rx ch1 counter."
            },
            {
                "name": "RX_CH2_INTER_COUNTER_RST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Write 1 then write 0 to this bit to reset rx ch2 counter."
            },
            {
                "name": "RX_CH5_INTER_COUNTER_RST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Write 1 then write 0 to this bit to reset rx ch5 counter."
            }
        ]
    },
    "1342864212": {
        "name": "RX_CH0_COUNTER",
        "address": 1342864212,
        "size": 32,
        "access": "",
        "desc": "rx ch0 counter register",
        "fields": [
            {
                "name": "RX_CH0_CNT",
                "bitOffset": 0,
                "bitWidth": 23,
                "desc": "rx ch0 counter register"
            }
        ]
    },
    "1342864216": {
        "name": "RX_CH1_COUNTER",
        "address": 1342864216,
        "size": 32,
        "access": "",
        "desc": "rx ch1 counter register",
        "fields": [
            {
                "name": "RX_CH1_CNT",
                "bitOffset": 0,
                "bitWidth": 21,
                "desc": "rx ch1 counter register"
            }
        ]
    },
    "1342864220": {
        "name": "RX_CH2_COUNTER",
        "address": 1342864220,
        "size": 32,
        "access": "",
        "desc": "rx ch2 counter register",
        "fields": [
            {
                "name": "RX_CH2_CNT",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "rx ch2 counter register"
            }
        ]
    },
    "1342864224": {
        "name": "RX_CH5_COUNTER",
        "address": 1342864224,
        "size": 32,
        "access": "",
        "desc": "rx ch5 counter register",
        "fields": [
            {
                "name": "RX_CH5_CNT",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "rx ch5 counter register"
            }
        ]
    },
    "1342787648": {
        "name": "SET_START",
        "address": 1342787648,
        "size": 32,
        "access": "",
        "desc": "Process control register 0.",
        "fields": [
            {
                "name": "SET_START",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Start hmac operation."
            }
        ]
    },
    "1342787652": {
        "name": "SET_PARA_PURPOSE",
        "address": 1342787652,
        "size": 32,
        "access": "",
        "desc": "Configure purpose.",
        "fields": [
            {
                "name": "PURPOSE_SET",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Set hmac parameter purpose."
            }
        ]
    },
    "1342787656": {
        "name": "SET_PARA_KEY",
        "address": 1342787656,
        "size": 32,
        "access": "",
        "desc": "Configure key.",
        "fields": [
            {
                "name": "KEY_SET",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Set hmac parameter key."
            }
        ]
    },
    "1342787660": {
        "name": "SET_PARA_FINISH",
        "address": 1342787660,
        "size": 32,
        "access": "",
        "desc": "Finish initial configuration.",
        "fields": [
            {
                "name": "SET_PARA_END",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Finish hmac configuration."
            }
        ]
    },
    "1342787664": {
        "name": "SET_MESSAGE_ONE",
        "address": 1342787664,
        "size": 32,
        "access": "",
        "desc": "Process control register 1.",
        "fields": [
            {
                "name": "SET_TEXT_ONE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Call SHA to calculate one message block."
            }
        ]
    },
    "1342787668": {
        "name": "SET_MESSAGE_ING",
        "address": 1342787668,
        "size": 32,
        "access": "",
        "desc": "Process control register 2.",
        "fields": [
            {
                "name": "SET_TEXT_ING",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Continue typical hmac."
            }
        ]
    },
    "1342787672": {
        "name": "SET_MESSAGE_END",
        "address": 1342787672,
        "size": 32,
        "access": "",
        "desc": "Process control register 3.",
        "fields": [
            {
                "name": "SET_TEXT_END",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Start hardware padding."
            }
        ]
    },
    "1342787676": {
        "name": "SET_RESULT_FINISH",
        "address": 1342787676,
        "size": 32,
        "access": "",
        "desc": "Process control register 4.",
        "fields": [
            {
                "name": "SET_RESULT_END",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "After read result from upstream, then let hmac back to idle."
            }
        ]
    },
    "1342787680": {
        "name": "SET_INVALIDATE_JTAG",
        "address": 1342787680,
        "size": 32,
        "access": "",
        "desc": "Invalidate register 0.",
        "fields": [
            {
                "name": "SET_INVALIDATE_JTAG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clear result from hmac downstream JTAG."
            }
        ]
    },
    "1342787684": {
        "name": "SET_INVALIDATE_DS",
        "address": 1342787684,
        "size": 32,
        "access": "",
        "desc": "Invalidate register 1.",
        "fields": [
            {
                "name": "SET_INVALIDATE_DS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clear result from hmac downstream DS."
            }
        ]
    },
    "1342787688": {
        "name": "QUERY_ERROR",
        "address": 1342787688,
        "size": 32,
        "access": "",
        "desc": "Error register.",
        "fields": [
            {
                "name": "QUERY_CHECK",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Hmac configuration state. 0: key are agree with purpose. 1: error"
            }
        ]
    },
    "1342787692": {
        "name": "QUERY_BUSY",
        "address": 1342787692,
        "size": 32,
        "access": "",
        "desc": "Busy register.",
        "fields": [
            {
                "name": "BUSY_STATE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Hmac state. 1'b0: idle. 1'b1: busy"
            }
        ]
    },
    "1342787712": {
        "name": "WR_MESSAGE_MEM[%s]",
        "address": 1342787712,
        "size": 32,
        "access": "",
        "desc": "Message block memory.",
        "fields": []
    },
    "1342787776": {
        "name": "RD_RESULT_MEM[%s]",
        "address": 1342787776,
        "size": 32,
        "access": "",
        "desc": "Result from upstream.",
        "fields": []
    },
    "1342787824": {
        "name": "SET_MESSAGE_PAD",
        "address": 1342787824,
        "size": 32,
        "access": "",
        "desc": "Process control register 5.",
        "fields": [
            {
                "name": "SET_TEXT_PAD",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Start software padding."
            }
        ]
    },
    "1342787828": {
        "name": "ONE_BLOCK",
        "address": 1342787828,
        "size": 32,
        "access": "",
        "desc": "Process control register 6.",
        "fields": [
            {
                "name": "SET_ONE_BLOCK",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Don't have to do padding."
            }
        ]
    },
    "1342787832": {
        "name": "SOFT_JTAG_CTRL",
        "address": 1342787832,
        "size": 32,
        "access": "",
        "desc": "Jtag register 0.",
        "fields": [
            {
                "name": "SOFT_JTAG_CTRL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Turn on JTAG verification."
            }
        ]
    },
    "1342787836": {
        "name": "WR_JTAG",
        "address": 1342787836,
        "size": 32,
        "access": "",
        "desc": "Jtag register 1.",
        "fields": [
            {
                "name": "WR_JTAG",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "32-bit of key to be compared."
            }
        ]
    },
    "1342788092": {
        "name": "DATE",
        "address": 1342788092,
        "size": 32,
        "access": "",
        "desc": "Date register.",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 30,
                "desc": "Hmac date information/ hmac version information."
            }
        ]
    },
    "1343115264": {
        "name": "VER_DATE",
        "address": 1343115264,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_VER_DATE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343115268": {
        "name": "CLK_EN",
        "address": 1343115268,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1343115280": {
        "name": "CPU_INTR_FROM_CPU_0",
        "address": 1343115280,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CPU_INTR_FROM_CPU_0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "set 1 will triger a interrupt"
            }
        ]
    },
    "1343115284": {
        "name": "CPU_INTR_FROM_CPU_1",
        "address": 1343115284,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CPU_INTR_FROM_CPU_1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "set 1 will triger a interrupt"
            }
        ]
    },
    "1343115288": {
        "name": "CPU_INTR_FROM_CPU_2",
        "address": 1343115288,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CPU_INTR_FROM_CPU_2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "set 1 will triger a interrupt"
            }
        ]
    },
    "1343115292": {
        "name": "CPU_INTR_FROM_CPU_3",
        "address": 1343115292,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CPU_INTR_FROM_CPU_3",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "set 1 will triger a interrupt"
            }
        ]
    },
    "1343115296": {
        "name": "CACHE_CLK_CONFIG",
        "address": 1343115296,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_L2_CACHE_CLK_ON",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "l2 cahce clk enable"
            },
            {
                "name": "REG_L1_D_CACHE_CLK_ON",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "l1 dcahce clk enable"
            },
            {
                "name": "REG_L1_I1_CACHE_CLK_ON",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "l1 icahce1 clk enable"
            },
            {
                "name": "REG_L1_I0_CACHE_CLK_ON",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "l1 icahce0 clk enable"
            }
        ]
    },
    "1343115300": {
        "name": "CACHE_RESET_CONFIG",
        "address": 1343115300,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_L1_D_CACHE_RESET",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "set 1 to reset l1 dcahce"
            },
            {
                "name": "REG_L1_I1_CACHE_RESET",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "set 1 to reset l1 icahce1"
            },
            {
                "name": "REG_L1_I0_CACHE_RESET",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "set 1 to reset l1 icahce0"
            }
        ]
    },
    "1343115308": {
        "name": "DMA_ADDR_CTRL",
        "address": 1343115308,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_SYS_DMA_ADDR_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "0 means dma access extmem use 8xxx_xxxx else use 4xxx_xxxx"
            }
        ]
    },
    "1343115316": {
        "name": "TCM_RAM_WRR_CONFIG",
        "address": 1343115316,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_TCM_RAM_IBUS0_WT",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "weight value of ibus0"
            },
            {
                "name": "REG_TCM_RAM_IBUS1_WT",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "weight value of ibus1"
            },
            {
                "name": "REG_TCM_RAM_IBUS2_WT",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "weight value of ibus2"
            },
            {
                "name": "REG_TCM_RAM_IBUS3_WT",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "weight value of ibus3"
            },
            {
                "name": "REG_TCM_RAM_DBUS0_WT",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "weight value of dbus0"
            },
            {
                "name": "REG_TCM_RAM_DBUS1_WT",
                "bitOffset": 15,
                "bitWidth": 3,
                "desc": "weight value of dbus1"
            },
            {
                "name": "REG_TCM_RAM_DBUS2_WT",
                "bitOffset": 18,
                "bitWidth": 3,
                "desc": "weight value of dbus2"
            },
            {
                "name": "REG_TCM_RAM_DBUS3_WT",
                "bitOffset": 21,
                "bitWidth": 3,
                "desc": "weight value of dbus3"
            },
            {
                "name": "REG_TCM_RAM_DMA_WT",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "weight value of dma"
            },
            {
                "name": "REG_TCM_RAM_WRR_HIGH",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "enable weighted round robin arbitration"
            }
        ]
    },
    "1343115320": {
        "name": "TCM_SW_PARITY_BWE_MASK",
        "address": 1343115320,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_TCM_SW_PARITY_BWE_MASK_CTRL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set 1 to mask tcm bwe parity code bit"
            }
        ]
    },
    "1343115324": {
        "name": "TCM_RAM_PWR_CTRL0",
        "address": 1343115324,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_HP_TCM_CLK_FORCE_ON",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "hp_tcm clk gatig force on"
            }
        ]
    },
    "1343115328": {
        "name": "L2_ROM_PWR_CTRL0",
        "address": 1343115328,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_L2_ROM_CLK_FORCE_ON",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "l2_rom clk gating force on"
            }
        ]
    },
    "1343115344": {
        "name": "PROBEA_CTRL",
        "address": 1343115344,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_PROBE_A_MOD_SEL",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Tihs field is used to selec probe_group from probe_group0 to probe_group15 for module's probe_out[31:0] in a mode"
            },
            {
                "name": "REG_PROBE_A_TOP_SEL",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Tihs field is used to selec module's probe_out[31:0] as probe out in a mode"
            },
            {
                "name": "REG_PROBE_L_SEL",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Tihs field is used to selec probe_out[31:16]"
            },
            {
                "name": "REG_PROBE_H_SEL",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Tihs field is used to selec probe_out[31:16]"
            },
            {
                "name": "REG_PROBE_GLOBAL_EN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Set this bit to enable global debug probe in hp system."
            }
        ]
    },
    "1343115348": {
        "name": "PROBEB_CTRL",
        "address": 1343115348,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_PROBE_B_MOD_SEL",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Tihs field is used to selec probe_group from probe_group0 to probe_group15 for module's probe_out[31:0] in b mode."
            },
            {
                "name": "REG_PROBE_B_TOP_SEL",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Tihs field is used to select module's probe_out[31:0]  as probe_out in b mode"
            },
            {
                "name": "REG_PROBE_B_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Set this bit to enable b mode for debug probe. 1:  b mode, 0: a mode."
            }
        ]
    },
    "1343115356": {
        "name": "PROBE_OUT",
        "address": 1343115356,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_PROBE_TOP_OUT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343115360": {
        "name": "L2_MEM_RAM_PWR_CTRL0",
        "address": 1343115360,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_L2_MEM_CLK_FORCE_ON",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "l2ram clk_gating force on"
            }
        ]
    },
    "1343115364": {
        "name": "CPU_CORESTALLED_ST",
        "address": 1343115364,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_CORE0_CORESTALLED_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "hp core0 corestalled status"
            },
            {
                "name": "REG_CORE1_CORESTALLED_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "hp core1 corestalled status"
            }
        ]
    },
    "1343115376": {
        "name": "CRYPTO_CTRL",
        "address": 1343115376,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_ENABLE_SPI_MANUAL_ENCRYPT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_ENABLE_DOWNLOAD_DB_ENCRYPT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_ENABLE_DOWNLOAD_G0CB_DECRYPT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_ENABLE_DOWNLOAD_MANUAL_ENCRYPT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1343115380": {
        "name": "GPIO_O_HOLD_CTRL0",
        "address": 1343115380,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_GPIO_0_HOLD_LOW",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "hold control for gpio47~16"
            }
        ]
    },
    "1343115384": {
        "name": "GPIO_O_HOLD_CTRL1",
        "address": 1343115384,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_GPIO_0_HOLD_HIGH",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "hold control for gpio56~48"
            }
        ]
    },
    "1343115388": {
        "name": "RDN_ECO_CS",
        "address": 1343115388,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_HP_SYS_RDN_ECO_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_HP_SYS_RDN_ECO_RESULT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1343115392": {
        "name": "CACHE_APB_POSTW_EN",
        "address": 1343115392,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_CACHE_APB_POSTW_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "cache apb register interface post write enable, 1 will speed up write, but will take some time to update value to register"
            }
        ]
    },
    "1343115396": {
        "name": "L2_MEM_SUBSIZE",
        "address": 1343115396,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_L2_MEM_SUB_BLKSIZE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "l2mem sub block size 00=>32 01=>64 10=>128 11=>256"
            }
        ]
    },
    "1343115420": {
        "name": "L2_MEM_INT_RAW",
        "address": 1343115420,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_L2_MEM_ECC_ERR_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "intr triggered when two bit error detected and corrected from ecc"
            },
            {
                "name": "REG_L2_MEM_EXCEED_ADDR_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "intr triggered when access addr exceeds 0xff9ffff at bypass mode or exceeds 0xff80000 at l2cache 128kb mode or exceeds 0xff60000 at l2cache 256kb mode"
            },
            {
                "name": "REG_L2_MEM_ERR_RESP_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "intr triggered when err response occurs"
            }
        ]
    },
    "1343115424": {
        "name": "L2_MEM_INT_ST",
        "address": 1343115424,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_L2_MEM_ECC_ERR_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_L2_MEM_EXCEED_ADDR_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_L2_MEM_ERR_RESP_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1343115428": {
        "name": "L2_MEM_INT_ENA",
        "address": 1343115428,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_L2_MEM_ECC_ERR_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_L2_MEM_EXCEED_ADDR_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_L2_MEM_ERR_RESP_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1343115432": {
        "name": "L2_MEM_INT_CLR",
        "address": 1343115432,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_L2_MEM_ECC_ERR_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_L2_MEM_EXCEED_ADDR_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_L2_MEM_ERR_RESP_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1343115436": {
        "name": "L2_MEM_L2_RAM_ECC",
        "address": 1343115436,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_L2_RAM_UNIT0_ECC_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_L2_RAM_UNIT1_ECC_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_L2_RAM_UNIT2_ECC_EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_L2_RAM_UNIT3_ECC_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_L2_RAM_UNIT4_ECC_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_L2_RAM_UNIT5_ECC_EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1343115440": {
        "name": "L2_MEM_INT_RECORD0",
        "address": 1343115440,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_L2_MEM_EXCEED_ADDR_INT_ADDR",
                "bitOffset": 0,
                "bitWidth": 21,
                "desc": "NA"
            },
            {
                "name": "REG_L2_MEM_EXCEED_ADDR_INT_WE",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_L2_MEM_EXCEED_ADDR_INT_MASTER",
                "bitOffset": 22,
                "bitWidth": 3,
                "desc": "NA"
            }
        ]
    },
    "1343115444": {
        "name": "L2_MEM_INT_RECORD1",
        "address": 1343115444,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_L2_MEM_ECC_ERR_INT_ADDR",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "NA"
            },
            {
                "name": "REG_L2_MEM_ECC_ONE_BIT_ERR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_L2_MEM_ECC_TWO_BIT_ERR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_L2_MEM_ECC_ERR_BIT",
                "bitOffset": 17,
                "bitWidth": 9,
                "desc": "NA"
            },
            {
                "name": "REG_L2_CACHE_ERR_BANK",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1343115460": {
        "name": "L2_MEM_L2_CACHE_ECC",
        "address": 1343115460,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_L2_CACHE_ECC_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1343115464": {
        "name": "L1CACHE_BUS0_ID",
        "address": 1343115464,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_L1_CACHE_BUS0_ID",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "NA"
            }
        ]
    },
    "1343115468": {
        "name": "L1CACHE_BUS1_ID",
        "address": 1343115468,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_L1_CACHE_BUS1_ID",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "NA"
            }
        ]
    },
    "1343115480": {
        "name": "L2_MEM_RDN_ECO_CS",
        "address": 1343115480,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_L2_MEM_RDN_ECO_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_L2_MEM_RDN_ECO_RESULT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1343115484": {
        "name": "L2_MEM_RDN_ECO_LOW",
        "address": 1343115484,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_L2_MEM_RDN_ECO_LOW",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343115488": {
        "name": "L2_MEM_RDN_ECO_HIGH",
        "address": 1343115488,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_L2_MEM_RDN_ECO_HIGH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343115492": {
        "name": "TCM_RDN_ECO_CS",
        "address": 1343115492,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_HP_TCM_RDN_ECO_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_HP_TCM_RDN_ECO_RESULT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1343115496": {
        "name": "TCM_RDN_ECO_LOW",
        "address": 1343115496,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_HP_TCM_RDN_ECO_LOW",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343115500": {
        "name": "TCM_RDN_ECO_HIGH",
        "address": 1343115500,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_HP_TCM_RDN_ECO_HIGH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343115504": {
        "name": "GPIO_DED_HOLD_CTRL",
        "address": 1343115504,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_GPIO_DED_HOLD",
                "bitOffset": 0,
                "bitWidth": 26,
                "desc": "hold control for gpio63~56"
            }
        ]
    },
    "1343115508": {
        "name": "L2_MEM_SW_ECC_BWE_MASK",
        "address": 1343115508,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_L2_MEM_SW_ECC_BWE_MASK_CTRL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set 1 to mask bwe hamming code bit"
            }
        ]
    },
    "1343115512": {
        "name": "USB20OTG_MEM_CTRL",
        "address": 1343115512,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_USB20_MEM_CLK_FORCE_ON",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1343115516": {
        "name": "TCM_INT_RAW",
        "address": 1343115516,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "TCM_PARITY_ERR_INT_RAW",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343115520": {
        "name": "TCM_INT_ST",
        "address": 1343115520,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "TCM_PARITY_ERR_INT_ST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343115524": {
        "name": "TCM_INT_ENA",
        "address": 1343115524,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "TCM_PARITY_ERR_INT_ENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343115528": {
        "name": "TCM_INT_CLR",
        "address": 1343115528,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "TCM_PARITY_ERR_INT_CLR",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343115532": {
        "name": "TCM_PARITY_INT_RECORD",
        "address": 1343115532,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "TCM_PARITY_ERR_INT_ADDR",
                "bitOffset": 0,
                "bitWidth": 13,
                "desc": "hp tcm_parity_err_addr"
            }
        ]
    },
    "1343115536": {
        "name": "L1_CACHE_PWR_CTRL",
        "address": 1343115536,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_L1_CACHE_MEM_FO",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "need_des"
            }
        ]
    },
    "1343115540": {
        "name": "L2_CACHE_PWR_CTRL",
        "address": 1343115540,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_L2_CACHE_MEM_FO",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "need_des"
            }
        ]
    },
    "1343115544": {
        "name": "CPU_WAITI_CONF",
        "address": 1343115544,
        "size": 32,
        "access": "",
        "desc": "CPU_WAITI configuration register",
        "fields": [
            {
                "name": "CPU_WAIT_MODE_FORCE_ON",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set 1 to force cpu_waiti_clk enable."
            },
            {
                "name": "CPU_WAITI_DELAY_NUM",
                "bitOffset": 1,
                "bitWidth": 4,
                "desc": "This field used to set delay cycle when cpu enter waiti mode, after delay waiti_clk will close"
            }
        ]
    },
    "1343115548": {
        "name": "CORE_DEBUG_RUNSTALL_CONF",
        "address": 1343115548,
        "size": 32,
        "access": "",
        "desc": "Core Debug runstall configure register",
        "fields": [
            {
                "name": "CORE_DEBUG_RUNSTALL_ENABLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this field to 1 to enable debug runstall feature between HP-core and LP-core."
            }
        ]
    },
    "1343115552": {
        "name": "CORE_AHB_TIMEOUT",
        "address": 1343115552,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "set this field to 1 to enable hp core0&1 ahb timeout handle"
            },
            {
                "name": "THRES",
                "bitOffset": 1,
                "bitWidth": 16,
                "desc": "This field used to set hp core0&1 ahb bus timeout  threshold"
            }
        ]
    },
    "1343115556": {
        "name": "CORE_IBUS_TIMEOUT",
        "address": 1343115556,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "set this field to 1 to enable hp core0&1 ibus timeout handle"
            },
            {
                "name": "THRES",
                "bitOffset": 1,
                "bitWidth": 16,
                "desc": "This field used to set hp core0&1 ibus timeout  threshold"
            }
        ]
    },
    "1343115560": {
        "name": "CORE_DBUS_TIMEOUT",
        "address": 1343115560,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "set this field to 1 to enable hp core0&1 dbus timeout handle"
            },
            {
                "name": "THRES",
                "bitOffset": 1,
                "bitWidth": 16,
                "desc": "This field used to set hp core0&1 dbus timeout  threshold"
            }
        ]
    },
    "1343115576": {
        "name": "ICM_CPU_H2X_CFG",
        "address": 1343115576,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "CPU_ICM_H2X_POST_WR_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "CPU_ICM_H2X_CUT_THROUGH_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "CPU_ICM_H2X_BRIDGE_BUSY",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343115580": {
        "name": "PERI1_APB_POSTW_EN",
        "address": 1343115580,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "PERI1_APB_POSTW_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "hp_peri1 apb register interface post write enable, 1 will speed up write, but will take some time to update value to register"
            }
        ]
    },
    "1343115584": {
        "name": "BITSCRAMBLER_PERI_SEL",
        "address": 1343115584,
        "size": 32,
        "access": "",
        "desc": "Bitscrambler Peri Sel",
        "fields": [
            {
                "name": "BITSCRAMBLER_PERI_RX_SEL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Set  this field to sel peri with DMA RX interface to connec with bitscrambler: 4'h0 : lcd_cam, 4'h1: gpspi2, 4'h2: gpspi3, 4'h3: parl_io, 4'h4: aes, 4'h5: sha, 4'h6: adc, 4'h7: i2s0, 4'h8: i2s1, 4'h9: i2s2, 4'ha: i3c_mst, 4'hb: uhci0, 4'hc: RMT, else : none"
            },
            {
                "name": "BITSCRAMBLER_PERI_TX_SEL",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Set  this field to sel peri with DMA TX interface to connec with bitscrambler: 4'h0 : lcd_cam, 4'h1: gpspi2, 4'h2: gpspi3, 4'h3: parl_io, 4'h4: aes, 4'h5: sha, 4'h6: adc, 4'h7: i2s0, 4'h8: i2s1, 4'h9: i2s2, 4'ha: i3c_mst, 4'hb: uhci0, 4'hc: RMT, else : none"
            }
        ]
    },
    "1343115588": {
        "name": "APB_SYNC_POSTW_EN",
        "address": 1343115588,
        "size": 32,
        "access": "",
        "desc": "N/A",
        "fields": [
            {
                "name": "GMAC_APB_POSTW_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "N/A"
            },
            {
                "name": "DSI_HOST_APB_POSTW_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "N/A"
            },
            {
                "name": "CSI_HOST_APB_SYNC_POSTW_EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "N/A"
            },
            {
                "name": "CSI_HOST_APB_ASYNC_POSTW_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "N/A"
            }
        ]
    },
    "1343115592": {
        "name": "GDMA_CTRL",
        "address": 1343115592,
        "size": 32,
        "access": "",
        "desc": "N/A",
        "fields": [
            {
                "name": "DEBUG_CH_NUM",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "N/A"
            }
        ]
    },
    "1343115596": {
        "name": "GMAC_CTRL0",
        "address": 1343115596,
        "size": 32,
        "access": "",
        "desc": "N/A",
        "fields": [
            {
                "name": "PTP_PPS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "N/A"
            },
            {
                "name": "SBD_FLOWCTRL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "N/A"
            },
            {
                "name": "PHY_INTF_SEL",
                "bitOffset": 2,
                "bitWidth": 3,
                "desc": "N/A"
            },
            {
                "name": "GMAC_MEM_CLK_FORCE_ON",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "N/A"
            },
            {
                "name": "GMAC_RST_CLK_TX_N",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "N/A"
            },
            {
                "name": "GMAC_RST_CLK_RX_N",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "N/A"
            }
        ]
    },
    "1343115600": {
        "name": "GMAC_CTRL1",
        "address": 1343115600,
        "size": 32,
        "access": "",
        "desc": "N/A",
        "fields": [
            {
                "name": "PTP_TIMESTAMP_L",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "N/A"
            }
        ]
    },
    "1343115604": {
        "name": "GMAC_CTRL2",
        "address": 1343115604,
        "size": 32,
        "access": "",
        "desc": "N/A",
        "fields": [
            {
                "name": "PTP_TIMESTAMP_H",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "N/A"
            }
        ]
    },
    "1343115608": {
        "name": "VPU_CTRL",
        "address": 1343115608,
        "size": 32,
        "access": "",
        "desc": "N/A",
        "fields": [
            {
                "name": "PPA_LSLP_MEM_PD",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "N/A"
            },
            {
                "name": "JPEG_SDSLP_MEM_PD",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "N/A"
            },
            {
                "name": "JPEG_LSLP_MEM_PD",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "N/A"
            },
            {
                "name": "JPEG_DSLP_MEM_PD",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "N/A"
            },
            {
                "name": "DMA2D_LSLP_MEM_PD",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "N/A"
            }
        ]
    },
    "1343115612": {
        "name": "USBOTG20_CTRL",
        "address": 1343115612,
        "size": 32,
        "access": "",
        "desc": "N/A",
        "fields": [
            {
                "name": "OTG_PHY_TEST_DONE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "N/A"
            },
            {
                "name": "USB_MEM_AUX_CTRL",
                "bitOffset": 1,
                "bitWidth": 14,
                "desc": "N/A"
            },
            {
                "name": "PHY_SUSPENDM",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "N/A"
            },
            {
                "name": "PHY_SUSPEND_FORCE_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "N/A"
            },
            {
                "name": "PHY_RSTN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "N/A"
            },
            {
                "name": "PHY_RESET_FORCE_EN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "N/A"
            },
            {
                "name": "PHY_PLL_FORCE_EN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "N/A"
            },
            {
                "name": "PHY_PLL_EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "N/A"
            },
            {
                "name": "OTG_SUSPENDM",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "N/A"
            },
            {
                "name": "OTG_PHY_TXBITSTUFF_EN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "N/A"
            },
            {
                "name": "OTG_PHY_REFCLK_MODE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "N/A"
            },
            {
                "name": "OTG_PHY_BISTEN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "N/A"
            }
        ]
    },
    "1343115616": {
        "name": "TCM_ERR_RESP_CTRL",
        "address": 1343115616,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "TCM_ERR_RESP_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set 1 to turn on tcm error response"
            }
        ]
    },
    "1343115620": {
        "name": "L2_MEM_REFRESH",
        "address": 1343115620,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_L2_MEM_UNIT0_REFERSH_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_L2_MEM_UNIT1_REFERSH_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_L2_MEM_UNIT2_REFERSH_EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_L2_MEM_UNIT3_REFERSH_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_L2_MEM_UNIT4_REFERSH_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_L2_MEM_UNIT5_REFERSH_EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_L2_MEM_REFERSH_CNT_RESET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Set 1 to reset l2mem_refresh_cnt"
            },
            {
                "name": "REG_L2_MEM_UNIT0_REFRESH_DONE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_L2_MEM_UNIT1_REFRESH_DONE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_L2_MEM_UNIT2_REFRESH_DONE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_L2_MEM_UNIT3_REFRESH_DONE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_L2_MEM_UNIT4_REFRESH_DONE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_L2_MEM_UNIT5_REFRESH_DONE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1343115624": {
        "name": "TCM_INIT",
        "address": 1343115624,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_TCM_INIT_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_TCM_INIT_CNT_RESET",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set 1 to reset tcm init cnt"
            },
            {
                "name": "REG_TCM_INIT_DONE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1343115628": {
        "name": "TCM_PARITY_CHECK_CTRL",
        "address": 1343115628,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "TCM_PARITY_CHECK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set 1 to turn on tcm parity check"
            }
        ]
    },
    "1343115632": {
        "name": "DESIGN_FOR_VERIFICATION0",
        "address": 1343115632,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "DFV0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "register for DV"
            }
        ]
    },
    "1343115636": {
        "name": "DESIGN_FOR_VERIFICATION1",
        "address": 1343115636,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "DFV1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "register for DV"
            }
        ]
    },
    "1343115648": {
        "name": "PSRAM_FLASH_ADDR_INTERCHANGE",
        "address": 1343115648,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "CPU",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set 1 to enable addr interchange between psram and flash in axi matrix when hp cpu access through cache"
            },
            {
                "name": "DMA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set 1 to enable addr interchange between psram and flash in axi matrix when dma device access, lp core access and hp core access through ahb"
            }
        ]
    },
    "1343115656": {
        "name": "AHB2AXI_BRESP_ERR_INT_RAW",
        "address": 1343115656,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CPU_ICM_H2X_BRESP_ERR_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "the raw interrupt status of bresp error,  triggered when if  bresp err occurs  in post write mode in ahb2axi."
            }
        ]
    },
    "1343115660": {
        "name": "AHB2AXI_BRESP_ERR_INT_ST",
        "address": 1343115660,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "CPU_ICM_H2X_BRESP_ERR_INT_ST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "the masked interrupt status of  cpu_icm_h2x_bresp_err"
            }
        ]
    },
    "1343115664": {
        "name": "AHB2AXI_BRESP_ERR_INT_ENA",
        "address": 1343115664,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "CPU_ICM_H2X_BRESP_ERR_INT_ENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Write 1 to enable cpu_icm_h2x_bresp_err int"
            }
        ]
    },
    "1343115668": {
        "name": "AHB2AXI_BRESP_ERR_INT_CLR",
        "address": 1343115668,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "CPU_ICM_H2X_BRESP_ERR_INT_CLR",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Write 1 to clear cpu_icm_h2x_bresp_err  int"
            }
        ]
    },
    "1343115672": {
        "name": "L2_MEM_ERR_RESP_CTRL",
        "address": 1343115672,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "L2_MEM_ERR_RESP_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set 1 to turn on l2mem error response"
            }
        ]
    },
    "1343115676": {
        "name": "L2_MEM_AHB_BUFFER_CTRL",
        "address": 1343115676,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "L2_MEM_AHB_WRBUFFER_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set 1 to turn on l2mem ahb wr buffer"
            },
            {
                "name": "L2_MEM_AHB_RDBUFFER_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set 1 to turn on l2mem ahb rd buffer"
            }
        ]
    },
    "1343115680": {
        "name": "CORE_DMACTIVE_LPCORE",
        "address": 1343115680,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "CORE_DMACTIVE_LPCORE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "hp core dmactive_lpcore value"
            }
        ]
    },
    "1343115684": {
        "name": "CORE_ERR_RESP_DIS",
        "address": 1343115684,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "CORE_ERR_RESP_DIS",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Set bit0 to disable ibus err resp. Set bit1 to disable dbus err resp.  Set bit 2 to disable ahb err resp."
            }
        ]
    },
    "1343115688": {
        "name": "CORE_TIMEOUT_INT_RAW",
        "address": 1343115688,
        "size": 32,
        "access": "",
        "desc": "Hp core bus timeout interrupt raw register",
        "fields": [
            {
                "name": "CORE0_AHB_TIMEOUT_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "the raw interrupt status of hp core0  ahb timeout"
            },
            {
                "name": "CORE1_AHB_TIMEOUT_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "the raw interrupt status of hp core1  ahb timeout"
            },
            {
                "name": "CORE0_IBUS_TIMEOUT_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "the raw interrupt status of hp core0  ibus timeout"
            },
            {
                "name": "CORE1_IBUS_TIMEOUT_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "the raw interrupt status of hp core1  ibus timeout"
            },
            {
                "name": "CORE0_DBUS_TIMEOUT_INT_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "the raw interrupt status of hp core0  dbus timeout"
            },
            {
                "name": "CORE1_DBUS_TIMEOUT_INT_RAW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "the raw interrupt status of hp core1  dbus timeout"
            }
        ]
    },
    "1343115692": {
        "name": "CORE_TIMEOUT_INT_ST",
        "address": 1343115692,
        "size": 32,
        "access": "",
        "desc": "masked interrupt register",
        "fields": [
            {
                "name": "CORE0_AHB_TIMEOUT_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "the masked interrupt status of hp core0  ahb timeout"
            },
            {
                "name": "CORE1_AHB_TIMEOUT_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "the masked interrupt status of hp core1  ahb timeout"
            },
            {
                "name": "CORE0_IBUS_TIMEOUT_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "the masked interrupt status of hp core0  ibus timeout"
            },
            {
                "name": "CORE1_IBUS_TIMEOUT_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "the masked interrupt status of hp core1  ibus timeout"
            },
            {
                "name": "CORE0_DBUS_TIMEOUT_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "the masked interrupt status of hp core0  dbus timeout"
            },
            {
                "name": "CORE1_DBUS_TIMEOUT_INT_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "the masked interrupt status of hp core1  dbus timeout"
            }
        ]
    },
    "1343115696": {
        "name": "CORE_TIMEOUT_INT_ENA",
        "address": 1343115696,
        "size": 32,
        "access": "",
        "desc": "masked interrupt register",
        "fields": [
            {
                "name": "CORE0_AHB_TIMEOUT_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Write 1 to enable hp_core0_ahb_timeout int"
            },
            {
                "name": "CORE1_AHB_TIMEOUT_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Write 1 to enable hp_core1_ahb_timeout int"
            },
            {
                "name": "CORE0_IBUS_TIMEOUT_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Write 1 to enable hp_core0_ibus_timeout int"
            },
            {
                "name": "CORE1_IBUS_TIMEOUT_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Write 1 to enable hp_core1_ibus_timeout int"
            },
            {
                "name": "CORE0_DBUS_TIMEOUT_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Write 1 to enable hp_core0_dbus_timeout int"
            },
            {
                "name": "CORE1_DBUS_TIMEOUT_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Write 1 to enable hp_core1_dbus_timeout int"
            }
        ]
    },
    "1343115700": {
        "name": "CORE_TIMEOUT_INT_CLR",
        "address": 1343115700,
        "size": 32,
        "access": "",
        "desc": "interrupt clear register",
        "fields": [
            {
                "name": "CORE0_AHB_TIMEOUT_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Write 1 to clear hp_core0_ahb_timeout int"
            },
            {
                "name": "CORE1_AHB_TIMEOUT_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Write 1 to clear hp_core1_ahb_timeout int"
            },
            {
                "name": "CORE0_IBUS_TIMEOUT_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Write 1 to clear hp_core0_ibus_timeout int"
            },
            {
                "name": "CORE1_IBUS_TIMEOUT_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Write 1 to clear hp_core1_ibus_timeout int"
            },
            {
                "name": "CORE0_DBUS_TIMEOUT_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Write 1 to clear hp_core0_dbus_timeout int"
            },
            {
                "name": "CORE1_DBUS_TIMEOUT_INT_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Write 1 to clear hp_core1_dbus_timeout int"
            }
        ]
    },
    "1343115712": {
        "name": "GPIO_O_HYS_CTRL0",
        "address": 1343115712,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_GPIO_0_HYS_LOW",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "hys control for gpio47~16"
            }
        ]
    },
    "1343115716": {
        "name": "GPIO_O_HYS_CTRL1",
        "address": 1343115716,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_GPIO_0_HYS_HIGH",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "hys control for gpio56~48"
            }
        ]
    },
    "1343115728": {
        "name": "RSA_PD_CTRL",
        "address": 1343115728,
        "size": 32,
        "access": "",
        "desc": "rsa pd ctrl register",
        "fields": [
            {
                "name": "RSA_MEM_FORCE_PD",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to power down rsa internal memory."
            },
            {
                "name": "RSA_MEM_FORCE_PU",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to force power up rsa internal memory"
            },
            {
                "name": "RSA_MEM_PD",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to force power down rsa internal memory."
            }
        ]
    },
    "1343115732": {
        "name": "ECC_PD_CTRL",
        "address": 1343115732,
        "size": 32,
        "access": "",
        "desc": "ecc pd ctrl register",
        "fields": [
            {
                "name": "ECC_MEM_FORCE_PD",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to power down ecc internal memory."
            },
            {
                "name": "ECC_MEM_FORCE_PU",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to force power up ecc internal memory"
            },
            {
                "name": "ECC_MEM_PD",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to force power down ecc internal memory."
            }
        ]
    },
    "1343115736": {
        "name": "RNG_CFG",
        "address": 1343115736,
        "size": 32,
        "access": "",
        "desc": "rng cfg register",
        "fields": [
            {
                "name": "RNG_SAMPLE_ENABLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "enable rng sample chain"
            },
            {
                "name": "RNG_CHAIN_CLK_DIV_NUM",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "chain clk div num to pad for debug"
            },
            {
                "name": "RNG_SAMPLE_CNT",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "debug rng sample cnt"
            }
        ]
    },
    "1343115740": {
        "name": "UART_PD_CTRL",
        "address": 1343115740,
        "size": 32,
        "access": "",
        "desc": "ecc pd ctrl register",
        "fields": [
            {
                "name": "UART_MEM_FORCE_PD",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to power down hp uart internal memory."
            },
            {
                "name": "UART_MEM_FORCE_PU",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to force power up hp uart  internal memory"
            }
        ]
    },
    "1343115744": {
        "name": "PERI_MEM_CLK_FORCE_ON",
        "address": 1343115744,
        "size": 32,
        "access": "",
        "desc": "hp peri mem clk force on regpster",
        "fields": [
            {
                "name": "RMT_MEM_CLK_FORCE_ON",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to force on mem clk in rmt"
            },
            {
                "name": "BITSCRAMBLER_TX_MEM_CLK_FORCE_ON",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to force on tx mem clk in bitscrambler"
            },
            {
                "name": "BITSCRAMBLER_RX_MEM_CLK_FORCE_ON",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to force on rx mem clk in bitscrambler"
            },
            {
                "name": "GDMA_MEM_CLK_FORCE_ON",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to force on mem clk in gdma"
            }
        ]
    },
    "1343119360": {
        "name": "CLK_EN0",
        "address": 1343119360,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1343119364": {
        "name": "ROOT_CLK_CTRL0",
        "address": 1343119364,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_CPUICM_DELAY_NUM",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Reserved"
            },
            {
                "name": "REG_SOC_CLK_DIV_UPDATE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_CPU_CLK_DIV_NUM",
                "bitOffset": 5,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_CPU_CLK_DIV_NUMERATOR",
                "bitOffset": 13,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_CPU_CLK_DIV_DENOMINATOR",
                "bitOffset": 21,
                "bitWidth": 8,
                "desc": "Reserved"
            }
        ]
    },
    "1343119368": {
        "name": "ROOT_CLK_CTRL1",
        "address": 1343119368,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_MEM_CLK_DIV_NUM",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_MEM_CLK_DIV_NUMERATOR",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_MEM_CLK_DIV_DENOMINATOR",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_SYS_CLK_DIV_NUM",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Reserved"
            }
        ]
    },
    "1343119372": {
        "name": "ROOT_CLK_CTRL2",
        "address": 1343119372,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_SYS_CLK_DIV_NUMERATOR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_SYS_CLK_DIV_DENOMINATOR",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_APB_CLK_DIV_NUM",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_APB_CLK_DIV_NUMERATOR",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Reserved"
            }
        ]
    },
    "1343119376": {
        "name": "ROOT_CLK_CTRL3",
        "address": 1343119376,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_APB_CLK_DIV_DENOMINATOR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Reserved"
            }
        ]
    },
    "1343119380": {
        "name": "SOC_CLK_CTRL0",
        "address": 1343119380,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_CORE0_CLIC_CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_CORE1_CLIC_CLK_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_MISC_CPU_CLK_EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_CORE0_CPU_CLK_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_CORE1_CPU_CLK_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_TCM_CPU_CLK_EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_BUSMON_CPU_CLK_EN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_L1CACHE_CPU_CLK_EN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_L1CACHE_D_CPU_CLK_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_L1CACHE_I0_CPU_CLK_EN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_L1CACHE_I1_CPU_CLK_EN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_TRACE_CPU_CLK_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_ICM_CPU_CLK_EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GDMA_CPU_CLK_EN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_VPU_CPU_CLK_EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_L1CACHE_MEM_CLK_EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_L1CACHE_D_MEM_CLK_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_L1CACHE_I0_MEM_CLK_EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_L1CACHE_I1_MEM_CLK_EN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_L2CACHE_MEM_CLK_EN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_L2MEM_MEM_CLK_EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_L2MEMMON_MEM_CLK_EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_ICM_MEM_CLK_EN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_MISC_SYS_CLK_EN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_TRACE_SYS_CLK_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_L2CACHE_SYS_CLK_EN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_L2MEM_SYS_CLK_EN",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_L2MEMMON_SYS_CLK_EN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_TCMMON_SYS_CLK_EN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_ICM_SYS_CLK_EN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FLASH_SYS_CLK_EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PSRAM_SYS_CLK_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1343119384": {
        "name": "SOC_CLK_CTRL1",
        "address": 1343119384,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPSPI2_SYS_CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPSPI3_SYS_CLK_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_REGDMA_SYS_CLK_EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_AHB_PDMA_SYS_CLK_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_AXI_PDMA_SYS_CLK_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GDMA_SYS_CLK_EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_DMA2D_SYS_CLK_EN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_VPU_SYS_CLK_EN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_JPEG_SYS_CLK_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PPA_SYS_CLK_EN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_CSI_BRG_SYS_CLK_EN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_CSI_HOST_SYS_CLK_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_DSI_SYS_CLK_EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_EMAC_SYS_CLK_EN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_SDMMC_SYS_CLK_EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_USB_OTG11_SYS_CLK_EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_USB_OTG20_SYS_CLK_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_UHCI_SYS_CLK_EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_UART0_SYS_CLK_EN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_UART1_SYS_CLK_EN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_UART2_SYS_CLK_EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_UART3_SYS_CLK_EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_UART4_SYS_CLK_EN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PARLIO_SYS_CLK_EN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_ETM_SYS_CLK_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PVT_SYS_CLK_EN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_CRYPTO_SYS_CLK_EN",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_KEY_MANAGER_SYS_CLK_EN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_BITSRAMBLER_SYS_CLK_EN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_BITSRAMBLER_RX_SYS_CLK_EN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_BITSRAMBLER_TX_SYS_CLK_EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_H264_SYS_CLK_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1343119388": {
        "name": "SOC_CLK_CTRL2",
        "address": 1343119388,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_RMT_SYS_CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_HP_CLKRST_APB_CLK_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_SYSREG_APB_CLK_EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_ICM_APB_CLK_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_INTRMTX_APB_CLK_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_ADC_APB_CLK_EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_UHCI_APB_CLK_EN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_UART0_APB_CLK_EN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_UART1_APB_CLK_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_UART2_APB_CLK_EN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_UART3_APB_CLK_EN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_UART4_APB_CLK_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2C0_APB_CLK_EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2C1_APB_CLK_EN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2S0_APB_CLK_EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2S1_APB_CLK_EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2S2_APB_CLK_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_I3C_MST_APB_CLK_EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_I3C_SLV_APB_CLK_EN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPSPI2_APB_CLK_EN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPSPI3_APB_CLK_EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_TIMERGRP0_APB_CLK_EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_TIMERGRP1_APB_CLK_EN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_SYSTIMER_APB_CLK_EN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_TWAI0_APB_CLK_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_TWAI1_APB_CLK_EN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_TWAI2_APB_CLK_EN",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_MCPWM0_APB_CLK_EN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_MCPWM1_APB_CLK_EN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_USB_DEVICE_APB_CLK_EN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PCNT_APB_CLK_EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PARLIO_APB_CLK_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1343119392": {
        "name": "SOC_CLK_CTRL3",
        "address": 1343119392,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_LEDC_APB_CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_LCDCAM_APB_CLK_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_ETM_APB_CLK_EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_IOMUX_APB_CLK_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1343119396": {
        "name": "REF_CLK_CTRL0",
        "address": 1343119396,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_REF_50M_CLK_DIV_NUM",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_REF_25M_CLK_DIV_NUM",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_REF_240M_CLK_DIV_NUM",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_REF_160M_CLK_DIV_NUM",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Reserved"
            }
        ]
    },
    "1343119400": {
        "name": "REF_CLK_CTRL1",
        "address": 1343119400,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_REF_120M_CLK_DIV_NUM",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_REF_80M_CLK_DIV_NUM",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_REF_20M_CLK_DIV_NUM",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_TM_400M_CLK_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_TM_200M_CLK_EN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_TM_100M_CLK_EN",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_REF_50M_CLK_EN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_REF_25M_CLK_EN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_TM_480M_CLK_EN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_REF_240M_CLK_EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_TM_240M_CLK_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1343119404": {
        "name": "REF_CLK_CTRL2",
        "address": 1343119404,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_REF_160M_CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_TM_160M_CLK_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_REF_120M_CLK_EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_TM_120M_CLK_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_REF_80M_CLK_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_TM_80M_CLK_EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_TM_60M_CLK_EN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_TM_48M_CLK_EN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_REF_20M_CLK_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_TM_20M_CLK_EN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1343119408": {
        "name": "PERI_CLK_CTRL00",
        "address": 1343119408,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_FLASH_CLK_SRC_SEL",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_FLASH_PLL_CLK_EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FLASH_CORE_CLK_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FLASH_CORE_CLK_DIV_NUM",
                "bitOffset": 4,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_PSRAM_CLK_SRC_SEL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_PSRAM_PLL_CLK_EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PSRAM_CORE_CLK_EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PSRAM_CORE_CLK_DIV_NUM",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD_EMAC_REF_CLK_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_EMAC_RMII_CLK_SRC_SEL",
                "bitOffset": 25,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_EMAC_RMII_CLK_EN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_EMAC_RX_CLK_SRC_SEL",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_EMAC_RX_CLK_EN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1343119412": {
        "name": "PERI_CLK_CTRL01",
        "address": 1343119412,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_EMAC_RX_CLK_DIV_NUM",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_EMAC_TX_CLK_SRC_SEL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_EMAC_TX_CLK_EN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_EMAC_TX_CLK_DIV_NUM",
                "bitOffset": 10,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_EMAC_PTP_REF_CLK_SRC_SEL",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_EMAC_PTP_REF_CLK_EN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_EMAC_UNUSED0_CLK_EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_EMAC_UNUSED1_CLK_EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_SDIO_HS_MODE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_SDIO_LS_CLK_SRC_SEL",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_SDIO_LS_CLK_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1343119416": {
        "name": "PERI_CLK_CTRL02",
        "address": 1343119416,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_SDIO_LS_CLK_DIV_NUM",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_SDIO_LS_CLK_EDGE_CFG_UPDATE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_SDIO_LS_CLK_EDGE_L",
                "bitOffset": 9,
                "bitWidth": 4,
                "desc": "Reserved"
            },
            {
                "name": "REG_SDIO_LS_CLK_EDGE_H",
                "bitOffset": 13,
                "bitWidth": 4,
                "desc": "Reserved"
            },
            {
                "name": "REG_SDIO_LS_CLK_EDGE_N",
                "bitOffset": 17,
                "bitWidth": 4,
                "desc": "Reserved"
            },
            {
                "name": "REG_SDIO_LS_SLF_CLK_EDGE_SEL",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_SDIO_LS_DRV_CLK_EDGE_SEL",
                "bitOffset": 23,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_SDIO_LS_SAM_CLK_EDGE_SEL",
                "bitOffset": 25,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_SDIO_LS_SLF_CLK_EN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_SDIO_LS_DRV_CLK_EN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_SDIO_LS_SAM_CLK_EN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_MIPI_DSI_DPHY_CLK_SRC_SEL",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Reserved"
            }
        ]
    },
    "1343119420": {
        "name": "PERI_CLK_CTRL03",
        "address": 1343119420,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_MIPI_DSI_DPHY_CFG_CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_MIPI_DSI_DPHY_PLL_REFCLK_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_MIPI_CSI_DPHY_CLK_SRC_SEL",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_MIPI_CSI_DPHY_CFG_CLK_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_MIPI_DSI_DPICLK_SRC_SEL",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_MIPI_DSI_DPICLK_EN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_MIPI_DSI_DPICLK_DIV_NUM",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Reserved"
            }
        ]
    },
    "1343119424": {
        "name": "PERI_CLK_CTRL10",
        "address": 1343119424,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_I2C0_CLK_SRC_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2C0_CLK_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2C0_CLK_DIV_NUM",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2C0_CLK_DIV_NUMERATOR",
                "bitOffset": 10,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2C0_CLK_DIV_DENOMINATOR",
                "bitOffset": 18,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2C1_CLK_SRC_SEL",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2C1_CLK_EN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1343119428": {
        "name": "PERI_CLK_CTRL11",
        "address": 1343119428,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_I2C1_CLK_DIV_NUM",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2C1_CLK_DIV_NUMERATOR",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2C1_CLK_DIV_DENOMINATOR",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2S0_RX_CLK_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2S0_RX_CLK_SRC_SEL",
                "bitOffset": 25,
                "bitWidth": 2,
                "desc": "Reserved"
            }
        ]
    },
    "1343119432": {
        "name": "PERI_CLK_CTRL12",
        "address": 1343119432,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_I2S0_RX_DIV_N",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2S0_RX_DIV_X",
                "bitOffset": 8,
                "bitWidth": 9,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2S0_RX_DIV_Y",
                "bitOffset": 17,
                "bitWidth": 9,
                "desc": "Reserved"
            }
        ]
    },
    "1343119436": {
        "name": "PERI_CLK_CTRL13",
        "address": 1343119436,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_I2S0_RX_DIV_Z",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2S0_RX_DIV_YN1",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2S0_TX_CLK_EN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2S0_TX_CLK_SRC_SEL",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2S0_TX_DIV_N",
                "bitOffset": 13,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2S0_TX_DIV_X",
                "bitOffset": 21,
                "bitWidth": 9,
                "desc": "Reserved"
            }
        ]
    },
    "1343119440": {
        "name": "PERI_CLK_CTRL14",
        "address": 1343119440,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_I2S0_TX_DIV_Y",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2S0_TX_DIV_Z",
                "bitOffset": 9,
                "bitWidth": 9,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2S0_TX_DIV_YN1",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2S0_MST_CLK_SEL",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2S1_RX_CLK_EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2S1_RX_CLK_SRC_SEL",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2S1_RX_DIV_N",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "Reserved"
            }
        ]
    },
    "1343119444": {
        "name": "PERI_CLK_CTRL15",
        "address": 1343119444,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_I2S1_RX_DIV_X",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2S1_RX_DIV_Y",
                "bitOffset": 9,
                "bitWidth": 9,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2S1_RX_DIV_Z",
                "bitOffset": 18,
                "bitWidth": 9,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2S1_RX_DIV_YN1",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2S1_TX_CLK_EN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2S1_TX_CLK_SRC_SEL",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Reserved"
            }
        ]
    },
    "1343119448": {
        "name": "PERI_CLK_CTRL16",
        "address": 1343119448,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_I2S1_TX_DIV_N",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2S1_TX_DIV_X",
                "bitOffset": 8,
                "bitWidth": 9,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2S1_TX_DIV_Y",
                "bitOffset": 17,
                "bitWidth": 9,
                "desc": "Reserved"
            }
        ]
    },
    "1343119452": {
        "name": "PERI_CLK_CTRL17",
        "address": 1343119452,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_I2S1_TX_DIV_Z",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2S1_TX_DIV_YN1",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2S1_MST_CLK_SEL",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2S2_RX_CLK_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2S2_RX_CLK_SRC_SEL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2S2_RX_DIV_N",
                "bitOffset": 14,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2S2_RX_DIV_X",
                "bitOffset": 22,
                "bitWidth": 9,
                "desc": "Reserved"
            }
        ]
    },
    "1343119456": {
        "name": "PERI_CLK_CTRL18",
        "address": 1343119456,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_I2S2_RX_DIV_Y",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2S2_RX_DIV_Z",
                "bitOffset": 9,
                "bitWidth": 9,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2S2_RX_DIV_YN1",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2S2_TX_CLK_EN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2S2_TX_CLK_SRC_SEL",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2S2_TX_DIV_N",
                "bitOffset": 22,
                "bitWidth": 8,
                "desc": "Reserved"
            }
        ]
    },
    "1343119460": {
        "name": "PERI_CLK_CTRL19",
        "address": 1343119460,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_I2S2_TX_DIV_X",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2S2_TX_DIV_Y",
                "bitOffset": 9,
                "bitWidth": 9,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2S2_TX_DIV_Z",
                "bitOffset": 18,
                "bitWidth": 9,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2S2_TX_DIV_YN1",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_I2S2_MST_CLK_SEL",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_LCD_CLK_SRC_SEL",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_LCD_CLK_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1343119464": {
        "name": "PERI_CLK_CTRL110",
        "address": 1343119464,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_LCD_CLK_DIV_NUM",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_LCD_CLK_DIV_NUMERATOR",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_LCD_CLK_DIV_DENOMINATOR",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_UART0_CLK_SRC_SEL",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_UART0_CLK_EN",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1343119468": {
        "name": "PERI_CLK_CTRL111",
        "address": 1343119468,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_UART0_SCLK_DIV_NUM",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_UART0_SCLK_DIV_NUMERATOR",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_UART0_SCLK_DIV_DENOMINATOR",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_UART1_CLK_SRC_SEL",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_UART1_CLK_EN",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1343119472": {
        "name": "PERI_CLK_CTRL112",
        "address": 1343119472,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_UART1_SCLK_DIV_NUM",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_UART1_SCLK_DIV_NUMERATOR",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_UART1_SCLK_DIV_DENOMINATOR",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_UART2_CLK_SRC_SEL",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_UART2_CLK_EN",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1343119476": {
        "name": "PERI_CLK_CTRL113",
        "address": 1343119476,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_UART2_SCLK_DIV_NUM",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_UART2_SCLK_DIV_NUMERATOR",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_UART2_SCLK_DIV_DENOMINATOR",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_UART3_CLK_SRC_SEL",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_UART3_CLK_EN",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1343119480": {
        "name": "PERI_CLK_CTRL114",
        "address": 1343119480,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_UART3_SCLK_DIV_NUM",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_UART3_SCLK_DIV_NUMERATOR",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_UART3_SCLK_DIV_DENOMINATOR",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_UART4_CLK_SRC_SEL",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_UART4_CLK_EN",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1343119484": {
        "name": "PERI_CLK_CTRL115",
        "address": 1343119484,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_UART4_SCLK_DIV_NUM",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_UART4_SCLK_DIV_NUMERATOR",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_UART4_SCLK_DIV_DENOMINATOR",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_TWAI0_CLK_SRC_SEL",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_TWAI0_CLK_EN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_TWAI1_CLK_SRC_SEL",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_TWAI1_CLK_EN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_TWAI2_CLK_SRC_SEL",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_TWAI2_CLK_EN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1343119488": {
        "name": "PERI_CLK_CTRL116",
        "address": 1343119488,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPSPI2_CLK_SRC_SEL",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPSPI2_HS_CLK_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPSPI2_HS_CLK_DIV_NUM",
                "bitOffset": 4,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPSPI2_MST_CLK_DIV_NUM",
                "bitOffset": 12,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPSPI2_MST_CLK_EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPSPI3_CLK_SRC_SEL",
                "bitOffset": 21,
                "bitWidth": 3,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPSPI3_HS_CLK_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1343119492": {
        "name": "PERI_CLK_CTRL117",
        "address": 1343119492,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPSPI3_HS_CLK_DIV_NUM",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPSPI3_MST_CLK_DIV_NUM",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPSPI3_MST_CLK_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PARLIO_RX_CLK_SRC_SEL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_PARLIO_RX_CLK_EN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PARLIO_RX_CLK_DIV_NUM",
                "bitOffset": 20,
                "bitWidth": 8,
                "desc": "Reserved"
            }
        ]
    },
    "1343119496": {
        "name": "PERI_CLK_CTRL118",
        "address": 1343119496,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_PARLIO_RX_CLK_DIV_NUMERATOR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_PARLIO_RX_CLK_DIV_DENOMINATOR",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_PARLIO_TX_CLK_SRC_SEL",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_PARLIO_TX_CLK_EN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PARLIO_TX_CLK_DIV_NUM",
                "bitOffset": 19,
                "bitWidth": 8,
                "desc": "Reserved"
            }
        ]
    },
    "1343119500": {
        "name": "PERI_CLK_CTRL119",
        "address": 1343119500,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_PARLIO_TX_CLK_DIV_NUMERATOR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_PARLIO_TX_CLK_DIV_DENOMINATOR",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_I3C_MST_CLK_SRC_SEL",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_I3C_MST_CLK_EN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_I3C_MST_CLK_DIV_NUM",
                "bitOffset": 19,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_CAM_CLK_SRC_SEL",
                "bitOffset": 27,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_CAM_CLK_EN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1343119504": {
        "name": "PERI_CLK_CTRL120",
        "address": 1343119504,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_CAM_CLK_DIV_NUM",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_CAM_CLK_DIV_NUMERATOR",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_CAM_CLK_DIV_DENOMINATOR",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Reserved"
            }
        ]
    },
    "1343119508": {
        "name": "PERI_CLK_CTRL20",
        "address": 1343119508,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_MCPWM0_CLK_SRC_SEL",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_MCPWM0_CLK_EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_MCPWM0_CLK_DIV_NUM",
                "bitOffset": 3,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_MCPWM1_CLK_SRC_SEL",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_MCPWM1_CLK_EN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_MCPWM1_CLK_DIV_NUM",
                "bitOffset": 14,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_TIMERGRP0_T0_SRC_SEL",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_TIMERGRP0_T0_CLK_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_TIMERGRP0_T1_SRC_SEL",
                "bitOffset": 25,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_TIMERGRP0_T1_CLK_EN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_TIMERGRP0_WDT_SRC_SEL",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_TIMERGRP0_WDT_CLK_EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_TIMERGRP0_TGRT_CLK_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1343119512": {
        "name": "PERI_CLK_CTRL21",
        "address": 1343119512,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_TIMERGRP0_TGRT_CLK_SRC_SEL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Reserved"
            },
            {
                "name": "REG_TIMERGRP0_TGRT_CLK_DIV_NUM",
                "bitOffset": 4,
                "bitWidth": 16,
                "desc": "Reserved"
            },
            {
                "name": "REG_TIMERGRP1_T0_SRC_SEL",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_TIMERGRP1_T0_CLK_EN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_TIMERGRP1_T1_SRC_SEL",
                "bitOffset": 23,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_TIMERGRP1_T1_CLK_EN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_TIMERGRP1_WDT_SRC_SEL",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_TIMERGRP1_WDT_CLK_EN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_SYSTIMER_CLK_SRC_SEL",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_SYSTIMER_CLK_EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1343119516": {
        "name": "PERI_CLK_CTRL22",
        "address": 1343119516,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_LEDC_CLK_SRC_SEL",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_LEDC_CLK_EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RMT_CLK_SRC_SEL",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_RMT_CLK_EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RMT_CLK_DIV_NUM",
                "bitOffset": 6,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_RMT_CLK_DIV_NUMERATOR",
                "bitOffset": 14,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_RMT_CLK_DIV_DENOMINATOR",
                "bitOffset": 22,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_ADC_CLK_SRC_SEL",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Reserved"
            }
        ]
    },
    "1343119520": {
        "name": "PERI_CLK_CTRL23",
        "address": 1343119520,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_ADC_CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_ADC_CLK_DIV_NUM",
                "bitOffset": 1,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_ADC_CLK_DIV_NUMERATOR",
                "bitOffset": 9,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_ADC_CLK_DIV_DENOMINATOR",
                "bitOffset": 17,
                "bitWidth": 8,
                "desc": "Reserved"
            }
        ]
    },
    "1343119524": {
        "name": "PERI_CLK_CTRL24",
        "address": 1343119524,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_ADC_SAR1_CLK_DIV_NUM",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_ADC_SAR2_CLK_DIV_NUM",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_PVT_CLK_DIV_NUM",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_PVT_CLK_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1343119528": {
        "name": "PERI_CLK_CTRL25",
        "address": 1343119528,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_PVT_PERI_GROUP_CLK_DIV_NUM",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_PVT_PERI_GROUP1_CLK_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PVT_PERI_GROUP2_CLK_EN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PVT_PERI_GROUP3_CLK_EN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PVT_PERI_GROUP4_CLK_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_CRYPTO_CLK_SRC_SEL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_CRYPTO_AES_CLK_EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_CRYPTO_DS_CLK_EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_CRYPTO_ECC_CLK_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_CRYPTO_HMAC_CLK_EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_CRYPTO_RSA_CLK_EN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_CRYPTO_SEC_CLK_EN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_CRYPTO_SHA_CLK_EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_CRYPTO_ECDSA_CLK_EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_CRYPTO_KM_CLK_EN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_ISP_CLK_SRC_SEL",
                "bitOffset": 23,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_ISP_CLK_EN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1343119532": {
        "name": "PERI_CLK_CTRL26",
        "address": 1343119532,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_ISP_CLK_DIV_NUM",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_IOMUX_CLK_SRC_SEL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_IOMUX_CLK_EN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_IOMUX_CLK_DIV_NUM",
                "bitOffset": 10,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_H264_CLK_SRC_SEL",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_H264_CLK_EN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_H264_CLK_DIV_NUM",
                "bitOffset": 20,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_PADBIST_RX_CLK_SRC_SEL",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PADBIST_RX_CLK_EN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1343119536": {
        "name": "PERI_CLK_CTRL27",
        "address": 1343119536,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_PADBIST_RX_CLK_DIV_NUM",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_PADBIST_TX_CLK_SRC_SEL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PADBIST_TX_CLK_EN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PADBIST_TX_CLK_DIV_NUM",
                "bitOffset": 10,
                "bitWidth": 8,
                "desc": "Reserved"
            }
        ]
    },
    "1343119540": {
        "name": "CLK_FORCE_ON_CTRL0",
        "address": 1343119540,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_CPUICM_GATED_CLK_FORCE_ON",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_TCM_CPU_CLK_FORCE_ON",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_BUSMON_CPU_CLK_FORCE_ON",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_L1CACHE_CPU_CLK_FORCE_ON",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_L1CACHE_D_CPU_CLK_FORCE_ON",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_L1CACHE_I0_CPU_CLK_FORCE_ON",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_L1CACHE_I1_CPU_CLK_FORCE_ON",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_TRACE_CPU_CLK_FORCE_ON",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_TRACE_SYS_CLK_FORCE_ON",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_L1CACHE_MEM_CLK_FORCE_ON",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_L1CACHE_D_MEM_CLK_FORCE_ON",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_L1CACHE_I0_MEM_CLK_FORCE_ON",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_L1CACHE_I1_MEM_CLK_FORCE_ON",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_L2CACHE_MEM_CLK_FORCE_ON",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_L2MEM_MEM_CLK_FORCE_ON",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_SAR1_CLK_FORCE_ON",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_SAR2_CLK_FORCE_ON",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GMAC_TX_CLK_FORCE_ON",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1343119544": {
        "name": "DPA_CTRL0",
        "address": 1343119544,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_SEC_DPA_LEVEL",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_SEC_DPA_CFG_SEL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1343119548": {
        "name": "ANA_PLL_CTRL0",
        "address": 1343119548,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_PLLA_CAL_END",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PLLA_CAL_STOP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_CPU_PLL_CAL_END",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_CPU_PLL_CAL_STOP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_SDIO_PLL_CAL_END",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_SDIO_PLL_CAL_STOP",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_SYS_PLL_CAL_END",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_SYS_PLL_CAL_STOP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_MSPI_CAL_END",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_MSPI_CAL_STOP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1343119552": {
        "name": "HP_RST_EN0",
        "address": 1343119552,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_RST_EN_CORECTRL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_PVT_TOP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_PVT_PERI_GROUP1",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_PVT_PERI_GROUP2",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_PVT_PERI_GROUP3",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_PVT_PERI_GROUP4",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_REGDMA",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_CORE0_GLOBAL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_CORE1_GLOBAL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_CORETRACE0",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_CORETRACE1",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_HP_TCM",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_HP_CACHE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_L1_I0_CACHE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_L1_I1_CACHE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_L1_D_CACHE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_L2_CACHE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_L2_MEM",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_L2MEMMON",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_TCMMON",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_PVT_APB",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_GDMA",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_MSPI_AXI",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_DUAL_MSPI_AXI",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_MSPI_APB",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_DUAL_MSPI_APB",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_DSI_BRG",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_CSI_HOST",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_CSI_BRG",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_ISP",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_JPEG",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_DMA2D",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1343119556": {
        "name": "HP_RST_EN1",
        "address": 1343119556,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_RST_EN_PPA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_AHB_PDMA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_AXI_PDMA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_IOMUX",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_PADBIST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_STIMER",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_TIMERGRP0",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_TIMERGRP1",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_UART0_CORE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_UART1_CORE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_UART2_CORE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_UART3_CORE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_UART4_CORE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_UART0_APB",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_UART1_APB",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_UART2_APB",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_UART3_APB",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_UART4_APB",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_UHCI",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_I3CMST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_I3CSLV",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_I2C1",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_I2C0",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_RMT",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_PWM0",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_PWM1",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_CAN0",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_CAN1",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_CAN2",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_LEDC",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_PCNT",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_ETM",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1343119560": {
        "name": "HP_RST_EN2",
        "address": 1343119560,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_RST_EN_INTRMTX",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_PARLIO",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_PARLIO_RX",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_PARLIO_TX",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_I2S0_APB",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_I2S1_APB",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_I2S2_APB",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_SPI2",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_SPI3",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_LCDCAM",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_ADC",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_BITSRAMBLER",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_BITSRAMBLER_RX",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_BITSRAMBLER_TX",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_CRYPTO",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_SEC",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_AES",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_DS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_SHA",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_HMAC",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_ECDSA",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_RSA",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_ECC",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_KM",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_RST_EN_H264",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1343119564": {
        "name": "HP_FORCE_NORST0",
        "address": 1343119564,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_FORCE_NORST_CORE0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_CORE1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_CORETRACE0",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_CORETRACE1",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_L2MEMMON",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_TCMMON",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_GDMA",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_MSPI_AXI",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_DUAL_MSPI_AXI",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_MSPI_APB",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_DUAL_MSPI_APB",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_DSI_BRG",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_CSI_HOST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_CSI_BRG",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_ISP",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_JPEG",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_DMA2D",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_PPA",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_AHB_PDMA",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_AXI_PDMA",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_IOMUX",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_PADBIST",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_STIMER",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_TIMERGRP0",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_TIMERGRP1",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_UART0",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_UART1",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_UART2",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_UART3",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_UART4",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_UHCI",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_I3CMST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1343119568": {
        "name": "HP_FORCE_NORST1",
        "address": 1343119568,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_FORCE_NORST_I3CSLV",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_I2C1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_I2C0",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_RMT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_PWM0",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_PWM1",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_CAN0",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_CAN1",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_CAN2",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_LEDC",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_PCNT",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_ETM",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_INTRMTX",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_PARLIO",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_PARLIO_RX",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_PARLIO_TX",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_I2S0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_I2S1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_I2S2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_SPI2",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_SPI3",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_LCDCAM",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_ADC",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_BITSRAMBLER",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_BITSRAMBLER_RX",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_BITSRAMBLER_TX",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_FORCE_NORST_H264",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1343119572": {
        "name": "HPWDT_CORE0_RST_CTRL0",
        "address": 1343119572,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_HPCORE0_STALL_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_HPCORE0_STALL_WAIT_NUM",
                "bitOffset": 1,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_WDT_HPCORE0_RST_LEN",
                "bitOffset": 9,
                "bitWidth": 8,
                "desc": "Reserved"
            }
        ]
    },
    "1343119576": {
        "name": "HPWDT_CORE1_RST_CTRL0",
        "address": 1343119576,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_HPCORE1_STALL_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_HPCORE1_STALL_WAIT_NUM",
                "bitOffset": 1,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_WDT_HPCORE1_RST_LEN",
                "bitOffset": 9,
                "bitWidth": 8,
                "desc": "Reserved"
            }
        ]
    },
    "1343119580": {
        "name": "CPU_SRC_FREQ0",
        "address": 1343119580,
        "size": 32,
        "access": "",
        "desc": "CPU Source Frequency",
        "fields": [
            {
                "name": "REG_CPU_SRC_FREQ",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "cpu source clock frequency, step by 0.25MHz"
            }
        ]
    },
    "1343119584": {
        "name": "CPU_CLK_STATUS0",
        "address": 1343119584,
        "size": 32,
        "access": "",
        "desc": "CPU Clock Status",
        "fields": [
            {
                "name": "REG_ASIC_OR_FPGA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "0: ASIC mode, 1: FPGA mode"
            },
            {
                "name": "REG_CPU_DIV_EFFECT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "0: Divider bypass, 1: Divider takes effect"
            },
            {
                "name": "REG_CPU_SRC_IS_CPLL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "0: CPU source isn't cpll_400m, 1: CPU Source is cll_400m"
            },
            {
                "name": "REG_CPU_DIV_NUM_CUR",
                "bitOffset": 3,
                "bitWidth": 8,
                "desc": "cpu current div number"
            },
            {
                "name": "REG_CPU_DIV_NUMERATOR_CUR",
                "bitOffset": 11,
                "bitWidth": 8,
                "desc": "cpu current div numerator"
            },
            {
                "name": "REG_CPU_DIV_DENOMINATOR_CUR",
                "bitOffset": 19,
                "bitWidth": 8,
                "desc": "cpu current div denominator"
            }
        ]
    },
    "1343119588": {
        "name": "DBG_CLK_CTRL0",
        "address": 1343119588,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_DBG_CH0_SEL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_DBG_CH1_SEL",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_DBG_CH2_SEL",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_DBG_CH0_DIV_NUM",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Reserved"
            }
        ]
    },
    "1343119592": {
        "name": "DBG_CLK_CTRL1",
        "address": 1343119592,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_DBG_CH1_DIV_NUM",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_DBG_CH2_DIV_NUM",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Reserved"
            },
            {
                "name": "REG_DBG_CH0_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_DBG_CH1_EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_DBG_CH2_EN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1343119596": {
        "name": "HPCORE_WDT_RESET_SOURCE0",
        "address": 1343119596,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_HPCORE0_WDT_RESET_SOURCE_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "1'b0: use wdt0 to reset hpcore0, 1'b1: use wdt1 to reset hpcore0"
            },
            {
                "name": "REG_HPCORE1_WDT_RESET_SOURCE_SEL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "1'b0: use wdt0 to reset hpcore1, 1'b1: use wdt1 to reset hpcore1"
            }
        ]
    },
    "1343307780": {
        "name": "CLK",
        "address": 1343307780,
        "size": 32,
        "access": "",
        "desc": "HUK Generator clock gate control register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Write 1 to force on register clock gate."
            },
            {
                "name": "MEM_CG_FORCE_ON",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Write 1 to force on memory clock gate."
            }
        ]
    },
    "1343307784": {
        "name": "INT_RAW",
        "address": 1343307784,
        "size": 32,
        "access": "",
        "desc": "HUK Generator interrupt raw register, valid in level.",
        "fields": [
            {
                "name": "PREP_DONE_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit  for the huk_prep_done_int interrupt"
            },
            {
                "name": "PROC_DONE_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit  for the huk_proc_done_int interrupt"
            },
            {
                "name": "POST_DONE_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit  for the huk_post_done_int interrupt"
            }
        ]
    },
    "1343307788": {
        "name": "INT_ST",
        "address": 1343307788,
        "size": 32,
        "access": "",
        "desc": "HUK Generator interrupt status register.",
        "fields": [
            {
                "name": "PREP_DONE_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit  for the huk_prep_done_int interrupt"
            },
            {
                "name": "PROC_DONE_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit  for the huk_proc_done_int interrupt"
            },
            {
                "name": "POST_DONE_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit  for the huk_post_done_int interrupt"
            }
        ]
    },
    "1343307792": {
        "name": "INT_ENA",
        "address": 1343307792,
        "size": 32,
        "access": "",
        "desc": "HUK Generator interrupt enable register.",
        "fields": [
            {
                "name": "PREP_DONE_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The interrupt enable bit  for the huk_prep_done_int interrupt"
            },
            {
                "name": "PROC_DONE_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The interrupt enable bit  for the huk_proc_done_int interrupt"
            },
            {
                "name": "POST_DONE_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The interrupt enable bit  for the huk_post_done_int interrupt"
            }
        ]
    },
    "1343307796": {
        "name": "INT_CLR",
        "address": 1343307796,
        "size": 32,
        "access": "",
        "desc": "HUK Generator interrupt clear register.",
        "fields": [
            {
                "name": "PREP_DONE_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to clear the huk_prep_done_int interrupt"
            },
            {
                "name": "PROC_DONE_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to clear the huk_proc_done_int interrupt"
            },
            {
                "name": "POST_DONE_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to clear the huk_post_done_int interrupt"
            }
        ]
    },
    "1343307808": {
        "name": "CONF",
        "address": 1343307808,
        "size": 32,
        "access": "",
        "desc": "HUK Generator configuration register",
        "fields": [
            {
                "name": "MODE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this field to choose the huk process. 1: process huk generate mode. 0: process huk recovery mode."
            }
        ]
    },
    "1343307812": {
        "name": "START",
        "address": 1343307812,
        "size": 32,
        "access": "",
        "desc": "HUK Generator control register",
        "fields": [
            {
                "name": "START",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Write 1 to continue HUK Generator operation at LOAD/GAIN state."
            },
            {
                "name": "CONTINUE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Write 1 to start HUK Generator at IDLE state."
            }
        ]
    },
    "1343307816": {
        "name": "STATE",
        "address": 1343307816,
        "size": 32,
        "access": "",
        "desc": "HUK Generator state register",
        "fields": [
            {
                "name": "STATE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "The state of HUK Generator. 0: IDLE. 1: LOAD. 2: GAIN. 3: BUSY."
            }
        ]
    },
    "1343307828": {
        "name": "STATUS",
        "address": 1343307828,
        "size": 32,
        "access": "",
        "desc": "HUK Generator HUK status register",
        "fields": [
            {
                "name": "STATUS",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "The HUK generation status. 0: HUK is not generated. 1: HUK is generated and valid. 2: HUK is generated but invalid. 3: reserved."
            },
            {
                "name": "RISK_LEVEL",
                "bitOffset": 2,
                "bitWidth": 3,
                "desc": "The risk level of HUK. 0-6: the higher the risk level is, the more error bits there are in the PUF SRAM. 7: Error Level, HUK is invalid."
            }
        ]
    },
    "1343308028": {
        "name": "DATE",
        "address": 1343308028,
        "size": 32,
        "access": "",
        "desc": "Version control register",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "HUK Generator version control register."
            }
        ]
    },
    "1343308032": {
        "name": "INFO_MEM[%s]",
        "address": 1343308032,
        "size": 32,
        "access": "",
        "desc": "The memory that stores HUK info.",
        "fields": []
    },
    "1342980096": {
        "name": "SCL_LOW_PERIOD",
        "address": 1342980096,
        "size": 32,
        "access": "",
        "desc": "Configures the low level width of the SCL Clock.",
        "fields": [
            {
                "name": "SCL_LOW_PERIOD",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Configures the low level width of the SCL Clock. \nMeasurement unit: i2c_sclk."
            }
        ]
    },
    "1342980100": {
        "name": "CTR",
        "address": 1342980100,
        "size": 32,
        "access": "",
        "desc": "Transmission setting",
        "fields": [
            {
                "name": "SDA_FORCE_OUT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configures the SDA output mode\n1: Direct output,\n\n0: Open drain output."
            },
            {
                "name": "SCL_FORCE_OUT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Configures the SCL output mode\n1: Direct output,\n\n0: Open drain output."
            },
            {
                "name": "SAMPLE_SCL_LEVEL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Configures the sample mode for SDA.\n1: Sample SDA data on the SCL low level.\n\n0: Sample SDA data on the SCL high level."
            },
            {
                "name": "RX_FULL_ACK_LEVEL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Configures the ACK value that needs to be sent by master when the rx_fifo_cnt has reached the threshold."
            },
            {
                "name": "MS_MODE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Configures the module as an I2C Master or Slave. \n0: Slave\n\n1: Master"
            },
            {
                "name": "TRANS_START",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Configures to start sending the data in txfifo for slave. \n0: No effect\n\n1: Start"
            },
            {
                "name": "TX_LSB_FIRST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Configures to control the sending order for data needing to be sent. \n1: send data from the least significant bit,\n\n0: send data from the most significant bit."
            },
            {
                "name": "RX_LSB_FIRST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Configures to control the storage order for received data.\n1: receive data from the least significant bit\n\n0: receive data from the most significant bit."
            },
            {
                "name": "CLK_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Configures whether to gate clock signal for registers.\n\n0: Force clock on for registers \n\n1: Support clock only when registers are read or written to by software."
            },
            {
                "name": "ARBITRATION_EN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Configures to enable I2C bus arbitration detection.\n0: No effect\n\n1: Enable"
            },
            {
                "name": "FSM_RST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Configures to reset the SCL_FSM.\n0: No effect\n\n1: Reset"
            },
            {
                "name": "CONF_UPGATE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Configures this bit for synchronization\n0: No effect\n\n1: Synchronize"
            },
            {
                "name": "SLV_TX_AUTO_START_EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Configures to enable slave to send data automatically\n0: Disable\n\n1: Enable"
            },
            {
                "name": "ADDR_10BIT_RW_CHECK_EN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Configures to check if the r/w bit of 10bit addressing consists with I2C protocol.\n0: Not check\n\n1: Check"
            },
            {
                "name": "ADDR_BROADCASTING_EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Configures to support the 7bit general call function. \n0: Not support\n\n1: Support"
            }
        ]
    },
    "1342980104": {
        "name": "SR",
        "address": 1342980104,
        "size": 32,
        "access": "",
        "desc": "Describe I2C work status.",
        "fields": [
            {
                "name": "RESP_REC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Represents the received ACK value in master mode or slave mode.\n0: ACK,\n\n1: NACK."
            },
            {
                "name": "SLAVE_RW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Represents the transfer direction in slave mode,.\n1: Master reads from slave,\n\n0: Master writes to slave."
            },
            {
                "name": "ARB_LOST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Represents whether the I2C controller loses control of SCL line.\n0: No arbitration lost\n\n1: Arbitration lost"
            },
            {
                "name": "BUS_BUSY",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Represents the I2C bus state.\n1: The I2C bus is busy transferring data, \n\n0: The I2C bus is in idle state."
            },
            {
                "name": "SLAVE_ADDRESSED",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Represents whether the address sent by the master is equal to the address of the slave.\nValid only when the module is configured as an I2C Slave.\n0: Not equal\n\n1: Equal"
            },
            {
                "name": "RXFIFO_CNT",
                "bitOffset": 8,
                "bitWidth": 6,
                "desc": "Represents the number of data bytes to be sent."
            },
            {
                "name": "STRETCH_CAUSE",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Represents the cause of SCL clocking stretching in slave mode.\n0: Stretching SCL low when the master starts to read data.\n\n1: Stretching SCL low when I2C TX FIFO is empty in slave mode.\n\n2: Stretching SCL low when I2C RX FIFO is full in slave mode."
            },
            {
                "name": "TXFIFO_CNT",
                "bitOffset": 18,
                "bitWidth": 6,
                "desc": "Represents the number of data bytes received in RAM."
            },
            {
                "name": "SCL_MAIN_STATE_LAST",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Represents the states of the I2C module state machine. \n0: Idle,\n\n1: Address shift,\n\n2: ACK address,\n\n3: Rx data,\n\n4: Tx data,\n\n5: Send ACK,\n\n6: Wait ACK"
            },
            {
                "name": "SCL_STATE_LAST",
                "bitOffset": 28,
                "bitWidth": 3,
                "desc": "Represents the states of the state machine used to produce SCL.\n0: Idle,\n\n1: Start,\n\n2: Negative edge,\n\n3: Low,\n\n4: Positive edge,\n\n5: High,\n\n6: Stop"
            }
        ]
    },
    "1342980108": {
        "name": "TO",
        "address": 1342980108,
        "size": 32,
        "access": "",
        "desc": "Setting time out control for receiving data.",
        "fields": [
            {
                "name": "TIME_OUT_VALUE",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Configures the timeout threshold period for SCL stucking at high or low level. The actual period is 2^(reg_time_out_value).\nMeasurement unit: i2c_sclk."
            },
            {
                "name": "TIME_OUT_EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Configures to enable time out control.\n0: No effect\n\n1: Enable"
            }
        ]
    },
    "1342980112": {
        "name": "SLAVE_ADDR",
        "address": 1342980112,
        "size": 32,
        "access": "",
        "desc": "Local slave address setting",
        "fields": [
            {
                "name": "SLAVE_ADDR",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "Configure the slave address of I2C Slave."
            },
            {
                "name": "ADDR_10BIT_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Configures to enable the slave 10-bit addressing mode in master mode. \n0: No effect\n\n1: Enable"
            }
        ]
    },
    "1342980116": {
        "name": "FIFO_ST",
        "address": 1342980116,
        "size": 32,
        "access": "",
        "desc": "FIFO status register.",
        "fields": [
            {
                "name": "RXFIFO_RADDR",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Represents the offset address of the APB reading from RXFIFO"
            },
            {
                "name": "RXFIFO_WADDR",
                "bitOffset": 5,
                "bitWidth": 5,
                "desc": "Represents the offset address of i2c module receiving data and writing to RXFIFO."
            },
            {
                "name": "TXFIFO_RADDR",
                "bitOffset": 10,
                "bitWidth": 5,
                "desc": "Represents the offset address of i2c module reading from TXFIFO."
            },
            {
                "name": "TXFIFO_WADDR",
                "bitOffset": 15,
                "bitWidth": 5,
                "desc": "Represents the offset address of APB bus writing to TXFIFO."
            },
            {
                "name": "SLAVE_RW_POINT",
                "bitOffset": 22,
                "bitWidth": 8,
                "desc": "Represents the offset address in the I2C Slave RAM addressed by I2C Master when in I2C slave mode."
            }
        ]
    },
    "1342980120": {
        "name": "FIFO_CONF",
        "address": 1342980120,
        "size": 32,
        "access": "",
        "desc": "FIFO configuration register.",
        "fields": [
            {
                "name": "RXFIFO_WM_THRHD",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Configures the water mark threshold of RXFIFO in nonfifo access mode. When reg_reg_fifo_prt_en is 1 and rx FIFO counter is bigger than reg_rxfifo_wm_thrhd[4:0], reg_rxfifo_wm_int_raw bit will be valid."
            },
            {
                "name": "TXFIFO_WM_THRHD",
                "bitOffset": 5,
                "bitWidth": 5,
                "desc": "Configures the water mark threshold of TXFIFO in nonfifo access mode. When reg_reg_fifo_prt_en is 1 and tx FIFO counter is smaller than reg_txfifo_wm_thrhd[4:0], reg_txfifo_wm_int_raw bit will be valid."
            },
            {
                "name": "NONFIFO_EN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Configures to enable APB nonfifo access."
            },
            {
                "name": "FIFO_ADDR_CFG_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Configures to enable double addressing mode. When this mode is enabled, the byte received after the I2C address byte represents the offset address in the I2C Slave RAM. \n0: Disable\n\n1: Enable"
            },
            {
                "name": "RX_FIFO_RST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Configures to reset RXFIFO.\n0: No effect\n\n1: Reset"
            },
            {
                "name": "TX_FIFO_RST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Configures to reset TXFIFO.\n0: No effect\n\n1: Reset"
            },
            {
                "name": "FIFO_PRT_EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Configures to enable FIFO pointer in non-fifo access mode. This bit controls the valid bits and the TX/RX FIFO overflow, underflow, full and empty interrupts.\n0: No effect\n\n1: Enable"
            }
        ]
    },
    "1342980124": {
        "name": "DATA",
        "address": 1342980124,
        "size": 32,
        "access": "",
        "desc": "Rx FIFO read data.",
        "fields": [
            {
                "name": "FIFO_RDATA",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Represents the value of RXFIFO read data."
            }
        ]
    },
    "1342980128": {
        "name": "INT_RAW",
        "address": 1342980128,
        "size": 32,
        "access": "",
        "desc": "Raw interrupt status",
        "fields": [
            {
                "name": "RXFIFO_WM_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt status of I2C_RXFIFO_WM_INT interrupt."
            },
            {
                "name": "TXFIFO_WM_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt status of I2C_TXFIFO_WM_INT interrupt."
            },
            {
                "name": "RXFIFO_OVF_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw interrupt status of I2C_RXFIFO_OVF_INT interrupt."
            },
            {
                "name": "END_DETECT_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw interrupt status of the I2C_END_DETECT_INT interrupt."
            },
            {
                "name": "BYTE_TRANS_DONE_INT_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The raw interrupt status of the I2C_END_DETECT_INT interrupt."
            },
            {
                "name": "ARBITRATION_LOST_INT_RAW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The raw interrupt status of the I2C_ARBITRATION_LOST_INT interrupt."
            },
            {
                "name": "MST_TXFIFO_UDF_INT_RAW",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The raw interrupt status of I2C_TRANS_COMPLETE_INT interrupt."
            },
            {
                "name": "TRANS_COMPLETE_INT_RAW",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The raw interrupt status of the I2C_TRANS_COMPLETE_INT interrupt."
            },
            {
                "name": "TIME_OUT_INT_RAW",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The raw interrupt status of the I2C_TIME_OUT_INT interrupt."
            },
            {
                "name": "TRANS_START_INT_RAW",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The raw interrupt status of the I2C_TRANS_START_INT interrupt."
            },
            {
                "name": "NACK_INT_RAW",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The raw interrupt status of I2C_SLAVE_STRETCH_INT interrupt."
            },
            {
                "name": "TXFIFO_OVF_INT_RAW",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The raw interrupt status of I2C_TXFIFO_OVF_INT interrupt."
            },
            {
                "name": "RXFIFO_UDF_INT_RAW",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The raw interrupt status of I2C_RXFIFO_UDF_INT  interrupt."
            },
            {
                "name": "SCL_ST_TO_INT_RAW",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The raw interrupt status of I2C_SCL_ST_TO_INT interrupt."
            },
            {
                "name": "SCL_MAIN_ST_TO_INT_RAW",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "The raw interrupt status of I2C_SCL_MAIN_ST_TO_INT interrupt."
            },
            {
                "name": "DET_START_INT_RAW",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "The raw interrupt status of I2C_DET_START_INT interrupt."
            },
            {
                "name": "SLAVE_STRETCH_INT_RAW",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "The raw interrupt status of I2C_SLAVE_STRETCH_INT interrupt."
            },
            {
                "name": "GENERAL_CALL_INT_RAW",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "The raw interrupt status of I2C_GENARAL_CALL_INT interrupt."
            },
            {
                "name": "SLAVE_ADDR_UNMATCH_INT_RAW",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "The raw interrupt status of I2C_SLAVE_ADDR_UNMATCH_INT_RAW interrupt."
            }
        ]
    },
    "1342980132": {
        "name": "INT_CLR",
        "address": 1342980132,
        "size": 32,
        "access": "",
        "desc": "Interrupt clear bits",
        "fields": [
            {
                "name": "RXFIFO_WM_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Write 1 to clear I2C_RXFIFO_WM_INT interrupt."
            },
            {
                "name": "TXFIFO_WM_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Write 1 to clear I2C_TXFIFO_WM_INT interrupt."
            },
            {
                "name": "RXFIFO_OVF_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Write 1 to clear I2C_RXFIFO_OVF_INT interrupt."
            },
            {
                "name": "END_DETECT_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Write 1 to clear the I2C_END_DETECT_INT interrupt."
            },
            {
                "name": "BYTE_TRANS_DONE_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Write 1 to clear the I2C_END_DETECT_INT interrupt."
            },
            {
                "name": "ARBITRATION_LOST_INT_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Write 1 to clear the I2C_ARBITRATION_LOST_INT interrupt."
            },
            {
                "name": "MST_TXFIFO_UDF_INT_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Write 1 to clear I2C_TRANS_COMPLETE_INT interrupt."
            },
            {
                "name": "TRANS_COMPLETE_INT_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Write 1 to clear the I2C_TRANS_COMPLETE_INT interrupt."
            },
            {
                "name": "TIME_OUT_INT_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Write 1 to clear the I2C_TIME_OUT_INT interrupt."
            },
            {
                "name": "TRANS_START_INT_CLR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Write 1 to clear the I2C_TRANS_START_INT interrupt."
            },
            {
                "name": "NACK_INT_CLR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Write 1 to clear I2C_SLAVE_STRETCH_INT interrupt."
            },
            {
                "name": "TXFIFO_OVF_INT_CLR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Write 1 to clear I2C_TXFIFO_OVF_INT interrupt."
            },
            {
                "name": "RXFIFO_UDF_INT_CLR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Write 1 to clear I2C_RXFIFO_UDF_INT  interrupt."
            },
            {
                "name": "SCL_ST_TO_INT_CLR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Write 1 to clear I2C_SCL_ST_TO_INT interrupt."
            },
            {
                "name": "SCL_MAIN_ST_TO_INT_CLR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Write 1 to clear I2C_SCL_MAIN_ST_TO_INT interrupt."
            },
            {
                "name": "DET_START_INT_CLR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Write 1 to clear I2C_DET_START_INT interrupt."
            },
            {
                "name": "SLAVE_STRETCH_INT_CLR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Write 1 to clear I2C_SLAVE_STRETCH_INT interrupt."
            },
            {
                "name": "GENERAL_CALL_INT_CLR",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Write 1 to clear I2C_GENARAL_CALL_INT interrupt."
            },
            {
                "name": "SLAVE_ADDR_UNMATCH_INT_CLR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Write 1 to clear I2C_SLAVE_ADDR_UNMATCH_INT_RAW interrupt."
            }
        ]
    },
    "1342980136": {
        "name": "INT_ENA",
        "address": 1342980136,
        "size": 32,
        "access": "",
        "desc": "Interrupt enable bits",
        "fields": [
            {
                "name": "RXFIFO_WM_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Write 1 to enable I2C_RXFIFO_WM_INT interrupt."
            },
            {
                "name": "TXFIFO_WM_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Write 1 to enable I2C_TXFIFO_WM_INT interrupt."
            },
            {
                "name": "RXFIFO_OVF_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Write 1 to enable I2C_RXFIFO_OVF_INT interrupt."
            },
            {
                "name": "END_DETECT_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Write 1 to enable the I2C_END_DETECT_INT interrupt."
            },
            {
                "name": "BYTE_TRANS_DONE_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Write 1 to enable the I2C_END_DETECT_INT interrupt."
            },
            {
                "name": "ARBITRATION_LOST_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Write 1 to enable the I2C_ARBITRATION_LOST_INT interrupt."
            },
            {
                "name": "MST_TXFIFO_UDF_INT_ENA",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Write 1 to enable I2C_TRANS_COMPLETE_INT interrupt."
            },
            {
                "name": "TRANS_COMPLETE_INT_ENA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Write 1 to enable the I2C_TRANS_COMPLETE_INT interrupt."
            },
            {
                "name": "TIME_OUT_INT_ENA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Write 1 to enable the I2C_TIME_OUT_INT interrupt."
            },
            {
                "name": "TRANS_START_INT_ENA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Write 1 to enable the I2C_TRANS_START_INT interrupt."
            },
            {
                "name": "NACK_INT_ENA",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Write 1 to enable I2C_SLAVE_STRETCH_INT interrupt."
            },
            {
                "name": "TXFIFO_OVF_INT_ENA",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Write 1 to enable I2C_TXFIFO_OVF_INT interrupt."
            },
            {
                "name": "RXFIFO_UDF_INT_ENA",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Write 1 to enable I2C_RXFIFO_UDF_INT  interrupt."
            },
            {
                "name": "SCL_ST_TO_INT_ENA",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Write 1 to enable I2C_SCL_ST_TO_INT interrupt."
            },
            {
                "name": "SCL_MAIN_ST_TO_INT_ENA",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Write 1 to enable I2C_SCL_MAIN_ST_TO_INT interrupt."
            },
            {
                "name": "DET_START_INT_ENA",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Write 1 to enable I2C_DET_START_INT interrupt."
            },
            {
                "name": "SLAVE_STRETCH_INT_ENA",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Write 1 to enable I2C_SLAVE_STRETCH_INT interrupt."
            },
            {
                "name": "GENERAL_CALL_INT_ENA",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Write 1 to enable I2C_GENARAL_CALL_INT interrupt."
            },
            {
                "name": "SLAVE_ADDR_UNMATCH_INT_ENA",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Write 1 to enable I2C_SLAVE_ADDR_UNMATCH_INT interrupt."
            }
        ]
    },
    "1342980140": {
        "name": "INT_STATUS",
        "address": 1342980140,
        "size": 32,
        "access": "",
        "desc": "Status of captured I2C communication events",
        "fields": [
            {
                "name": "RXFIFO_WM_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The masked interrupt status status of I2C_RXFIFO_WM_INT interrupt."
            },
            {
                "name": "TXFIFO_WM_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The masked interrupt status status of I2C_TXFIFO_WM_INT interrupt."
            },
            {
                "name": "RXFIFO_OVF_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The masked interrupt status status of I2C_RXFIFO_OVF_INT interrupt."
            },
            {
                "name": "END_DETECT_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The masked interrupt status status of the I2C_END_DETECT_INT interrupt."
            },
            {
                "name": "BYTE_TRANS_DONE_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The masked interrupt status status of the I2C_END_DETECT_INT interrupt."
            },
            {
                "name": "ARBITRATION_LOST_INT_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The masked interrupt status status of the I2C_ARBITRATION_LOST_INT interrupt."
            },
            {
                "name": "MST_TXFIFO_UDF_INT_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The masked interrupt status status of I2C_TRANS_COMPLETE_INT interrupt."
            },
            {
                "name": "TRANS_COMPLETE_INT_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The masked interrupt status status of the I2C_TRANS_COMPLETE_INT interrupt."
            },
            {
                "name": "TIME_OUT_INT_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The masked interrupt status status of the I2C_TIME_OUT_INT interrupt."
            },
            {
                "name": "TRANS_START_INT_ST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The masked interrupt status status of the I2C_TRANS_START_INT interrupt."
            },
            {
                "name": "NACK_INT_ST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The masked interrupt status status of I2C_SLAVE_STRETCH_INT interrupt."
            },
            {
                "name": "TXFIFO_OVF_INT_ST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The masked interrupt status status of I2C_TXFIFO_OVF_INT interrupt."
            },
            {
                "name": "RXFIFO_UDF_INT_ST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The masked interrupt status status of I2C_RXFIFO_UDF_INT  interrupt."
            },
            {
                "name": "SCL_ST_TO_INT_ST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The masked interrupt status status of I2C_SCL_ST_TO_INT interrupt."
            },
            {
                "name": "SCL_MAIN_ST_TO_INT_ST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "The masked interrupt status status of I2C_SCL_MAIN_ST_TO_INT interrupt."
            },
            {
                "name": "DET_START_INT_ST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "The masked interrupt status status of I2C_DET_START_INT interrupt."
            },
            {
                "name": "SLAVE_STRETCH_INT_ST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "The masked interrupt status status of I2C_SLAVE_STRETCH_INT interrupt."
            },
            {
                "name": "GENERAL_CALL_INT_ST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "The masked interrupt status status of I2C_GENARAL_CALL_INT interrupt."
            },
            {
                "name": "SLAVE_ADDR_UNMATCH_INT_ST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "The masked interrupt status status of I2C_SLAVE_ADDR_UNMATCH_INT interrupt."
            }
        ]
    },
    "1342980144": {
        "name": "SDA_HOLD",
        "address": 1342980144,
        "size": 32,
        "access": "",
        "desc": "Configures the hold time after a negative SCL edge.",
        "fields": [
            {
                "name": "TIME",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Configures the time to hold the data after the falling edge of SCL.\nMeasurement unit: i2c_sclk"
            }
        ]
    },
    "1342980148": {
        "name": "SDA_SAMPLE",
        "address": 1342980148,
        "size": 32,
        "access": "",
        "desc": "Configures the sample time after a positive SCL edge.",
        "fields": [
            {
                "name": "TIME",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Configures the sample time after a positive SCL edge.\nMeasurement unit: i2c_sclk"
            }
        ]
    },
    "1342980152": {
        "name": "SCL_HIGH_PERIOD",
        "address": 1342980152,
        "size": 32,
        "access": "",
        "desc": "Configures the high level width of SCL",
        "fields": [
            {
                "name": "SCL_HIGH_PERIOD",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Configures for how long SCL remains high in master mode.\nMeasurement unit: i2c_sclk"
            },
            {
                "name": "SCL_WAIT_HIGH_PERIOD",
                "bitOffset": 9,
                "bitWidth": 7,
                "desc": "Configures the SCL_FSM's waiting period for SCL high level in master mode.\nMeasurement unit: i2c_sclk"
            }
        ]
    },
    "1342980160": {
        "name": "SCL_START_HOLD",
        "address": 1342980160,
        "size": 32,
        "access": "",
        "desc": "Configures the delay between the SDA and SCL negative edge for a start condition",
        "fields": [
            {
                "name": "TIME",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Configures the time between the falling edge of SDA and the falling edge of SCL for a START condition.\nMeasurement unit: i2c_sclk."
            }
        ]
    },
    "1342980164": {
        "name": "SCL_RSTART_SETUP",
        "address": 1342980164,
        "size": 32,
        "access": "",
        "desc": "Configures the delay between the positive edge of SCL and the negative edge of SDA",
        "fields": [
            {
                "name": "TIME",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Configures the time between the positive edge of SCL and the negative edge of SDA for a RESTART condition.\nMeasurement unit: i2c_sclk"
            }
        ]
    },
    "1342980168": {
        "name": "SCL_STOP_HOLD",
        "address": 1342980168,
        "size": 32,
        "access": "",
        "desc": "Configures the delay after the SCL clock edge for a stop condition",
        "fields": [
            {
                "name": "TIME",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Configures the delay after the STOP condition.\nMeasurement unit: i2c_sclk"
            }
        ]
    },
    "1342980172": {
        "name": "SCL_STOP_SETUP",
        "address": 1342980172,
        "size": 32,
        "access": "",
        "desc": "Configures the delay between the SDA and SCL rising edge for a stop condition.\nMeasurement unit: i2c_sclk",
        "fields": [
            {
                "name": "TIME",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Configures the time between the rising edge of SCL and the rising edge of SDA.\nMeasurement unit: i2c_sclk"
            }
        ]
    },
    "1342980176": {
        "name": "FILTER_CFG",
        "address": 1342980176,
        "size": 32,
        "access": "",
        "desc": "SCL and SDA filter configuration register",
        "fields": [
            {
                "name": "SCL_FILTER_THRES",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Configures the threshold pulse width to be filtered on SCL. When a pulse on the SCL input has smaller width than this register value, the I2C controller will ignore that pulse. \nMeasurement unit: i2c_sclk"
            },
            {
                "name": "SDA_FILTER_THRES",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Configures the threshold pulse width to be filtered on SDA. When a pulse on the SDA input has smaller width than this register value, the I2C controller will ignore that pulse. \nMeasurement unit: i2c_sclk"
            },
            {
                "name": "SCL_FILTER_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Configures to enable the filter function for SCL."
            },
            {
                "name": "SDA_FILTER_EN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Configures to enable the filter function for SDA."
            }
        ]
    },
    "1342980180": {
        "name": "CLK_CONF",
        "address": 1342980180,
        "size": 32,
        "access": "",
        "desc": "I2C CLK configuration register",
        "fields": [
            {
                "name": "SCLK_DIV_NUM",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "the integral part of the fractional divisor for i2c module"
            },
            {
                "name": "SCLK_DIV_A",
                "bitOffset": 8,
                "bitWidth": 6,
                "desc": "the numerator of the fractional part of the fractional divisor for i2c module"
            },
            {
                "name": "SCLK_DIV_B",
                "bitOffset": 14,
                "bitWidth": 6,
                "desc": "the denominator of the fractional part of the fractional divisor for i2c module"
            },
            {
                "name": "SCLK_SEL",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "The clock selection for i2c module:0-XTAL,1-CLK_8MHz."
            },
            {
                "name": "SCLK_ACTIVE",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "The clock switch for i2c module"
            }
        ]
    },
    "1342980184": {
        "name": "COMD0",
        "address": 1342980184,
        "size": 32,
        "access": "",
        "desc": "I2C command register 0",
        "fields": [
            {
                "name": "COMMAND0",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Configures command 0. It consists of three parts: \nop_code is the command,\n0: RSTART, \n1: WRITE,\n2: READ,\n3: STOP,\n4: END.\n\nByte_num represents the number of bytes that need to be sent or received.\nack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd structure for more information."
            },
            {
                "name": "COMMAND0_DONE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Represents whether command 0 is done in I2C Master mode.\n0: Not done\n\n1: Done"
            }
        ]
    },
    "1342980188": {
        "name": "COMD1",
        "address": 1342980188,
        "size": 32,
        "access": "",
        "desc": "I2C command register 1",
        "fields": [
            {
                "name": "COMMAND1",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Configures command 1. See details in I2C_CMD0_REG[13:0]."
            },
            {
                "name": "COMMAND1_DONE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Represents whether command 1 is done in I2C Master mode.\n0: Not done\n\n1: Done"
            }
        ]
    },
    "1342980192": {
        "name": "COMD2",
        "address": 1342980192,
        "size": 32,
        "access": "",
        "desc": "I2C command register 2",
        "fields": [
            {
                "name": "COMMAND2",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Configures command 2. See details in I2C_CMD0_REG[13:0]."
            },
            {
                "name": "COMMAND2_DONE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Represents whether command 2 is done in I2C Master mode.\n0: Not done\n\n1: Done"
            }
        ]
    },
    "1342980196": {
        "name": "COMD3",
        "address": 1342980196,
        "size": 32,
        "access": "",
        "desc": "I2C command register 3",
        "fields": [
            {
                "name": "COMMAND3",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Configures command 3. See details in I2C_CMD0_REG[13:0]."
            },
            {
                "name": "COMMAND3_DONE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Represents whether command 3 is done in I2C Master mode.\n0: Not done\n\n1: Done"
            }
        ]
    },
    "1342980200": {
        "name": "COMD4",
        "address": 1342980200,
        "size": 32,
        "access": "",
        "desc": "I2C command register 4",
        "fields": [
            {
                "name": "COMMAND4",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Configures command 4. See details in I2C_CMD0_REG[13:0]."
            },
            {
                "name": "COMMAND4_DONE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Represents whether command 4 is done in I2C Master mode.\n0: Not done\n\n1: Done"
            }
        ]
    },
    "1342980204": {
        "name": "COMD5",
        "address": 1342980204,
        "size": 32,
        "access": "",
        "desc": "I2C command register 5",
        "fields": [
            {
                "name": "COMMAND5",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Configures command 5. See details in I2C_CMD0_REG[13:0]."
            },
            {
                "name": "COMMAND5_DONE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Represents whether command 5 is done in I2C Master mode.\n0: Not done\n\n1: Done"
            }
        ]
    },
    "1342980208": {
        "name": "COMD6",
        "address": 1342980208,
        "size": 32,
        "access": "",
        "desc": "I2C command register 6",
        "fields": [
            {
                "name": "COMMAND6",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Configures command 6. See details in I2C_CMD0_REG[13:0]."
            },
            {
                "name": "COMMAND6_DONE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Represents whether command 6 is done in I2C Master mode.\n0: Not done\n\n1: Done"
            }
        ]
    },
    "1342980212": {
        "name": "COMD7",
        "address": 1342980212,
        "size": 32,
        "access": "",
        "desc": "I2C command register 7",
        "fields": [
            {
                "name": "COMMAND7",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Configures command 7. See details in I2C_CMD0_REG[13:0]."
            },
            {
                "name": "COMMAND7_DONE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Represents whether command 7 is done in I2C Master mode.\n0: Not done\n\n1: Done"
            }
        ]
    },
    "1342980216": {
        "name": "SCL_ST_TIME_OUT",
        "address": 1342980216,
        "size": 32,
        "access": "",
        "desc": "SCL status time out register",
        "fields": [
            {
                "name": "SCL_ST_TO_I2C",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Configures the threshold value of SCL_FSM state unchanged period. It should be no more than 23.\nMeasurement unit: i2c_sclk"
            }
        ]
    },
    "1342980220": {
        "name": "SCL_MAIN_ST_TIME_OUT",
        "address": 1342980220,
        "size": 32,
        "access": "",
        "desc": "SCL main status time out register",
        "fields": [
            {
                "name": "SCL_MAIN_ST_TO_I2C",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Configures the threshold value of SCL_MAIN_FSM state unchanged period.nIt should be no more than 23.\nMeasurement unit: i2c_sclk"
            }
        ]
    },
    "1342980224": {
        "name": "SCL_SP_CONF",
        "address": 1342980224,
        "size": 32,
        "access": "",
        "desc": "Power configuration register",
        "fields": [
            {
                "name": "SCL_RST_SLV_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configures to send out SCL pulses when I2C master is IDLE. The number of pulses equals to reg_scl_rst_slv_num[4:0]."
            },
            {
                "name": "SCL_RST_SLV_NUM",
                "bitOffset": 1,
                "bitWidth": 5,
                "desc": "Configure the pulses of SCL generated in I2C master mode. \nValid when reg_scl_rst_slv_en is 1.\nMeasurement unit: i2c_sclk"
            },
            {
                "name": "SCL_PD_EN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Configures to power down the I2C output SCL line. \n0: Not power down.\n\n1: Power down.\nValid only when reg_scl_force_out is 1."
            },
            {
                "name": "SDA_PD_EN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Configures to power down the I2C output SDA line. \n0: Not power down.\n\n1: Power down.\nValid only when reg_sda_force_out is 1."
            }
        ]
    },
    "1342980228": {
        "name": "SCL_STRETCH_CONF",
        "address": 1342980228,
        "size": 32,
        "access": "",
        "desc": "Set SCL stretch of I2C slave",
        "fields": [
            {
                "name": "STRETCH_PROTECT_NUM",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "Configures the time period to release the SCL line from stretching to avoid timing violation. Usually it should be larger than the SDA setup time.\nMeasurement unit: i2c_sclk"
            },
            {
                "name": "SLAVE_SCL_STRETCH_EN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Configures to enable slave SCL stretch function.\n0: Disable\n\n1: Enable\nThe SCL output line will be stretched low when reg_slave_scl_stretch_en is 1 and stretch event happens. The stretch cause can be seen in reg_stretch_cause."
            },
            {
                "name": "SLAVE_SCL_STRETCH_CLR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Configures to clear the I2C slave SCL stretch function.\n0: No effect\n\n1: Clear"
            },
            {
                "name": "SLAVE_BYTE_ACK_CTL_EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Configures to enable the function for slave to control ACK level.\n0: Disable\n\n1: Enable"
            },
            {
                "name": "SLAVE_BYTE_ACK_LVL",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Set the ACK level when slave controlling ACK level function enables.\n0: Low level\n\n1: High level"
            }
        ]
    },
    "1342980344": {
        "name": "DATE",
        "address": 1342980344,
        "size": 32,
        "access": "",
        "desc": "Version register",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Version control register."
            }
        ]
    },
    "1342980352": {
        "name": "TXFIFO_START_ADDR",
        "address": 1342980352,
        "size": 32,
        "access": "",
        "desc": "I2C TXFIFO base address register",
        "fields": [
            {
                "name": "TXFIFO_START_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Represents the I2C txfifo first address."
            }
        ]
    },
    "1342980480": {
        "name": "RXFIFO_START_ADDR",
        "address": 1342980480,
        "size": 32,
        "access": "",
        "desc": "I2C RXFIFO base address register",
        "fields": [
            {
                "name": "RXFIFO_START_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Represents the I2C rxfifo first address."
            }
        ]
    },
    "1342988300": {
        "name": "INT_RAW",
        "address": 1342988300,
        "size": 32,
        "access": "",
        "desc": "I2S interrupt raw register, valid in level.",
        "fields": [
            {
                "name": "RX_DONE_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit  for the i2s_rx_done_int interrupt"
            },
            {
                "name": "TX_DONE_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit  for the i2s_tx_done_int interrupt"
            },
            {
                "name": "RX_HUNG_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit  for the i2s_rx_hung_int interrupt"
            },
            {
                "name": "TX_HUNG_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit  for the i2s_tx_hung_int interrupt"
            }
        ]
    },
    "1342988304": {
        "name": "INT_ST",
        "address": 1342988304,
        "size": 32,
        "access": "",
        "desc": "I2S interrupt status register.",
        "fields": [
            {
                "name": "RX_DONE_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit  for the i2s_rx_done_int interrupt"
            },
            {
                "name": "TX_DONE_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit  for the i2s_tx_done_int interrupt"
            },
            {
                "name": "RX_HUNG_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit  for the i2s_rx_hung_int interrupt"
            },
            {
                "name": "TX_HUNG_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit  for the i2s_tx_hung_int interrupt"
            }
        ]
    },
    "1342988308": {
        "name": "INT_ENA",
        "address": 1342988308,
        "size": 32,
        "access": "",
        "desc": "I2S interrupt enable register.",
        "fields": [
            {
                "name": "RX_DONE_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The interrupt enable bit  for the i2s_rx_done_int interrupt"
            },
            {
                "name": "TX_DONE_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The interrupt enable bit  for the i2s_tx_done_int interrupt"
            },
            {
                "name": "RX_HUNG_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The interrupt enable bit  for the i2s_rx_hung_int interrupt"
            },
            {
                "name": "TX_HUNG_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The interrupt enable bit  for the i2s_tx_hung_int interrupt"
            }
        ]
    },
    "1342988312": {
        "name": "INT_CLR",
        "address": 1342988312,
        "size": 32,
        "access": "",
        "desc": "I2S interrupt clear register.",
        "fields": [
            {
                "name": "RX_DONE_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to clear the i2s_rx_done_int interrupt"
            },
            {
                "name": "TX_DONE_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to clear the i2s_tx_done_int interrupt"
            },
            {
                "name": "RX_HUNG_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to clear the i2s_rx_hung_int interrupt"
            },
            {
                "name": "TX_HUNG_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to clear the i2s_tx_hung_int interrupt"
            }
        ]
    },
    "1342988320": {
        "name": "RX_CONF",
        "address": 1342988320,
        "size": 32,
        "access": "",
        "desc": "I2S RX configure register",
        "fields": [
            {
                "name": "RX_RESET",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to reset receiver"
            },
            {
                "name": "RX_FIFO_RESET",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to reset Rx AFIFO"
            },
            {
                "name": "RX_START",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to start receiving data"
            },
            {
                "name": "RX_SLAVE_MOD",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to enable slave receiver mode"
            },
            {
                "name": "RX_STOP_MODE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "0  : I2S Rx only stop when reg_rx_start is cleared.   1: Stop when reg_rx_start is 0 or in_suc_eof is 1.   2:  Stop I2S RX when reg_rx_start is 0 or RX FIFO is full."
            },
            {
                "name": "RX_MONO",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Set this bit to enable receiver  in mono mode"
            },
            {
                "name": "RX_BIG_ENDIAN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "I2S Rx byte endian, 1: low addr value to high addr. 0: low addr with low addr value."
            },
            {
                "name": "RX_UPDATE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Set 1 to update I2S RX registers from APB clock domain to I2S RX clock domain. This bit will be cleared by hardware after update register done."
            },
            {
                "name": "RX_MONO_FST_VLD",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "1: The first channel data value is valid in I2S RX mono mode.   0: The second channel data value is valid in I2S RX mono mode."
            },
            {
                "name": "RX_PCM_CONF",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "I2S RX compress/decompress configuration bit. & 0 (atol): A-Law decompress, 1 (ltoa) : A-Law compress, 2 (utol) : u-Law decompress, 3 (ltou) : u-Law compress. &"
            },
            {
                "name": "RX_PCM_BYPASS",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Set this bit to bypass Compress/Decompress module for received data."
            },
            {
                "name": "RX_MSB_SHIFT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Set this bit to enable receiver in Phillips standard mode"
            },
            {
                "name": "RX_LEFT_ALIGN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "1: I2S RX left alignment mode. 0: I2S RX right alignment mode."
            },
            {
                "name": "RX_24_FILL_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "1: store 24 channel bits to 32 bits. 0:store 24 channel bits to 24 bits."
            },
            {
                "name": "RX_WS_IDLE_POL",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "0: WS should be 0 when receiving left channel data, and WS is 1in right channel.  1: WS should be 1 when receiving left channel data, and WS is 0in right channel."
            },
            {
                "name": "RX_BIT_ORDER",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "I2S Rx bit endian. 1:small endian, the LSB is received first. 0:big endian, the MSB is received first."
            },
            {
                "name": "RX_TDM_EN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "1: Enable I2S TDM Rx mode . 0: Disable."
            },
            {
                "name": "RX_PDM_EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "1: Enable I2S PDM Rx mode . 0: Disable."
            },
            {
                "name": "RX_BCK_DIV_NUM",
                "bitOffset": 21,
                "bitWidth": 6,
                "desc": "Bit clock configuration bits in receiver mode."
            }
        ]
    },
    "1342988324": {
        "name": "TX_CONF",
        "address": 1342988324,
        "size": 32,
        "access": "",
        "desc": "I2S TX configure register",
        "fields": [
            {
                "name": "TX_RESET",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to reset transmitter"
            },
            {
                "name": "TX_FIFO_RESET",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to reset Tx AFIFO"
            },
            {
                "name": "TX_START",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to start transmitting data"
            },
            {
                "name": "TX_SLAVE_MOD",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to enable slave transmitter mode"
            },
            {
                "name": "TX_STOP_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to stop disable output BCK signal and WS signal when tx FIFO is emtpy"
            },
            {
                "name": "TX_CHAN_EQUAL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "1: The value of Left channel data is equal to the value of right channel data in I2S TX mono mode or TDM channel select mode. 0: The invalid channel data is reg_i2s_single_data in I2S TX mono mode or TDM channel select mode."
            },
            {
                "name": "TX_MONO",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Set this bit to enable transmitter in mono mode"
            },
            {
                "name": "TX_BIG_ENDIAN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "I2S Tx byte endian, 1: low addr value to high addr.  0: low addr with low addr value."
            },
            {
                "name": "TX_UPDATE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Set 1 to update I2S TX registers from APB clock domain to I2S TX clock domain. This bit will be cleared by hardware after update register done."
            },
            {
                "name": "TX_MONO_FST_VLD",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "1: The first channel data value is valid in I2S TX mono mode.   0: The second channel data value is valid in I2S TX mono mode."
            },
            {
                "name": "TX_PCM_CONF",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "I2S TX compress/decompress configuration bit. & 0 (atol): A-Law decompress, 1 (ltoa) : A-Law compress, 2 (utol) : u-Law decompress, 3 (ltou) : u-Law compress. &"
            },
            {
                "name": "TX_PCM_BYPASS",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Set this bit to bypass  Compress/Decompress module for transmitted data."
            },
            {
                "name": "TX_MSB_SHIFT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Set this bit to enable transmitter in Phillips standard mode"
            },
            {
                "name": "TX_BCK_NO_DLY",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "1: BCK is not delayed to generate pos/neg edge in master mode. 0: BCK is delayed to generate pos/neg edge in master mode."
            },
            {
                "name": "TX_LEFT_ALIGN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "1: I2S TX left alignment mode. 0: I2S TX right alignment mode."
            },
            {
                "name": "TX_24_FILL_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "1: Sent 32 bits in 24 channel bits mode. 0: Sent 24 bits in 24 channel bits mode"
            },
            {
                "name": "TX_WS_IDLE_POL",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "0: WS should be 0 when sending left channel data, and WS is 1in right channel.  1: WS should be 1 when sending left channel data, and WS is 0in right channel."
            },
            {
                "name": "TX_BIT_ORDER",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "I2S Tx bit endian. 1:small endian, the LSB is sent first. 0:big endian, the MSB is sent first."
            },
            {
                "name": "TX_TDM_EN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "1: Enable I2S TDM Tx mode . 0: Disable."
            },
            {
                "name": "TX_PDM_EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "1: Enable I2S PDM Tx mode . 0: Disable."
            },
            {
                "name": "TX_BCK_DIV_NUM",
                "bitOffset": 21,
                "bitWidth": 6,
                "desc": "Bit clock configuration bits in transmitter mode."
            },
            {
                "name": "TX_CHAN_MOD",
                "bitOffset": 27,
                "bitWidth": 3,
                "desc": "I2S transmitter channel mode configuration bits."
            },
            {
                "name": "SIG_LOOPBACK",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Enable signal loop back mode with transmitter module and receiver module sharing the same WS and BCK signals."
            }
        ]
    },
    "1342988328": {
        "name": "RX_CONF1",
        "address": 1342988328,
        "size": 32,
        "access": "",
        "desc": "I2S RX configure register 1",
        "fields": [
            {
                "name": "RX_TDM_WS_WIDTH",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "The width of rx_ws_out at idle level in TDM mode is (I2S_RX_TDM_WS_WIDTH[8:0] +1) * T_bck"
            },
            {
                "name": "RX_BITS_MOD",
                "bitOffset": 14,
                "bitWidth": 5,
                "desc": "Set the bits to configure the valid data bit length of I2S receiver channel. 7: all the valid channel data is in 8-bit-mode. 15: all the valid channel data is in 16-bit-mode. 23: all the valid channel data is in 24-bit-mode. 31:all the valid channel data is in 32-bit-mode."
            },
            {
                "name": "RX_HALF_SAMPLE_BITS",
                "bitOffset": 19,
                "bitWidth": 8,
                "desc": "I2S Rx half sample bits -1."
            },
            {
                "name": "RX_TDM_CHAN_BITS",
                "bitOffset": 27,
                "bitWidth": 5,
                "desc": "The Rx bit number for each channel minus 1in TDM mode."
            }
        ]
    },
    "1342988332": {
        "name": "TX_CONF1",
        "address": 1342988332,
        "size": 32,
        "access": "",
        "desc": "I2S TX configure register 1",
        "fields": [
            {
                "name": "TX_TDM_WS_WIDTH",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "The width of tx_ws_out at idle level in TDM mode is (I2S_TX_TDM_WS_WIDTH[8:0] +1) * T_bck"
            },
            {
                "name": "TX_BITS_MOD",
                "bitOffset": 14,
                "bitWidth": 5,
                "desc": "Set the bits to configure the valid data bit length of I2S transmitter channel. 7: all the valid channel data is in 8-bit-mode. 15: all the valid channel data is in 16-bit-mode. 23: all the valid channel data is in 24-bit-mode. 31:all the valid channel data is in 32-bit-mode."
            },
            {
                "name": "TX_HALF_SAMPLE_BITS",
                "bitOffset": 19,
                "bitWidth": 8,
                "desc": "I2S Tx half sample bits -1."
            },
            {
                "name": "TX_TDM_CHAN_BITS",
                "bitOffset": 27,
                "bitWidth": 5,
                "desc": "The Tx bit number for each channel minus 1in TDM mode."
            }
        ]
    },
    "1342988352": {
        "name": "TX_PCM2PDM_CONF",
        "address": 1342988352,
        "size": 32,
        "access": "",
        "desc": "I2S TX PCM2PDM configuration register",
        "fields": [
            {
                "name": "TX_PDM_HP_BYPASS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "I2S TX PDM bypass hp filter or not. The option has been removed."
            },
            {
                "name": "TX_PDM_SINC_OSR2",
                "bitOffset": 1,
                "bitWidth": 4,
                "desc": "I2S TX PDM OSR2 value"
            },
            {
                "name": "TX_PDM_PRESCALE",
                "bitOffset": 5,
                "bitWidth": 8,
                "desc": "I2S TX PDM prescale for sigmadelta"
            },
            {
                "name": "TX_PDM_HP_IN_SHIFT",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 , 3: x4"
            },
            {
                "name": "TX_PDM_LP_IN_SHIFT",
                "bitOffset": 15,
                "bitWidth": 2,
                "desc": "I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 , 3: x4"
            },
            {
                "name": "TX_PDM_SINC_IN_SHIFT",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 , 3: x4"
            },
            {
                "name": "TX_PDM_SIGMADELTA_IN_SHIFT",
                "bitOffset": 19,
                "bitWidth": 2,
                "desc": "I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 , 3: x4"
            },
            {
                "name": "TX_PDM_SIGMADELTA_DITHER2",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "I2S TX PDM sigmadelta dither2 value"
            },
            {
                "name": "TX_PDM_SIGMADELTA_DITHER",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "I2S TX PDM sigmadelta dither value"
            },
            {
                "name": "TX_PDM_DAC_2OUT_EN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "I2S TX PDM dac mode enable"
            },
            {
                "name": "TX_PDM_DAC_MODE_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "I2S TX PDM dac 2channel enable"
            },
            {
                "name": "PCM2PDM_CONV_EN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "I2S TX PDM Converter enable"
            }
        ]
    },
    "1342988356": {
        "name": "TX_PCM2PDM_CONF1",
        "address": 1342988356,
        "size": 32,
        "access": "",
        "desc": "I2S TX PCM2PDM configuration register",
        "fields": [
            {
                "name": "TX_PDM_FP",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "I2S TX PDM Fp"
            },
            {
                "name": "TX_PDM_FS",
                "bitOffset": 10,
                "bitWidth": 10,
                "desc": "I2S TX PDM Fs"
            },
            {
                "name": "TX_IIR_HP_MULT12_5",
                "bitOffset": 20,
                "bitWidth": 3,
                "desc": "The fourth parameter of PDM TX IIR_HP filter stage 2 is (504 + I2S_TX_IIR_HP_MULT12_5[2:0])"
            },
            {
                "name": "TX_IIR_HP_MULT12_0",
                "bitOffset": 23,
                "bitWidth": 3,
                "desc": "The fourth parameter of PDM TX IIR_HP filter stage 1 is (504 + I2S_TX_IIR_HP_MULT12_0[2:0])"
            }
        ]
    },
    "1342988360": {
        "name": "RX_PDM2PCM_CONF",
        "address": 1342988360,
        "size": 32,
        "access": "",
        "desc": "I2S RX configure register",
        "fields": [
            {
                "name": "RX_PDM2PCM_EN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "1: Enable PDM2PCM RX mode. 0: DIsable."
            },
            {
                "name": "RX_PDM_SINC_DSR_16_EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Configure the down sampling rate of PDM RX filter group1 module. 1: The  down sampling rate is 128. 0: down sampling rate is 64."
            },
            {
                "name": "RX_PDM2PCM_AMPLIFY_NUM",
                "bitOffset": 21,
                "bitWidth": 4,
                "desc": "Configure PDM RX amplify number."
            },
            {
                "name": "RX_PDM_HP_BYPASS",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "I2S PDM RX bypass hp filter or not."
            },
            {
                "name": "RX_IIR_HP_MULT12_5",
                "bitOffset": 26,
                "bitWidth": 3,
                "desc": "The fourth parameter of PDM RX IIR_HP filter stage 2 is (504 + LP_I2S_RX_IIR_HP_MULT12_5[2:0])"
            },
            {
                "name": "RX_IIR_HP_MULT12_0",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "The fourth parameter of PDM RX IIR_HP filter stage 1 is (504 + LP_I2S_RX_IIR_HP_MULT12_0[2:0])"
            }
        ]
    },
    "1342988368": {
        "name": "RX_TDM_CTRL",
        "address": 1342988368,
        "size": 32,
        "access": "",
        "desc": "I2S TX TDM mode control register",
        "fields": [
            {
                "name": "RX_TDM_PDM_CHAN0_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "1: Enable the valid data input of I2S RX TDM or PDM channel 0. 0:  Disable, just input 0 in this channel."
            },
            {
                "name": "RX_TDM_PDM_CHAN1_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "1: Enable the valid data input of I2S RX TDM or PDM channel 1. 0:  Disable, just input 0 in this channel."
            },
            {
                "name": "RX_TDM_PDM_CHAN2_EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "1: Enable the valid data input of I2S RX TDM or PDM channel 2. 0:  Disable, just input 0 in this channel."
            },
            {
                "name": "RX_TDM_PDM_CHAN3_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "1: Enable the valid data input of I2S RX TDM or PDM channel 3. 0:  Disable, just input 0 in this channel."
            },
            {
                "name": "RX_TDM_PDM_CHAN4_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "1: Enable the valid data input of I2S RX TDM or PDM channel 4. 0:  Disable, just input 0 in this channel."
            },
            {
                "name": "RX_TDM_PDM_CHAN5_EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "1: Enable the valid data input of I2S RX TDM or PDM channel 5. 0:  Disable, just input 0 in this channel."
            },
            {
                "name": "RX_TDM_PDM_CHAN6_EN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "1: Enable the valid data input of I2S RX TDM or PDM channel 6. 0:  Disable, just input 0 in this channel."
            },
            {
                "name": "RX_TDM_PDM_CHAN7_EN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "1: Enable the valid data input of I2S RX TDM or PDM channel 7. 0:  Disable, just input 0 in this channel."
            },
            {
                "name": "RX_TDM_CHAN8_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "1: Enable the valid data input of I2S RX TDM channel 8. 0:  Disable, just input 0 in this channel."
            },
            {
                "name": "RX_TDM_CHAN9_EN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "1: Enable the valid data input of I2S RX TDM channel 9. 0:  Disable, just input 0 in this channel."
            },
            {
                "name": "RX_TDM_CHAN10_EN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "1: Enable the valid data input of I2S RX TDM channel 10. 0:  Disable, just input 0 in this channel."
            },
            {
                "name": "RX_TDM_CHAN11_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "1: Enable the valid data input of I2S RX TDM channel 11. 0:  Disable, just input 0 in this channel."
            },
            {
                "name": "RX_TDM_CHAN12_EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "1: Enable the valid data input of I2S RX TDM channel 12. 0:  Disable, just input 0 in this channel."
            },
            {
                "name": "RX_TDM_CHAN13_EN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "1: Enable the valid data input of I2S RX TDM channel 13. 0:  Disable, just input 0 in this channel."
            },
            {
                "name": "RX_TDM_CHAN14_EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "1: Enable the valid data input of I2S RX TDM channel 14. 0:  Disable, just input 0 in this channel."
            },
            {
                "name": "RX_TDM_CHAN15_EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "1: Enable the valid data input of I2S RX TDM channel 15. 0:  Disable, just input 0 in this channel."
            },
            {
                "name": "RX_TDM_TOT_CHAN_NUM",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "The total channel number of I2S TX TDM mode."
            }
        ]
    },
    "1342988372": {
        "name": "TX_TDM_CTRL",
        "address": 1342988372,
        "size": 32,
        "access": "",
        "desc": "I2S TX TDM mode control register",
        "fields": [
            {
                "name": "TX_TDM_CHAN0_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "1: Enable the valid data output of I2S TX TDM channel 0. 0:  Disable, just output 0 in this channel."
            },
            {
                "name": "TX_TDM_CHAN1_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "1: Enable the valid data output of I2S TX TDM channel 1. 0:  Disable, just output 0 in this channel."
            },
            {
                "name": "TX_TDM_CHAN2_EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "1: Enable the valid data output of I2S TX TDM channel 2. 0:  Disable, just output 0 in this channel."
            },
            {
                "name": "TX_TDM_CHAN3_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "1: Enable the valid data output of I2S TX TDM channel 3. 0:  Disable, just output 0 in this channel."
            },
            {
                "name": "TX_TDM_CHAN4_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "1: Enable the valid data output of I2S TX TDM channel 4. 0:  Disable, just output 0 in this channel."
            },
            {
                "name": "TX_TDM_CHAN5_EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "1: Enable the valid data output of I2S TX TDM channel 5. 0:  Disable, just output 0 in this channel."
            },
            {
                "name": "TX_TDM_CHAN6_EN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "1: Enable the valid data output of I2S TX TDM channel 6. 0:  Disable, just output 0 in this channel."
            },
            {
                "name": "TX_TDM_CHAN7_EN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "1: Enable the valid data output of I2S TX TDM channel 7. 0:  Disable, just output 0 in this channel."
            },
            {
                "name": "TX_TDM_CHAN8_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "1: Enable the valid data output of I2S TX TDM channel 8. 0:  Disable, just output 0 in this channel."
            },
            {
                "name": "TX_TDM_CHAN9_EN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "1: Enable the valid data output of I2S TX TDM channel 9. 0:  Disable, just output 0 in this channel."
            },
            {
                "name": "TX_TDM_CHAN10_EN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "1: Enable the valid data output of I2S TX TDM channel 10. 0:  Disable, just output 0 in this channel."
            },
            {
                "name": "TX_TDM_CHAN11_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "1: Enable the valid data output of I2S TX TDM channel 11. 0:  Disable, just output 0 in this channel."
            },
            {
                "name": "TX_TDM_CHAN12_EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "1: Enable the valid data output of I2S TX TDM channel 12. 0:  Disable, just output 0 in this channel."
            },
            {
                "name": "TX_TDM_CHAN13_EN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "1: Enable the valid data output of I2S TX TDM channel 13. 0:  Disable, just output 0 in this channel."
            },
            {
                "name": "TX_TDM_CHAN14_EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "1: Enable the valid data output of I2S TX TDM channel 14. 0:  Disable, just output 0 in this channel."
            },
            {
                "name": "TX_TDM_CHAN15_EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "1: Enable the valid data output of I2S TX TDM channel 15. 0:  Disable, just output 0 in this channel."
            },
            {
                "name": "TX_TDM_TOT_CHAN_NUM",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "The total channel number of I2S TX TDM mode."
            },
            {
                "name": "TX_TDM_SKIP_MSK_EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "When DMA TX buffer stores the data of (REG_TX_TDM_TOT_CHAN_NUM + 1)  channels, and only the data of the enabled channels is sent, then this bit should be set. Clear it when all the data stored in DMA TX buffer is for enabled channels."
            }
        ]
    },
    "1342988376": {
        "name": "RX_TIMING",
        "address": 1342988376,
        "size": 32,
        "access": "",
        "desc": "I2S RX timing control register",
        "fields": [
            {
                "name": "RX_SD_IN_DM",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "The delay mode of I2S Rx SD input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
            },
            {
                "name": "RX_SD1_IN_DM",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "The delay mode of I2S Rx SD1 input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
            },
            {
                "name": "RX_SD2_IN_DM",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "The delay mode of I2S Rx SD2 input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
            },
            {
                "name": "RX_SD3_IN_DM",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "The delay mode of I2S Rx SD3 input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
            },
            {
                "name": "RX_WS_OUT_DM",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "The delay mode of I2S Rx WS output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
            },
            {
                "name": "RX_BCK_OUT_DM",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "The delay mode of I2S Rx BCK output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
            },
            {
                "name": "RX_WS_IN_DM",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "The delay mode of I2S Rx WS input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
            },
            {
                "name": "RX_BCK_IN_DM",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "The delay mode of I2S Rx BCK input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
            }
        ]
    },
    "1342988380": {
        "name": "TX_TIMING",
        "address": 1342988380,
        "size": 32,
        "access": "",
        "desc": "I2S TX timing control register",
        "fields": [
            {
                "name": "TX_SD_OUT_DM",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "The delay mode of I2S TX SD output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
            },
            {
                "name": "TX_SD1_OUT_DM",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "The delay mode of I2S TX SD1 output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
            },
            {
                "name": "TX_WS_OUT_DM",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "The delay mode of I2S TX WS output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
            },
            {
                "name": "TX_BCK_OUT_DM",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "The delay mode of I2S TX BCK output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
            },
            {
                "name": "TX_WS_IN_DM",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "The delay mode of I2S TX WS input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
            },
            {
                "name": "TX_BCK_IN_DM",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "The delay mode of I2S TX BCK input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
            }
        ]
    },
    "1342988384": {
        "name": "LC_HUNG_CONF",
        "address": 1342988384,
        "size": 32,
        "access": "",
        "desc": "I2S HUNG configure register.",
        "fields": [
            {
                "name": "LC_FIFO_TIMEOUT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "the i2s_tx_hung_int interrupt or the i2s_rx_hung_int interrupt will be triggered when fifo hung counter is equal to this value"
            },
            {
                "name": "LC_FIFO_TIMEOUT_SHIFT",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "The bits are used to scale tick counter threshold. The tick counter is reset when counter value >= 88000/2^i2s_lc_fifo_timeout_shift"
            },
            {
                "name": "LC_FIFO_TIMEOUT_ENA",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The enable bit for FIFO timeout"
            }
        ]
    },
    "1342988388": {
        "name": "RXEOF_NUM",
        "address": 1342988388,
        "size": 32,
        "access": "",
        "desc": "I2S RX data number control register.",
        "fields": [
            {
                "name": "RX_EOF_NUM",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "The receive data bit length is (I2S_RX_BITS_MOD[4:0] + 1) * (REG_RX_EOF_NUM[11:0] + 1) . It will trigger in_suc_eof interrupt in the configured DMA RX channel."
            }
        ]
    },
    "1342988392": {
        "name": "CONF_SIGLE_DATA",
        "address": 1342988392,
        "size": 32,
        "access": "",
        "desc": "I2S signal data register",
        "fields": [
            {
                "name": "SINGLE_DATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The configured constant channel data to be sent out."
            }
        ]
    },
    "1342988396": {
        "name": "STATE",
        "address": 1342988396,
        "size": 32,
        "access": "",
        "desc": "I2S TX status register",
        "fields": [
            {
                "name": "TX_IDLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "1: i2s_tx is idle state. 0: i2s_tx is working."
            }
        ]
    },
    "1342988400": {
        "name": "ETM_CONF",
        "address": 1342988400,
        "size": 32,
        "access": "",
        "desc": "I2S ETM configure register",
        "fields": [
            {
                "name": "ETM_TX_SEND_WORD_NUM",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "I2S ETM send x words event. When sending word number of reg_etm_tx_send_word_num[9:0], i2s will trigger an etm event."
            },
            {
                "name": "ETM_RX_RECEIVE_WORD_NUM",
                "bitOffset": 10,
                "bitWidth": 10,
                "desc": "I2S ETM receive x words event. When receiving word number of reg_etm_rx_receive_word_num[9:0], i2s will trigger an etm event."
            }
        ]
    },
    "1342988404": {
        "name": "FIFO_CNT",
        "address": 1342988404,
        "size": 32,
        "access": "",
        "desc": "I2S sync counter register",
        "fields": [
            {
                "name": "TX_FIFO_CNT",
                "bitOffset": 0,
                "bitWidth": 31,
                "desc": "tx fifo counter value."
            },
            {
                "name": "TX_FIFO_CNT_RST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Set this bit to reset tx fifo counter."
            }
        ]
    },
    "1342988408": {
        "name": "BCK_CNT",
        "address": 1342988408,
        "size": 32,
        "access": "",
        "desc": "I2S sync counter register",
        "fields": [
            {
                "name": "TX_BCK_CNT",
                "bitOffset": 0,
                "bitWidth": 31,
                "desc": "tx bck counter value."
            },
            {
                "name": "TX_BCK_CNT_RST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Set this bit to reset tx bck counter."
            }
        ]
    },
    "1342988412": {
        "name": "CLK_GATE",
        "address": 1342988412,
        "size": 32,
        "access": "",
        "desc": "Clock gate register",
        "fields": [
            {
                "name": "CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "set this bit to enable clock gate"
            }
        ]
    },
    "1342988416": {
        "name": "DATE",
        "address": 1342988416,
        "size": 32,
        "access": "",
        "desc": "Version control register",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "I2S version control register"
            }
        ]
    },
    "1343070208": {
        "name": "DEVICE_CTRL",
        "address": 1343070208,
        "size": 32,
        "access": "",
        "desc": "DEVICE_CTRL register controls the transfer properties and disposition of controllers capabilities.",
        "fields": [
            {
                "name": "REG_BA_INCLUDE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "This bit is used to include I3C broadcast address(0x7E) for private transfer.(If I3C broadcast address is not include for the private transfer, In-Band Interrupts driven from Slaves may not win address arbitration. Hence IBIs will get delayed)"
            },
            {
                "name": "REG_TRANS_START",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Transfer Start"
            },
            {
                "name": "REG_CLK_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_IBI_RSTART_TRANS_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_AUTO_DIS_IBI_EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_DMA_RX_EN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_DMA_TX_EN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_MULTI_SLV_SINGLE_CCC_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "0: rx high bit first, 1: rx low bit first"
            },
            {
                "name": "REG_RX_BIT_ORDER",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "0: rx low byte fist, 1: rx high byte first"
            },
            {
                "name": "REG_RX_BYTE_ORDER",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_SCL_PULLUP_FORCE_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "This bit is used to force scl_pullup_en"
            },
            {
                "name": "REG_SCL_OE_FORCE_EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "This bit is used to force scl_oe"
            },
            {
                "name": "REG_SDA_PP_RD_PULLUP_EN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_SDA_RD_TBIT_HLVL_PULLUP_EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_SDA_PP_WR_PULLUP_EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_DATA_BYTE_CNT_UNLATCH",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "1: read current real-time updated value  0: read latch data byte cnt value"
            },
            {
                "name": "REG_MEM_CLK_FORCE_ON",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "1: dev characteristic and address table memory clk  date force on . 0 :  clock gating by rd/wr."
            }
        ]
    },
    "1343070236": {
        "name": "BUFFER_THLD_CTRL",
        "address": 1343070236,
        "size": 32,
        "access": "",
        "desc": "In-Band Interrupt Status Threshold Value . Every In Band Interrupt received by I3C controller generates an IBI status. This field controls the number of IBI status entries in the IBI buffer that trigger the IBI_STATUS_THLD_STAT interrupt.",
        "fields": [
            {
                "name": "REG_CMD_BUF_EMPTY_THLD",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Command Buffer Empty Threshold Value is used to control the number of empty locations(or greater) in the Command Buffer that trigger CMD_BUFFER_READY_STAT interrupt."
            },
            {
                "name": "REG_RESP_BUF_THLD",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "Response Buffer Threshold Value is used to control the number of entries in the Response Buffer that trigger the RESP_READY_STAT_INTR."
            },
            {
                "name": "REG_IBI_DATA_BUF_THLD",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "In-Band Interrupt Data Threshold Value . Every In Band Interrupt received by I3C controller generates an IBI status. This field controls the number of IBI data entries in the IBI buffer that trigger the IBI_DATA_THLD_STAT interrupt."
            },
            {
                "name": "REG_IBI_STATUS_BUF_THLD",
                "bitOffset": 18,
                "bitWidth": 3,
                "desc": "NA"
            }
        ]
    },
    "1343070240": {
        "name": "DATA_BUFFER_THLD_CTRL",
        "address": 1343070240,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_TX_DATA_BUF_THLD",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Transmit Buffer Threshold Value. This field controls the number of empty locations in the Transmit FIFO that trigger the TX_THLD_STAT interrupt. Supports values: 000:2  001:4  010:8  011:16  100:31, else:31"
            },
            {
                "name": "REG_RX_DATA_BUF_THLD",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "Receive Buffer Threshold Value. This field controls the number of empty locations in the Receive FIFO that trigger the RX_THLD_STAT interrupt. Supports: 000:2  001:4  010:8  011:16  100:31, else:31"
            }
        ]
    },
    "1343070244": {
        "name": "IBI_NOTIFY_CTRL",
        "address": 1343070244,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_NOTIFY_SIR_REJECTED",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Notify Rejected Slave Interrupt Request Control. This bit is used to suppress reporting to the application about Slave Interrupt Request. 0:Suppress passing the IBI Status to the IBI FIFO(hence not notifying the application) when a SIR request is NACKed and auto-disabled base on the IBI_SIR_REQ_REJECT register. 1: Writes IBI Status to the IBI FIFO(hence notifying the application) when SIR request is NACKed and auto-disabled based on the IBI_SIR_REQ_REJECT registerl."
            }
        ]
    },
    "1343070248": {
        "name": "IBI_SIR_REQ_PAYLOAD",
        "address": 1343070248,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_SIR_REQ_PAYLOAD",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070252": {
        "name": "IBI_SIR_REQ_REJECT",
        "address": 1343070252,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_SIR_REQ_REJECT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application of controller can decide whether to send ACK or NACK for Slave request received from any I3C device. A device specific response control bit is provided to select the response option, Master will ACK/NACK the Master Request based on programming of control bit, corresponding to the interrupting device. 0:ACK the SIR Request  1:NACK and send direct auto disable CCC"
            }
        ]
    },
    "1343070256": {
        "name": "INT_CLR",
        "address": 1343070256,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "TX_DATA_BUF_THLD_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "RX_DATA_BUF_THLD_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "IBI_STATUS_THLD_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CMD_BUF_EMPTY_THLD_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "RESP_READY_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "NXT_CMD_REQ_ERR_INT_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "TRANSFER_ERR_INT_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "TRANSFER_COMPLETE_INT_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "COMMAND_DONE_INT_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "DETECT_START_INT_CLR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "RESP_BUF_OVF_INT_CLR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "IBI_DATA_BUF_OVF_INT_CLR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "IBI_STATUS_BUF_OVF_INT_CLR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "IBI_HANDLE_DONE_INT_CLR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "IBI_DETECT_INT_CLR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CMD_CCC_MISMATCH_INT_CLR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1343070260": {
        "name": "INT_RAW",
        "address": 1343070260,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "TX_DATA_BUF_THLD_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "RX_DATA_BUF_THLD_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "IBI_STATUS_THLD_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CMD_BUF_EMPTY_THLD_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "RESP_READY_INT_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "NXT_CMD_REQ_ERR_INT_RAW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "TRANSFER_ERR_INT_RAW",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "TRANSFER_COMPLETE_INT_RAW",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "COMMAND_DONE_INT_RAW",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "DETECT_START_INT_RAW",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "RESP_BUF_OVF_INT_RAW",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "IBI_DATA_BUF_OVF_INT_RAW",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "IBI_STATUS_BUF_OVF_INT_RAW",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "IBI_HANDLE_DONE_INT_RAW",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "IBI_DETECT_INT_RAW",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CMD_CCC_MISMATCH_INT_RAW",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1343070264": {
        "name": "INT_ST",
        "address": 1343070264,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "TX_DATA_BUF_THLD_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "This interrupt is generated when number of empty locations in transmit buffer is greater than or equal to threshold value specified by TX_EMPTY_BUS_THLD field in DATA_BUFFER_THLD_CTRL register. This interrupt will be cleared automatically when number of empty locations in transmit buffer is less than threshold value."
            },
            {
                "name": "RX_DATA_BUF_THLD_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "This interrupt is generated when number of entries in receive buffer is greater than or equal to threshold value specified by RX_BUF_THLD field in DATA_BUFFER_THLD_CTRL register. This interrupt will be cleared automatically when number of entries in receive buffer is less than threshold value."
            },
            {
                "name": "IBI_STATUS_THLD_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Only used in master mode. This interrupt is generated when number of entries in IBI buffer is greater than or equal to threshold value specified by IBI_BUF_THLD field in BUFFER_THLD_CTRL register. This interrupt will be cleared automatically when number of entries in IBI buffer is less than threshold value."
            },
            {
                "name": "CMD_BUF_EMPTY_THLD_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "This interrupt is generated when number of empty locations in command buffer is greater than or equal to threshold value specified by CMD_EMPTY_BUF_THLD field in BUFFER_THLD_CTRL register. This interrupt will be cleared automatically when number of empty locations in command buffer is less than threshold value."
            },
            {
                "name": "RESP_READY_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "This interrupt is generated when number of entries in response buffer is greater than or equal to threshold value specified by RESP_BUF_THLD field in BUFFER_THLD_CTRL register. This interrupt will be cleared automatically when number of entries in response buffer is less than threshold value."
            },
            {
                "name": "NXT_CMD_REQ_ERR_INT_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "This interrupt is generated if toc is 0(master will restart next command), but command buf is empty."
            },
            {
                "name": "TRANSFER_ERR_INT_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "This interrupt is generated if any error occurs during transfer. The error type will be specified in the response packet associated with the command (in ERR_STATUS field of RESPONSE_BUFFER_PORT register). This bit can be cleared by writing 1'h1."
            },
            {
                "name": "TRANSFER_COMPLETE_INT_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "COMMAND_DONE_INT_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "DETECT_START_INT_ST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "RESP_BUF_OVF_INT_ST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "IBI_DATA_BUF_OVF_INT_ST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "IBI_STATUS_BUF_OVF_INT_ST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "IBI_HANDLE_DONE_INT_ST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "IBI_DETECT_INT_ST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CMD_CCC_MISMATCH_INT_ST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1343070268": {
        "name": "INT_ST_ENA",
        "address": 1343070268,
        "size": 32,
        "access": "",
        "desc": "The Interrupt status will be updated in INTR_STATUS register if corresponding Status Enable bit set.",
        "fields": [
            {
                "name": "TX_DATA_BUF_THLD_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transmit Buffer threshold status enable."
            },
            {
                "name": "RX_DATA_BUF_THLD_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Receive Buffer threshold status enable."
            },
            {
                "name": "IBI_STATUS_THLD_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Only used in master mode. IBI Buffer threshold status enable."
            },
            {
                "name": "CMD_BUF_EMPTY_THLD_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Command buffer ready status enable."
            },
            {
                "name": "RESP_READY_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Response buffer ready status enable."
            },
            {
                "name": "NXT_CMD_REQ_ERR_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "next command request error status enable"
            },
            {
                "name": "TRANSFER_ERR_INT_ENA",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transfer error status enable"
            },
            {
                "name": "TRANSFER_COMPLETE_INT_ENA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "COMMAND_DONE_INT_ENA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "DETECT_START_INT_ENA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "RESP_BUF_OVF_INT_ENA",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "IBI_DATA_BUF_OVF_INT_ENA",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "IBI_STATUS_BUF_OVF_INT_ENA",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "IBI_HANDLE_DONE_INT_ENA",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "IBI_DETECT_INT_ENA",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CMD_CCC_MISMATCH_INT_ENA",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1343070276": {
        "name": "RESET_CTRL",
        "address": 1343070276,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_CORE_SOFT_RST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_CMD_BUF_RST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_RESP_BUF_RST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_TX_DATA_BUF_BUF_RST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_RX_DATA_BUF_RST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_IBI_DATA_BUF_RST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_IBI_STATUS_BUF_RST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1343070280": {
        "name": "BUFFER_STATUS_LEVEL",
        "address": 1343070280,
        "size": 32,
        "access": "",
        "desc": "BUFFER_STATUS_LEVEL reflects the status level of Buffers in the controller.",
        "fields": [
            {
                "name": "CMD_BUF_EMPTY_CNT",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Command Buffer Empty Locations contains the number of empty locations in the command buffer."
            },
            {
                "name": "RESP_BUF_CNT",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Response Buffer Level Value contains the number of valid data entries in the response buffer."
            },
            {
                "name": "IBI_DATA_BUF_CNT",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "IBI Buffer Level Value contains the number of valid entries in the IBI Buffer. This is field is used in master mode."
            },
            {
                "name": "IBI_STATUS_BUF_CNT",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "IBI Buffer Status Count contains the number of IBI status entries in the IBI Buffer. This field is used in master mode."
            }
        ]
    },
    "1343070284": {
        "name": "DATA_BUFFER_STATUS_LEVEL",
        "address": 1343070284,
        "size": 32,
        "access": "",
        "desc": "DATA_BUFFER_STATUS_LEVEL reflects the status level of the Buffers in the controller.",
        "fields": [
            {
                "name": "TX_DATA_BUF_EMPTY_CNT",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Transmit Buffer Empty Level Value contains the number of empty locations in the transmit Buffer."
            },
            {
                "name": "RX_DATA_BUF_CNT",
                "bitOffset": 16,
                "bitWidth": 6,
                "desc": "Receive Buffer Level value contains the number of valid data entries in the receive buffer."
            }
        ]
    },
    "1343070288": {
        "name": "PRESENT_STATE0",
        "address": 1343070288,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "SDA_LVL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "This bit is used to check the SCL line level to recover from error and  for debugging. This bit reflects the value of synchronized scl_in_a."
            },
            {
                "name": "SCL_LVL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "This bit is used to check the SDA line level to recover from error and  for debugging. This bit reflects the value of synchronized sda_in_a."
            },
            {
                "name": "BUS_BUSY",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "BUS_FREE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "CMD_TID",
                "bitOffset": 9,
                "bitWidth": 4,
                "desc": "NA"
            },
            {
                "name": "SCL_GEN_FSM_STATE",
                "bitOffset": 13,
                "bitWidth": 3,
                "desc": "NA"
            },
            {
                "name": "IBI_EV_HANDLE_FSM_STATE",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "NA"
            },
            {
                "name": "I2C_MODE_FSM_STATE",
                "bitOffset": 19,
                "bitWidth": 3,
                "desc": "NA"
            },
            {
                "name": "SDR_MODE_FSM_STATE",
                "bitOffset": 22,
                "bitWidth": 4,
                "desc": "NA"
            },
            {
                "name": "DAA_MODE_FSM_STATE",
                "bitOffset": 26,
                "bitWidth": 3,
                "desc": "Reflects whether the Master Controller is in IDLE or not. This bit will be set when all the buffer(Command, Response, IBI, Transmit, Receive) are empty along with the Master State machine is in idle state. 0X0: not in idle  0x1: in idle"
            },
            {
                "name": "MAIN_FSM_STATE",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "NA"
            }
        ]
    },
    "1343070292": {
        "name": "PRESENT_STATE1",
        "address": 1343070292,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DATA_BYTE_CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Present transfer data byte cnt: tx data byte cnt if write  rx data byte cnt if read  ibi data byte cnt if IBI handle."
            }
        ]
    },
    "1343070296": {
        "name": "DEVICE_TABLE",
        "address": 1343070296,
        "size": 32,
        "access": "",
        "desc": "Pointer for Device Address Table",
        "fields": [
            {
                "name": "REG_DCT_DAA_INIT_INDEX",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Reserved"
            },
            {
                "name": "REG_DAT_DAA_INIT_INDEX",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "NA"
            },
            {
                "name": "PRESENT_DCT_INDEX",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "NA"
            },
            {
                "name": "PRESENT_DAT_INDEX",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "NA"
            }
        ]
    },
    "1343070300": {
        "name": "TIME_OUT_VALUE",
        "address": 1343070300,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_RESP_BUF_TO_VALUE",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "NA"
            },
            {
                "name": "REG_RESP_BUF_TO_EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_IBI_DATA_BUF_TO_VALUE",
                "bitOffset": 6,
                "bitWidth": 5,
                "desc": "NA"
            },
            {
                "name": "REG_IBI_DATA_BUF_TO_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_IBI_STATUS_BUF_TO_VALUE",
                "bitOffset": 12,
                "bitWidth": 5,
                "desc": "NA"
            },
            {
                "name": "REG_IBI_STATUS_BUF_TO_EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "REG_RX_DATA_BUF_TO_VALUE",
                "bitOffset": 18,
                "bitWidth": 5,
                "desc": "NA"
            },
            {
                "name": "REG_RX_DATA_BUF_TO_EN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1343070304": {
        "name": "SCL_I3C_MST_OD_TIME",
        "address": 1343070304,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_I3C_MST_OD_LOW_PERIOD",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "SCL Open-Drain low count for I3C transfers targeted to I3C devices."
            },
            {
                "name": "REG_I3C_MST_OD_HIGH_PERIOD",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "SCL Open-Drain High count for I3C transfers targeted to I3C devices."
            }
        ]
    },
    "1343070308": {
        "name": "SCL_I3C_MST_PP_TIME",
        "address": 1343070308,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_I3C_MST_PP_LOW_PERIOD",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "NA"
            },
            {
                "name": "REG_I3C_MST_PP_HIGH_PERIOD",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "NA"
            }
        ]
    },
    "1343070312": {
        "name": "SCL_I2C_FM_TIME",
        "address": 1343070312,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_I2C_FM_LOW_PERIOD",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "NA"
            },
            {
                "name": "REG_I2C_FM_HIGH_PERIOD",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "The SCL open-drain low count timing for I2C Fast Mode transfers."
            }
        ]
    },
    "1343070316": {
        "name": "SCL_I2C_FMP_TIME",
        "address": 1343070316,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_I2C_FMP_LOW_PERIOD",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "NA"
            },
            {
                "name": "REG_I2C_FMP_HIGH_PERIOD",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "NA"
            }
        ]
    },
    "1343070320": {
        "name": "SCL_EXT_LOW_TIME",
        "address": 1343070320,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_I3C_MST_EXT_LOW_PERIOD1",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "NA"
            },
            {
                "name": "REG_I3C_MST_EXT_LOW_PERIOD2",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "NA"
            },
            {
                "name": "REG_I3C_MST_EXT_LOW_PERIOD3",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "NA"
            },
            {
                "name": "REG_I3C_MST_EXT_LOW_PERIOD4",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "NA"
            }
        ]
    },
    "1343070324": {
        "name": "SDA_SAMPLE_TIME",
        "address": 1343070324,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_SDA_OD_SAMPLE_TIME",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "It is used to adjust sda sample point when scl high under open drain speed"
            },
            {
                "name": "REG_SDA_PP_SAMPLE_TIME",
                "bitOffset": 9,
                "bitWidth": 5,
                "desc": "It is used to adjust sda sample point when scl high under push pull speed"
            }
        ]
    },
    "1343070328": {
        "name": "SDA_HOLD_TIME",
        "address": 1343070328,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_SDA_OD_TX_HOLD_TIME",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "It is used to adjust sda drive point after scl neg under open drain speed"
            },
            {
                "name": "REG_SDA_PP_TX_HOLD_TIME",
                "bitOffset": 9,
                "bitWidth": 5,
                "desc": "It is used to adjust sda dirve point after scl neg under push pull speed"
            }
        ]
    },
    "1343070332": {
        "name": "SCL_START_HOLD",
        "address": 1343070332,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_SCL_START_HOLD_TIME",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "I2C_SCL_START_HOLD_TIME"
            },
            {
                "name": "REG_START_DET_HOLD_TIME",
                "bitOffset": 9,
                "bitWidth": 2,
                "desc": "NA"
            }
        ]
    },
    "1343070336": {
        "name": "SCL_RSTART_SETUP",
        "address": 1343070336,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_SCL_RSTART_SETUP_TIME",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "I2C_SCL_RSTART_SETUP_TIME"
            }
        ]
    },
    "1343070340": {
        "name": "SCL_STOP_HOLD",
        "address": 1343070340,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_SCL_STOP_HOLD_TIME",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "I2C_SCL_STOP_HOLD_TIME"
            }
        ]
    },
    "1343070344": {
        "name": "SCL_STOP_SETUP",
        "address": 1343070344,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_SCL_STOP_SETUP_TIME",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "I2C_SCL_STOP_SETUP_TIME"
            }
        ]
    },
    "1343070352": {
        "name": "BUS_FREE_TIME",
        "address": 1343070352,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_BUS_FREE_TIME",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "I3C Bus Free Count Value. This field is used only in Master mode. In pure Bus System, this field represents tCAS.  In Mixed Bus System, this field is expected to be programmed to tLOW of I2C Timing."
            }
        ]
    },
    "1343070356": {
        "name": "SCL_TERMN_T_EXT_LOW_TIME",
        "address": 1343070356,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_I3C_MST_TERMN_T_EXT_LOW_TIME",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "NA"
            }
        ]
    },
    "1343070368": {
        "name": "VER_ID",
        "address": 1343070368,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_I3C_MST_VER_ID",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This field indicates the controller current release number that is read by an application."
            }
        ]
    },
    "1343070372": {
        "name": "VER_TYPE",
        "address": 1343070372,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_I3C_MST_VER_TYPE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This field indicates the controller current release type that is read by an application."
            }
        ]
    },
    "1343070380": {
        "name": "FPGA_DEBUG_PROBE",
        "address": 1343070380,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_I3C_MST_FPGA_DEBUG_PROBE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "For Debug Probe Test on FPGA"
            }
        ]
    },
    "1343070384": {
        "name": "RND_ECO_CS",
        "address": 1343070384,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_RND_ECO_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "RND_ECO_RESULT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1343070388": {
        "name": "RND_ECO_LOW",
        "address": 1343070388,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_RND_ECO_LOW",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070392": {
        "name": "RND_ECO_HIGH",
        "address": 1343070392,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_RND_ECO_HIGH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070216": {
        "name": "COMMAND_BUF_PORT",
        "address": 1343070216,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_COMMAND",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Contains a Command Descriptor structure that depends on the requested transfer type. Command Descriptor structure is used to schedule the transfers to devices on I3C bus."
            }
        ]
    },
    "1343070220": {
        "name": "RESPONSE_BUF_PORT",
        "address": 1343070220,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "RESPONSE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The Response Buffer can be read through this register. The response status for each Command is written into the Response Buffer by the controller if ROC (Response On Completion) bit is set or if transfer error has occurred. The response buffer can be read through this register."
            }
        ]
    },
    "1343070224": {
        "name": "RX_DATA_PORT",
        "address": 1343070224,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "RX_DATA_PORT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive Data Port. Receive data is mapped to the Rx-data buffer and receive data is always packed in 4-byte aligned data words.  If the length of data transfer is not aligned to 4-bytes boundary, then there will be extra(unused) bytes(the additional data bytes have to be ignored) at the end of the transferred data. The valid data must be identified using the DATA_LENGTH filed in the Response Descriptor."
            }
        ]
    },
    "1343070228": {
        "name": "TX_DATA_PORT",
        "address": 1343070228,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_TX_DATA_PORT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Transmit Data Port. Transmit data is mapped to the Tx-data  buffer and transmit data is always packed in 4-byte aligned data words.  If the length of data transfer is not aligned to 4-bytes boundary, then there will be extra(unused) bytes(the additional data bytes have to be ignored) at the end of the transferred data. The valid data must be identified using the DATA_LENGTH filed in the Response Descriptor."
            }
        ]
    },
    "1343070232": {
        "name": "IBI_STATUS_BUF",
        "address": 1343070232,
        "size": 32,
        "access": "",
        "desc": "In-Band Interrupt Buffer Status/Data Register. When receiving an IBI, IBI_PORT is used to both: Read the IBI Status Read the IBI Data(which is raw/opaque data)",
        "fields": [
            {
                "name": "DATA_LENGTH",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "This field represents the length of data received along with IBI, in bytes."
            },
            {
                "name": "IBI_ID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "IBI Identifier. The byte received after START which includes the address the R/W bit: Device  address and R/W bit in case of Slave Interrupt or Master Request."
            },
            {
                "name": "IBI_STS",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "IBI received data/status. IBI Data register is mapped to the IBI Buffer. The IBI Data is always packed in4-byte aligned and put to the IBI Buffer. This register When read from, reads the data from the IBI buffer. IBI Status register when read from, returns the data from the IBI Buffer and indicates how the controller responded to incoming IBI(SIR, MR and HJ)."
            }
        ]
    },
    "1343070272": {
        "name": "IBI_DATA_BUF",
        "address": 1343070272,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "IBI_DATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070400": {
        "name": "DEV_ADDR_TABLE1_LOC",
        "address": 1343070400,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_DAT_DEV1_STATIC_ADDR",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "NA"
            },
            {
                "name": "REG_DAT_DEV1_DYNAMIC_ADDR",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Device Dynamic Address with parity, The MSB,bit[23], should be programmed with parity of dynamic address."
            },
            {
                "name": "REG_DAT_DEV1_NACK_RETRY_CNT",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "This field is used to set the Device NACK Retry count for the particular device. If the Device NACK's for the device address, the controller automatically retries the same device until this count expires. If the Slave does not ACK for the mentioned number of retries, then controller generates an error response and move to the Halt state."
            },
            {
                "name": "REG_DAT_DEV1_I2C",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Legacy I2C device or not. This bit should be set to 1 if the device is a legacy I2C device."
            }
        ]
    },
    "1343070404": {
        "name": "DEV_ADDR_TABLE2_LOC",
        "address": 1343070404,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_DAT_DEV2_STATIC_ADDR",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "NA"
            },
            {
                "name": "REG_DAT_DEV2_DYNAMIC_ADDR",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Device Dynamic Address with parity, The MSB,bit[23], should be programmed with parity of dynamic address."
            },
            {
                "name": "REG_DAT_DEV2_NACK_RETRY_CNT",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "This field is used to set the Device NACK Retry count for the particular device. If the Device NACK's for the device address, the controller automatically retries the same device until this count expires. If the Slave does not ACK for the mentioned number of retries, then controller generates an error response and move to the Halt state."
            },
            {
                "name": "REG_DAT_DEV2_I2C",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Legacy I2C device or not. This bit should be set to 1 if the device is a legacy I2C device."
            }
        ]
    },
    "1343070408": {
        "name": "DEV_ADDR_TABLE3_LOC",
        "address": 1343070408,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_DAT_DEV3_STATIC_ADDR",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "NA"
            },
            {
                "name": "REG_DAT_DEV3_DYNAMIC_ADDR",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Device Dynamic Address with parity, The MSB,bit[23], should be programmed with parity of dynamic address."
            },
            {
                "name": "REG_DAT_DEV3_NACK_RETRY_CNT",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "This field is used to set the Device NACK Retry count for the particular device. If the Device NACK's for the device address, the controller automatically retries the same device until this count expires. If the Slave does not ACK for the mentioned number of retries, then controller generates an error response and move to the Halt state."
            },
            {
                "name": "REG_DAT_DEV3_I2C",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Legacy I2C device or not. This bit should be set to 1 if the device is a legacy I2C device."
            }
        ]
    },
    "1343070412": {
        "name": "DEV_ADDR_TABLE4_LOC",
        "address": 1343070412,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_DAT_DEV4_STATIC_ADDR",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "NA"
            },
            {
                "name": "REG_DAT_DEV4_DYNAMIC_ADDR",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Device Dynamic Address with parity, The MSB,bit[23], should be programmed with parity of dynamic address."
            },
            {
                "name": "REG_DAT_DEV4_NACK_RETRY_CNT",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "This field is used to set the Device NACK Retry count for the particular device. If the Device NACK's for the device address, the controller automatically retries the same device until this count expires. If the Slave does not ACK for the mentioned number of retries, then controller generates an error response and move to the Halt state."
            },
            {
                "name": "REG_DAT_DEV4_I2C",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Legacy I2C device or not. This bit should be set to 1 if the device is a legacy I2C device."
            }
        ]
    },
    "1343070416": {
        "name": "DEV_ADDR_TABLE5_LOC",
        "address": 1343070416,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_DAT_DEV5_STATIC_ADDR",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "NA"
            },
            {
                "name": "REG_DAT_DEV5_DYNAMIC_ADDR",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Device Dynamic Address with parity, The MSB,bit[23], should be programmed with parity of dynamic address."
            },
            {
                "name": "REG_DAT_DEV5_NACK_RETRY_CNT",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "This field is used to set the Device NACK Retry count for the particular device. If the Device NACK's for the device address, the controller automatically retries the same device until this count expires. If the Slave does not ACK for the mentioned number of retries, then controller generates an error response and move to the Halt state."
            },
            {
                "name": "REG_DAT_DEV5_I2C",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Legacy I2C device or not. This bit should be set to 1 if the device is a legacy I2C device."
            }
        ]
    },
    "1343070420": {
        "name": "DEV_ADDR_TABLE6_LOC",
        "address": 1343070420,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_DAT_DEV6_STATIC_ADDR",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "NA"
            },
            {
                "name": "REG_DAT_DEV6_DYNAMIC_ADDR",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Device Dynamic Address with parity, The MSB,bit[23], should be programmed with parity of dynamic address."
            },
            {
                "name": "REG_DAT_DEV6_NACK_RETRY_CNT",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "This field is used to set the Device NACK Retry count for the particular device. If the Device NACK's for the device address, the controller automatically retries the same device until this count expires. If the Slave does not ACK for the mentioned number of retries, then controller generates an error response and move to the Halt state."
            },
            {
                "name": "REG_DAT_DEV6_I2C",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Legacy I2C device or not. This bit should be set to 1 if the device is a legacy I2C device."
            }
        ]
    },
    "1343070424": {
        "name": "DEV_ADDR_TABLE7_LOC",
        "address": 1343070424,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_DAT_DEV7_STATIC_ADDR",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "NA"
            },
            {
                "name": "REG_DAT_DEV7_DYNAMIC_ADDR",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Device Dynamic Address with parity, The MSB,bit[23], should be programmed with parity of dynamic address."
            },
            {
                "name": "REG_DAT_DEV7_NACK_RETRY_CNT",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "This field is used to set the Device NACK Retry count for the particular device. If the Device NACK's for the device address, the controller automatically retries the same device until this count expires. If the Slave does not ACK for the mentioned number of retries, then controller generates an error response and move to the Halt state."
            },
            {
                "name": "REG_DAT_DEV7_I2C",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Legacy I2C device or not. This bit should be set to 1 if the device is a legacy I2C device."
            }
        ]
    },
    "1343070428": {
        "name": "DEV_ADDR_TABLE8_LOC",
        "address": 1343070428,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_DAT_DEV8_STATIC_ADDR",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "NA"
            },
            {
                "name": "REG_DAT_DEV8_DYNAMIC_ADDR",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Device Dynamic Address with parity, The MSB,bit[23], should be programmed with parity of dynamic address."
            },
            {
                "name": "REG_DAT_DEV8_NACK_RETRY_CNT",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "This field is used to set the Device NACK Retry count for the particular device. If the Device NACK's for the device address, the controller automatically retries the same device until this count expires. If the Slave does not ACK for the mentioned number of retries, then controller generates an error response and move to the Halt state."
            },
            {
                "name": "REG_DAT_DEV8_I2C",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Legacy I2C device or not. This bit should be set to 1 if the device is a legacy I2C device."
            }
        ]
    },
    "1343070432": {
        "name": "DEV_ADDR_TABLE9_LOC",
        "address": 1343070432,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_DAT_DEV9_STATIC_ADDR",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "NA"
            },
            {
                "name": "REG_DAT_DEV9_DYNAMIC_ADDR",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Device Dynamic Address with parity, The MSB,bit[23], should be programmed with parity of dynamic address."
            },
            {
                "name": "REG_DAT_DEV9_NACK_RETRY_CNT",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "This field is used to set the Device NACK Retry count for the particular device. If the Device NACK's for the device address, the controller automatically retries the same device until this count expires. If the Slave does not ACK for the mentioned number of retries, then controller generates an error response and move to the Halt state."
            },
            {
                "name": "REG_DAT_DEV9_I2C",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Legacy I2C device or not. This bit should be set to 1 if the device is a legacy I2C device."
            }
        ]
    },
    "1343070436": {
        "name": "DEV_ADDR_TABLE10_LOC",
        "address": 1343070436,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_DAT_DEV10_STATIC_ADDR",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "NA"
            },
            {
                "name": "REG_DAT_DEV10_DYNAMIC_ADDR",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Device Dynamic Address with parity, The MSB,bit[23], should be programmed with parity of dynamic address."
            },
            {
                "name": "REG_DAT_DEV10_NACK_RETRY_CNT",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "This field is used to set the Device NACK Retry count for the particular device. If the Device NACK's for the device address, the controller automatically retries the same device until this count expires. If the Slave does not ACK for the mentioned number of retries, then controller generates an error response and move to the Halt state."
            },
            {
                "name": "REG_DAT_DEV10_I2C",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Legacy I2C device or not. This bit should be set to 1 if the device is a legacy I2C device."
            }
        ]
    },
    "1343070440": {
        "name": "DEV_ADDR_TABLE11_LOC",
        "address": 1343070440,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_DAT_DEV11_STATIC_ADDR",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "NA"
            },
            {
                "name": "REG_DAT_DEV11_DYNAMIC_ADDR",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Device Dynamic Address with parity, The MSB,bit[23], should be programmed with parity of dynamic address."
            },
            {
                "name": "REG_DAT_DEV11_NACK_RETRY_CNT",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "This field is used to set the Device NACK Retry count for the particular device. If the Device NACK's for the device address, the controller automatically retries the same device until this count expires. If the Slave does not ACK for the mentioned number of retries, then controller generates an error response and move to the Halt state."
            },
            {
                "name": "REG_DAT_DEV11_I2C",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Legacy I2C device or not. This bit should be set to 1 if the device is a legacy I2C device."
            }
        ]
    },
    "1343070444": {
        "name": "DEV_ADDR_TABLE12_LOC",
        "address": 1343070444,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "REG_DAT_DEV12_STATIC_ADDR",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "NA"
            },
            {
                "name": "REG_DAT_DEV12_DYNAMIC_ADDR",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Device Dynamic Address with parity, The MSB,bit[23], should be programmed with parity of dynamic address."
            },
            {
                "name": "REG_DAT_DEV12_NACK_RETRY_CNT",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "This field is used to set the Device NACK Retry count for the particular device. If the Device NACK's for the device address, the controller automatically retries the same device until this count expires. If the Slave does not ACK for the mentioned number of retries, then controller generates an error response and move to the Halt state."
            },
            {
                "name": "REG_DAT_DEV12_I2C",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Legacy I2C device or not. This bit should be set to 1 if the device is a legacy I2C device."
            }
        ]
    },
    "1343070464": {
        "name": "DEV_CHAR_TABLE1_LOC1",
        "address": 1343070464,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV1_LOC1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070468": {
        "name": "DEV_CHAR_TABLE1_LOC2",
        "address": 1343070468,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV1_LOC2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070472": {
        "name": "DEV_CHAR_TABLE1_LOC3",
        "address": 1343070472,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV1_LOC3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070476": {
        "name": "DEV_CHAR_TABLE1_LOC4",
        "address": 1343070476,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV1_LOC4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070480": {
        "name": "DEV_CHAR_TABLE2_LOC1",
        "address": 1343070480,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV2_LOC1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070484": {
        "name": "DEV_CHAR_TABLE2_LOC2",
        "address": 1343070484,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV2_LOC2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070488": {
        "name": "DEV_CHAR_TABLE2_LOC3",
        "address": 1343070488,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV2_LOC3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070492": {
        "name": "DEV_CHAR_TABLE2_LOC4",
        "address": 1343070492,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV2_LOC4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070496": {
        "name": "DEV_CHAR_TABLE3_LOC1",
        "address": 1343070496,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV3_LOC1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070500": {
        "name": "DEV_CHAR_TABLE3_LOC2",
        "address": 1343070500,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV3_LOC2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070504": {
        "name": "DEV_CHAR_TABLE3_LOC3",
        "address": 1343070504,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV3_LOC3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070508": {
        "name": "DEV_CHAR_TABLE3_LOC4",
        "address": 1343070508,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV3_LOC4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070512": {
        "name": "DEV_CHAR_TABLE4_LOC1",
        "address": 1343070512,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV4_LOC1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070516": {
        "name": "DEV_CHAR_TABLE4_LOC2",
        "address": 1343070516,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV4_LOC2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070520": {
        "name": "DEV_CHAR_TABLE4_LOC3",
        "address": 1343070520,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV4_LOC3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070524": {
        "name": "DEV_CHAR_TABLE4_LOC4",
        "address": 1343070524,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV4_LOC4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070528": {
        "name": "DEV_CHAR_TABLE5_LOC1",
        "address": 1343070528,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV5_LOC1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070532": {
        "name": "DEV_CHAR_TABLE5_LOC2",
        "address": 1343070532,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV5_LOC2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070536": {
        "name": "DEV_CHAR_TABLE5_LOC3",
        "address": 1343070536,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV5_LOC3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070540": {
        "name": "DEV_CHAR_TABLE5_LOC4",
        "address": 1343070540,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV5_LOC4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070544": {
        "name": "DEV_CHAR_TABLE6_LOC1",
        "address": 1343070544,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV6_LOC1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070548": {
        "name": "DEV_CHAR_TABLE6_LOC2",
        "address": 1343070548,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV6_LOC2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070552": {
        "name": "DEV_CHAR_TABLE6_LOC3",
        "address": 1343070552,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV6_LOC3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070556": {
        "name": "DEV_CHAR_TABLE6_LOC4",
        "address": 1343070556,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV6_LOC4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070560": {
        "name": "DEV_CHAR_TABLE7_LOC1",
        "address": 1343070560,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV7_LOC1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070564": {
        "name": "DEV_CHAR_TABLE7_LOC2",
        "address": 1343070564,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV7_LOC2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070568": {
        "name": "DEV_CHAR_TABLE7_LOC3",
        "address": 1343070568,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV7_LOC3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070572": {
        "name": "DEV_CHAR_TABLE7_LOC4",
        "address": 1343070572,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV7_LOC4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070576": {
        "name": "DEV_CHAR_TABLE8_LOC1",
        "address": 1343070576,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV8_LOC1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070580": {
        "name": "DEV_CHAR_TABLE8_LOC2",
        "address": 1343070580,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV8_LOC2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070584": {
        "name": "DEV_CHAR_TABLE8_LOC3",
        "address": 1343070584,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV8_LOC3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070588": {
        "name": "DEV_CHAR_TABLE8_LOC4",
        "address": 1343070588,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV8_LOC4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070592": {
        "name": "DEV_CHAR_TABLE9_LOC1",
        "address": 1343070592,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV9_LOC1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070596": {
        "name": "DEV_CHAR_TABLE9_LOC2",
        "address": 1343070596,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV9_LOC2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070600": {
        "name": "DEV_CHAR_TABLE9_LOC3",
        "address": 1343070600,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV9_LOC3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070604": {
        "name": "DEV_CHAR_TABLE9_LOC4",
        "address": 1343070604,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV9_LOC4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070608": {
        "name": "DEV_CHAR_TABLE10_LOC1",
        "address": 1343070608,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV10_LOC1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070612": {
        "name": "DEV_CHAR_TABLE10_LOC2",
        "address": 1343070612,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV10_LOC2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070616": {
        "name": "DEV_CHAR_TABLE10_LOC3",
        "address": 1343070616,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV10_LOC3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070620": {
        "name": "DEV_CHAR_TABLE10_LOC4",
        "address": 1343070620,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV10_LOC4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070624": {
        "name": "DEV_CHAR_TABLE11_LOC1",
        "address": 1343070624,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV11_LOC1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070628": {
        "name": "DEV_CHAR_TABLE11_LOC2",
        "address": 1343070628,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV11_LOC2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070632": {
        "name": "DEV_CHAR_TABLE11_LOC3",
        "address": 1343070632,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV11_LOC3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070636": {
        "name": "DEV_CHAR_TABLE11_LOC4",
        "address": 1343070636,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV11_LOC4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070640": {
        "name": "DEV_CHAR_TABLE12_LOC1",
        "address": 1343070640,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV12_LOC1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070644": {
        "name": "DEV_CHAR_TABLE12_LOC2",
        "address": 1343070644,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV12_LOC2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070648": {
        "name": "DEV_CHAR_TABLE12_LOC3",
        "address": 1343070648,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV12_LOC3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343070652": {
        "name": "DEV_CHAR_TABLE12_LOC4",
        "address": 1343070652,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "DCT_DEV12_LOC4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343074308": {
        "name": "CONFIG",
        "address": 1343074308,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "SLVENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "1: allow the slave to operate on i2c or i3c bus. 0: the slave will ignore the bus. This should be not set until registers such as PARTNO, IDEXT and the like are set 1st  -if used- since they impact data to the master"
            },
            {
                "name": "NACK",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "1:the slave will NACK all requests to it except CCC broadcast. This should be used with caution as the Master may determine the slave is missing if overused."
            },
            {
                "name": "MATCHSS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "1: the START and STOP sticky STATUS bits will only be set if MATCHED is set..This allows START and STOP to be used to detect end of a message to /from this slave."
            },
            {
                "name": "S0IGNORE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "If 1, the Slave will not detect S0 or S1 errors and so not lock up waiting on an Exit Pattern. This should only be used when the bus will not use HDR."
            },
            {
                "name": "DDROK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "IDRAND",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "OFFLINE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "BAMATCH",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Bus Available condition match value for current ???Slow clock???. This provides the count of the slow clock to count out 1us (or more) to allow an IBI to drive SDA Low when the Master is not doing so. The max width , and so max value, is controlled by the block. Only if enabled for events such IBI or MR or HJ, and if enabled to provide this as a register. With is limited to CLK_SLOW_BITS"
            },
            {
                "name": "SADDR",
                "bitOffset": 25,
                "bitWidth": 7,
                "desc": "If allowed by the block:sets i2c 7 bits static address,else should be 0. If enabled to use one and to be provided by SW. Block may provide in HW as well."
            }
        ]
    },
    "1343074312": {
        "name": "STATUS",
        "address": 1343074312,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "STNOTSTOP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Is 1 if bus is busy(activity) and 0 when in a STOP condition. Other bits may also set when busy. Note that this can also be true from an S0 or S1 error, which waits for an Exit Pattern."
            },
            {
                "name": "STMSG",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Is 1 if this bus Slave is listening to the bus traffic or repsonding, If STNOSTOP=1, then this will be 0 when a non-matching address seen until next respeated START it STOP."
            },
            {
                "name": "STCCCH",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Is 1 if a CCC message is being handled automatically."
            },
            {
                "name": "STREQRD",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "1 if the req in process is an sdr read from this slave or an IBI is being pushed out,"
            },
            {
                "name": "STREQWR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "STDAA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "STHDR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "START",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "MATCHED",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "STOP",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "RXPEND",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Receiving a message from master,which is not being handled by block(not a CCC internally processed). For all but External FIFO, this uses DATACTRL RXTRIG, which defaults to not-empty. If DMA is enabled for RX, DMA will be signaled as well. Will self-clear if data is read(FIFO and non-FIFO)"
            },
            {
                "name": "TXNOTFULL",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Is 1 when the To-bus buffer/FIFO can accept more data to go out. Defau:1. For all but External FIFO, this uses DATACTRL TXTRIG,which defaults to not-full. If DMA is enabled for TX, it will also be signaled to provide more."
            },
            {
                "name": "DACHG",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The Slv Dynamic Address has been assigned, reassigned, or reset(lost) and is now in that state of being valid or none. Actual DA can be seen in the DYNADDR register. Note that this will also be used when MAP Auto feature is configured. This will be changing one or more MAP items. See DYNADDR and/or MAPCTRLn. DYNAADDR for the main DA(0) will indicate if last change was due to Auto MAP."
            },
            {
                "name": "CCC",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "A common -command-code(CCC), not handled by block, has been received. This acts differently between: *Broadcasted ones, which will then also correspond with RXPEND and the 1st byte will be the CCC(command) . *Direct ones, which may never be directed to this device.  If it is, then the TXSEND or RXPEND will be triggered with this end the RXPEND will contain the command."
            },
            {
                "name": "ERRWARN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "HDRMATCH",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1343074316": {
        "name": "CTRL",
        "address": 1343074316,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "SLV_EVENT",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "If set to non-0, will request an event. Once requested, STATUS.EVENT and EVDET will show the status as it progresses. Once completed, the field will automatically return to 0. Once non-0, only 0 can be written(to cancel) until done. 0: Normal mode. If set to 0 after was a non-0 value, will cancel if not already in flight. 1: start an IBI. This will try to push through an IBI on the bus. If data associate with the IBI, it will be drawn from the IBIDATA field. Note that if Time control is enabled, this will include anytime control related bytes  further, the IBIDATA byte will have bit7 set to 1."
            },
            {
                "name": "EXTDATA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "reserved"
            },
            {
                "name": "MAPIDX",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Index of Dynamic Address that IBI is for. This is 0 for the main or base Dynamic Address, or can be any valid index."
            },
            {
                "name": "IBIDATA",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Data byte to go with an IBI, if enabled for it. If enabled (was in BCR), then it is required."
            },
            {
                "name": "PENDINT",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Should be set to the pending interrupt that GETSTATUS CCC will return. This should be maintained by the application if used and configured, as the Master will read this. If not configured, the GETSTATUS field will return 1 if an IBI is pending, and 0 otherwise."
            },
            {
                "name": "ACTSTATE",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "NA"
            },
            {
                "name": "VENDINFO",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "NA"
            }
        ]
    },
    "1343074320": {
        "name": "INTSET",
        "address": 1343074320,
        "size": 32,
        "access": "",
        "desc": "INSET allows setting enables for interrupts(connecting the corresponding STATUS source to causing an IRQ to the processor)",
        "fields": [
            {
                "name": "STOP_ENA",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Interrupt on STOP state on the bus. See Start as the preferred interrupt when needed. This interrupt may not trigger for quick STOP/START combination, as it relates to the state of being stopped."
            },
            {
                "name": "RXPEND_ENA",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Interrupt when receiving a message from Master, which is not being handled by the block (excludes CCCs being handled automatically). If FIFO, then RX fullness trigger. If DMA, then message end."
            },
            {
                "name": "TXSEND_ENA",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1343074324": {
        "name": "INTCLR",
        "address": 1343074324,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "STOP_CLR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Interrupt on STOP state on the bus. See Start as the preferred interrupt when needed. This interrupt may not trigger for quick STOP/START combination, as it relates to the state of being stopped."
            },
            {
                "name": "RXPEND_CLR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Interrupt when receiving a message from Master, which is not being handled by the block (excludes CCCs being handled automatically). If FIFO, then RX fullness trigger. If DMA, then message end."
            },
            {
                "name": "TXSEND_CLR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1343074328": {
        "name": "INTMASKED",
        "address": 1343074328,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "STOP_MASK",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Interrupt on STOP state on the bus. See Start as the preferred interrupt when needed. This interrupt may not trigger for quick STOP/START combination, as it relates to the state of being stopped."
            },
            {
                "name": "RXPEND_MASK",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Interrupt when receiving a message from Master, which is not being handled by the block (excludes CCCs being handled automatically). If FIFO, then RX fullness trigger. If DMA, then message end."
            },
            {
                "name": "TXSEND_MASK",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1343074348": {
        "name": "DATACTRL",
        "address": 1343074348,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "FLUSHTB",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Flushes the from-bus buffer/FIFO. Not normally used"
            },
            {
                "name": "FLUSHFB",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Flushes the to-bus buffer/FIFO. Used when Master terminates a to-bus (read) message prematurely"
            },
            {
                "name": "UNLOCK",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "If this bit is not written 1, the register bits from 7 to 4 are not changed on write."
            },
            {
                "name": "TXTRIG",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Trigger level for tx emptiness when FIFOed, Affects interrupt and DMA(if enabled). The defaults is 3"
            },
            {
                "name": "RXTRIG",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Trigger level for rx fulless when FIFOed, Affects interrupt and DMA(if enabled). The defaults is 3"
            },
            {
                "name": "TXCOUNT",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "NA"
            },
            {
                "name": "RXCOUNT",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "NA"
            },
            {
                "name": "TXFULL",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "RXEMPTY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1343074352": {
        "name": "WDATAB",
        "address": 1343074352,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "WDATAB",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "NA"
            },
            {
                "name": "WDATA_END",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1343074356": {
        "name": "WDATABE",
        "address": 1343074356,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "WDATABE",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "NA"
            }
        ]
    },
    "1343074368": {
        "name": "RDARAB",
        "address": 1343074368,
        "size": 32,
        "access": "",
        "desc": "Read Byte Data (from-bus) register",
        "fields": [
            {
                "name": "DATA0",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "This register allows reading a byte from the bus unless external FIFO is used. A byte should not be read unless there is data waiting, as indicated by the RXPEND bit being set in the STATUS register"
            }
        ]
    },
    "1343074376": {
        "name": "RDATAH",
        "address": 1343074376,
        "size": 32,
        "access": "",
        "desc": "Read Half-word Data (from-bus) register",
        "fields": [
            {
                "name": "DATA_LSB",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "NA"
            },
            {
                "name": "DATA_MSB",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "This register allows reading a Half-word (byte pair)  from the bus unless external FIFO is used. A Half-word should not be read unless there is at least 2 bytes of data waiting, as indicated by the RX FIFO level trigger or RXCOUNT available space in the DATACTRL register"
            }
        ]
    },
    "1343074396": {
        "name": "CAPABILITIES2",
        "address": 1343074396,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CAPABLITIES2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343074400": {
        "name": "CAPABILITIES",
        "address": 1343074400,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "CAPABLITIES",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343074412": {
        "name": "IDPARTNO",
        "address": 1343074412,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "PARTNO",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343074416": {
        "name": "IDEXT",
        "address": 1343074416,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "IDEXT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343074420": {
        "name": "VENDORID",
        "address": 1343074420,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "VID",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "NA"
            }
        ]
    },
    "1342849024": {
        "name": "VERID_FILEDS",
        "address": 1342849024,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "ICM_REG_VERID",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1342849028": {
        "name": "HW_CFG",
        "address": 1342849028,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "ICM_REG_AXI_HWCFG_QOS_SUPPORT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ICM_REG_AXI_HWCFG_APB3_SUPPORT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ICM_REG_AXI_HWCFG_AXI4_SUPPORT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ICM_REG_AXI_HWCFG_LOCK_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ICM_REG_AXI_HWCFG_TRUST_ZONE_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ICM_REG_AXI_HWCFG_DECODER_TYPE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ICM_REG_AXI_HWCFG_REMAP_EN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ICM_REG_AXI_HWCFG_BI_DIR_CMD_EN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ICM_REG_AXI_HWCFG_LOW_POWER_INF_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ICM_REG_AXI_HWCFG_AXI_NUM_MASTERS",
                "bitOffset": 12,
                "bitWidth": 5,
                "desc": "NA"
            },
            {
                "name": "ICM_REG_AXI_HWCFG_AXI_NUM_SLAVES",
                "bitOffset": 20,
                "bitWidth": 5,
                "desc": "NA"
            }
        ]
    },
    "1342849032": {
        "name": "CMD",
        "address": 1342849032,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "ICM_REG_AXI_CMD",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "NA"
            },
            {
                "name": "ICM_REG_RD_WR_CHAN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ICM_REG_AXI_MASTER_PORT",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "NA"
            },
            {
                "name": "ICM_REG_AXI_ERR_BIT",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ICM_REG_AXI_SOFT_RESET_BIT",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ICM_REG_AXI_RD_WR_CMD",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "NA"
            },
            {
                "name": "ICM_REG_AXI_CMD_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "NA"
            }
        ]
    },
    "1342849036": {
        "name": "DATA",
        "address": 1342849036,
        "size": 32,
        "access": "",
        "desc": "NA",
        "fields": [
            {
                "name": "ICM_REG_DATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "NA"
            }
        ]
    },
    "1343099140": {
        "name": "DATE",
        "address": 1343099140,
        "size": 32,
        "access": "",
        "desc": "iomux version",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "csv date"
            }
        ]
    },
    "1343098884": {
        "name": "GPIO%s",
        "address": 1343098884,
        "size": 32,
        "access": "read-write",
        "desc": "IO_MUX Control Register",
        "fields": [
            {
                "name": "MCU_OE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable the output of GPIOn in sleep mode. 0: Disable 1: Enable"
            },
            {
                "name": "SLP_SEL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Configures whether or not to enter sleep mode for GPIOn. 0: Not enter 1: Enter"
            },
            {
                "name": "MCU_WPD",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Configure whether or not to enable pull-down resistor of GPIOn during sleep mode. 0: Disable 1: Enable"
            },
            {
                "name": "MCU_WPU",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable pull-up resistor of GPIOn during sleep mode. 0: Disable 1: Enable"
            },
            {
                "name": "MCU_IE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable the input of GPIOn during sleep mode. 0: Disable 1: Enable"
            },
            {
                "name": "MCU_DRV",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Configures the drive strength of GPIOn during sleep mode. 0: ~5 mA 1: ~10 mA 2: ~20 mA 3: ~40 mA"
            },
            {
                "name": "FUN_WPD",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable pull-down resistor of GPIOn. 0: Disable 1: Enable"
            },
            {
                "name": "FUN_WPU",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Configures whether or not enable pull-up resistor of GPIOn. 0: Disable 1: Enable"
            },
            {
                "name": "FUN_IE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable input of GPIOn. 0: Disable 1: Enable"
            },
            {
                "name": "FUN_DRV",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Configures the drive strength of GPIOn. 0: ~5 mA 1: ~10 mA 2: ~20 mA 3: ~40 mA"
            },
            {
                "name": "MCU_SEL",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Configures to select IO MUX function for this pin. 0: Select Function 0 1: Select Function 1 ......"
            },
            {
                "name": "FILTER_EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable filter for pin input signals. 0: Disable 1: Enable"
            }
        ]
    },
    "1342836736": {
        "name": "VER_DATE",
        "address": 1342836736,
        "size": 32,
        "access": "",
        "desc": "version control register",
        "fields": [
            {
                "name": "VER_DATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "csv version"
            }
        ]
    },
    "1342836740": {
        "name": "CLK_EN",
        "address": 1342836740,
        "size": 32,
        "access": "",
        "desc": "isp clk control register",
        "fields": [
            {
                "name": "CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "this bit configures the clk force on of isp reg. 0: disable, 1: enable"
            },
            {
                "name": "CLK_BLC_FORCE_ON",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "this bit configures the clk force on of blc. 0: disable, 1: enable"
            },
            {
                "name": "CLK_DPC_FORCE_ON",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "this bit configures the clk force on of dpc. 0: disable, 1: enable"
            },
            {
                "name": "CLK_BF_FORCE_ON",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "this bit configures the clk force on of bf. 0: disable, 1: enable"
            },
            {
                "name": "CLK_LSC_FORCE_ON",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "this bit configures the clk force on of lsc. 0: disable, 1: enable"
            },
            {
                "name": "CLK_DEMOSAIC_FORCE_ON",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "this bit configures the clk force on of demosaic. 0: disable, 1: enable"
            },
            {
                "name": "CLK_MEDIAN_FORCE_ON",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "this bit configures the clk force on of median. 0: disable, 1: enable"
            },
            {
                "name": "CLK_CCM_FORCE_ON",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "this bit configures the clk force on of ccm. 0: disable, 1: enable"
            },
            {
                "name": "CLK_GAMMA_FORCE_ON",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "this bit configures the clk force on of gamma. 0: disable, 1: enable"
            },
            {
                "name": "CLK_RGB2YUV_FORCE_ON",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "this bit configures the clk force on of rgb2yuv. 0: disable, 1: enable"
            },
            {
                "name": "CLK_SHARP_FORCE_ON",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "this bit configures the clk force on of sharp. 0: disable, 1: enable"
            },
            {
                "name": "CLK_COLOR_FORCE_ON",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "this bit configures the clk force on of color. 0: disable, 1: enable"
            },
            {
                "name": "CLK_YUV2RGB_FORCE_ON",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "this bit configures the clk force on of yuv2rgb. 0: disable, 1: enable"
            },
            {
                "name": "CLK_AE_FORCE_ON",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "this bit configures the clk force on of ae. 0: disable, 1: enable"
            },
            {
                "name": "CLK_AF_FORCE_ON",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "this bit configures the clk force on of af. 0: disable, 1: enable"
            },
            {
                "name": "CLK_AWB_FORCE_ON",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "this bit configures the clk force on of awb. 0: disable, 1: enable"
            },
            {
                "name": "CLK_HIST_FORCE_ON",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "this bit configures the clk force on of hist. 0: disable, 1: enable"
            },
            {
                "name": "CLK_MIPI_IDI_FORCE_ON",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "this bit configures the clk force on of mipi idi input. 0: disable, 1: enable"
            },
            {
                "name": "ISP_MEM_CLK_FORCE_ON",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "this bit configures the clk force on of all isp memory. 0: disable, 1: enable"
            }
        ]
    },
    "1342836744": {
        "name": "CNTL",
        "address": 1342836744,
        "size": 32,
        "access": "",
        "desc": "isp module enable control register",
        "fields": [
            {
                "name": "MIPI_DATA_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "this bit configures mipi input data enable. 0: disable, 1: enable"
            },
            {
                "name": "ISP_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "this bit configures isp global enable. 0: disable, 1: enable"
            },
            {
                "name": "BLC_EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "this bit configures blc enable. 0: disable, 1: enable"
            },
            {
                "name": "DPC_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "this bit configures dpc enable. 0: disable, 1: enable"
            },
            {
                "name": "BF_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "this bit configures bf enable. 0: disable, 1: enable"
            },
            {
                "name": "LSC_EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "this bit configures lsc enable. 0: disable, 1: enable"
            },
            {
                "name": "DEMOSAIC_EN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "this bit configures demosaic enable. 0: disable, 1: enable"
            },
            {
                "name": "MEDIAN_EN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "this bit configures median enable. 0: disable, 1: enable"
            },
            {
                "name": "CCM_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "this bit configures ccm enable. 0: disable, 1: enable"
            },
            {
                "name": "GAMMA_EN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "this bit configures gamma enable. 0: disable, 1: enable"
            },
            {
                "name": "RGB2YUV_EN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "this bit configures rgb2yuv enable. 0: disable, 1: enable"
            },
            {
                "name": "SHARP_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "this bit configures sharp enable. 0: disable, 1: enable"
            },
            {
                "name": "COLOR_EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "this bit configures color enable. 0: disable, 1: enable"
            },
            {
                "name": "YUV2RGB_EN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "this bit configures yuv2rgb enable. 0: disable, 1: enable"
            },
            {
                "name": "AE_EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "this bit configures ae enable. 0: disable, 1: enable"
            },
            {
                "name": "AF_EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "this bit configures af enable. 0: disable, 1: enable"
            },
            {
                "name": "AWB_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "this bit configures awb enable. 0: disable, 1: enable"
            },
            {
                "name": "HIST_EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "this bit configures hist enable. 0: disable, 1: enable"
            },
            {
                "name": "BYTE_ENDIAN_ORDER",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "select input idi data byte_endian_order when isp is bypass, 0: csi_data[31:0], 1: {[7:0], [15:8], [23:16], [31:24]}"
            },
            {
                "name": "ISP_DATA_TYPE",
                "bitOffset": 25,
                "bitWidth": 2,
                "desc": "this field configures input data type, 0:RAW8 1:RAW10 2:RAW12"
            },
            {
                "name": "ISP_IN_SRC",
                "bitOffset": 27,
                "bitWidth": 2,
                "desc": "this field configures input data source, 0:CSI HOST 1:CAM 2:DMA"
            },
            {
                "name": "ISP_OUT_TYPE",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "this field configures pixel output type, 0: RAW8 1: YUV422 2: RGB888 3: YUV420 4: RGB565"
            }
        ]
    },
    "1342836748": {
        "name": "HSYNC_CNT",
        "address": 1342836748,
        "size": 32,
        "access": "",
        "desc": "header hsync interval control register",
        "fields": [
            {
                "name": "HSYNC_CNT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "this field configures the number of clock before hsync and after vsync and line_end when decodes pix data from idi to isp"
            }
        ]
    },
    "1342836752": {
        "name": "FRAME_CFG",
        "address": 1342836752,
        "size": 32,
        "access": "",
        "desc": "frame control parameter register",
        "fields": [
            {
                "name": "VADR_NUM",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "this field configures input image size in y-direction, image row number - 1"
            },
            {
                "name": "HADR_NUM",
                "bitOffset": 12,
                "bitWidth": 12,
                "desc": "this field configures input image size in x-direction, image line number - 1"
            },
            {
                "name": "BAYER_MODE",
                "bitOffset": 27,
                "bitWidth": 2,
                "desc": "this field configures the bayer mode of input pixel. 00 : BG/GR    01 : GB/RG   10 : GR/BG  11 : RG/GB"
            },
            {
                "name": "HSYNC_START_EXIST",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "this bit configures the line end packet exist or not. 0: not exist, 1: exist"
            },
            {
                "name": "HSYNC_END_EXIST",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "this bit configures the line start packet exist or not. 0: not exist, 1: exist"
            }
        ]
    },
    "1342836756": {
        "name": "CCM_COEF0",
        "address": 1342836756,
        "size": 32,
        "access": "",
        "desc": "ccm coef register 0",
        "fields": [
            {
                "name": "CCM_RR",
                "bitOffset": 0,
                "bitWidth": 13,
                "desc": "this field configures the color correction matrix coefficient"
            },
            {
                "name": "CCM_RG",
                "bitOffset": 13,
                "bitWidth": 13,
                "desc": "this field configures the color correction matrix coefficient"
            }
        ]
    },
    "1342836760": {
        "name": "CCM_COEF1",
        "address": 1342836760,
        "size": 32,
        "access": "",
        "desc": "ccm coef register 1",
        "fields": [
            {
                "name": "CCM_RB",
                "bitOffset": 0,
                "bitWidth": 13,
                "desc": "this field configures the color correction matrix coefficient"
            },
            {
                "name": "CCM_GR",
                "bitOffset": 13,
                "bitWidth": 13,
                "desc": "this field configures the color correction matrix coefficient"
            }
        ]
    },
    "1342836764": {
        "name": "CCM_COEF3",
        "address": 1342836764,
        "size": 32,
        "access": "",
        "desc": "ccm coef register 3",
        "fields": [
            {
                "name": "CCM_GG",
                "bitOffset": 0,
                "bitWidth": 13,
                "desc": "this field configures the color correction matrix coefficient"
            },
            {
                "name": "CCM_GB",
                "bitOffset": 13,
                "bitWidth": 13,
                "desc": "this field configures the color correction matrix coefficient"
            }
        ]
    },
    "1342836768": {
        "name": "CCM_COEF4",
        "address": 1342836768,
        "size": 32,
        "access": "",
        "desc": "ccm coef register 4",
        "fields": [
            {
                "name": "CCM_BR",
                "bitOffset": 0,
                "bitWidth": 13,
                "desc": "this field configures the color correction matrix coefficient"
            },
            {
                "name": "CCM_BG",
                "bitOffset": 13,
                "bitWidth": 13,
                "desc": "this field configures the color correction matrix coefficient"
            }
        ]
    },
    "1342836772": {
        "name": "CCM_COEF5",
        "address": 1342836772,
        "size": 32,
        "access": "",
        "desc": "ccm coef register 5",
        "fields": [
            {
                "name": "CCM_BB",
                "bitOffset": 0,
                "bitWidth": 13,
                "desc": "this field configures the color correction matrix coefficient"
            }
        ]
    },
    "1342836776": {
        "name": "BF_MATRIX_CTRL",
        "address": 1342836776,
        "size": 32,
        "access": "",
        "desc": "bf pix2matrix ctrl",
        "fields": [
            {
                "name": "BF_TAIL_PIXEN_PULSE_TL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "matrix tail pixen low level threshold, should not to large to prevent expanding to next frame, only reg_bf_tail_pixen_pulse_th!=0 and reg_bf_tail_pixen_pulse_tl!=0 and reg_bf_tail_pixen_pulse_th < reg_bf_tail_pixen_pulse_tl will enable tail pulse function"
            },
            {
                "name": "BF_TAIL_PIXEN_PULSE_TH",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "matrix tail pixen high level threshold, must < hnum-1, only reg_bf_tail_pixen_pulse_th!=0 and reg_bf_tail_pixen_pulse_tl!=0 and reg_bf_tail_pixen_pulse_th < reg_bf_tail_pixen_pulse_tl will enable tail pulse function"
            },
            {
                "name": "BF_PADDING_DATA",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "this field configures bf matrix padding data"
            },
            {
                "name": "BF_PADDING_MODE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "this bit configures the padding mode of bf matrix.  0: use pixel in image to do padding   1: use reg_padding_data to do padding"
            }
        ]
    },
    "1342836780": {
        "name": "BF_SIGMA",
        "address": 1342836780,
        "size": 32,
        "access": "",
        "desc": "bf denoising level control register",
        "fields": [
            {
                "name": "SIGMA",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "this field configures the bayer denoising level, valid data from 2 to 20"
            }
        ]
    },
    "1342836784": {
        "name": "BF_GAU0",
        "address": 1342836784,
        "size": 32,
        "access": "",
        "desc": "bf gau template register 0",
        "fields": [
            {
                "name": "GAU_TEMPLATE21",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "this field configures index 21 of gausian template"
            },
            {
                "name": "GAU_TEMPLATE20",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "this field configures index 20 of gausian template"
            },
            {
                "name": "GAU_TEMPLATE12",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "this field configures index 12 of gausian template"
            },
            {
                "name": "GAU_TEMPLATE11",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "this field configures index 11 of gausian template"
            },
            {
                "name": "GAU_TEMPLATE10",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "this field configures index 10 of gausian template"
            },
            {
                "name": "GAU_TEMPLATE02",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "this field configures index 02 of gausian template"
            },
            {
                "name": "GAU_TEMPLATE01",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "this field configures index 01 of gausian template"
            },
            {
                "name": "GAU_TEMPLATE00",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "this field configures index 00 of gausian template"
            }
        ]
    },
    "1342836788": {
        "name": "BF_GAU1",
        "address": 1342836788,
        "size": 32,
        "access": "",
        "desc": "bf gau template register 1",
        "fields": [
            {
                "name": "GAU_TEMPLATE22",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "this field configures index 22 of gausian template"
            }
        ]
    },
    "1342836792": {
        "name": "DPC_CTRL",
        "address": 1342836792,
        "size": 32,
        "access": "",
        "desc": "DPC mode control register",
        "fields": [
            {
                "name": "DPC_CHECK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "this bit configures the check mode enable. 0: disable, 1: enable"
            },
            {
                "name": "STA_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "this bit configures the sta dpc enable. 0: disable, 1: enable"
            },
            {
                "name": "DYN_EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "this bit configures the dyn dpc enable. 0: disable, 1: enable"
            },
            {
                "name": "DPC_BLACK_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "this bit configures input image type select when in check mode, 0: white img, 1: black img"
            },
            {
                "name": "DPC_METHOD_SEL",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "this bit configures dyn dpc method select. 0: simple method, 1: hard method"
            },
            {
                "name": "DPC_CHECK_OD_EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "this bit configures output pixel data when in check mode or not. 0: no data output, 1: data output"
            }
        ]
    },
    "1342836796": {
        "name": "DPC_CONF",
        "address": 1342836796,
        "size": 32,
        "access": "",
        "desc": "DPC parameter config register",
        "fields": [
            {
                "name": "DPC_THRESHOLD_L",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "this bit configures the threshold to detect black img in check mode, or the low threshold(use 8 bit 0~255) in dyn method 0, or the low threshold factor (use 5 bit 10000-> 16/16, 00001->1/16, 0/16~16/16) in dyn method 1"
            },
            {
                "name": "DPC_THRESHOLD_H",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "this bit configures the threshold to detect white img in check mode, or the high threshold(use 8 bit 0~255) in dyn method 0, or the high threshold factor (use 5 bit 10000-> 16/16, 00001->1/16, 0/16~16/16) in dyn method 1"
            },
            {
                "name": "DPC_FACTOR_DARK",
                "bitOffset": 16,
                "bitWidth": 6,
                "desc": "this field configures the dynamic correction method 1 dark   factor"
            },
            {
                "name": "DPC_FACTOR_BRIG",
                "bitOffset": 22,
                "bitWidth": 6,
                "desc": "this field configures the dynamic correction method 1 bright factor"
            }
        ]
    },
    "1342836800": {
        "name": "DPC_MATRIX_CTRL",
        "address": 1342836800,
        "size": 32,
        "access": "",
        "desc": "dpc pix2matrix ctrl",
        "fields": [
            {
                "name": "DPC_TAIL_PIXEN_PULSE_TL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "matrix tail pixen low level threshold,  should not to large to prevent expanding to next frame, only reg_dpc_tail_pixen_pulse_th!=0 and reg_dpc_tail_pixen_pulse_tl!=0 and reg_dpc_tail_pixen_pulse_th < reg_dpc_tail_pixen_pulse_tl will enable tail pulse function"
            },
            {
                "name": "DPC_TAIL_PIXEN_PULSE_TH",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "matrix tail pixen high level threshold, must < hnum-1, only reg_dpc_tail_pixen_pulse_th!=0 and reg_dpc_tail_pixen_pulse_tl!=0 and reg_dpc_tail_pixen_pulse_th < reg_dpc_tail_pixen_pulse_tl will enable tail pulse function"
            },
            {
                "name": "DPC_PADDING_DATA",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "this field configures dpc matrix padding data"
            },
            {
                "name": "DPC_PADDING_MODE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "this bit configures the padding mode of dpc matrix.  0: use pixel in image to do padding   1: use reg_padding_data to do padding"
            }
        ]
    },
    "1342836804": {
        "name": "DPC_DEADPIX_CNT",
        "address": 1342836804,
        "size": 32,
        "access": "",
        "desc": "DPC dead-pix number register",
        "fields": [
            {
                "name": "DPC_DEADPIX_CNT",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "this field represents the dead pixel count"
            }
        ]
    },
    "1342836808": {
        "name": "LUT_CMD",
        "address": 1342836808,
        "size": 32,
        "access": "",
        "desc": "LUT command register",
        "fields": [
            {
                "name": "LUT_ADDR",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "this field configures the lut access addr, when select lsc lut, [11:10]:00 sel gb_b lut, 01 sel r_gr lut"
            },
            {
                "name": "LUT_NUM",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "this field configures the lut selection. 0000:LSC LUT 0001:DPC LUT"
            },
            {
                "name": "LUT_CMD",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "this bit configures the access event of lut. 0:rd 1: wr"
            }
        ]
    },
    "1342836812": {
        "name": "LUT_WDATA",
        "address": 1342836812,
        "size": 32,
        "access": "",
        "desc": "LUT write data register",
        "fields": [
            {
                "name": "LUT_WDATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "this field configures the write data of lut. please initial ISP_LUT_WDATA before write ISP_LUT_CMD register"
            }
        ]
    },
    "1342836816": {
        "name": "LUT_RDATA",
        "address": 1342836816,
        "size": 32,
        "access": "",
        "desc": "LUT read data register",
        "fields": [
            {
                "name": "LUT_RDATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "this field represents the read data of lut. read ISP_LUT_RDATA after write ISP_LUT_CMD register"
            }
        ]
    },
    "1342836820": {
        "name": "LSC_TABLESIZE",
        "address": 1342836820,
        "size": 32,
        "access": "",
        "desc": "LSC point in x-direction",
        "fields": [
            {
                "name": "LSC_XTABLESIZE",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "this field configures lsc table size in x-direction"
            }
        ]
    },
    "1342836824": {
        "name": "DEMOSAIC_MATRIX_CTRL",
        "address": 1342836824,
        "size": 32,
        "access": "",
        "desc": "demosaic pix2matrix ctrl",
        "fields": [
            {
                "name": "DEMOSAIC_TAIL_PIXEN_PULSE_TL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "matrix tail pixen low level threshold,  should not to large to prevent expanding to next frame, only reg_demosaic_tail_pixen_pulse_th!=0 and reg_demosaic_tail_pixen_pulse_tl!=0 and reg_demosaic_tail_pixen_pulse_th < reg_demosaic_tail_pixen_pulse_tl will enable tail pulse function"
            },
            {
                "name": "DEMOSAIC_TAIL_PIXEN_PULSE_TH",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "matrix tail pixen high level threshold, must < hnum-1, only reg_demosaic_tail_pixen_pulse_th!=0 and reg_demosaic_tail_pixen_pulse_tl!=0 and reg_demosaic_tail_pixen_pulse_th < reg_demosaic_tail_pixen_pulse_tl will enable tail pulse function"
            },
            {
                "name": "DEMOSAIC_PADDING_DATA",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "this field configures demosaic matrix padding data"
            },
            {
                "name": "DEMOSAIC_PADDING_MODE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "this bit configures the padding mode of demosaic matrix.  0: use pixel in image to do padding   1: use reg_padding_data to do padding"
            }
        ]
    },
    "1342836828": {
        "name": "DEMOSAIC_GRAD_RATIO",
        "address": 1342836828,
        "size": 32,
        "access": "",
        "desc": "demosaic gradient select ratio",
        "fields": [
            {
                "name": "DEMOSAIC_GRAD_RATIO",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "this field configures demosaic gradient select ratio"
            }
        ]
    },
    "1342836832": {
        "name": "MEDIAN_MATRIX_CTRL",
        "address": 1342836832,
        "size": 32,
        "access": "",
        "desc": "median pix2matrix ctrl",
        "fields": [
            {
                "name": "MEDIAN_PADDING_DATA",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "this field configures median matrix padding data"
            },
            {
                "name": "MEDIAN_PADDING_MODE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "this bit configures the padding mode of median matrix.  0: use pixel in image to do padding   1: use reg_padding_data to do padding"
            }
        ]
    },
    "1342836836": {
        "name": "INT_RAW",
        "address": 1342836836,
        "size": 32,
        "access": "",
        "desc": "raw interrupt register",
        "fields": [
            {
                "name": "ISP_DATA_TYPE_ERR_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "the raw interrupt status of input data type error. isp only support RGB bayer data type, other type will report type_err_int"
            },
            {
                "name": "ISP_ASYNC_FIFO_OVF_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "the raw interrupt status of isp input fifo overflow"
            },
            {
                "name": "ISP_BUF_FULL_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "the raw interrupt status of isp input buffer full"
            },
            {
                "name": "ISP_HVNUM_SETTING_ERR_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "the raw interrupt status of hnum and vnum setting format error"
            },
            {
                "name": "ISP_DATA_TYPE_SETTING_ERR_INT_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "the raw interrupt status of setting invalid reg_data_type"
            },
            {
                "name": "ISP_MIPI_HNUM_UNMATCH_INT_RAW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "the raw interrupt status of hnum setting unmatch with mipi input"
            },
            {
                "name": "DPC_CHECK_DONE_INT_RAW",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "the raw interrupt status of dpc check done"
            },
            {
                "name": "GAMMA_XCOORD_ERR_INT_RAW",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "the raw interrupt status of gamma setting error. it report the sum of the lengths represented by reg_gamma_x00~x0F isn't equal to 256"
            },
            {
                "name": "AE_MONITOR_INT_RAW",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "the raw interrupt status of ae monitor"
            },
            {
                "name": "AE_FRAME_DONE_INT_RAW",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "the raw interrupt status of ae."
            },
            {
                "name": "AF_FDONE_INT_RAW",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "the raw interrupt status of af statistic. when auto_update enable, each frame done will send one int pulse when manual_update, each time when write 1 to reg_manual_update will send a int pulse when next frame done"
            },
            {
                "name": "AF_ENV_INT_RAW",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "the raw interrupt status of af monitor. send a int pulse when env_det function enabled and environment changes detected"
            },
            {
                "name": "AWB_FDONE_INT_RAW",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "the raw interrupt status of awb. send a int pulse when statistic of one awb frame done"
            },
            {
                "name": "HIST_FDONE_INT_RAW",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "the raw interrupt status of histogram. send a int pulse when statistic of one frame histogram done"
            },
            {
                "name": "FRAME_INT_RAW",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "the raw interrupt status of isp frame end"
            },
            {
                "name": "BLC_FRAME_INT_RAW",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "the raw interrupt status of blc frame done"
            },
            {
                "name": "LSC_FRAME_INT_RAW",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "the raw interrupt status of lsc frame done"
            },
            {
                "name": "DPC_FRAME_INT_RAW",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "the raw interrupt status of dpc frame done"
            },
            {
                "name": "BF_FRAME_INT_RAW",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "the raw interrupt status of bf frame done"
            },
            {
                "name": "DEMOSAIC_FRAME_INT_RAW",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "the raw interrupt status of demosaic frame done"
            },
            {
                "name": "MEDIAN_FRAME_INT_RAW",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "the raw interrupt status of median frame done"
            },
            {
                "name": "CCM_FRAME_INT_RAW",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "the raw interrupt status of ccm frame done"
            },
            {
                "name": "GAMMA_FRAME_INT_RAW",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "the raw interrupt status of gamma frame done"
            },
            {
                "name": "RGB2YUV_FRAME_INT_RAW",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "the raw interrupt status of rgb2yuv frame done"
            },
            {
                "name": "SHARP_FRAME_INT_RAW",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "the raw interrupt status of sharp frame done"
            },
            {
                "name": "COLOR_FRAME_INT_RAW",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "the raw interrupt status of color frame done"
            },
            {
                "name": "YUV2RGB_FRAME_INT_RAW",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "the raw interrupt status of yuv2rgb frame done"
            },
            {
                "name": "TAIL_IDI_FRAME_INT_RAW",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "the raw interrupt status of isp_tail idi frame_end"
            },
            {
                "name": "HEADER_IDI_FRAME_INT_RAW",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "the raw interrupt status of real input frame end of isp_input"
            }
        ]
    },
    "1342836840": {
        "name": "INT_ST",
        "address": 1342836840,
        "size": 32,
        "access": "",
        "desc": "masked interrupt register",
        "fields": [
            {
                "name": "ISP_DATA_TYPE_ERR_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "the masked interrupt status of input data type error"
            },
            {
                "name": "ISP_ASYNC_FIFO_OVF_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "the masked interrupt status of isp input fifo overflow"
            },
            {
                "name": "ISP_BUF_FULL_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "the masked interrupt status of isp input buffer full"
            },
            {
                "name": "ISP_HVNUM_SETTING_ERR_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "the masked interrupt status of hnum and vnum setting format error"
            },
            {
                "name": "ISP_DATA_TYPE_SETTING_ERR_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "the masked interrupt status of setting invalid reg_data_type"
            },
            {
                "name": "ISP_MIPI_HNUM_UNMATCH_INT_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "the masked interrupt status of hnum setting unmatch with mipi input"
            },
            {
                "name": "DPC_CHECK_DONE_INT_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "the masked interrupt status of dpc check done"
            },
            {
                "name": "GAMMA_XCOORD_ERR_INT_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "the masked interrupt status of gamma setting error"
            },
            {
                "name": "AE_MONITOR_INT_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "the masked interrupt status of ae monitor"
            },
            {
                "name": "AE_FRAME_DONE_INT_ST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "the masked interrupt status of ae"
            },
            {
                "name": "AF_FDONE_INT_ST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "the masked interrupt status of af statistic"
            },
            {
                "name": "AF_ENV_INT_ST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "the masked interrupt status of af monitor"
            },
            {
                "name": "AWB_FDONE_INT_ST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "the masked interrupt status of awb"
            },
            {
                "name": "HIST_FDONE_INT_ST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "the masked interrupt status of histogram"
            },
            {
                "name": "FRAME_INT_ST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "the masked interrupt status of isp frame end"
            },
            {
                "name": "BLC_FRAME_INT_ST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "the masked interrupt status of blc frame done"
            },
            {
                "name": "LSC_FRAME_INT_ST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "the masked interrupt status of lsc frame done"
            },
            {
                "name": "DPC_FRAME_INT_ST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "the masked interrupt status of dpc frame done"
            },
            {
                "name": "BF_FRAME_INT_ST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "the masked interrupt status of bf frame done"
            },
            {
                "name": "DEMOSAIC_FRAME_INT_ST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "the masked interrupt status of demosaic frame done"
            },
            {
                "name": "MEDIAN_FRAME_INT_ST",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "the masked interrupt status of median frame done"
            },
            {
                "name": "CCM_FRAME_INT_ST",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "the masked interrupt status of ccm frame done"
            },
            {
                "name": "GAMMA_FRAME_INT_ST",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "the masked interrupt status of gamma frame done"
            },
            {
                "name": "RGB2YUV_FRAME_INT_ST",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "the masked interrupt status of rgb2yuv frame done"
            },
            {
                "name": "SHARP_FRAME_INT_ST",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "the masked interrupt status of sharp frame done"
            },
            {
                "name": "COLOR_FRAME_INT_ST",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "the masked interrupt status of color frame done"
            },
            {
                "name": "YUV2RGB_FRAME_INT_ST",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "the masked interrupt status of yuv2rgb frame done"
            },
            {
                "name": "TAIL_IDI_FRAME_INT_ST",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "the masked interrupt status of isp_tail idi frame_end"
            },
            {
                "name": "HEADER_IDI_FRAME_INT_ST",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "the masked interrupt status of real input frame end of isp_input"
            }
        ]
    },
    "1342836844": {
        "name": "INT_ENA",
        "address": 1342836844,
        "size": 32,
        "access": "",
        "desc": "interrupt enable register",
        "fields": [
            {
                "name": "ISP_DATA_TYPE_ERR_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "write 1 to enable input data type error"
            },
            {
                "name": "ISP_ASYNC_FIFO_OVF_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "write 1 to enable isp input fifo overflow"
            },
            {
                "name": "ISP_BUF_FULL_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "write 1 to enable isp input buffer full"
            },
            {
                "name": "ISP_HVNUM_SETTING_ERR_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "write 1 to enable hnum and vnum setting format error"
            },
            {
                "name": "ISP_DATA_TYPE_SETTING_ERR_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "write 1 to enable setting invalid reg_data_type"
            },
            {
                "name": "ISP_MIPI_HNUM_UNMATCH_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "write 1 to enable hnum setting unmatch with mipi input"
            },
            {
                "name": "DPC_CHECK_DONE_INT_ENA",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "write 1 to enable dpc check done"
            },
            {
                "name": "GAMMA_XCOORD_ERR_INT_ENA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "write 1 to enable gamma setting error"
            },
            {
                "name": "AE_MONITOR_INT_ENA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "write 1 to enable ae monitor"
            },
            {
                "name": "AE_FRAME_DONE_INT_ENA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "write 1 to enable ae"
            },
            {
                "name": "AF_FDONE_INT_ENA",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "write 1 to enable af statistic"
            },
            {
                "name": "AF_ENV_INT_ENA",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "write 1 to enable af monitor"
            },
            {
                "name": "AWB_FDONE_INT_ENA",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "write 1 to enable awb"
            },
            {
                "name": "HIST_FDONE_INT_ENA",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "write 1 to enable histogram"
            },
            {
                "name": "FRAME_INT_ENA",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "write 1 to enable isp frame end"
            },
            {
                "name": "BLC_FRAME_INT_ENA",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "write 1 to enable blc frame done"
            },
            {
                "name": "LSC_FRAME_INT_ENA",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "write 1 to enable lsc frame done"
            },
            {
                "name": "DPC_FRAME_INT_ENA",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "write 1 to enable dpc frame done"
            },
            {
                "name": "BF_FRAME_INT_ENA",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "write 1 to enable bf frame done"
            },
            {
                "name": "DEMOSAIC_FRAME_INT_ENA",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "write 1 to enable demosaic frame done"
            },
            {
                "name": "MEDIAN_FRAME_INT_ENA",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "write 1 to enable median frame done"
            },
            {
                "name": "CCM_FRAME_INT_ENA",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "write 1 to enable ccm frame done"
            },
            {
                "name": "GAMMA_FRAME_INT_ENA",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "write 1 to enable gamma frame done"
            },
            {
                "name": "RGB2YUV_FRAME_INT_ENA",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "write 1 to enable rgb2yuv frame done"
            },
            {
                "name": "SHARP_FRAME_INT_ENA",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "write 1 to enable sharp frame done"
            },
            {
                "name": "COLOR_FRAME_INT_ENA",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "write 1 to enable color frame done"
            },
            {
                "name": "YUV2RGB_FRAME_INT_ENA",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "write 1 to enable yuv2rgb frame done"
            },
            {
                "name": "TAIL_IDI_FRAME_INT_ENA",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "write 1 to enable isp_tail idi frame_end"
            },
            {
                "name": "HEADER_IDI_FRAME_INT_ENA",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "write 1 to enable real input frame end of isp_input"
            }
        ]
    },
    "1342836848": {
        "name": "INT_CLR",
        "address": 1342836848,
        "size": 32,
        "access": "",
        "desc": "interrupt clear register",
        "fields": [
            {
                "name": "ISP_DATA_TYPE_ERR_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "write 1 to clear input data type error"
            },
            {
                "name": "ISP_ASYNC_FIFO_OVF_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "write 1 to clear isp input fifo overflow"
            },
            {
                "name": "ISP_BUF_FULL_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "write 1 to clear isp input buffer full"
            },
            {
                "name": "ISP_HVNUM_SETTING_ERR_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "write 1 to clear hnum and vnum setting format error"
            },
            {
                "name": "ISP_DATA_TYPE_SETTING_ERR_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "write 1 to clear setting invalid reg_data_type"
            },
            {
                "name": "ISP_MIPI_HNUM_UNMATCH_INT_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "write 1 to clear hnum setting unmatch with mipi input"
            },
            {
                "name": "DPC_CHECK_DONE_INT_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "write 1 to clear dpc check done"
            },
            {
                "name": "GAMMA_XCOORD_ERR_INT_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "write 1 to clear gamma setting error"
            },
            {
                "name": "AE_MONITOR_INT_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "write 1 to clear ae monitor"
            },
            {
                "name": "AE_FRAME_DONE_INT_CLR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "write 1 to clear ae"
            },
            {
                "name": "AF_FDONE_INT_CLR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "write 1 to clear af statistic"
            },
            {
                "name": "AF_ENV_INT_CLR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "write 1 to clear af monitor"
            },
            {
                "name": "AWB_FDONE_INT_CLR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "write 1 to clear awb"
            },
            {
                "name": "HIST_FDONE_INT_CLR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "write 1 to clear histogram"
            },
            {
                "name": "FRAME_INT_CLR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "write 1 to clear isp frame end"
            },
            {
                "name": "BLC_FRAME_INT_CLR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "write 1 to clear blc frame done"
            },
            {
                "name": "LSC_FRAME_INT_CLR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "write 1 to clear lsc frame done"
            },
            {
                "name": "DPC_FRAME_INT_CLR",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "write 1 to clear dpc frame done"
            },
            {
                "name": "BF_FRAME_INT_CLR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "write 1 to clear bf frame done"
            },
            {
                "name": "DEMOSAIC_FRAME_INT_CLR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "write 1 to clear demosaic frame done"
            },
            {
                "name": "MEDIAN_FRAME_INT_CLR",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "write 1 to clear median frame done"
            },
            {
                "name": "CCM_FRAME_INT_CLR",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "write 1 to clear ccm frame done"
            },
            {
                "name": "GAMMA_FRAME_INT_CLR",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "write 1 to clear gamma frame done"
            },
            {
                "name": "RGB2YUV_FRAME_INT_CLR",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "write 1 to clear rgb2yuv frame done"
            },
            {
                "name": "SHARP_FRAME_INT_CLR",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "write 1 to clear sharp frame done"
            },
            {
                "name": "COLOR_FRAME_INT_CLR",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "write 1 to clear color frame done"
            },
            {
                "name": "YUV2RGB_FRAME_INT_CLR",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "write 1 to clear yuv2rgb frame done"
            },
            {
                "name": "TAIL_IDI_FRAME_INT_CLR",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "write 1 to clear isp_tail idi frame_end"
            },
            {
                "name": "HEADER_IDI_FRAME_INT_CLR",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "write 1 to clear real input frame end of isp_input"
            }
        ]
    },
    "1342836852": {
        "name": "GAMMA_CTRL",
        "address": 1342836852,
        "size": 32,
        "access": "",
        "desc": "gamma control register",
        "fields": [
            {
                "name": "GAMMA_UPDATE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Indicates that gamma register configuration is complete"
            },
            {
                "name": "GAMMA_B_LAST_CORRECT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "this bit configures enable of last b segment correcction. 0: disable, 1: enable"
            },
            {
                "name": "GAMMA_G_LAST_CORRECT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "this bit configures enable of last g segment correcction. 0: disable, 1: enable"
            },
            {
                "name": "GAMMA_R_LAST_CORRECT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "this bit configures enable of last r segment correcction. 0: disable, 1: enable"
            }
        ]
    },
    "1342836856": {
        "name": "GAMMA_RY1",
        "address": 1342836856,
        "size": 32,
        "access": "",
        "desc": "point of Y-axis of r channel gamma curve register 1",
        "fields": [
            {
                "name": "GAMMA_R_Y03",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "this field configures the point 3 of Y-axis of r channel gamma curve"
            },
            {
                "name": "GAMMA_R_Y02",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "this field configures the point 2 of Y-axis of r channel gamma curve"
            },
            {
                "name": "GAMMA_R_Y01",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "this field configures the point 1 of Y-axis of r channel gamma curve"
            },
            {
                "name": "GAMMA_R_Y00",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "this field configures the point 0 of Y-axis of r channel gamma curve"
            }
        ]
    },
    "1342836860": {
        "name": "GAMMA_RY2",
        "address": 1342836860,
        "size": 32,
        "access": "",
        "desc": "point of Y-axis of r channel gamma curve register 2",
        "fields": [
            {
                "name": "GAMMA_R_Y07",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "this field configures the point 7 of Y-axis of r channel gamma curve"
            },
            {
                "name": "GAMMA_R_Y06",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "this field configures the point 6 of Y-axis of r channel gamma curve"
            },
            {
                "name": "GAMMA_R_Y05",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "this field configures the point 5 of Y-axis of r channel gamma curve"
            },
            {
                "name": "GAMMA_R_Y04",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "this field configures the point 4 of Y-axis of r channel gamma curve"
            }
        ]
    },
    "1342836864": {
        "name": "GAMMA_RY3",
        "address": 1342836864,
        "size": 32,
        "access": "",
        "desc": "point of Y-axis of r channel gamma curve register 3",
        "fields": [
            {
                "name": "GAMMA_R_Y0B",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "this field configures the point 11 of Y-axis of r channel gamma curve"
            },
            {
                "name": "GAMMA_R_Y0A",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "this field configures the point 10 of Y-axis of r channel gamma curve"
            },
            {
                "name": "GAMMA_R_Y09",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "this field configures the point 9 of Y-axis of r channel gamma curve"
            },
            {
                "name": "GAMMA_R_Y08",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "this field configures the point 8 of Y-axis of r channel gamma curve"
            }
        ]
    },
    "1342836868": {
        "name": "GAMMA_RY4",
        "address": 1342836868,
        "size": 32,
        "access": "",
        "desc": "point of Y-axis of r channel gamma curve register 4",
        "fields": [
            {
                "name": "GAMMA_R_Y0F",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "this field configures the point 15 of Y-axis of r channel gamma curve"
            },
            {
                "name": "GAMMA_R_Y0E",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "this field configures the point 14 of Y-axis of r channel gamma curve"
            },
            {
                "name": "GAMMA_R_Y0D",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "this field configures the point 13 of Y-axis of r channel gamma curve"
            },
            {
                "name": "GAMMA_R_Y0C",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "this field configures the point 12 of Y-axis of r channel gamma curve"
            }
        ]
    },
    "1342836872": {
        "name": "GAMMA_GY1",
        "address": 1342836872,
        "size": 32,
        "access": "",
        "desc": "point of Y-axis of g channel gamma curve register 1",
        "fields": [
            {
                "name": "GAMMA_G_Y03",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "this field configures the point 3 of Y-axis of g channel gamma curve"
            },
            {
                "name": "GAMMA_G_Y02",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "this field configures the point 2 of Y-axis of g channel gamma curve"
            },
            {
                "name": "GAMMA_G_Y01",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "this field configures the point 1 of Y-axis of g channel gamma curve"
            },
            {
                "name": "GAMMA_G_Y00",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "this field configures the point 0 of Y-axis of g channel gamma curve"
            }
        ]
    },
    "1342836876": {
        "name": "GAMMA_GY2",
        "address": 1342836876,
        "size": 32,
        "access": "",
        "desc": "point of Y-axis of g channel gamma curve register 2",
        "fields": [
            {
                "name": "GAMMA_G_Y07",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "this field configures the point 7 of Y-axis of g channel gamma curve"
            },
            {
                "name": "GAMMA_G_Y06",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "this field configures the point 6 of Y-axis of g channel gamma curve"
            },
            {
                "name": "GAMMA_G_Y05",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "this field configures the point 5 of Y-axis of g channel gamma curve"
            },
            {
                "name": "GAMMA_G_Y04",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "this field configures the point 4 of Y-axis of g channel gamma curve"
            }
        ]
    },
    "1342836880": {
        "name": "GAMMA_GY3",
        "address": 1342836880,
        "size": 32,
        "access": "",
        "desc": "point of Y-axis of g channel gamma curve register 3",
        "fields": [
            {
                "name": "GAMMA_G_Y0B",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "this field configures the point 11 of Y-axis of g channel gamma curve"
            },
            {
                "name": "GAMMA_G_Y0A",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "this field configures the point 10 of Y-axis of g channel gamma curve"
            },
            {
                "name": "GAMMA_G_Y09",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "this field configures the point 9 of Y-axis of g channel gamma curve"
            },
            {
                "name": "GAMMA_G_Y08",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "this field configures the point 8 of Y-axis of g channel gamma curve"
            }
        ]
    },
    "1342836884": {
        "name": "GAMMA_GY4",
        "address": 1342836884,
        "size": 32,
        "access": "",
        "desc": "point of Y-axis of g channel gamma curve register 4",
        "fields": [
            {
                "name": "GAMMA_G_Y0F",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "this field configures the point 15 of Y-axis of g channel gamma curve"
            },
            {
                "name": "GAMMA_G_Y0E",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "this field configures the point 14 of Y-axis of g channel gamma curve"
            },
            {
                "name": "GAMMA_G_Y0D",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "this field configures the point 13 of Y-axis of g channel gamma curve"
            },
            {
                "name": "GAMMA_G_Y0C",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "this field configures the point 12 of Y-axis of g channel gamma curve"
            }
        ]
    },
    "1342836888": {
        "name": "GAMMA_BY1",
        "address": 1342836888,
        "size": 32,
        "access": "",
        "desc": "point of Y-axis of b channel gamma curve register 1",
        "fields": [
            {
                "name": "GAMMA_B_Y03",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "this field configures the point 3 of Y-axis of b channel gamma curve"
            },
            {
                "name": "GAMMA_B_Y02",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "this field configures the point 2 of Y-axis of b channel gamma curve"
            },
            {
                "name": "GAMMA_B_Y01",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "this field configures the point 1 of Y-axis of b channel gamma curve"
            },
            {
                "name": "GAMMA_B_Y00",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "this field configures the point 0 of Y-axis of b channel gamma curve"
            }
        ]
    },
    "1342836892": {
        "name": "GAMMA_BY2",
        "address": 1342836892,
        "size": 32,
        "access": "",
        "desc": "point of Y-axis of b channel gamma curve register 2",
        "fields": [
            {
                "name": "GAMMA_B_Y07",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "this field configures the point 7 of Y-axis of b channel gamma curve"
            },
            {
                "name": "GAMMA_B_Y06",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "this field configures the point 6 of Y-axis of b channel gamma curve"
            },
            {
                "name": "GAMMA_B_Y05",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "this field configures the point 5 of Y-axis of b channel gamma curve"
            },
            {
                "name": "GAMMA_B_Y04",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "this field configures the point 4 of Y-axis of b channel gamma curve"
            }
        ]
    },
    "1342836896": {
        "name": "GAMMA_BY3",
        "address": 1342836896,
        "size": 32,
        "access": "",
        "desc": "point of Y-axis of b channel gamma curve register 3",
        "fields": [
            {
                "name": "GAMMA_B_Y0B",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "this field configures the point 11 of Y-axis of b channel gamma curve"
            },
            {
                "name": "GAMMA_B_Y0A",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "this field configures the point 10 of Y-axis of b channel gamma curve"
            },
            {
                "name": "GAMMA_B_Y09",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "this field configures the point 9 of Y-axis of b channel gamma curve"
            },
            {
                "name": "GAMMA_B_Y08",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "this field configures the point 8 of Y-axis of b channel gamma curve"
            }
        ]
    },
    "1342836900": {
        "name": "GAMMA_BY4",
        "address": 1342836900,
        "size": 32,
        "access": "",
        "desc": "point of Y-axis of b channel gamma curve register 4",
        "fields": [
            {
                "name": "GAMMA_B_Y0F",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "this field configures the point 15 of Y-axis of b channel gamma curve"
            },
            {
                "name": "GAMMA_B_Y0E",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "this field configures the point 14 of Y-axis of b channel gamma curve"
            },
            {
                "name": "GAMMA_B_Y0D",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "this field configures the point 13 of Y-axis of b channel gamma curve"
            },
            {
                "name": "GAMMA_B_Y0C",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "this field configures the point 12 of Y-axis of b channel gamma curve"
            }
        ]
    },
    "1342836904": {
        "name": "GAMMA_RX1",
        "address": 1342836904,
        "size": 32,
        "access": "",
        "desc": "point of X-axis of r channel gamma curve register 1",
        "fields": [
            {
                "name": "GAMMA_R_X07",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "this field configures the point 7 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point"
            },
            {
                "name": "GAMMA_R_X06",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "this field configures the point 6 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point"
            },
            {
                "name": "GAMMA_R_X05",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "this field configures the point 5 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point"
            },
            {
                "name": "GAMMA_R_X04",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "this field configures the point 4 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point"
            },
            {
                "name": "GAMMA_R_X03",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "this field configures the point 3 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point"
            },
            {
                "name": "GAMMA_R_X02",
                "bitOffset": 15,
                "bitWidth": 3,
                "desc": "this field configures the point 2 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point"
            },
            {
                "name": "GAMMA_R_X01",
                "bitOffset": 18,
                "bitWidth": 3,
                "desc": "this field configures the point 1 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point"
            },
            {
                "name": "GAMMA_R_X00",
                "bitOffset": 21,
                "bitWidth": 3,
                "desc": "this field configures the point 0 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point"
            }
        ]
    },
    "1342836908": {
        "name": "GAMMA_RX2",
        "address": 1342836908,
        "size": 32,
        "access": "",
        "desc": "point of X-axis of r channel gamma curve register 2",
        "fields": [
            {
                "name": "GAMMA_R_X0F",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "this field configures the point 15 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point"
            },
            {
                "name": "GAMMA_R_X0E",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "this field configures the point 14 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point"
            },
            {
                "name": "GAMMA_R_X0D",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "this field configures the point 13 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point"
            },
            {
                "name": "GAMMA_R_X0C",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "this field configures the point 12 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point"
            },
            {
                "name": "GAMMA_R_X0B",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "this field configures the point 11 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point"
            },
            {
                "name": "GAMMA_R_X0A",
                "bitOffset": 15,
                "bitWidth": 3,
                "desc": "this field configures the point 10 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point"
            },
            {
                "name": "GAMMA_R_X09",
                "bitOffset": 18,
                "bitWidth": 3,
                "desc": "this field configures the point 9 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point"
            },
            {
                "name": "GAMMA_R_X08",
                "bitOffset": 21,
                "bitWidth": 3,
                "desc": "this field configures the point 8 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point"
            }
        ]
    },
    "1342836912": {
        "name": "GAMMA_GX1",
        "address": 1342836912,
        "size": 32,
        "access": "",
        "desc": "point of X-axis of g channel gamma curve register 1",
        "fields": [
            {
                "name": "GAMMA_G_X07",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "this field configures the point 7 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point"
            },
            {
                "name": "GAMMA_G_X06",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "this field configures the point 6 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point"
            },
            {
                "name": "GAMMA_G_X05",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "this field configures the point 5 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point"
            },
            {
                "name": "GAMMA_G_X04",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "this field configures the point 4 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point"
            },
            {
                "name": "GAMMA_G_X03",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "this field configures the point 3 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point"
            },
            {
                "name": "GAMMA_G_X02",
                "bitOffset": 15,
                "bitWidth": 3,
                "desc": "this field configures the point 2 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point"
            },
            {
                "name": "GAMMA_G_X01",
                "bitOffset": 18,
                "bitWidth": 3,
                "desc": "this field configures the point 1 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point"
            },
            {
                "name": "GAMMA_G_X00",
                "bitOffset": 21,
                "bitWidth": 3,
                "desc": "this field configures the point 0 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point"
            }
        ]
    },
    "1342836916": {
        "name": "GAMMA_GX2",
        "address": 1342836916,
        "size": 32,
        "access": "",
        "desc": "point of X-axis of g channel gamma curve register 2",
        "fields": [
            {
                "name": "GAMMA_G_X0F",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "this field configures the point 15 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point"
            },
            {
                "name": "GAMMA_G_X0E",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "this field configures the point 14 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point"
            },
            {
                "name": "GAMMA_G_X0D",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "this field configures the point 13 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point"
            },
            {
                "name": "GAMMA_G_X0C",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "this field configures the point 12 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point"
            },
            {
                "name": "GAMMA_G_X0B",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "this field configures the point 11 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point"
            },
            {
                "name": "GAMMA_G_X0A",
                "bitOffset": 15,
                "bitWidth": 3,
                "desc": "this field configures the point 10 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point"
            },
            {
                "name": "GAMMA_G_X09",
                "bitOffset": 18,
                "bitWidth": 3,
                "desc": "this field configures the point 9 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point"
            },
            {
                "name": "GAMMA_G_X08",
                "bitOffset": 21,
                "bitWidth": 3,
                "desc": "this field configures the point 8 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point"
            }
        ]
    },
    "1342836920": {
        "name": "GAMMA_BX1",
        "address": 1342836920,
        "size": 32,
        "access": "",
        "desc": "point of X-axis of b channel gamma curve register 1",
        "fields": [
            {
                "name": "GAMMA_B_X07",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "this field configures the point 7 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point"
            },
            {
                "name": "GAMMA_B_X06",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "this field configures the point 6 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point"
            },
            {
                "name": "GAMMA_B_X05",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "this field configures the point 5 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point"
            },
            {
                "name": "GAMMA_B_X04",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "this field configures the point 4 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point"
            },
            {
                "name": "GAMMA_B_X03",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "this field configures the point 3 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point"
            },
            {
                "name": "GAMMA_B_X02",
                "bitOffset": 15,
                "bitWidth": 3,
                "desc": "this field configures the point 2 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point"
            },
            {
                "name": "GAMMA_B_X01",
                "bitOffset": 18,
                "bitWidth": 3,
                "desc": "this field configures the point 1 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point"
            },
            {
                "name": "GAMMA_B_X00",
                "bitOffset": 21,
                "bitWidth": 3,
                "desc": "this field configures the point 0 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point"
            }
        ]
    },
    "1342836924": {
        "name": "GAMMA_BX2",
        "address": 1342836924,
        "size": 32,
        "access": "",
        "desc": "point of X-axis of b channel gamma curve register 2",
        "fields": [
            {
                "name": "GAMMA_B_X0F",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "this field configures the point 15 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point"
            },
            {
                "name": "GAMMA_B_X0E",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "this field configures the point 14 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point"
            },
            {
                "name": "GAMMA_B_X0D",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "this field configures the point 13 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point"
            },
            {
                "name": "GAMMA_B_X0C",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "this field configures the point 12 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point"
            },
            {
                "name": "GAMMA_B_X0B",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "this field configures the point 11 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point"
            },
            {
                "name": "GAMMA_B_X0A",
                "bitOffset": 15,
                "bitWidth": 3,
                "desc": "this field configures the point 10 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point"
            },
            {
                "name": "GAMMA_B_X09",
                "bitOffset": 18,
                "bitWidth": 3,
                "desc": "this field configures the point 9 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point"
            },
            {
                "name": "GAMMA_B_X08",
                "bitOffset": 21,
                "bitWidth": 3,
                "desc": "this field configures the point 8 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point"
            }
        ]
    },
    "1342836928": {
        "name": "AE_CTRL",
        "address": 1342836928,
        "size": 32,
        "access": "",
        "desc": "ae control register",
        "fields": [
            {
                "name": "AE_UPDATE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "write 1 to this bit triggers one statistic event"
            },
            {
                "name": "AE_SELECT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "this field configures ae input data source, 0: data from median, 1: data from gama"
            }
        ]
    },
    "1342836932": {
        "name": "AE_MONITOR",
        "address": 1342836932,
        "size": 32,
        "access": "",
        "desc": "ae monitor control register",
        "fields": [
            {
                "name": "TL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "this field configures the lower lum threshold of ae monitor"
            },
            {
                "name": "TH",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "this field configures the higher lum threshold of ae monitor"
            },
            {
                "name": "PERIOD",
                "bitOffset": 16,
                "bitWidth": 6,
                "desc": "this field cnfigures ae monitor frame period"
            }
        ]
    },
    "1342836936": {
        "name": "AE_BX",
        "address": 1342836936,
        "size": 32,
        "access": "",
        "desc": "ae window register in x-direction",
        "fields": [
            {
                "name": "AE_X_BSIZE",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "this field configures every block x size"
            },
            {
                "name": "AE_X_START",
                "bitOffset": 11,
                "bitWidth": 11,
                "desc": "this field configures first block start x address"
            }
        ]
    },
    "1342836940": {
        "name": "AE_BY",
        "address": 1342836940,
        "size": 32,
        "access": "",
        "desc": "ae window register in y-direction",
        "fields": [
            {
                "name": "AE_Y_BSIZE",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "this field configures every block y size"
            },
            {
                "name": "AE_Y_START",
                "bitOffset": 11,
                "bitWidth": 11,
                "desc": "this field configures first block start y address"
            }
        ]
    },
    "1342836944": {
        "name": "AE_WINPIXNUM",
        "address": 1342836944,
        "size": 32,
        "access": "",
        "desc": "ae sub-window pix num register",
        "fields": [
            {
                "name": "AE_SUBWIN_PIXNUM",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "this field configures the pixel number of each sub win"
            }
        ]
    },
    "1342836948": {
        "name": "AE_WIN_RECIPROCAL",
        "address": 1342836948,
        "size": 32,
        "access": "",
        "desc": "reciprocal of ae sub-window pixel number",
        "fields": [
            {
                "name": "AE_SUBWIN_RECIP",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "this field configures the reciprocal of each subwin_pixnum, 20bit fraction"
            }
        ]
    },
    "1342836952": {
        "name": "AE_BLOCK_MEAN_0",
        "address": 1342836952,
        "size": 32,
        "access": "",
        "desc": "ae statistic result register 0",
        "fields": [
            {
                "name": "AE_B03_MEAN",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "this field configures block03 Y mean data"
            },
            {
                "name": "AE_B02_MEAN",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "this field configures block02 Y mean data"
            },
            {
                "name": "AE_B01_MEAN",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "this field configures block01 Y mean data"
            },
            {
                "name": "AE_B00_MEAN",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "this field configures block00 Y mean data"
            }
        ]
    },
    "1342836956": {
        "name": "AE_BLOCK_MEAN_1",
        "address": 1342836956,
        "size": 32,
        "access": "",
        "desc": "ae statistic result register 1",
        "fields": [
            {
                "name": "AE_B12_MEAN",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "this field configures block12 Y mean data"
            },
            {
                "name": "AE_B11_MEAN",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "this field configures block11 Y mean data"
            },
            {
                "name": "AE_B10_MEAN",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "this field configures block10 Y mean data"
            },
            {
                "name": "AE_B04_MEAN",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "this field configures block04 Y mean data"
            }
        ]
    },
    "1342836960": {
        "name": "AE_BLOCK_MEAN_2",
        "address": 1342836960,
        "size": 32,
        "access": "",
        "desc": "ae statistic result register 2",
        "fields": [
            {
                "name": "AE_B21_MEAN",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "this field configures block21 Y mean data"
            },
            {
                "name": "AE_B20_MEAN",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "this field configures block20 Y mean data"
            },
            {
                "name": "AE_B14_MEAN",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "this field configures block14 Y mean data"
            },
            {
                "name": "AE_B13_MEAN",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "this field configures block13 Y mean data"
            }
        ]
    },
    "1342836964": {
        "name": "AE_BLOCK_MEAN_3",
        "address": 1342836964,
        "size": 32,
        "access": "",
        "desc": "ae statistic result register 3",
        "fields": [
            {
                "name": "AE_B30_MEAN",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "this field configures block30 Y mean data"
            },
            {
                "name": "AE_B24_MEAN",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "this field configures block24 Y mean data"
            },
            {
                "name": "AE_B23_MEAN",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "this field configures block23 Y mean data"
            },
            {
                "name": "AE_B22_MEAN",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "this field configures block22 Y mean data"
            }
        ]
    },
    "1342836968": {
        "name": "AE_BLOCK_MEAN_4",
        "address": 1342836968,
        "size": 32,
        "access": "",
        "desc": "ae statistic result register 4",
        "fields": [
            {
                "name": "AE_B34_MEAN",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "this field configures block34 Y mean data"
            },
            {
                "name": "AE_B33_MEAN",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "this field configures block33 Y mean data"
            },
            {
                "name": "AE_B32_MEAN",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "this field configures block32 Y mean data"
            },
            {
                "name": "AE_B31_MEAN",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "this field configures block31 Y mean data"
            }
        ]
    },
    "1342836972": {
        "name": "AE_BLOCK_MEAN_5",
        "address": 1342836972,
        "size": 32,
        "access": "",
        "desc": "ae statistic result register 5",
        "fields": [
            {
                "name": "AE_B43_MEAN",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "this field configures block43 Y mean data"
            },
            {
                "name": "AE_B42_MEAN",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "this field configures block42 Y mean data"
            },
            {
                "name": "AE_B41_MEAN",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "this field configures block41 Y mean data"
            },
            {
                "name": "AE_B40_MEAN",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "this field configures block40 Y mean data"
            }
        ]
    },
    "1342836976": {
        "name": "AE_BLOCK_MEAN_6",
        "address": 1342836976,
        "size": 32,
        "access": "",
        "desc": "ae statistic result register 6",
        "fields": [
            {
                "name": "AE_B44_MEAN",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "this field configures block44 Y mean data"
            }
        ]
    },
    "1342836980": {
        "name": "SHARP_CTRL0",
        "address": 1342836980,
        "size": 32,
        "access": "",
        "desc": "sharp control register 0",
        "fields": [
            {
                "name": "SHARP_THRESHOLD_LOW",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "this field configures sharpen threshold for detail"
            },
            {
                "name": "SHARP_THRESHOLD_HIGH",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "this field configures sharpen threshold for edge"
            },
            {
                "name": "SHARP_AMOUNT_LOW",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "this field configures sharpen amount for detail"
            },
            {
                "name": "SHARP_AMOUNT_HIGH",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "this field configures sharpen amount for edge"
            }
        ]
    },
    "1342836984": {
        "name": "SHARP_FILTER0",
        "address": 1342836984,
        "size": 32,
        "access": "",
        "desc": "sharp usm config register 0",
        "fields": [
            {
                "name": "SHARP_FILTER_COE00",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "this field configures unsharp masking(usm) filter coefficient"
            },
            {
                "name": "SHARP_FILTER_COE01",
                "bitOffset": 5,
                "bitWidth": 5,
                "desc": "this field configures usm filter coefficient"
            },
            {
                "name": "SHARP_FILTER_COE02",
                "bitOffset": 10,
                "bitWidth": 5,
                "desc": "this field configures usm filter coefficient"
            }
        ]
    },
    "1342836988": {
        "name": "SHARP_FILTER1",
        "address": 1342836988,
        "size": 32,
        "access": "",
        "desc": "sharp usm config register 1",
        "fields": [
            {
                "name": "SHARP_FILTER_COE10",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "this field configures usm filter coefficient"
            },
            {
                "name": "SHARP_FILTER_COE11",
                "bitOffset": 5,
                "bitWidth": 5,
                "desc": "this field configures usm filter coefficient"
            },
            {
                "name": "SHARP_FILTER_COE12",
                "bitOffset": 10,
                "bitWidth": 5,
                "desc": "this field configures usm filter coefficient"
            }
        ]
    },
    "1342836992": {
        "name": "SHARP_FILTER2",
        "address": 1342836992,
        "size": 32,
        "access": "",
        "desc": "sharp usm config register 2",
        "fields": [
            {
                "name": "SHARP_FILTER_COE20",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "this field configures usm filter coefficient"
            },
            {
                "name": "SHARP_FILTER_COE21",
                "bitOffset": 5,
                "bitWidth": 5,
                "desc": "this field configures usm filter coefficient"
            },
            {
                "name": "SHARP_FILTER_COE22",
                "bitOffset": 10,
                "bitWidth": 5,
                "desc": "this field configures usm filter coefficient"
            }
        ]
    },
    "1342836996": {
        "name": "SHARP_MATRIX_CTRL",
        "address": 1342836996,
        "size": 32,
        "access": "",
        "desc": "sharp pix2matrix ctrl",
        "fields": [
            {
                "name": "SHARP_TAIL_PIXEN_PULSE_TL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "matrix tail pixen low level threshold,  should not to large to prevent expanding to next frame, only reg_demosaic_tail_pixen_pulse_th!=0 and reg_demosaic_tail_pixen_pulse_tl!=0 and reg_demosaic_tail_pixen_pulse_th < reg_demosaic_tail_pixen_pulse_tl will enable tail pulse function"
            },
            {
                "name": "SHARP_TAIL_PIXEN_PULSE_TH",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "matrix tail pixen high level threshold, must < hnum-1, only reg_sharp_tail_pixen_pulse_th!=0 and reg_sharp_tail_pixen_pulse_tl!=0 and reg_sharp_tail_pixen_pulse_th < reg_sharp_tail_pixen_pulse_tl will enable tail pulse function"
            },
            {
                "name": "SHARP_PADDING_DATA",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "this field configures sharp padding data"
            },
            {
                "name": "SHARP_PADDING_MODE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "this field configures sharp padding mode"
            }
        ]
    },
    "1342837000": {
        "name": "SHARP_CTRL1",
        "address": 1342837000,
        "size": 32,
        "access": "",
        "desc": "sharp control register 1",
        "fields": [
            {
                "name": "SHARP_GRADIENT_MAX",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "this field configures sharp max gradient, refresh at the end of each frame end"
            }
        ]
    },
    "1342837004": {
        "name": "DMA_CNTL",
        "address": 1342837004,
        "size": 32,
        "access": "",
        "desc": "isp dma source trans control register",
        "fields": [
            {
                "name": "DMA_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "write 1 to triger dma to get 1 frame"
            },
            {
                "name": "DMA_UPDATE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "write 1 to update reg_dma_burst_len & reg_dma_data_type"
            },
            {
                "name": "DMA_DATA_TYPE",
                "bitOffset": 2,
                "bitWidth": 6,
                "desc": "this field configures the idi data type for image data"
            },
            {
                "name": "DMA_BURST_LEN",
                "bitOffset": 8,
                "bitWidth": 12,
                "desc": "this field configures dma burst len when data source is dma. set according to dma_msize, it is the number of 64bits in a dma transfer"
            },
            {
                "name": "DMA_INTERVAL",
                "bitOffset": 20,
                "bitWidth": 12,
                "desc": "this field configures dma req interval, 12'b1: 1 cycle, 12'b11 2 cycle ..."
            }
        ]
    },
    "1342837008": {
        "name": "DMA_RAW_DATA",
        "address": 1342837008,
        "size": 32,
        "access": "",
        "desc": "isp dma source total raw number set register",
        "fields": [
            {
                "name": "DMA_RAW_NUM_TOTAL",
                "bitOffset": 0,
                "bitWidth": 22,
                "desc": "this field configures the the number of 64bits in a frame"
            },
            {
                "name": "DMA_RAW_NUM_TOTAL_SET",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "write 1 to update reg_dma_raw_num_total"
            }
        ]
    },
    "1342837012": {
        "name": "CAM_CNTL",
        "address": 1342837012,
        "size": 32,
        "access": "",
        "desc": "isp cam source control register",
        "fields": [
            {
                "name": "CAM_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "write 1 to start recive camera data, write 0 to disable"
            },
            {
                "name": "CAM_UPDATE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "write 1 to update ISP_CAM_CONF"
            },
            {
                "name": "CAM_RESET",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "this bit configures cam clk domain reset, 1: reset cam input logic, 0: release reset"
            },
            {
                "name": "CAM_CLK_INV",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "this bit configures the invertion of cam clk from pad. 0: not invert cam clk, 1: invert cam clk"
            }
        ]
    },
    "1342837016": {
        "name": "CAM_CONF",
        "address": 1342837016,
        "size": 32,
        "access": "",
        "desc": "isp cam source config register",
        "fields": [
            {
                "name": "CAM_DATA_ORDER",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "this field configures data order of cam port, 0: cam_data_in, 1:{cam_data_in[7:0], cam_data_in[15:8]}"
            },
            {
                "name": "CAM_2BYTE_MODE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "this field configures enable of cam 2 byte mode(input 2 bytes each clock). 0: disable, 1: enable"
            },
            {
                "name": "CAM_DATA_TYPE",
                "bitOffset": 2,
                "bitWidth": 6,
                "desc": "this field configures idi data type for image data, 0x2a: RAW8, 0x2b: RAW10, 0x2c: RAW12"
            },
            {
                "name": "CAM_DE_INV",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "this bit configures cam data enable invert. 0: not invert, 1: invert"
            },
            {
                "name": "CAM_HSYNC_INV",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "this bit configures cam hsync invert. 0: not invert, 1: invert"
            },
            {
                "name": "CAM_VSYNC_INV",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "this bit configures cam vsync invert. 0: not invert, 1: invert"
            },
            {
                "name": "CAM_VSYNC_FILTER_THRES",
                "bitOffset": 11,
                "bitWidth": 3,
                "desc": "this bit configures the number of clock of vsync filter length"
            },
            {
                "name": "CAM_VSYNC_FILTER_EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "this bit configures vsync filter en"
            }
        ]
    },
    "1342837020": {
        "name": "AF_CTRL0",
        "address": 1342837020,
        "size": 32,
        "access": "",
        "desc": "af control register 0",
        "fields": [
            {
                "name": "AF_AUTO_UPDATE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "this bit configures auto_update enable. when set to 1, will update sum and lum each frame"
            },
            {
                "name": "AF_MANUAL_UPDATE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "write 1 to this bit will update the sum and lum once"
            },
            {
                "name": "AF_ENV_THRESHOLD",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "this field configures env threshold. when both sum and lum changes larger than this value, consider environment changes and need to trigger a new autofocus. 4Bit fractional"
            },
            {
                "name": "AF_ENV_PERIOD",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "this field configures environment changes detection period (frame). When set to 0, disable this function"
            }
        ]
    },
    "1342837024": {
        "name": "AF_CTRL1",
        "address": 1342837024,
        "size": 32,
        "access": "",
        "desc": "af control register 1",
        "fields": [
            {
                "name": "AF_THPIXNUM",
                "bitOffset": 0,
                "bitWidth": 22,
                "desc": "this field configures pixnum used when calculating the autofocus threshold. Set to 0 to disable threshold calculation"
            }
        ]
    },
    "1342837028": {
        "name": "AF_GEN_TH_CTRL",
        "address": 1342837028,
        "size": 32,
        "access": "",
        "desc": "af gen threshold control register",
        "fields": [
            {
                "name": "AF_GEN_THRESHOLD_MIN",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "this field configures min threshold when use auto_threshold"
            },
            {
                "name": "AF_GEN_THRESHOLD_MAX",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "this field configures max threshold when use auto_threshold"
            }
        ]
    },
    "1342837032": {
        "name": "AF_ENV_USER_TH_SUM",
        "address": 1342837032,
        "size": 32,
        "access": "",
        "desc": "af monitor user sum threshold register",
        "fields": [
            {
                "name": "AF_ENV_USER_THRESHOLD_SUM",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "this field configures user setup env detect sum threshold"
            }
        ]
    },
    "1342837036": {
        "name": "AF_ENV_USER_TH_LUM",
        "address": 1342837036,
        "size": 32,
        "access": "",
        "desc": "af monitor user lum threshold register",
        "fields": [
            {
                "name": "AF_ENV_USER_THRESHOLD_LUM",
                "bitOffset": 0,
                "bitWidth": 30,
                "desc": "this field configures user setup env detect lum threshold"
            }
        ]
    },
    "1342837040": {
        "name": "AF_THRESHOLD",
        "address": 1342837040,
        "size": 32,
        "access": "",
        "desc": "af threshold register",
        "fields": [
            {
                "name": "AF_THRESHOLD",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "this field configures user threshold. When set to non-zero, autofocus will use this threshold"
            },
            {
                "name": "AF_GEN_THRESHOLD",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "this field represents the last calculated threshold"
            }
        ]
    },
    "1342837044": {
        "name": "AF_HSCALE_A",
        "address": 1342837044,
        "size": 32,
        "access": "",
        "desc": "h-scale of af window a register",
        "fields": [
            {
                "name": "AF_RPOINT_A",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "this field configures left coordinate of focus window a, must >= 2"
            },
            {
                "name": "AF_LPOINT_A",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "this field configures top coordinate of focus window a, must >= 2"
            }
        ]
    },
    "1342837048": {
        "name": "AF_VSCALE_A",
        "address": 1342837048,
        "size": 32,
        "access": "",
        "desc": "v-scale of af window a register",
        "fields": [
            {
                "name": "AF_BPOINT_A",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "this field configures right coordinate of focus window a, must <= hnum-2"
            },
            {
                "name": "AF_TPOINT_A",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "this field configures bottom coordinate of focus window a, must <= hnum-2"
            }
        ]
    },
    "1342837052": {
        "name": "AF_HSCALE_B",
        "address": 1342837052,
        "size": 32,
        "access": "",
        "desc": "h-scale of af window b register",
        "fields": [
            {
                "name": "AF_RPOINT_B",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "this field configures left coordinate of focus window b, must >= 2"
            },
            {
                "name": "AF_LPOINT_B",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "this field configures top coordinate of focus window b, must >= 2"
            }
        ]
    },
    "1342837056": {
        "name": "AF_VSCALE_B",
        "address": 1342837056,
        "size": 32,
        "access": "",
        "desc": "v-scale of af window b register",
        "fields": [
            {
                "name": "AF_BPOINT_B",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "this field configures right coordinate of focus window b, must <= hnum-2"
            },
            {
                "name": "AF_TPOINT_B",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "this field configures bottom coordinate of focus window b, must <= hnum-2"
            }
        ]
    },
    "1342837060": {
        "name": "AF_HSCALE_C",
        "address": 1342837060,
        "size": 32,
        "access": "",
        "desc": "v-scale of af window c register",
        "fields": [
            {
                "name": "AF_RPOINT_C",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "this field configures left coordinate of focus window c, must >= 2"
            },
            {
                "name": "AF_LPOINT_C",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "this field configures top coordinate of focus window c, must >= 2"
            }
        ]
    },
    "1342837064": {
        "name": "AF_VSCALE_C",
        "address": 1342837064,
        "size": 32,
        "access": "",
        "desc": "v-scale of af window c register",
        "fields": [
            {
                "name": "AF_BPOINT_C",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "this field configures right coordinate of focus window c, must <= hnum-2"
            },
            {
                "name": "AF_TPOINT_C",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "this field configures bottom coordinate of focus window c, must <= hnum-2"
            }
        ]
    },
    "1342837068": {
        "name": "AF_SUM_A",
        "address": 1342837068,
        "size": 32,
        "access": "",
        "desc": "result of sum of af window a",
        "fields": [
            {
                "name": "AF_SUMA",
                "bitOffset": 0,
                "bitWidth": 30,
                "desc": "this field represents the result of accumulation of pix grad of focus window a"
            }
        ]
    },
    "1342837072": {
        "name": "AF_SUM_B",
        "address": 1342837072,
        "size": 32,
        "access": "",
        "desc": "result of sum of af window b",
        "fields": [
            {
                "name": "AF_SUMB",
                "bitOffset": 0,
                "bitWidth": 30,
                "desc": "this field represents the result of accumulation of pix grad of focus window b"
            }
        ]
    },
    "1342837076": {
        "name": "AF_SUM_C",
        "address": 1342837076,
        "size": 32,
        "access": "",
        "desc": "result of sum of af window c",
        "fields": [
            {
                "name": "AF_SUMC",
                "bitOffset": 0,
                "bitWidth": 30,
                "desc": "this field represents the result of accumulation of pix grad of focus window c"
            }
        ]
    },
    "1342837080": {
        "name": "AF_LUM_A",
        "address": 1342837080,
        "size": 32,
        "access": "",
        "desc": "result of lum of af window a",
        "fields": [
            {
                "name": "AF_LUMA",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "this field represents the result of accumulation of pix light of focus window a"
            }
        ]
    },
    "1342837084": {
        "name": "AF_LUM_B",
        "address": 1342837084,
        "size": 32,
        "access": "",
        "desc": "result of lum of af window b",
        "fields": [
            {
                "name": "AF_LUMB",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "this field represents the result of accumulation of pix light of focus window b"
            }
        ]
    },
    "1342837088": {
        "name": "AF_LUM_C",
        "address": 1342837088,
        "size": 32,
        "access": "",
        "desc": "result of lum of af window c",
        "fields": [
            {
                "name": "AF_LUMC",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "this field represents the result of accumulation of pix light of focus window c"
            }
        ]
    },
    "1342837092": {
        "name": "AWB_MODE",
        "address": 1342837092,
        "size": 32,
        "access": "",
        "desc": "awb mode control register",
        "fields": [
            {
                "name": "AWB_MODE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "this field configures awb algo sel. 00: none sellected. 01: sel algo0. 10: sel algo1. 11: sel both algo0 and algo1"
            },
            {
                "name": "AWB_SAMPLE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "this bit configures awb sample location, 0:before ccm, 1:after ccm"
            }
        ]
    },
    "1342837096": {
        "name": "AWB_HSCALE",
        "address": 1342837096,
        "size": 32,
        "access": "",
        "desc": "h-scale of awb window",
        "fields": [
            {
                "name": "AWB_RPOINT",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "this field configures awb window right coordinate"
            },
            {
                "name": "AWB_LPOINT",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "this field configures awb window left coordinate"
            }
        ]
    },
    "1342837100": {
        "name": "AWB_VSCALE",
        "address": 1342837100,
        "size": 32,
        "access": "",
        "desc": "v-scale of awb window",
        "fields": [
            {
                "name": "AWB_BPOINT",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "this field configures awb window bottom coordinate"
            },
            {
                "name": "AWB_TPOINT",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "this field configures awb window top coordinate"
            }
        ]
    },
    "1342837104": {
        "name": "AWB_TH_LUM",
        "address": 1342837104,
        "size": 32,
        "access": "",
        "desc": "awb lum threshold register",
        "fields": [
            {
                "name": "AWB_MIN_LUM",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "this field configures lower threshold of r+g+b"
            },
            {
                "name": "AWB_MAX_LUM",
                "bitOffset": 16,
                "bitWidth": 10,
                "desc": "this field configures upper threshold of r+g+b"
            }
        ]
    },
    "1342837108": {
        "name": "AWB_TH_RG",
        "address": 1342837108,
        "size": 32,
        "access": "",
        "desc": "awb r/g threshold register",
        "fields": [
            {
                "name": "AWB_MIN_RG",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "this field configures lower threshold of r/g, 2bit integer and 8bit fraction"
            },
            {
                "name": "AWB_MAX_RG",
                "bitOffset": 16,
                "bitWidth": 10,
                "desc": "this field configures upper threshold of r/g, 2bit integer and 8bit fraction"
            }
        ]
    },
    "1342837112": {
        "name": "AWB_TH_BG",
        "address": 1342837112,
        "size": 32,
        "access": "",
        "desc": "awb b/g threshold register",
        "fields": [
            {
                "name": "AWB_MIN_BG",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "this field configures lower threshold of b/g, 2bit integer and 8bit fraction"
            },
            {
                "name": "AWB_MAX_BG",
                "bitOffset": 16,
                "bitWidth": 10,
                "desc": "this field configures upper threshold of b/g, 2bit integer and 8bit fraction"
            }
        ]
    },
    "1342837116": {
        "name": "AWB0_WHITE_CNT",
        "address": 1342837116,
        "size": 32,
        "access": "",
        "desc": "result of awb white point number",
        "fields": [
            {
                "name": "AWB0_WHITE_CNT",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "this field configures number of white point detected of algo0"
            }
        ]
    },
    "1342837120": {
        "name": "AWB0_ACC_R",
        "address": 1342837120,
        "size": 32,
        "access": "",
        "desc": "result of accumulate of r channel of all white points",
        "fields": [
            {
                "name": "AWB0_ACC_R",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "this field represents accumulate of channel r of all white point of algo0"
            }
        ]
    },
    "1342837124": {
        "name": "AWB0_ACC_G",
        "address": 1342837124,
        "size": 32,
        "access": "",
        "desc": "result of accumulate of g channel of all white points",
        "fields": [
            {
                "name": "AWB0_ACC_G",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "this field represents accumulate of channel g of all white point of algo0"
            }
        ]
    },
    "1342837128": {
        "name": "AWB0_ACC_B",
        "address": 1342837128,
        "size": 32,
        "access": "",
        "desc": "result of accumulate of b channel of all white points",
        "fields": [
            {
                "name": "AWB0_ACC_B",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "this field represents accumulate of channel b of all white point of algo0"
            }
        ]
    },
    "1342837132": {
        "name": "COLOR_CTRL",
        "address": 1342837132,
        "size": 32,
        "access": "",
        "desc": "color control register",
        "fields": [
            {
                "name": "COLOR_SATURATION",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "this field configures the color saturation value"
            },
            {
                "name": "COLOR_HUE",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "this field configures the color hue angle"
            },
            {
                "name": "COLOR_CONTRAST",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "this field configures the color contrast value"
            },
            {
                "name": "COLOR_BRIGHTNESS",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "this field configures the color brightness value, signed 2's complement"
            }
        ]
    },
    "1342837136": {
        "name": "BLC_VALUE",
        "address": 1342837136,
        "size": 32,
        "access": "",
        "desc": "blc black level register",
        "fields": [
            {
                "name": "BLC_R3_VALUE",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "this field configures the black level of bottom right channel of bayer img"
            },
            {
                "name": "BLC_R2_VALUE",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "this field configures the black level of bottom left channel of bayer img"
            },
            {
                "name": "BLC_R1_VALUE",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "this field configures the black level of top right channel of bayer img"
            },
            {
                "name": "BLC_R0_VALUE",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "this field configures the black level of top left channel of bayer img"
            }
        ]
    },
    "1342837140": {
        "name": "BLC_CTRL0",
        "address": 1342837140,
        "size": 32,
        "access": "",
        "desc": "blc stretch control register",
        "fields": [
            {
                "name": "BLC_R3_STRETCH",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "this bit configures the stretch feature of bottom right channel. 0: stretch disable, 1: stretch enable"
            },
            {
                "name": "BLC_R2_STRETCH",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "this bit configures the stretch feature of bottom left channel. 0: stretch disable, 1: stretch enable"
            },
            {
                "name": "BLC_R1_STRETCH",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "this bit configures the stretch feature of top right channel. 0: stretch disable, 1: stretch enable"
            },
            {
                "name": "BLC_R0_STRETCH",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "this bit configures the stretch feature of top left channel. 0: stretch disable, 1: stretch enable"
            }
        ]
    },
    "1342837144": {
        "name": "BLC_CTRL1",
        "address": 1342837144,
        "size": 32,
        "access": "",
        "desc": "blc window control register",
        "fields": [
            {
                "name": "BLC_WINDOW_TOP",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "this field configures blc average calculation window top"
            },
            {
                "name": "BLC_WINDOW_LEFT",
                "bitOffset": 11,
                "bitWidth": 11,
                "desc": "this field configures blc average calculation window left"
            },
            {
                "name": "BLC_WINDOW_VNUM",
                "bitOffset": 22,
                "bitWidth": 4,
                "desc": "this field configures blc average calculation window vnum"
            },
            {
                "name": "BLC_WINDOW_HNUM",
                "bitOffset": 26,
                "bitWidth": 4,
                "desc": "this field configures blc average calculation window hnum"
            },
            {
                "name": "BLC_FILTER_EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "this bit configures enable blc average input filter. 0: disable, 1: enable"
            }
        ]
    },
    "1342837148": {
        "name": "BLC_CTRL2",
        "address": 1342837148,
        "size": 32,
        "access": "",
        "desc": "blc black threshold control register",
        "fields": [
            {
                "name": "BLC_R3_TH",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "this field configures black threshold when get blc average of bottom right channel"
            },
            {
                "name": "BLC_R2_TH",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "this field configures black threshold when get blc average of bottom left channel"
            },
            {
                "name": "BLC_R1_TH",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "this field configures black threshold when get blc average of top right channel"
            },
            {
                "name": "BLC_R0_TH",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "this field configures black threshold when get blc average of top left channel"
            }
        ]
    },
    "1342837152": {
        "name": "BLC_MEAN",
        "address": 1342837152,
        "size": 32,
        "access": "",
        "desc": "results of the average of black window",
        "fields": [
            {
                "name": "BLC_R3_MEAN",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "this field represents the average black value of bottom right channel"
            },
            {
                "name": "BLC_R2_MEAN",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "this field represents the average black value of bottom left channel"
            },
            {
                "name": "BLC_R1_MEAN",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "this field represents the average black value of top right channel"
            },
            {
                "name": "BLC_R0_MEAN",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "this field represents the average black value of top left channel"
            }
        ]
    },
    "1342837156": {
        "name": "HIST_MODE",
        "address": 1342837156,
        "size": 32,
        "access": "",
        "desc": "histogram mode control register",
        "fields": [
            {
                "name": "HIST_MODE",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "this field configures statistic mode. 0: RAW_B, 1: RAW_GB, 2: RAW_GR 3: RAW_R, 4: RGB, 5:YUV_Y, 6:YUV_U, 7:YUV_V"
            }
        ]
    },
    "1342837160": {
        "name": "HIST_COEFF",
        "address": 1342837160,
        "size": 32,
        "access": "",
        "desc": "histogram rgb to gray coefficients register",
        "fields": [
            {
                "name": "B",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "this field configures coefficient of B when set hist_mode to RGB, sum of coeff_r and coeff_g and coeff_b should be 256"
            },
            {
                "name": "G",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "this field configures coefficient of G when set hist_mode to RGB, sum of coeff_r and coeff_g and coeff_b should be 256"
            },
            {
                "name": "R",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "this field configures coefficient of R when set hist_mode to RGB, sum of coeff_r and coeff_g and coeff_b should be 256"
            }
        ]
    },
    "1342837164": {
        "name": "HIST_OFFS",
        "address": 1342837164,
        "size": 32,
        "access": "",
        "desc": "histogram window offsets register",
        "fields": [
            {
                "name": "HIST_Y_OFFS",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "this field configures y coordinate of first window"
            },
            {
                "name": "HIST_X_OFFS",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "this field configures x coordinate of first window"
            }
        ]
    },
    "1342837168": {
        "name": "HIST_SIZE",
        "address": 1342837168,
        "size": 32,
        "access": "",
        "desc": "histogram sub-window size register",
        "fields": [
            {
                "name": "HIST_Y_SIZE",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "this field configures y direction size of subwindow"
            },
            {
                "name": "HIST_X_SIZE",
                "bitOffset": 16,
                "bitWidth": 9,
                "desc": "this field configures x direction size of subwindow"
            }
        ]
    },
    "1342837172": {
        "name": "HIST_SEG0",
        "address": 1342837172,
        "size": 32,
        "access": "",
        "desc": "histogram bin control register 0",
        "fields": [
            {
                "name": "HIST_SEG_3_4",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "this field configures threshold of histogram bin 3 and bin 4"
            },
            {
                "name": "HIST_SEG_2_3",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "this field configures threshold of histogram bin 2 and bin 3"
            },
            {
                "name": "HIST_SEG_1_2",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "this field configures threshold of histogram bin 1 and bin 2"
            },
            {
                "name": "HIST_SEG_0_1",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "this field configures threshold of histogram bin 0 and bin 1"
            }
        ]
    },
    "1342837176": {
        "name": "HIST_SEG1",
        "address": 1342837176,
        "size": 32,
        "access": "",
        "desc": "histogram bin control register 1",
        "fields": [
            {
                "name": "HIST_SEG_7_8",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "this field configures threshold of histogram bin 7 and bin 8"
            },
            {
                "name": "HIST_SEG_6_7",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "this field configures threshold of histogram bin 6 and bin 7"
            },
            {
                "name": "HIST_SEG_5_6",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "this field configures threshold of histogram bin 5 and bin 6"
            },
            {
                "name": "HIST_SEG_4_5",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "this field configures threshold of histogram bin 4 and bin 5"
            }
        ]
    },
    "1342837180": {
        "name": "HIST_SEG2",
        "address": 1342837180,
        "size": 32,
        "access": "",
        "desc": "histogram bin control register 2",
        "fields": [
            {
                "name": "HIST_SEG_11_12",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "this field configures threshold of histogram bin 11 and bin 12"
            },
            {
                "name": "HIST_SEG_10_11",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "this field configures threshold of histogram bin 10 and bin 11"
            },
            {
                "name": "HIST_SEG_9_10",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "this field configures threshold of histogram bin 9 and bin 10"
            },
            {
                "name": "HIST_SEG_8_9",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "this field configures threshold of histogram bin 8 and bin 9"
            }
        ]
    },
    "1342837184": {
        "name": "HIST_SEG3",
        "address": 1342837184,
        "size": 32,
        "access": "",
        "desc": "histogram bin control register 3",
        "fields": [
            {
                "name": "HIST_SEG_14_15",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "this field configures threshold of histogram bin 14 and bin 15"
            },
            {
                "name": "HIST_SEG_13_14",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "this field configures threshold of histogram bin 13 and bin 14"
            },
            {
                "name": "HIST_SEG_12_13",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "this field configures threshold of histogram bin 12 and bin 13"
            }
        ]
    },
    "1342837188": {
        "name": "HIST_WEIGHT0",
        "address": 1342837188,
        "size": 32,
        "access": "",
        "desc": "histogram sub-window weight register 0",
        "fields": [
            {
                "name": "HIST_WEIGHT_03",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "this field configures weight of subwindow 03"
            },
            {
                "name": "HIST_WEIGHT_02",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "this field configures weight of subwindow 02"
            },
            {
                "name": "HIST_WEIGHT_01",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "this field configures weight of subwindow 01"
            },
            {
                "name": "HIST_WEIGHT_00",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "this field configures weight of subwindow 00 and sum of all weight should be 256"
            }
        ]
    },
    "1342837192": {
        "name": "HIST_WEIGHT1",
        "address": 1342837192,
        "size": 32,
        "access": "",
        "desc": "histogram sub-window weight register 1",
        "fields": [
            {
                "name": "HIST_WEIGHT_12",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "this field configures weight of subwindow 12"
            },
            {
                "name": "HIST_WEIGHT_11",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "this field configures weight of subwindow 11"
            },
            {
                "name": "HIST_WEIGHT_10",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "this field configures weight of subwindow 10"
            },
            {
                "name": "HIST_WEIGHT_04",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "this field configures weight of subwindow 04"
            }
        ]
    },
    "1342837196": {
        "name": "HIST_WEIGHT2",
        "address": 1342837196,
        "size": 32,
        "access": "",
        "desc": "histogram sub-window weight register 2",
        "fields": [
            {
                "name": "HIST_WEIGHT_21",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "this field configures weight of subwindow 21"
            },
            {
                "name": "HIST_WEIGHT_20",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "this field configures weight of subwindow 20"
            },
            {
                "name": "HIST_WEIGHT_14",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "this field configures weight of subwindow 04"
            },
            {
                "name": "HIST_WEIGHT_13",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "this field configures weight of subwindow 13"
            }
        ]
    },
    "1342837200": {
        "name": "HIST_WEIGHT3",
        "address": 1342837200,
        "size": 32,
        "access": "",
        "desc": "histogram sub-window weight register 3",
        "fields": [
            {
                "name": "HIST_WEIGHT_30",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "this field configures weight of subwindow 30"
            },
            {
                "name": "HIST_WEIGHT_24",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "this field configures weight of subwindow 24"
            },
            {
                "name": "HIST_WEIGHT_23",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "this field configures weight of subwindow 23"
            },
            {
                "name": "HIST_WEIGHT_22",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "this field configures weight of subwindow 22"
            }
        ]
    },
    "1342837204": {
        "name": "HIST_WEIGHT4",
        "address": 1342837204,
        "size": 32,
        "access": "",
        "desc": "histogram sub-window weight register 4",
        "fields": [
            {
                "name": "HIST_WEIGHT_34",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "this field configures weight of subwindow 34"
            },
            {
                "name": "HIST_WEIGHT_33",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "this field configures weight of subwindow 33"
            },
            {
                "name": "HIST_WEIGHT_32",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "this field configures weight of subwindow 32"
            },
            {
                "name": "HIST_WEIGHT_31",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "this field configures weight of subwindow 31"
            }
        ]
    },
    "1342837208": {
        "name": "HIST_WEIGHT5",
        "address": 1342837208,
        "size": 32,
        "access": "",
        "desc": "histogram sub-window weight register 5",
        "fields": [
            {
                "name": "HIST_WEIGHT_43",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "this field configures weight of subwindow 43"
            },
            {
                "name": "HIST_WEIGHT_42",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "this field configures weight of subwindow 42"
            },
            {
                "name": "HIST_WEIGHT_41",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "this field configures weight of subwindow 41"
            },
            {
                "name": "HIST_WEIGHT_40",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "this field configures weight of subwindow 40"
            }
        ]
    },
    "1342837212": {
        "name": "HIST_WEIGHT6",
        "address": 1342837212,
        "size": 32,
        "access": "",
        "desc": "histogram sub-window weight register 6",
        "fields": [
            {
                "name": "HIST_WEIGHT_44",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "this field configures weight of subwindow 44"
            }
        ]
    },
    "1342837216": {
        "name": "HIST_BIN0",
        "address": 1342837216,
        "size": 32,
        "access": "",
        "desc": "result of histogram bin 0",
        "fields": [
            {
                "name": "HIST_BIN_0",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "this field represents result of histogram bin 0"
            }
        ]
    },
    "1342837220": {
        "name": "HIST_BIN1",
        "address": 1342837220,
        "size": 32,
        "access": "",
        "desc": "result of histogram bin 1",
        "fields": [
            {
                "name": "HIST_BIN_1",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "this field represents result of histogram bin 1"
            }
        ]
    },
    "1342837224": {
        "name": "HIST_BIN2",
        "address": 1342837224,
        "size": 32,
        "access": "",
        "desc": "result of histogram bin 2",
        "fields": [
            {
                "name": "HIST_BIN_2",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "this field represents result of histogram bin 2"
            }
        ]
    },
    "1342837228": {
        "name": "HIST_BIN3",
        "address": 1342837228,
        "size": 32,
        "access": "",
        "desc": "result of histogram bin 3",
        "fields": [
            {
                "name": "HIST_BIN_3",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "this field represents result of histogram bin 3"
            }
        ]
    },
    "1342837232": {
        "name": "HIST_BIN4",
        "address": 1342837232,
        "size": 32,
        "access": "",
        "desc": "result of histogram bin 4",
        "fields": [
            {
                "name": "HIST_BIN_4",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "this field represents result of histogram bin 4"
            }
        ]
    },
    "1342837236": {
        "name": "HIST_BIN5",
        "address": 1342837236,
        "size": 32,
        "access": "",
        "desc": "result of histogram bin 5",
        "fields": [
            {
                "name": "HIST_BIN_5",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "this field represents result of histogram bin 5"
            }
        ]
    },
    "1342837240": {
        "name": "HIST_BIN6",
        "address": 1342837240,
        "size": 32,
        "access": "",
        "desc": "result of histogram bin 6",
        "fields": [
            {
                "name": "HIST_BIN_6",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "this field represents result of histogram bin 6"
            }
        ]
    },
    "1342837244": {
        "name": "HIST_BIN7",
        "address": 1342837244,
        "size": 32,
        "access": "",
        "desc": "result of histogram bin 7",
        "fields": [
            {
                "name": "HIST_BIN_7",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "this field represents result of histogram bin 7"
            }
        ]
    },
    "1342837248": {
        "name": "HIST_BIN8",
        "address": 1342837248,
        "size": 32,
        "access": "",
        "desc": "result of histogram bin 8",
        "fields": [
            {
                "name": "HIST_BIN_8",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "this field represents result of histogram bin 8"
            }
        ]
    },
    "1342837252": {
        "name": "HIST_BIN9",
        "address": 1342837252,
        "size": 32,
        "access": "",
        "desc": "result of histogram bin 9",
        "fields": [
            {
                "name": "HIST_BIN_9",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "this field represents result of histogram bin 9"
            }
        ]
    },
    "1342837256": {
        "name": "HIST_BIN10",
        "address": 1342837256,
        "size": 32,
        "access": "",
        "desc": "result of histogram bin 10",
        "fields": [
            {
                "name": "HIST_BIN_10",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "this field represents result of histogram bin 10"
            }
        ]
    },
    "1342837260": {
        "name": "HIST_BIN11",
        "address": 1342837260,
        "size": 32,
        "access": "",
        "desc": "result of histogram bin 11",
        "fields": [
            {
                "name": "HIST_BIN_11",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "this field represents result of histogram bin 11"
            }
        ]
    },
    "1342837264": {
        "name": "HIST_BIN12",
        "address": 1342837264,
        "size": 32,
        "access": "",
        "desc": "result of histogram bin 12",
        "fields": [
            {
                "name": "HIST_BIN_12",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "this field represents result of histogram bin 12"
            }
        ]
    },
    "1342837268": {
        "name": "HIST_BIN13",
        "address": 1342837268,
        "size": 32,
        "access": "",
        "desc": "result of histogram bin 13",
        "fields": [
            {
                "name": "HIST_BIN_13",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "this field represents result of histogram bin 13"
            }
        ]
    },
    "1342837272": {
        "name": "HIST_BIN14",
        "address": 1342837272,
        "size": 32,
        "access": "",
        "desc": "result of histogram bin 14",
        "fields": [
            {
                "name": "HIST_BIN_14",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "this field represents result of histogram bin 14"
            }
        ]
    },
    "1342837276": {
        "name": "HIST_BIN15",
        "address": 1342837276,
        "size": 32,
        "access": "",
        "desc": "result of histogram bin 15",
        "fields": [
            {
                "name": "HIST_BIN_15",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "this field represents result of histogram bin 15"
            }
        ]
    },
    "1342837280": {
        "name": "MEM_AUX_CTRL_0",
        "address": 1342837280,
        "size": 32,
        "access": "",
        "desc": "mem aux control register 0",
        "fields": [
            {
                "name": "HEADER_MEM_AUX_CTRL",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "this field configures the mem_aux of isp input buffer memory"
            },
            {
                "name": "DPC_LUT_MEM_AUX_CTRL",
                "bitOffset": 16,
                "bitWidth": 14,
                "desc": "this field represents this field configures the mem_aux of dpc lut memory"
            }
        ]
    },
    "1342837284": {
        "name": "MEM_AUX_CTRL_1",
        "address": 1342837284,
        "size": 32,
        "access": "",
        "desc": "mem aux control register 1",
        "fields": [
            {
                "name": "LSC_LUT_R_GR_MEM_AUX_CTRL",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "this field configures the mem_aux of lsc r gr lut memory"
            },
            {
                "name": "LSC_LUT_GB_B_MEM_AUX_CTRL",
                "bitOffset": 16,
                "bitWidth": 14,
                "desc": "this field configures the mem_aux of lsc gb b lut memory"
            }
        ]
    },
    "1342837288": {
        "name": "MEM_AUX_CTRL_2",
        "address": 1342837288,
        "size": 32,
        "access": "",
        "desc": "mem aux control register 2",
        "fields": [
            {
                "name": "BF_MATRIX_MEM_AUX_CTRL",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "this field configures the mem_aux of bf line buffer memory"
            },
            {
                "name": "DPC_MATRIX_MEM_AUX_CTRL",
                "bitOffset": 16,
                "bitWidth": 14,
                "desc": "this field configures the mem_aux of dpc line buffer memory"
            }
        ]
    },
    "1342837292": {
        "name": "MEM_AUX_CTRL_3",
        "address": 1342837292,
        "size": 32,
        "access": "",
        "desc": "mem aux control register 3",
        "fields": [
            {
                "name": "SHARP_MATRIX_Y_MEM_AUX_CTRL",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "this field configures the mem_aux of sharp y line buffer memory"
            },
            {
                "name": "DEMOSAIC_MATRIX_MEM_AUX_CTRL",
                "bitOffset": 16,
                "bitWidth": 14,
                "desc": "this field configures the mem_aux of demosaic line buffer memory"
            }
        ]
    },
    "1342837296": {
        "name": "MEM_AUX_CTRL_4",
        "address": 1342837296,
        "size": 32,
        "access": "",
        "desc": "mem aux control register 4",
        "fields": [
            {
                "name": "SHARP_MATRIX_UV_MEM_AUX_CTRL",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "this field configures the mem_aux of sharp uv line buffer memory"
            }
        ]
    },
    "1342837300": {
        "name": "YUV_FORMAT",
        "address": 1342837300,
        "size": 32,
        "access": "",
        "desc": "yuv format control register",
        "fields": [
            {
                "name": "YUV_MODE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "this bit configures the yuv mode. 0: ITU-R BT.601, 1: ITU-R BT.709"
            },
            {
                "name": "YUV_RANGE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "this bit configures the yuv range. 0: full range, 1: limit range"
            }
        ]
    },
    "1342837304": {
        "name": "RDN_ECO_CS",
        "address": 1342837304,
        "size": 32,
        "access": "",
        "desc": "rdn eco cs register",
        "fields": [
            {
                "name": "RDN_ECO_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "rdn_eco_en"
            },
            {
                "name": "RDN_ECO_RESULT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "rdn_eco_result"
            }
        ]
    },
    "1342837308": {
        "name": "RDN_ECO_LOW",
        "address": 1342837308,
        "size": 32,
        "access": "",
        "desc": "rdn eco all low register",
        "fields": [
            {
                "name": "RDN_ECO_LOW",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "rdn_eco_low"
            }
        ]
    },
    "1342837312": {
        "name": "RDN_ECO_HIGH",
        "address": 1342837312,
        "size": 32,
        "access": "",
        "desc": "rdn eco all high register",
        "fields": [
            {
                "name": "RDN_ECO_HIGH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "rdn_eco_high"
            }
        ]
    },
    "1342726144": {
        "name": "CONFIG",
        "address": 1342726144,
        "size": 32,
        "access": "",
        "desc": "Control and configuration registers",
        "fields": [
            {
                "name": "FSM_RST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "fsm reset"
            },
            {
                "name": "JPEG_START",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "start to compress a new pic(in dma reg mode)"
            },
            {
                "name": "QNR_PRESITION",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "0:8bit qnr,1:12bit qnr(TBD)"
            },
            {
                "name": "FF_CHECK_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "enable whether to add \"00\" after \"ff\""
            },
            {
                "name": "SAMPLE_SEL",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "0:yuv444,1:yuv422, 2:yuv420"
            },
            {
                "name": "DMA_LINKLIST_MODE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "1:use linklist to configure dma"
            },
            {
                "name": "DEBUG_DIRECT_OUT_EN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "0:normal mode,1:debug mode for direct output from input"
            },
            {
                "name": "GRAY_SEL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "0:use non-fifo way to access qnr ram,1:use fifo way to access qnr ram"
            },
            {
                "name": "LQNR_TBL_SEL",
                "bitOffset": 9,
                "bitWidth": 2,
                "desc": "choose  luminance quntization table id(TBD)"
            },
            {
                "name": "CQNR_TBL_SEL",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "choose  chrominance quntization table id (TBD)"
            },
            {
                "name": "COLOR_SPACE",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "configure picture's color space:0-rb888,1-yuv422,2-rgb565, 3-gray"
            },
            {
                "name": "DHT_FIFO_EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "0:use non-fifo way to write dht len_total/codemin/value table,1:use fifo way to write dht len_total/codemin/value table. Reading dht len_total/codemin/value table only has nonfifo way"
            },
            {
                "name": "MEM_CLK_FORCE_ON",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "force memory's clock enabled"
            },
            {
                "name": "JFIF_VER",
                "bitOffset": 17,
                "bitWidth": 6,
                "desc": "decode pause period to trigger decode_timeout int, the timeout periods =2 power (reg_decode_timeout_thres) -1"
            },
            {
                "name": "DECODE_TIMEOUT_TASK_SEL",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "0: software use reset to abort decode process ,1: decoder abort decode process by itself"
            },
            {
                "name": "SOFT_RST",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "when set to 1, soft reset JPEG module except jpeg_reg module"
            },
            {
                "name": "FIFO_RST",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "fifo reset"
            },
            {
                "name": "PIXEL_REV",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "reverse the source color pixel"
            },
            {
                "name": "TAILER_EN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "set this bit to add EOI of \"0xffd9\" at the end of bitstream"
            },
            {
                "name": "PAUSE_EN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "set this bit to pause jpeg encoding"
            },
            {
                "name": "MEM_FORCE_PD",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "0: no operation,1:force jpeg memory to power down"
            },
            {
                "name": "MEM_FORCE_PU",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "0: no operation,1:force jpeg memory to power up"
            },
            {
                "name": "MODE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "0:encoder mode, 1: decoder mode"
            }
        ]
    },
    "1342726148": {
        "name": "DQT_INFO",
        "address": 1342726148,
        "size": 32,
        "access": "",
        "desc": "Control and configuration registers",
        "fields": [
            {
                "name": "T0_DQT_INFO",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configure dqt table0's quantization coefficient precision in bit[7:4], configure dqt table0's table id in bit[3:0]"
            },
            {
                "name": "T1_DQT_INFO",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Configure dqt table1's quantization coefficient precision in bit[7:4], configure dqt table1's table id in bit[3:0]"
            },
            {
                "name": "T2_DQT_INFO",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Configure dqt table2's quantization coefficient precision in bit[7:4], configure dqt table2's table id in bit[3:0]"
            },
            {
                "name": "T3_DQT_INFO",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Configure dqt table3's quantization coefficient precision in bit[7:4], configure dqt table3's table id in bit[3:0]"
            }
        ]
    },
    "1342726152": {
        "name": "PIC_SIZE",
        "address": 1342726152,
        "size": 32,
        "access": "",
        "desc": "Control and configuration registers",
        "fields": [
            {
                "name": "VA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "configure picture's height. when encode, the max configurable bits is 14, when decode, the max configurable bits is 16"
            },
            {
                "name": "HA",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "configure picture's width. when encode, the max configurable bits is 14, when decode, the max configurable bits is 16"
            }
        ]
    },
    "1342726160": {
        "name": "T0QNR",
        "address": 1342726160,
        "size": 32,
        "access": "",
        "desc": "Control and configuration registers",
        "fields": [
            {
                "name": "T0_QNR_VAL",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "write this reg to configure 64 quantization coefficient in t0 table"
            }
        ]
    },
    "1342726164": {
        "name": "T1QNR",
        "address": 1342726164,
        "size": 32,
        "access": "",
        "desc": "Control and configuration registers",
        "fields": [
            {
                "name": "CHROMINANCE_QNR_VAL",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "write this reg to configure 64 quantization coefficient in t1 table"
            }
        ]
    },
    "1342726168": {
        "name": "T2QNR",
        "address": 1342726168,
        "size": 32,
        "access": "",
        "desc": "Control and configuration registers",
        "fields": [
            {
                "name": "T2_QNR_VAL",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "write this reg to configure 64 quantization coefficient in t2 table"
            }
        ]
    },
    "1342726172": {
        "name": "T3QNR",
        "address": 1342726172,
        "size": 32,
        "access": "",
        "desc": "Control and configuration registers",
        "fields": [
            {
                "name": "T3_QNR_VAL",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "write this reg to configure 64 quantization coefficient in t3 table"
            }
        ]
    },
    "1342726176": {
        "name": "DECODE_CONF",
        "address": 1342726176,
        "size": 32,
        "access": "",
        "desc": "Control and configuration registers",
        "fields": [
            {
                "name": "RESTART_INTERVAL",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "configure restart interval in DRI marker when decode"
            },
            {
                "name": "COMPONENT_NUM",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "configure number of components in frame when decode"
            },
            {
                "name": "SW_DHT_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "software decode dht table enable"
            },
            {
                "name": "SOS_CHECK_BYTE_NUM",
                "bitOffset": 25,
                "bitWidth": 2,
                "desc": "Configure the byte number to check next sos marker in the multi-scan picture after one scan is decoded down. The real check number is reg_sos_check_byte_num+1"
            },
            {
                "name": "RST_CHECK_BYTE_NUM",
                "bitOffset": 27,
                "bitWidth": 2,
                "desc": "Configure the byte number to check next rst marker after one rst interval is decoded down. The real check number is reg_rst_check_byte_num+1"
            },
            {
                "name": "MULTI_SCAN_ERR_CHECK",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "reserved for decoder"
            },
            {
                "name": "DEZIGZAG_READY_CTL",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "reserved for decoder"
            }
        ]
    },
    "1342726180": {
        "name": "C0",
        "address": 1342726180,
        "size": 32,
        "access": "",
        "desc": "Control and configuration registers",
        "fields": [
            {
                "name": "DQT_TBL_SEL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "choose  c0 quntization table id (TBD)"
            },
            {
                "name": "Y_FACTOR",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "vertical sampling factor of c0"
            },
            {
                "name": "X_FACTOR",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "horizontal sampling factor of c0"
            },
            {
                "name": "ID",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "the identifier of c0"
            }
        ]
    },
    "1342726184": {
        "name": "C1",
        "address": 1342726184,
        "size": 32,
        "access": "",
        "desc": "Control and configuration registers",
        "fields": [
            {
                "name": "DQT_TBL_SEL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "choose  c1 quntization table id (TBD)"
            },
            {
                "name": "Y_FACTOR",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "vertical sampling factor of c1"
            },
            {
                "name": "X_FACTOR",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "horizontal sampling factor of c1"
            },
            {
                "name": "ID",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "the identifier of c1"
            }
        ]
    },
    "1342726188": {
        "name": "C2",
        "address": 1342726188,
        "size": 32,
        "access": "",
        "desc": "Control and configuration registers",
        "fields": [
            {
                "name": "DQT_TBL_SEL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "choose  c2 quntization table id (TBD)"
            },
            {
                "name": "Y_FACTOR",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "vertical sampling factor of c2"
            },
            {
                "name": "X_FACTOR",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "horizontal sampling factor of c2"
            },
            {
                "name": "ID",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "the identifier of c2"
            }
        ]
    },
    "1342726192": {
        "name": "C3",
        "address": 1342726192,
        "size": 32,
        "access": "",
        "desc": "Control and configuration registers",
        "fields": [
            {
                "name": "DQT_TBL_SEL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "choose  c3 quntization table id (TBD)"
            },
            {
                "name": "Y_FACTOR",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "vertical sampling factor of c3"
            },
            {
                "name": "X_FACTOR",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "horizontal sampling factor of c3"
            },
            {
                "name": "ID",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "the identifier of c3"
            }
        ]
    },
    "1342726196": {
        "name": "DHT_INFO",
        "address": 1342726196,
        "size": 32,
        "access": "",
        "desc": "Control and configuration registers",
        "fields": [
            {
                "name": "DC0_DHT_ID",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "configure dht dc table 0 id"
            },
            {
                "name": "DC1_DHT_ID",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "configure dht dc table 1 id"
            },
            {
                "name": "AC0_DHT_ID",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "configure dht ac table 0 id"
            },
            {
                "name": "AC1_DHT_ID",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "configure dht ac table 1 id"
            }
        ]
    },
    "1342726200": {
        "name": "INT_RAW",
        "address": 1342726200,
        "size": 32,
        "access": "",
        "desc": "Interrupt raw registers",
        "fields": [
            {
                "name": "DONE_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "This raw interrupt bit turns to high level when JPEG finishes encoding a picture.."
            },
            {
                "name": "RLE_PARALLEL_ERR_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt bit to sign that rle parallel error when decoding."
            },
            {
                "name": "CID_ERR_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw interrupt bit to sign that scan id check with component fails when decoding."
            },
            {
                "name": "C_DHT_DC_ID_ERR_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw interrupt bit to sign that scan component's dc dht id check with dc dht table's id fails when decoding."
            },
            {
                "name": "C_DHT_AC_ID_ERR_INT_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The raw interrupt bit to sign that scan component's ac dht id check with ac dht table's id fails when decoding."
            },
            {
                "name": "C_DQT_ID_ERR_INT_RAW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The raw interrupt bit to sign that scan component's dqt id check with dqt table's id fails when decoding."
            },
            {
                "name": "RST_UXP_ERR_INT_RAW",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The raw interrupt bit to sign that RST header marker is detected but restart interval is 0 when decoding."
            },
            {
                "name": "RST_CHECK_NONE_ERR_INT_RAW",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The raw interrupt bit to sign that RST header marker is not detected but restart interval is not 0 when decoding."
            },
            {
                "name": "RST_CHECK_POS_ERR_INT_RAW",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The raw interrupt bit to sign that RST header marker position mismatches with restart interval when decoding."
            },
            {
                "name": "OUT_EOF_INT_RAW",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when the last pixel of one square has been transmitted for Tx channel."
            },
            {
                "name": "SR_COLOR_MODE_ERR_INT_RAW",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The raw interrupt bit to sign that the selected source color mode is not supported."
            },
            {
                "name": "DCT_DONE_INT_RAW",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The raw interrupt bit to sign that one dct calculation is finished."
            },
            {
                "name": "BS_LAST_BLOCK_EOF_INT_RAW",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The raw interrupt bit to sign that the coding process for last block is finished."
            },
            {
                "name": "SCAN_CHECK_NONE_ERR_INT_RAW",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The raw interrupt bit to sign that SOS header marker is not detected but there are still components left to be decoded."
            },
            {
                "name": "SCAN_CHECK_POS_ERR_INT_RAW",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "The raw interrupt bit to sign that SOS header marker position wrong when decoding."
            },
            {
                "name": "UXP_DET_INT_RAW",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "The raw interrupt bit to sign that unsupported header marker is detected when decoding."
            },
            {
                "name": "EN_FRAME_EOF_ERR_INT_RAW",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "The raw interrupt bit to sign that received pixel blocks are smaller than expected when encoding."
            },
            {
                "name": "EN_FRAME_EOF_LACK_INT_RAW",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "The raw interrupt bit to sign that the frame eof sign bit from dma input is missing when encoding. But the number of pixel blocks is enough."
            },
            {
                "name": "DE_FRAME_EOF_ERR_INT_RAW",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "The raw interrupt bit to sign that decoded blocks are smaller than expected when decoding."
            },
            {
                "name": "DE_FRAME_EOF_LACK_INT_RAW",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "The raw interrupt bit to sign that the either frame eof from dma input or eoi marker is missing when encoding. But the number of decoded blocks is enough."
            },
            {
                "name": "SOS_UNMATCH_ERR_INT_RAW",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "The raw interrupt bit to sign that the component number of a scan is 0 or does not match the sos marker's length when decoding."
            },
            {
                "name": "MARKER_ERR_FST_SCAN_INT_RAW",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "The raw interrupt bit to sign that the first scan has header marker error when decoding."
            },
            {
                "name": "MARKER_ERR_OTHER_SCAN_INT_RAW",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "The raw interrupt bit to sign that the following scans but not the first scan have header marker error when decoding."
            },
            {
                "name": "UNDET_INT_RAW",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "The raw interrupt bit to sign that JPEG format is not detected at the eof data of a packet when decoding."
            },
            {
                "name": "DECODE_TIMEOUT_INT_RAW",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "The raw interrupt bit to sign that decode pause time is longer than the setting decode timeout time when decoding."
            }
        ]
    },
    "1342726204": {
        "name": "INT_ENA",
        "address": 1342726204,
        "size": 32,
        "access": "",
        "desc": "Interrupt enable registers",
        "fields": [
            {
                "name": "DONE_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "This enable interrupt bit turns to high level when JPEG finishes encoding a picture.."
            },
            {
                "name": "RLE_PARALLEL_ERR_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The enable interrupt bit to sign that rle parallel error when decoding."
            },
            {
                "name": "CID_ERR_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The enable interrupt bit to sign that scan id check with component fails when decoding."
            },
            {
                "name": "C_DHT_DC_ID_ERR_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The enable interrupt bit to sign that scan component's dc dht id check with dc dht table's id fails when decoding."
            },
            {
                "name": "C_DHT_AC_ID_ERR_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The enable interrupt bit to sign that scan component's ac dht id check with ac dht table's id fails when decoding."
            },
            {
                "name": "C_DQT_ID_ERR_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The enable interrupt bit to sign that scan component's dqt id check with dqt table's id fails when decoding."
            },
            {
                "name": "RST_UXP_ERR_INT_ENA",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The enable interrupt bit to sign that RST header marker is detected but restart interval is 0 when decoding."
            },
            {
                "name": "RST_CHECK_NONE_ERR_INT_ENA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The enable interrupt bit to sign that RST header marker is not detected but restart interval is not 0 when decoding."
            },
            {
                "name": "RST_CHECK_POS_ERR_INT_ENA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The enable interrupt bit to sign that RST header marker position mismatches with restart interval when decoding."
            },
            {
                "name": "OUT_EOF_INT_ENA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The enable interrupt bit turns to high level when the last pixel of one square has been transmitted for Tx channel."
            },
            {
                "name": "SR_COLOR_MODE_ERR_INT_ENA",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The enable interrupt bit to sign that the selected source color mode is not supported."
            },
            {
                "name": "DCT_DONE_INT_ENA",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The enable interrupt bit to sign that one dct calculation is finished."
            },
            {
                "name": "BS_LAST_BLOCK_EOF_INT_ENA",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The enable interrupt bit to sign that the coding process for last block is finished."
            },
            {
                "name": "SCAN_CHECK_NONE_ERR_INT_ENA",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The enable interrupt bit to sign that SOS header marker is not detected but there are still components left to be decoded."
            },
            {
                "name": "SCAN_CHECK_POS_ERR_INT_ENA",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "The enable interrupt bit to sign that SOS header marker position wrong when decoding."
            },
            {
                "name": "UXP_DET_INT_ENA",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "The enable interrupt bit to sign that unsupported header marker is detected when decoding."
            },
            {
                "name": "EN_FRAME_EOF_ERR_INT_ENA",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "The enable interrupt bit to sign that received pixel blocks are smaller than expected when encoding."
            },
            {
                "name": "EN_FRAME_EOF_LACK_INT_ENA",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "The enable interrupt bit to sign that the frame eof sign bit from dma input is missing when encoding. But the number of pixel blocks is enough."
            },
            {
                "name": "DE_FRAME_EOF_ERR_INT_ENA",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "The enable interrupt bit to sign that decoded blocks are smaller than expected when decoding."
            },
            {
                "name": "DE_FRAME_EOF_LACK_INT_ENA",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "The enable interrupt bit to sign that the either frame eof from dma input or eoi marker is missing when encoding. But the number of decoded blocks is enough."
            },
            {
                "name": "SOS_UNMATCH_ERR_INT_ENA",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "The enable interrupt bit to sign that the component number of a scan is 0 or does not match the sos marker's length when decoding."
            },
            {
                "name": "MARKER_ERR_FST_SCAN_INT_ENA",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "The enable interrupt bit to sign that the first scan has header marker error when decoding."
            },
            {
                "name": "MARKER_ERR_OTHER_SCAN_INT_ENA",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "The enable interrupt bit to sign that the following scans but not the first scan have header marker error when decoding."
            },
            {
                "name": "UNDET_INT_ENA",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "The enable interrupt bit to sign that JPEG format is not detected at the eof data of a packet when decoding."
            },
            {
                "name": "DECODE_TIMEOUT_INT_ENA",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "The enable interrupt bit to sign that decode pause time is longer than the setting decode timeout time when decoding."
            }
        ]
    },
    "1342726208": {
        "name": "INT_ST",
        "address": 1342726208,
        "size": 32,
        "access": "",
        "desc": "Interrupt status registers",
        "fields": [
            {
                "name": "DONE_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "This status interrupt bit turns to high level when JPEG finishes encoding a picture.."
            },
            {
                "name": "RLE_PARALLEL_ERR_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The status interrupt bit to sign that rle parallel error when decoding."
            },
            {
                "name": "CID_ERR_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The status interrupt bit to sign that scan id check with component fails when decoding."
            },
            {
                "name": "C_DHT_DC_ID_ERR_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The status interrupt bit to sign that scan component's dc dht id check with dc dht table's id fails when decoding."
            },
            {
                "name": "C_DHT_AC_ID_ERR_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The status interrupt bit to sign that scan component's ac dht id check with ac dht table's id fails when decoding."
            },
            {
                "name": "C_DQT_ID_ERR_INT_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The status interrupt bit to sign that scan component's dqt id check with dqt table's id fails when decoding."
            },
            {
                "name": "RST_UXP_ERR_INT_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The status interrupt bit to sign that RST header marker is detected but restart interval is 0 when decoding."
            },
            {
                "name": "RST_CHECK_NONE_ERR_INT_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The status interrupt bit to sign that RST header marker is not detected but restart interval is not 0 when decoding."
            },
            {
                "name": "RST_CHECK_POS_ERR_INT_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The status interrupt bit to sign that RST header marker position mismatches with restart interval when decoding."
            },
            {
                "name": "OUT_EOF_INT_ST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The status interrupt bit turns to high level when the last pixel of one square has been transmitted for Tx channel."
            },
            {
                "name": "SR_COLOR_MODE_ERR_INT_ST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The status interrupt bit to sign that the selected source color mode is not supported."
            },
            {
                "name": "DCT_DONE_INT_ST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The status interrupt bit to sign that one dct calculation is finished."
            },
            {
                "name": "BS_LAST_BLOCK_EOF_INT_ST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The status interrupt bit to sign that the coding process for last block is finished."
            },
            {
                "name": "SCAN_CHECK_NONE_ERR_INT_ST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The status interrupt bit to sign that SOS header marker is not detected but there are still components left to be decoded."
            },
            {
                "name": "SCAN_CHECK_POS_ERR_INT_ST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "The status interrupt bit to sign that SOS header marker position wrong when decoding."
            },
            {
                "name": "UXP_DET_INT_ST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "The status interrupt bit to sign that unsupported header marker is detected when decoding."
            },
            {
                "name": "EN_FRAME_EOF_ERR_INT_ST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "The status interrupt bit to sign that received pixel blocks are smaller than expected when encoding."
            },
            {
                "name": "EN_FRAME_EOF_LACK_INT_ST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "The status interrupt bit to sign that the frame eof sign bit from dma input is missing when encoding. But the number of pixel blocks is enough."
            },
            {
                "name": "DE_FRAME_EOF_ERR_INT_ST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "The status interrupt bit to sign that decoded blocks are smaller than expected when decoding."
            },
            {
                "name": "DE_FRAME_EOF_LACK_INT_ST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "The status interrupt bit to sign that the either frame eof from dma input or eoi marker is missing when encoding. But the number of decoded blocks is enough."
            },
            {
                "name": "SOS_UNMATCH_ERR_INT_ST",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "The status interrupt bit to sign that the component number of a scan is 0 or does not match the sos marker's length when decoding."
            },
            {
                "name": "MARKER_ERR_FST_SCAN_INT_ST",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "The status interrupt bit to sign that the first scan has header marker error when decoding."
            },
            {
                "name": "MARKER_ERR_OTHER_SCAN_INT_ST",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "The status interrupt bit to sign that the following scans but not the first scan have header marker error when decoding."
            },
            {
                "name": "UNDET_INT_ST",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "The status interrupt bit to sign that JPEG format is not detected at the eof data of a packet when decoding."
            },
            {
                "name": "DECODE_TIMEOUT_INT_ST",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "The status interrupt bit to sign that decode pause time is longer than the setting decode timeout time when decoding."
            }
        ]
    },
    "1342726212": {
        "name": "INT_CLR",
        "address": 1342726212,
        "size": 32,
        "access": "",
        "desc": "Interrupt clear registers",
        "fields": [
            {
                "name": "DONE_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "This clear interrupt bit turns to high level when JPEG finishes encoding a picture.."
            },
            {
                "name": "RLE_PARALLEL_ERR_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The clear interrupt bit to sign that rle parallel error when decoding."
            },
            {
                "name": "CID_ERR_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The clear interrupt bit to sign that scan id check with component fails when decoding."
            },
            {
                "name": "C_DHT_DC_ID_ERR_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The clear interrupt bit to sign that scan component's dc dht id check with dc dht table's id fails when decoding."
            },
            {
                "name": "C_DHT_AC_ID_ERR_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The clear interrupt bit to sign that scan component's ac dht id check with ac dht table's id fails when decoding."
            },
            {
                "name": "C_DQT_ID_ERR_INT_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The clear interrupt bit to sign that scan component's dqt id check with dqt table's id fails when decoding."
            },
            {
                "name": "RST_UXP_ERR_INT_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The clear interrupt bit to sign that RST header marker is detected but restart interval is 0 when decoding."
            },
            {
                "name": "RST_CHECK_NONE_ERR_INT_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The clear interrupt bit to sign that RST header marker is not detected but restart interval is not 0 when decoding."
            },
            {
                "name": "RST_CHECK_POS_ERR_INT_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The clear interrupt bit to sign that RST header marker position mismatches with restart interval when decoding."
            },
            {
                "name": "OUT_EOF_INT_CLR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The clear interrupt bit turns to high level when the last pixel of one square has been transmitted for Tx channel."
            },
            {
                "name": "SR_COLOR_MODE_ERR_INT_CLR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The clear interrupt bit to sign that the selected source color mode is not supported."
            },
            {
                "name": "DCT_DONE_INT_CLR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The clear interrupt bit to sign that one dct calculation is finished."
            },
            {
                "name": "BS_LAST_BLOCK_EOF_INT_CLR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The clear interrupt bit to sign that the coding process for last block is finished."
            },
            {
                "name": "SCAN_CHECK_NONE_ERR_INT_CLR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The clear interrupt bit to sign that SOS header marker is not detected but there are still components left to be decoded."
            },
            {
                "name": "SCAN_CHECK_POS_ERR_INT_CLR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "The clear interrupt bit to sign that SOS header marker position wrong when decoding."
            },
            {
                "name": "UXP_DET_INT_CLR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "The clear interrupt bit to sign that unsupported header marker is detected when decoding."
            },
            {
                "name": "EN_FRAME_EOF_ERR_INT_CLR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "The clear interrupt bit to sign that received pixel blocks are smaller than expected when encoding."
            },
            {
                "name": "EN_FRAME_EOF_LACK_INT_CLR",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "The clear interrupt bit to sign that the frame eof sign bit from dma input is missing when encoding. But the number of pixel blocks is enough."
            },
            {
                "name": "DE_FRAME_EOF_ERR_INT_CLR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "The clear interrupt bit to sign that decoded blocks are smaller than expected when decoding."
            },
            {
                "name": "DE_FRAME_EOF_LACK_INT_CLR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "The clear interrupt bit to sign that the either frame eof from dma input or eoi marker is missing when encoding. But the number of decoded blocks is enough."
            },
            {
                "name": "SOS_UNMATCH_ERR_INT_CLR",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "The clear interrupt bit to sign that the component number of a scan is 0 or does not match the sos marker's length when decoding."
            },
            {
                "name": "MARKER_ERR_FST_SCAN_INT_CLR",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "The clear interrupt bit to sign that the first scan has header marker error when decoding."
            },
            {
                "name": "MARKER_ERR_OTHER_SCAN_INT_CLR",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "The clear interrupt bit to sign that the following scans but not the first scan have header marker error when decoding."
            },
            {
                "name": "UNDET_INT_CLR",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "The clear interrupt bit to sign that JPEG format is not detected at the eof data of a packet when decoding."
            },
            {
                "name": "DECODE_TIMEOUT_INT_CLR",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "The clear interrupt bit to sign that decode pause time is longer than the setting decode timeout time when decoding."
            }
        ]
    },
    "1342726216": {
        "name": "STATUS0",
        "address": 1342726216,
        "size": 32,
        "access": "",
        "desc": "Trace and Debug registers",
        "fields": [
            {
                "name": "BITSTREAM_EOF_VLD_CNT",
                "bitOffset": 11,
                "bitWidth": 6,
                "desc": "the valid bit count for last bitstream"
            },
            {
                "name": "DCTOUT_ZZSCAN_ADDR",
                "bitOffset": 17,
                "bitWidth": 6,
                "desc": "the zig-zag read addr from dctout_ram"
            },
            {
                "name": "QNRVAL_ZZSCAN_ADDR",
                "bitOffset": 23,
                "bitWidth": 6,
                "desc": "the zig-zag read addr from qnrval_ram"
            },
            {
                "name": "REG_STATE_YUV",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "the state of jpeg fsm"
            }
        ]
    },
    "1342726220": {
        "name": "STATUS2",
        "address": 1342726220,
        "size": 32,
        "access": "",
        "desc": "Trace and Debug registers",
        "fields": [
            {
                "name": "SOURCE_PIXEL",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "source pixels fetched from dma"
            },
            {
                "name": "LAST_BLOCK",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "indicate the encoding process for the last mcu of the picture"
            },
            {
                "name": "LAST_MCU",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "indicate the encoding process for the last block of the picture"
            },
            {
                "name": "LAST_DC",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "indicate the encoding process is at the header of the last block of the picture"
            },
            {
                "name": "PACKFIFO_READY",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "the jpeg pack_fifo ready signal, high active"
            }
        ]
    },
    "1342726224": {
        "name": "STATUS3",
        "address": 1342726224,
        "size": 32,
        "access": "",
        "desc": "Trace and Debug registers",
        "fields": [
            {
                "name": "YO",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "component y transferred from rgb input"
            },
            {
                "name": "Y_READY",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "component y valid signal, high active"
            },
            {
                "name": "CBO",
                "bitOffset": 10,
                "bitWidth": 9,
                "desc": "component cb transferred from rgb input"
            },
            {
                "name": "CB_READY",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "component cb valid signal, high active"
            },
            {
                "name": "CRO",
                "bitOffset": 20,
                "bitWidth": 9,
                "desc": "component cr transferred from rgb input"
            },
            {
                "name": "CR_READY",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "component cr valid signal, high active"
            }
        ]
    },
    "1342726228": {
        "name": "STATUS4",
        "address": 1342726228,
        "size": 32,
        "access": "",
        "desc": "Trace and Debug registers",
        "fields": [
            {
                "name": "HFM_BITSTREAM",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "the hufman bitstream during encoding process"
            }
        ]
    },
    "1342726232": {
        "name": "DHT_TOTLEN_DC0",
        "address": 1342726232,
        "size": 32,
        "access": "",
        "desc": "Trace and Debug registers",
        "fields": [
            {
                "name": "DHT_TOTLEN_DC0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "write the numbers of 1~n codeword length sum from 1~16 of dc0 table"
            }
        ]
    },
    "1342726236": {
        "name": "DHT_VAl_DC0",
        "address": 1342726236,
        "size": 32,
        "access": "",
        "desc": "Trace and Debug registers",
        "fields": [
            {
                "name": "DHT_VAL_DC0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "write codeword corresponding huffman values of dc0 table"
            }
        ]
    },
    "1342726240": {
        "name": "DHT_TOTLEN_AC0",
        "address": 1342726240,
        "size": 32,
        "access": "",
        "desc": "Trace and Debug registers",
        "fields": [
            {
                "name": "DHT_TOTLEN_AC0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "write the numbers of 1~n codeword length sum from 1~16 of ac0 table"
            }
        ]
    },
    "1342726244": {
        "name": "DHT_VAl_AC0",
        "address": 1342726244,
        "size": 32,
        "access": "",
        "desc": "Trace and Debug registers",
        "fields": [
            {
                "name": "DHT_VAL_AC0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "write codeword corresponding huffman values of ac0 table"
            }
        ]
    },
    "1342726248": {
        "name": "DHT_TOTLEN_DC1",
        "address": 1342726248,
        "size": 32,
        "access": "",
        "desc": "Trace and Debug registers",
        "fields": [
            {
                "name": "DHT_TOTLEN_DC1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "write the numbers of 1~n codeword length sum from 1~16 of dc1 table"
            }
        ]
    },
    "1342726252": {
        "name": "DHT_VAl_DC1",
        "address": 1342726252,
        "size": 32,
        "access": "",
        "desc": "Trace and Debug registers",
        "fields": [
            {
                "name": "DHT_VAL_DC1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "write codeword corresponding huffman values of dc1 table"
            }
        ]
    },
    "1342726256": {
        "name": "DHT_TOTLEN_AC1",
        "address": 1342726256,
        "size": 32,
        "access": "",
        "desc": "Trace and Debug registers",
        "fields": [
            {
                "name": "DHT_TOTLEN_AC1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "write the numbers of 1~n codeword length sum from 1~16 of ac1 table"
            }
        ]
    },
    "1342726260": {
        "name": "DHT_VAl_AC1",
        "address": 1342726260,
        "size": 32,
        "access": "",
        "desc": "Trace and Debug registers",
        "fields": [
            {
                "name": "DHT_VAL_AC1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "write codeword corresponding huffman values of ac1 table"
            }
        ]
    },
    "1342726264": {
        "name": "DHT_CODEMIN_DC0",
        "address": 1342726264,
        "size": 32,
        "access": "",
        "desc": "Trace and Debug registers",
        "fields": [
            {
                "name": "DHT_CODEMIN_DC0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "write the minimum codeword of  code length from 1~16 of dc0 table. The codeword is left shifted to the MSB position of a 16bit word"
            }
        ]
    },
    "1342726268": {
        "name": "DHT_CODEMIN_AC0",
        "address": 1342726268,
        "size": 32,
        "access": "",
        "desc": "Trace and Debug registers",
        "fields": [
            {
                "name": "DHT_CODEMIN_AC0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "write the minimum codeword of  code length from 1~16 of ac0 table. The codeword is left shifted to the MSB position of a 16bit word"
            }
        ]
    },
    "1342726272": {
        "name": "DHT_CODEMIN_DC1",
        "address": 1342726272,
        "size": 32,
        "access": "",
        "desc": "Trace and Debug registers",
        "fields": [
            {
                "name": "DHT_CODEMIN_DC1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "write the minimum codeword of  code length from 1~16 of dc1 table. The codeword is left shifted to the MSB position of a 16bit word"
            }
        ]
    },
    "1342726276": {
        "name": "DHT_CODEMIN_AC1",
        "address": 1342726276,
        "size": 32,
        "access": "",
        "desc": "Trace and Debug registers",
        "fields": [
            {
                "name": "DHT_CODEMIN_AC1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "write the minimum codeword of  code length from 1~16 of ac1 table. The codeword is left shifted to the MSB position of a 16bit word"
            }
        ]
    },
    "1342726280": {
        "name": "DECODER_STATUS0",
        "address": 1342726280,
        "size": 32,
        "access": "",
        "desc": "Trace and Debug registers",
        "fields": [
            {
                "name": "DECODE_BYTE_CNT",
                "bitOffset": 0,
                "bitWidth": 26,
                "desc": "Reserved"
            },
            {
                "name": "HEADER_DEC_ST",
                "bitOffset": 26,
                "bitWidth": 4,
                "desc": "Reserved"
            },
            {
                "name": "DECODE_SAMPLE_SEL",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Reserved"
            }
        ]
    },
    "1342726284": {
        "name": "DECODER_STATUS1",
        "address": 1342726284,
        "size": 32,
        "access": "",
        "desc": "Trace and Debug registers",
        "fields": [
            {
                "name": "ENCODE_DATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Reserved"
            },
            {
                "name": "COUNT_Q",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "Reserved"
            },
            {
                "name": "MCU_FSM_READY",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "DECODE_DATA",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Reserved"
            }
        ]
    },
    "1342726288": {
        "name": "DECODER_STATUS2",
        "address": 1342726288,
        "size": 32,
        "access": "",
        "desc": "Trace and Debug registers",
        "fields": [
            {
                "name": "COMP_BLOCK_NUM",
                "bitOffset": 0,
                "bitWidth": 26,
                "desc": "Reserved"
            },
            {
                "name": "SCAN_NUM",
                "bitOffset": 26,
                "bitWidth": 3,
                "desc": "Reserved"
            },
            {
                "name": "RST_CHECK_WAIT",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "SCAN_CHECK_WAIT",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "MCU_IN_PROC",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1342726292": {
        "name": "DECODER_STATUS3",
        "address": 1342726292,
        "size": 32,
        "access": "",
        "desc": "Trace and Debug registers",
        "fields": [
            {
                "name": "LOOKUP_DATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Reserved"
            }
        ]
    },
    "1342726296": {
        "name": "DECODER_STATUS4",
        "address": 1342726296,
        "size": 32,
        "access": "",
        "desc": "Trace and Debug registers",
        "fields": [
            {
                "name": "BLOCK_EOF_CNT",
                "bitOffset": 0,
                "bitWidth": 26,
                "desc": "Reserved"
            },
            {
                "name": "DEZIGZAG_READY",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "DE_FRAME_EOF_CHECK",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "DE_DMA2D_IN_PUSH",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1342726300": {
        "name": "DECODER_STATUS5",
        "address": 1342726300,
        "size": 32,
        "access": "",
        "desc": "Trace and Debug registers",
        "fields": [
            {
                "name": "IDCT_HFM_DATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Reserved"
            },
            {
                "name": "NS0",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "Reserved"
            },
            {
                "name": "NS1",
                "bitOffset": 19,
                "bitWidth": 3,
                "desc": "Reserved"
            },
            {
                "name": "NS2",
                "bitOffset": 22,
                "bitWidth": 3,
                "desc": "Reserved"
            },
            {
                "name": "NS3",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "Reserved"
            },
            {
                "name": "DATA_LAST_O",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "RDN_RESULT",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "redundant registers for jpeg"
            },
            {
                "name": "RDN_ENA",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "redundant control registers for jpeg"
            }
        ]
    },
    "1342726304": {
        "name": "STATUS5",
        "address": 1342726304,
        "size": 32,
        "access": "",
        "desc": "Trace and Debug registers",
        "fields": [
            {
                "name": "PIC_BLOCK_NUM",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "Reserved"
            }
        ]
    },
    "1342726308": {
        "name": "ECO_LOW",
        "address": 1342726308,
        "size": 32,
        "access": "",
        "desc": "Trace and Debug registers",
        "fields": [
            {
                "name": "RDN_ECO_LOW",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "redundant registers for jpeg"
            }
        ]
    },
    "1342726312": {
        "name": "ECO_HIGH",
        "address": 1342726312,
        "size": 32,
        "access": "",
        "desc": "Trace and Debug registers",
        "fields": [
            {
                "name": "RDN_ECO_HIGH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "redundant registers for jpeg"
            }
        ]
    },
    "1342726392": {
        "name": "SYS",
        "address": 1342726392,
        "size": 32,
        "access": "",
        "desc": "Trace and Debug registers",
        "fields": [
            {
                "name": "CLK_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1342726396": {
        "name": "VERSION",
        "address": 1342726396,
        "size": 32,
        "access": "",
        "desc": "Trace and Debug registers",
        "fields": [
            {
                "name": "JPEG_VER",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "Reserved"
            }
        ]
    },
    "1343078400": {
        "name": "LCD_CLOCK",
        "address": 1343078400,
        "size": 32,
        "access": "",
        "desc": "LCD clock config register.",
        "fields": [
            {
                "name": "LCD_CLKCNT_N",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "f_LCD_PCLK = f_LCD_CLK / (reg_clkcnt_N + 1) when reg_clk_equ_sysclk is 0."
            },
            {
                "name": "LCD_CLK_EQU_SYSCLK",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "1: f_LCD_PCLK = f_LCD_CLK. 0: f_LCD_PCLK = f_LCD_CLK / (reg_clkcnt_N + 1)."
            },
            {
                "name": "LCD_CK_IDLE_EDGE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "1: LCD_PCLK line is high when idle     0: LCD_PCLK line is low when idle."
            },
            {
                "name": "LCD_CK_OUT_EDGE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "1: LCD_PCLK line is high in the first half data cycle.     0: LCD_PCLK line is low in the second half data cycle."
            },
            {
                "name": "LCD_CLKM_DIV_NUM",
                "bitOffset": 9,
                "bitWidth": 8,
                "desc": "Integral LCD clock divider value"
            },
            {
                "name": "LCD_CLKM_DIV_B",
                "bitOffset": 17,
                "bitWidth": 6,
                "desc": "Fractional clock divider numerator value"
            },
            {
                "name": "LCD_CLKM_DIV_A",
                "bitOffset": 23,
                "bitWidth": 6,
                "desc": "Fractional clock divider denominator value"
            },
            {
                "name": "LCD_CLK_SEL",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Select LCD module source clock. 0: no clock. 1: APLL. 2: CLK160. 3: no clock."
            },
            {
                "name": "CLK_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Set this bit to enable clk gate"
            }
        ]
    },
    "1343078404": {
        "name": "CAM_CTRL",
        "address": 1343078404,
        "size": 32,
        "access": "",
        "desc": "CAM config register.",
        "fields": [
            {
                "name": "CAM_STOP_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Camera stop enable signal, 1: camera stops when DMA Rx FIFO is full. 0: Not stop."
            },
            {
                "name": "CAM_VSYNC_FILTER_THRES",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "Filter threshold value for CAM_VSYNC signal."
            },
            {
                "name": "CAM_UPDATE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "1: Update Camera registers, will be cleared by hardware. 0 : Not care."
            },
            {
                "name": "CAM_BYTE_ORDER",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "1: Change data bit order, change CAM_DATA_in[7:0] to CAM_DATA_in[0:7] in one byte mode, and bits[15:0] to bits[0:15] in two byte mode.  0: Not change."
            },
            {
                "name": "CAM_BIT_ORDER",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "1: invert data byte order, only valid in 2 byte mode. 0: Not change."
            },
            {
                "name": "CAM_LINE_INT_EN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "1: Enable to generate CAM_HS_INT. 0: Disable."
            },
            {
                "name": "CAM_VS_EOF_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "1: CAM_VSYNC to generate in_suc_eof. 0: in_suc_eof is controlled by reg_cam_rec_data_cyclelen."
            },
            {
                "name": "CAM_CLKM_DIV_NUM",
                "bitOffset": 9,
                "bitWidth": 8,
                "desc": "Integral Camera clock divider value"
            },
            {
                "name": "CAM_CLKM_DIV_B",
                "bitOffset": 17,
                "bitWidth": 6,
                "desc": "Fractional clock divider numerator value"
            },
            {
                "name": "CAM_CLKM_DIV_A",
                "bitOffset": 23,
                "bitWidth": 6,
                "desc": "Fractional clock divider denominator value"
            },
            {
                "name": "CAM_CLK_SEL",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Select Camera module source clock. 0: no clock. 1: APLL. 2: CLK160. 3: no clock."
            }
        ]
    },
    "1343078408": {
        "name": "CAM_CTRL1",
        "address": 1343078408,
        "size": 32,
        "access": "",
        "desc": "CAM config register.",
        "fields": [
            {
                "name": "CAM_REC_DATA_BYTELEN",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Camera receive data byte length minus 1 to set DMA in_suc_eof_int."
            },
            {
                "name": "CAM_LINE_INT_NUM",
                "bitOffset": 16,
                "bitWidth": 6,
                "desc": "The line number minus 1 to generate cam_hs_int."
            },
            {
                "name": "CAM_CLK_INV",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "1: Invert  the input signal CAM_PCLK. 0: Not invert."
            },
            {
                "name": "CAM_VSYNC_FILTER_EN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "1: Enable CAM_VSYNC filter function. 0: bypass."
            },
            {
                "name": "CAM_2BYTE_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "1: The bit number of input data is 9~16.  0: The bit number of input data is 0~8."
            },
            {
                "name": "CAM_DE_INV",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "CAM_DE invert enable signal, valid in high level."
            },
            {
                "name": "CAM_HSYNC_INV",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "CAM_HSYNC invert enable signal, valid in high level."
            },
            {
                "name": "CAM_VSYNC_INV",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "CAM_VSYNC invert enable signal, valid in high level."
            },
            {
                "name": "CAM_VH_DE_MODE_EN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "1: Input control signals are CAM_DE CAM_HSYNC and CAM_VSYNC. 0: Input control signals are CAM_DE and CAM_VSYNC."
            },
            {
                "name": "CAM_START",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Camera module start signal."
            },
            {
                "name": "CAM_RESET",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Camera module reset signal."
            },
            {
                "name": "CAM_AFIFO_RESET",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Camera AFIFO reset signal."
            }
        ]
    },
    "1343078412": {
        "name": "CAM_RGB_YUV",
        "address": 1343078412,
        "size": 32,
        "access": "",
        "desc": "CAM YUV/RGB converter configuration register.",
        "fields": [
            {
                "name": "CAM_CONV_8BITS_DATA_INV",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "1:invert every two 8bits input data. 2. disabled."
            },
            {
                "name": "CAM_CONV_YUV2YUV_MODE",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "0: to yuv422. 1: to yuv420. 2: to yuv411. 3: disabled.  To enable yuv2yuv mode, trans_mode must be set to 1."
            },
            {
                "name": "CAM_CONV_YUV_MODE",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "0: yuv422. 1: yuv420. 2: yuv411. When in yuv2yuv mode, yuv_mode decides the yuv mode of Data_in"
            },
            {
                "name": "CAM_CONV_PROTOCOL_MODE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "0:BT601. 1:BT709."
            },
            {
                "name": "CAM_CONV_DATA_OUT_MODE",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "LIMIT or FULL mode of Data out. 0: limit. 1: full"
            },
            {
                "name": "CAM_CONV_DATA_IN_MODE",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "LIMIT or FULL mode of Data in. 0: limit. 1: full"
            },
            {
                "name": "CAM_CONV_MODE_8BITS_ON",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "0: 16bits mode. 1: 8bits mode."
            },
            {
                "name": "CAM_CONV_TRANS_MODE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "0: YUV to RGB. 1: RGB to YUV."
            },
            {
                "name": "CAM_CONV_ENABLE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "0: Bypass converter. 1: Enable converter."
            }
        ]
    },
    "1343078416": {
        "name": "LCD_RGB_YUV",
        "address": 1343078416,
        "size": 32,
        "access": "",
        "desc": "LCD YUV/RGB converter configuration register.",
        "fields": [
            {
                "name": "LCD_CONV_8BITS_DATA_INV",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "1:invert every two 8bits input data. 2. disabled."
            },
            {
                "name": "LCD_CONV_TXTORX",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "0: txtorx mode off. 1: txtorx mode on."
            },
            {
                "name": "LCD_CONV_YUV2YUV_MODE",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "0: to yuv422. 1: to yuv420. 2: to yuv411. 3: disabled.  To enable yuv2yuv mode, trans_mode must be set to 1."
            },
            {
                "name": "LCD_CONV_YUV_MODE",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "0: yuv422. 1: yuv420. 2: yuv411. When in yuv2yuv mode, yuv_mode decides the yuv mode of Data_in"
            },
            {
                "name": "LCD_CONV_PROTOCOL_MODE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "0:BT601. 1:BT709."
            },
            {
                "name": "LCD_CONV_DATA_OUT_MODE",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "LIMIT or FULL mode of Data out. 0: limit. 1: full"
            },
            {
                "name": "LCD_CONV_DATA_IN_MODE",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "LIMIT or FULL mode of Data in. 0: limit. 1: full"
            },
            {
                "name": "LCD_CONV_MODE_8BITS_ON",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "0: 16bits mode. 1: 8bits mode."
            },
            {
                "name": "LCD_CONV_TRANS_MODE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "0: YUV to RGB. 1: RGB to YUV."
            },
            {
                "name": "LCD_CONV_ENABLE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "0: Bypass converter. 1: Enable converter."
            }
        ]
    },
    "1343078420": {
        "name": "LCD_USER",
        "address": 1343078420,
        "size": 32,
        "access": "",
        "desc": "LCD config register.",
        "fields": [
            {
                "name": "LCD_DOUT_CYCLELEN",
                "bitOffset": 0,
                "bitWidth": 13,
                "desc": "The output data cycles minus 1 of LCD module."
            },
            {
                "name": "LCD_ALWAYS_OUT_EN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "LCD always output when LCD is in LCD_DOUT state, unless reg_lcd_start is cleared or reg_lcd_reset is set."
            },
            {
                "name": "LCD_DOUT_BYTE_SWIZZLE_MODE",
                "bitOffset": 14,
                "bitWidth": 3,
                "desc": "0: ABAB->BABA. 1: ABC->ACB. 2: ABC->BAC. 3: ABC->BCA. 4:ABC->CAB. 5:ABC->CBA"
            },
            {
                "name": "LCD_DOUT_BYTE_SWIZZLE_ENABLE",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "1: enable byte swizzle 0: disable"
            },
            {
                "name": "LCD_DOUT_BIT_ORDER",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "1: change bit order in every byte. 0: Not change."
            },
            {
                "name": "LCD_BYTE_MODE",
                "bitOffset": 19,
                "bitWidth": 2,
                "desc": "2: 24bit mode. 1: 16bit mode. 0: 8bit mode"
            },
            {
                "name": "LCD_UPDATE",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "1: Update LCD registers, will be cleared by hardware. 0 : Not care."
            },
            {
                "name": "LCD_BIT_ORDER",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "1: Change data bit order, change LCD_DATA_out[7:0] to LCD_DATA_out[0:7] in one byte mode, and bits[15:0] to bits[0:15] in two byte mode.  0: Not change."
            },
            {
                "name": "LCD_BYTE_ORDER",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "1: invert data byte order, only valid in 2 byte mode. 0: Not change."
            },
            {
                "name": "LCD_DOUT",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "1: Be able to send data out in LCD sequence when LCD starts. 0: Disable."
            },
            {
                "name": "LCD_DUMMY",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "1: Enable DUMMY phase in LCD sequence when LCD starts. 0: Disable."
            },
            {
                "name": "LCD_CMD",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "1: Be able to send command in LCD sequence when LCD starts. 0: Disable."
            },
            {
                "name": "LCD_START",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "LCD start sending data enable signal, valid in high level."
            },
            {
                "name": "LCD_RESET",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "The value of  command."
            },
            {
                "name": "LCD_DUMMY_CYCLELEN",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "The dummy cycle length minus 1."
            },
            {
                "name": "LCD_CMD_2_CYCLE_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "The cycle length of command phase. 1: 2 cycles. 0: 1 cycle."
            }
        ]
    },
    "1343078424": {
        "name": "LCD_MISC",
        "address": 1343078424,
        "size": 32,
        "access": "",
        "desc": "LCD config register.",
        "fields": [
            {
                "name": "LCD_WIRE_MODE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "The wire width of LCD output. 0: 8bit. 1: 16bit 2: 24bit"
            },
            {
                "name": "LCD_VFK_CYCLELEN",
                "bitOffset": 6,
                "bitWidth": 6,
                "desc": "The setup cycle length minus 1 in LCD non-RGB mode."
            },
            {
                "name": "LCD_VBK_CYCLELEN",
                "bitOffset": 12,
                "bitWidth": 13,
                "desc": "The vertical back blank region cycle length minus 1 in LCD RGB mode, or the hold time cycle length in LCD non-RGB mode."
            },
            {
                "name": "LCD_NEXT_FRAME_EN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "1: Send the next frame data when the current frame is sent out. 0: LCD stops when the current frame is sent out."
            },
            {
                "name": "LCD_BK_EN",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "1: Enable blank region when LCD sends data out. 0: No blank region."
            },
            {
                "name": "LCD_AFIFO_RESET",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "LCD AFIFO reset signal."
            },
            {
                "name": "LCD_CD_DATA_SET",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "1: LCD_CD = !reg_cd_idle_edge when lcd_st[2:0] is in LCD_DOUT state.  0: LCD_CD = reg_cd_idle_edge."
            },
            {
                "name": "LCD_CD_DUMMY_SET",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "1: LCD_CD = !reg_cd_idle_edge when lcd_st[2:0] is in LCD_DUMMY state.  0: LCD_CD = reg_cd_idle_edge."
            },
            {
                "name": "LCD_CD_CMD_SET",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "1: LCD_CD = !reg_cd_idle_edge when lcd_st[2:0] is in LCD_CMD state.  0: LCD_CD = reg_cd_idle_edge."
            },
            {
                "name": "LCD_CD_IDLE_EDGE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "The default value of LCD_CD."
            }
        ]
    },
    "1343078428": {
        "name": "LCD_CTRL",
        "address": 1343078428,
        "size": 32,
        "access": "",
        "desc": "LCD config register.",
        "fields": [
            {
                "name": "LCD_HB_FRONT",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "It is the horizontal blank front porch of a frame."
            },
            {
                "name": "LCD_VA_HEIGHT",
                "bitOffset": 11,
                "bitWidth": 10,
                "desc": "It is the vertical active height of a frame."
            },
            {
                "name": "LCD_VT_HEIGHT",
                "bitOffset": 21,
                "bitWidth": 10,
                "desc": "It is the vertical total height of a frame."
            },
            {
                "name": "LCD_RGB_MODE_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "1: Enable LCD RGB mode. 0: Disable LCD RGB mode."
            }
        ]
    },
    "1343078432": {
        "name": "LCD_CTRL1",
        "address": 1343078432,
        "size": 32,
        "access": "",
        "desc": "LCD config register.",
        "fields": [
            {
                "name": "LCD_VB_FRONT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "It is the vertical blank front porch of a frame."
            },
            {
                "name": "LCD_HA_WIDTH",
                "bitOffset": 8,
                "bitWidth": 12,
                "desc": "It is the horizontal active width of a frame."
            },
            {
                "name": "LCD_HT_WIDTH",
                "bitOffset": 20,
                "bitWidth": 12,
                "desc": "It is the horizontal total width of a frame."
            }
        ]
    },
    "1343078436": {
        "name": "LCD_CTRL2",
        "address": 1343078436,
        "size": 32,
        "access": "",
        "desc": "LCD config register.",
        "fields": [
            {
                "name": "LCD_VSYNC_WIDTH",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "It is the position of LCD_VSYNC active pulse in a line."
            },
            {
                "name": "LCD_VSYNC_IDLE_POL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "It is the idle value of LCD_VSYNC."
            },
            {
                "name": "LCD_DE_IDLE_POL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "It is the idle value of LCD_DE."
            },
            {
                "name": "LCD_HS_BLANK_EN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "1: The pulse of LCD_HSYNC is out in vertical blanking lines RGB mode. 0: LCD_HSYNC pulse is valid only in active region lines in RGB mode."
            },
            {
                "name": "LCD_HSYNC_WIDTH",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "It is the position of LCD_HSYNC active pulse in a line."
            },
            {
                "name": "LCD_HSYNC_IDLE_POL",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "It is the idle value of LCD_HSYNC."
            },
            {
                "name": "LCD_HSYNC_POSITION",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "It is the position of LCD_HSYNC active pulse in a line."
            }
        ]
    },
    "1343078440": {
        "name": "LCD_FIRST_CMD_VAL",
        "address": 1343078440,
        "size": 32,
        "access": "",
        "desc": "LCD config register.",
        "fields": [
            {
                "name": "LCD_FIRST_CMD_VALUE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The LCD write command value of first cmd cycle."
            }
        ]
    },
    "1343078444": {
        "name": "LCD_LATTER_CMD_VAL",
        "address": 1343078444,
        "size": 32,
        "access": "",
        "desc": "LCD config register.",
        "fields": [
            {
                "name": "LCD_LATTER_CMD_VALUE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The LCD write command value of latter cmd cycle."
            }
        ]
    },
    "1343078448": {
        "name": "LCD_DLY_MODE_CFG1",
        "address": 1343078448,
        "size": 32,
        "access": "",
        "desc": "LCD config register.",
        "fields": [
            {
                "name": "DOUT16_MODE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "The output data bit 0 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
            },
            {
                "name": "DOUT17_MODE",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "The output data bit 2 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
            },
            {
                "name": "DOUT18_MODE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "The output data bit 4 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
            },
            {
                "name": "DOUT19_MODE",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "The output data bit 6 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
            },
            {
                "name": "DOUT20_MODE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "The output data bit 8 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
            },
            {
                "name": "DOUT21_MODE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "The output data bit 10 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
            },
            {
                "name": "DOUT22_MODE",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "The output data bit 12 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
            },
            {
                "name": "DOUT23_MODE",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "The output data bit 14 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
            },
            {
                "name": "LCD_CD_MODE",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "The output LCD_CD is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
            },
            {
                "name": "LCD_DE_MODE",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "The output LCD_DE is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
            },
            {
                "name": "LCD_HSYNC_MODE",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "The output LCD_HSYNC is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
            },
            {
                "name": "LCD_VSYNC_MODE",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "The output LCD_VSYNC is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
            }
        ]
    },
    "1343078456": {
        "name": "LCD_DLY_MODE_CFG2",
        "address": 1343078456,
        "size": 32,
        "access": "",
        "desc": "LCD config register.",
        "fields": [
            {
                "name": "DOUT0_MODE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "The output data bit 0 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
            },
            {
                "name": "DOUT1_MODE",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "The output data bit 2 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
            },
            {
                "name": "DOUT2_MODE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "The output data bit 4 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
            },
            {
                "name": "DOUT3_MODE",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "The output data bit 6 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
            },
            {
                "name": "DOUT4_MODE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "The output data bit 8 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
            },
            {
                "name": "DOUT5_MODE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "The output data bit 10 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
            },
            {
                "name": "DOUT6_MODE",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "The output data bit 12 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
            },
            {
                "name": "DOUT7_MODE",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "The output data bit 14 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
            },
            {
                "name": "DOUT8_MODE",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "The output data bit 16 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
            },
            {
                "name": "DOUT9_MODE",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "The output data bit 18 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
            },
            {
                "name": "DOUT10_MODE",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "The output data bit 20 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
            },
            {
                "name": "DOUT11_MODE",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "The output data bit 22 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
            },
            {
                "name": "DOUT12_MODE",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "The output data bit 24 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
            },
            {
                "name": "DOUT13_MODE",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "The output data bit 26 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
            },
            {
                "name": "DOUT14_MODE",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "The output data bit 28 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
            },
            {
                "name": "DOUT15_MODE",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "The output data bit 30 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
            }
        ]
    },
    "1343078500": {
        "name": "LC_DMA_INT_ENA",
        "address": 1343078500,
        "size": 32,
        "access": "",
        "desc": "LCDCAM interrupt enable register.",
        "fields": [
            {
                "name": "LCD_VSYNC_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The enable bit for LCD frame end interrupt."
            },
            {
                "name": "LCD_TRANS_DONE_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The enable bit for lcd transfer end interrupt."
            },
            {
                "name": "CAM_VSYNC_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The enable bit for Camera frame end interrupt."
            },
            {
                "name": "CAM_HS_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The enable bit for Camera line interrupt."
            }
        ]
    },
    "1343078504": {
        "name": "LC_DMA_INT_RAW",
        "address": 1343078504,
        "size": 32,
        "access": "",
        "desc": "LCDCAM interrupt raw register, valid in level.",
        "fields": [
            {
                "name": "LCD_VSYNC_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw bit for LCD frame end interrupt."
            },
            {
                "name": "LCD_TRANS_DONE_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw bit for lcd transfer end interrupt."
            },
            {
                "name": "CAM_VSYNC_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw bit for Camera frame end interrupt."
            },
            {
                "name": "CAM_HS_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw bit for Camera line interrupt."
            }
        ]
    },
    "1343078508": {
        "name": "LC_DMA_INT_ST",
        "address": 1343078508,
        "size": 32,
        "access": "",
        "desc": "LCDCAM interrupt status register.",
        "fields": [
            {
                "name": "LCD_VSYNC_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The status bit for LCD frame end interrupt."
            },
            {
                "name": "LCD_TRANS_DONE_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The status bit for lcd transfer end interrupt."
            },
            {
                "name": "CAM_VSYNC_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The status bit for Camera frame end interrupt."
            },
            {
                "name": "CAM_HS_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The status bit for Camera transfer end interrupt."
            }
        ]
    },
    "1343078512": {
        "name": "LC_DMA_INT_CLR",
        "address": 1343078512,
        "size": 32,
        "access": "",
        "desc": "LCDCAM interrupt clear register.",
        "fields": [
            {
                "name": "LCD_VSYNC_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The clear bit for LCD frame end interrupt."
            },
            {
                "name": "LCD_TRANS_DONE_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The clear bit for lcd transfer end interrupt."
            },
            {
                "name": "CAM_VSYNC_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The clear bit for Camera frame end interrupt."
            },
            {
                "name": "CAM_HS_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The clear bit for Camera line interrupt."
            }
        ]
    },
    "1343078652": {
        "name": "LC_REG_DATE",
        "address": 1343078652,
        "size": 32,
        "access": "",
        "desc": "Version register",
        "fields": [
            {
                "name": "LC_DATE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "LCD_CAM version control register"
            }
        ]
    },
    "1343041536": {
        "name": "CH%s_CONF0",
        "address": 1343041536,
        "size": 32,
        "access": "",
        "desc": "Configuration register 0 for channel %s",
        "fields": [
            {
                "name": "TIMER_SEL_CH",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Configures which timer is channel %s selected.\\\\0: Select timer0\\\\1: Select timer1\\\\2: Select timer2\\\\3: Select timer3"
            },
            {
                "name": "SIG_OUT_EN_CH",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable signal output on channel %s.\\\\0: Signal output disable\\\\1: Signal output enable"
            },
            {
                "name": "IDLE_LV_CH",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Configures the output value when channel %s is inactive. Valid only when  LEDC_SIG_OUT_EN_CH%s is 0.\\\\0: Output level is low\\\\1: Output level is high"
            },
            {
                "name": "PARA_UP_CH",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Configures whether or not to update LEDC_HPOINT_CH%s, LEDC_DUTY_START_CH%s, LEDC_SIG_OUT_EN_CH%s, LEDC_TIMER_SEL_CH%s, LEDC_DUTY_NUM_CH%s, LEDC_DUTY_CYCLE_CH%s, LEDC_DUTY_SCALE_CH%s, LEDC_DUTY_INC_CH%s, and LEDC_OVF_CNT_EN_CH%s fields for channel %s, and will be automatically cleared by hardware.\\\\0: Invalid. No effect\\\\1: Update"
            },
            {
                "name": "OVF_NUM_CH",
                "bitOffset": 5,
                "bitWidth": 10,
                "desc": "Configures the maximum times of overflow minus 1.The LEDC_OVF_CNT_CH%s_INT interrupt will be triggered when channel %s overflows for (LEDC_OVF_NUM_CH%s + 1) times."
            },
            {
                "name": "OVF_CNT_EN_CH",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable the ovf_cnt of channel %s.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "OVF_CNT_RESET_CH",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Configures whether or not to reset the  ovf_cnt of channel %s.\\\\0: Invalid. No effect\\\\1: Reset the ovf_cnt"
            }
        ]
    },
    "1343041540": {
        "name": "CH%s_HPOINT",
        "address": 1343041540,
        "size": 32,
        "access": "",
        "desc": "High point register for channel %s",
        "fields": [
            {
                "name": "HPOINT_CH",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Configures high point of signal output on channel %s. The output value changes to high when the selected timers has reached the value specified by this register."
            }
        ]
    },
    "1343041544": {
        "name": "CH%s_DUTY",
        "address": 1343041544,
        "size": 32,
        "access": "",
        "desc": "Initial duty cycle register for channel %s",
        "fields": [
            {
                "name": "DUTY_CH",
                "bitOffset": 0,
                "bitWidth": 25,
                "desc": "Configures the duty of signal output on channel %s."
            }
        ]
    },
    "1343041548": {
        "name": "CH%s_CONF1",
        "address": 1343041548,
        "size": 32,
        "access": "",
        "desc": "Configuration register 1 for channel %s",
        "fields": [
            {
                "name": "DUTY_START_CH",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Configures whether the duty cycle fading configurations take effect.\\\\0: Not take effect\\\\1: Take effect"
            }
        ]
    },
    "1343041552": {
        "name": "CH%s_DUTY_R",
        "address": 1343041552,
        "size": 32,
        "access": "",
        "desc": "Current duty cycle register for channel %s",
        "fields": [
            {
                "name": "DUTY_CH_R",
                "bitOffset": 0,
                "bitWidth": 25,
                "desc": "Represents the current duty of output signal on channel %s."
            }
        ]
    },
    "1343041696": {
        "name": "TIMER%s_CONF",
        "address": 1343041696,
        "size": 32,
        "access": "",
        "desc": "Timer %s configuration register",
        "fields": [
            {
                "name": "TIMER_DUTY_RES",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Configures the range of the counter in timer %s."
            },
            {
                "name": "CLK_DIV_TIMER",
                "bitOffset": 5,
                "bitWidth": 18,
                "desc": "Configures the divisor for the divider in timer %s.The least significant eight bits represent the fractional part."
            },
            {
                "name": "TIMER_PAUSE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Configures whether or not to pause the counter in timer %s.\\\\0: Normal\\\\1: Pause"
            },
            {
                "name": "TIMER_RST",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Configures whether or not to reset timer %s. The counter will show 0 after reset.\\\\0: Not reset\\\\1: Reset"
            },
            {
                "name": "TICK_SEL_TIMER",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Configures which clock is timer %s selected. Unused."
            },
            {
                "name": "TIMER_PARA_UP",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Configures whether or not to update LEDC_CLK_DIV_TIMER%s and LEDC_TIMER%s_DUTY_RES.\\\\0: Invalid. No effect\\\\1: Update"
            }
        ]
    },
    "1343041700": {
        "name": "TIMER%s_VALUE",
        "address": 1343041700,
        "size": 32,
        "access": "",
        "desc": "Timer %s current counter value register",
        "fields": [
            {
                "name": "TIMER_CNT",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Represents the current counter value of timer %s."
            }
        ]
    },
    "1343041728": {
        "name": "INT_RAW",
        "address": 1343041728,
        "size": 32,
        "access": "",
        "desc": "Interrupt raw status register",
        "fields": [
            {
                "name": "TIMER0_OVF_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of LEDC_TIMER0_OVF_INT. Triggered when the timer0 has reached its maximum counter value."
            },
            {
                "name": "TIMER1_OVF_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of LEDC_TIMER1_OVF_INT. Triggered when the timer1 has reached its maximum counter value."
            },
            {
                "name": "TIMER2_OVF_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of LEDC_TIMER2_OVF_INT. Triggered when the timer2 has reached its maximum counter value."
            },
            {
                "name": "TIMER3_OVF_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of LEDC_TIMER3_OVF_INT. Triggered when the timer3 has reached its maximum counter value."
            },
            {
                "name": "DUTY_CHNG_END_CH0_INT_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of LEDC_DUTY_CHNG_END_CH0_INT. Triggered when the fading of duty has finished."
            },
            {
                "name": "DUTY_CHNG_END_CH1_INT_RAW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of LEDC_DUTY_CHNG_END_CH1_INT. Triggered when the fading of duty has finished."
            },
            {
                "name": "DUTY_CHNG_END_CH2_INT_RAW",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of LEDC_DUTY_CHNG_END_CH2_INT. Triggered when the fading of duty has finished."
            },
            {
                "name": "DUTY_CHNG_END_CH3_INT_RAW",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of LEDC_DUTY_CHNG_END_CH3_INT. Triggered when the fading of duty has finished."
            },
            {
                "name": "DUTY_CHNG_END_CH4_INT_RAW",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of LEDC_DUTY_CHNG_END_CH4_INT. Triggered when the fading of duty has finished."
            },
            {
                "name": "DUTY_CHNG_END_CH5_INT_RAW",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of LEDC_DUTY_CHNG_END_CH5_INT. Triggered when the fading of duty has finished."
            },
            {
                "name": "DUTY_CHNG_END_CH6_INT_RAW",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of LEDC_DUTY_CHNG_END_CH6_INT. Triggered when the fading of duty has finished."
            },
            {
                "name": "DUTY_CHNG_END_CH7_INT_RAW",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of LEDC_DUTY_CHNG_END_CH7_INT. Triggered when the fading of duty has finished."
            },
            {
                "name": "OVF_CNT_CH0_INT_RAW",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of LEDC_OVF_CNT_CH0_INT. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH0."
            },
            {
                "name": "OVF_CNT_CH1_INT_RAW",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of LEDC_OVF_CNT_CH1_INT. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH1."
            },
            {
                "name": "OVF_CNT_CH2_INT_RAW",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of LEDC_OVF_CNT_CH2_INT. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH2."
            },
            {
                "name": "OVF_CNT_CH3_INT_RAW",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of LEDC_OVF_CNT_CH3_INT. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH3."
            },
            {
                "name": "OVF_CNT_CH4_INT_RAW",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of LEDC_OVF_CNT_CH4_INT. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH4."
            },
            {
                "name": "OVF_CNT_CH5_INT_RAW",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of LEDC_OVF_CNT_CH5_INT. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH5."
            },
            {
                "name": "OVF_CNT_CH6_INT_RAW",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of LEDC_OVF_CNT_CH6_INT. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH6."
            },
            {
                "name": "OVF_CNT_CH7_INT_RAW",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of LEDC_OVF_CNT_CH7_INT. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH7."
            }
        ]
    },
    "1343041732": {
        "name": "INT_ST",
        "address": 1343041732,
        "size": 32,
        "access": "",
        "desc": "Interrupt masked status register",
        "fields": [
            {
                "name": "TIMER0_OVF_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of LEDC_TIMER0_OVF_INT. Valid only when LEDC_TIMER0_OVF_INT_ENA is set to 1."
            },
            {
                "name": "TIMER1_OVF_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of LEDC_TIMER1_OVF_INT. Valid only when LEDC_TIMER1_OVF_INT_ENA is set to 1."
            },
            {
                "name": "TIMER2_OVF_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of LEDC_TIMER2_OVF_INT. Valid only when LEDC_TIMER2_OVF_INT_ENA is set to 1."
            },
            {
                "name": "TIMER3_OVF_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of LEDC_TIMER3_OVF_INT. Valid only when LEDC_TIMER3_OVF_INT_ENA is set to 1."
            },
            {
                "name": "DUTY_CHNG_END_CH0_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of LEDC_DUTY_CHNG_END_CH0_INT. Valid only when LEDC_DUTY_CHNG_END_CH0_INT_ENA is set to 1."
            },
            {
                "name": "DUTY_CHNG_END_CH1_INT_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of LEDC_DUTY_CHNG_END_CH1_INT. Valid only when LEDC_DUTY_CHNG_END_CH1_INT_ENA is set to 1."
            },
            {
                "name": "DUTY_CHNG_END_CH2_INT_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of LEDC_DUTY_CHNG_END_CH2_INT. Valid only when LEDC_DUTY_CHNG_END_CH2_INT_ENA is set to 1."
            },
            {
                "name": "DUTY_CHNG_END_CH3_INT_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of LEDC_DUTY_CHNG_END_CH3_INT. Valid only when LEDC_DUTY_CHNG_END_CH3_INT_ENA is set to 1."
            },
            {
                "name": "DUTY_CHNG_END_CH4_INT_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of LEDC_DUTY_CHNG_END_CH4_INT. Valid only when LEDC_DUTY_CHNG_END_CH4_INT_ENA is set to 1."
            },
            {
                "name": "DUTY_CHNG_END_CH5_INT_ST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of LEDC_DUTY_CHNG_END_CH5_INT. Valid only when LEDC_DUTY_CHNG_END_CH5_INT_ENA is set to 1."
            },
            {
                "name": "DUTY_CHNG_END_CH6_INT_ST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of LEDC_DUTY_CHNG_END_CH6_INT. Valid only when LEDC_DUTY_CHNG_END_CH6_INT_ENA is set to 1."
            },
            {
                "name": "DUTY_CHNG_END_CH7_INT_ST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of LEDC_DUTY_CHNG_END_CH7_INT. Valid only when LEDC_DUTY_CHNG_END_CH7_INT_ENA is set to 1."
            },
            {
                "name": "OVF_CNT_CH0_INT_ST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of LEDC_OVF_CNT_CH0_INT. Valid only when LEDC_OVF_CNT_CH0_INT_ENA is set to 1."
            },
            {
                "name": "OVF_CNT_CH1_INT_ST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of LEDC_OVF_CNT_CH1_INT. Valid only when LEDC_OVF_CNT_CH1_INT_ENA is set to 1."
            },
            {
                "name": "OVF_CNT_CH2_INT_ST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of LEDC_OVF_CNT_CH2_INT. Valid only when LEDC_OVF_CNT_CH2_INT_ENA is set to 1."
            },
            {
                "name": "OVF_CNT_CH3_INT_ST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of LEDC_OVF_CNT_CH3_INT. Valid only when LEDC_OVF_CNT_CH3_INT_ENA is set to 1."
            },
            {
                "name": "OVF_CNT_CH4_INT_ST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of LEDC_OVF_CNT_CH4_INT. Valid only when LEDC_OVF_CNT_CH4_INT_ENA is set to 1."
            },
            {
                "name": "OVF_CNT_CH5_INT_ST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of LEDC_OVF_CNT_CH5_INT. Valid only when LEDC_OVF_CNT_CH5_INT_ENA is set to 1."
            },
            {
                "name": "OVF_CNT_CH6_INT_ST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of LEDC_OVF_CNT_CH6_INT. Valid only when LEDC_OVF_CNT_CH6_INT_ENA is set to 1."
            },
            {
                "name": "OVF_CNT_CH7_INT_ST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of LEDC_OVF_CNT_CH7_INT. Valid only when LEDC_OVF_CNT_CH7_INT_ENA is set to 1."
            }
        ]
    },
    "1343041736": {
        "name": "INT_ENA",
        "address": 1343041736,
        "size": 32,
        "access": "",
        "desc": "Interrupt enable register",
        "fields": [
            {
                "name": "TIMER0_OVF_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable LEDC_TIMER0_OVF_INT."
            },
            {
                "name": "TIMER1_OVF_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable LEDC_TIMER1_OVF_INT."
            },
            {
                "name": "TIMER2_OVF_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable LEDC_TIMER2_OVF_INT."
            },
            {
                "name": "TIMER3_OVF_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable LEDC_TIMER3_OVF_INT."
            },
            {
                "name": "DUTY_CHNG_END_CH0_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH0_INT."
            },
            {
                "name": "DUTY_CHNG_END_CH1_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH1_INT."
            },
            {
                "name": "DUTY_CHNG_END_CH2_INT_ENA",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH2_INT."
            },
            {
                "name": "DUTY_CHNG_END_CH3_INT_ENA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH3_INT."
            },
            {
                "name": "DUTY_CHNG_END_CH4_INT_ENA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH4_INT."
            },
            {
                "name": "DUTY_CHNG_END_CH5_INT_ENA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH5_INT."
            },
            {
                "name": "DUTY_CHNG_END_CH6_INT_ENA",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH6_INT."
            },
            {
                "name": "DUTY_CHNG_END_CH7_INT_ENA",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH7_INT."
            },
            {
                "name": "OVF_CNT_CH0_INT_ENA",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable LEDC_OVF_CNT_CH0_INT."
            },
            {
                "name": "OVF_CNT_CH1_INT_ENA",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable LEDC_OVF_CNT_CH1_INT."
            },
            {
                "name": "OVF_CNT_CH2_INT_ENA",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable LEDC_OVF_CNT_CH2_INT."
            },
            {
                "name": "OVF_CNT_CH3_INT_ENA",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable LEDC_OVF_CNT_CH3_INT."
            },
            {
                "name": "OVF_CNT_CH4_INT_ENA",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable LEDC_OVF_CNT_CH4_INT."
            },
            {
                "name": "OVF_CNT_CH5_INT_ENA",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable LEDC_OVF_CNT_CH5_INT."
            },
            {
                "name": "OVF_CNT_CH6_INT_ENA",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable LEDC_OVF_CNT_CH6_INT."
            },
            {
                "name": "OVF_CNT_CH7_INT_ENA",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable LEDC_OVF_CNT_CH7_INT."
            }
        ]
    },
    "1343041740": {
        "name": "INT_CLR",
        "address": 1343041740,
        "size": 32,
        "access": "",
        "desc": "Interrupt clear register",
        "fields": [
            {
                "name": "TIMER0_OVF_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear LEDC_TIMER0_OVF_INT."
            },
            {
                "name": "TIMER1_OVF_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear LEDC_TIMER1_OVF_INT."
            },
            {
                "name": "TIMER2_OVF_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear LEDC_TIMER2_OVF_INT."
            },
            {
                "name": "TIMER3_OVF_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear LEDC_TIMER3_OVF_INT."
            },
            {
                "name": "DUTY_CHNG_END_CH0_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear LEDC_DUTY_CHNG_END_CH0_INT."
            },
            {
                "name": "DUTY_CHNG_END_CH1_INT_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear LEDC_DUTY_CHNG_END_CH1_INT."
            },
            {
                "name": "DUTY_CHNG_END_CH2_INT_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear LEDC_DUTY_CHNG_END_CH2_INT."
            },
            {
                "name": "DUTY_CHNG_END_CH3_INT_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear LEDC_DUTY_CHNG_END_CH3_INT."
            },
            {
                "name": "DUTY_CHNG_END_CH4_INT_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear LEDC_DUTY_CHNG_END_CH4_INT."
            },
            {
                "name": "DUTY_CHNG_END_CH5_INT_CLR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear LEDC_DUTY_CHNG_END_CH5_INT."
            },
            {
                "name": "DUTY_CHNG_END_CH6_INT_CLR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear LEDC_DUTY_CHNG_END_CH6_INT."
            },
            {
                "name": "DUTY_CHNG_END_CH7_INT_CLR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear LEDC_DUTY_CHNG_END_CH7_INT."
            },
            {
                "name": "OVF_CNT_CH0_INT_CLR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear LEDC_OVF_CNT_CH0_INT."
            },
            {
                "name": "OVF_CNT_CH1_INT_CLR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear LEDC_OVF_CNT_CH1_INT."
            },
            {
                "name": "OVF_CNT_CH2_INT_CLR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear LEDC_OVF_CNT_CH2_INT."
            },
            {
                "name": "OVF_CNT_CH3_INT_CLR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear LEDC_OVF_CNT_CH3_INT."
            },
            {
                "name": "OVF_CNT_CH4_INT_CLR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear LEDC_OVF_CNT_CH4_INT."
            },
            {
                "name": "OVF_CNT_CH5_INT_CLR",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear LEDC_OVF_CNT_CH5_INT."
            },
            {
                "name": "OVF_CNT_CH6_INT_CLR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear LEDC_OVF_CNT_CH6_INT."
            },
            {
                "name": "OVF_CNT_CH7_INT_CLR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear LEDC_OVF_CNT_CH7_INT."
            }
        ]
    },
    "1343041792": {
        "name": "CH%s_GAMMA_CONF",
        "address": 1343041792,
        "size": 32,
        "access": "",
        "desc": "Ledc ch%s gamma config register.",
        "fields": [
            {
                "name": "CH_GAMMA_ENTRY_NUM",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Configures the number of duty cycle fading rages for LEDC ch%s."
            },
            {
                "name": "CH_GAMMA_PAUSE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Configures whether or not to pause duty cycle fading of LEDC ch%s.\\\\0: Invalid. No effect\\\\1: Pause"
            },
            {
                "name": "CH_GAMMA_RESUME",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Configures whether or nor to resume duty cycle fading of LEDC ch%s.\\\\0: Invalid. No effect\\\\1: Resume"
            }
        ]
    },
    "1343041824": {
        "name": "EVT_TASK_EN0",
        "address": 1343041824,
        "size": 32,
        "access": "",
        "desc": "Ledc event task enable bit register0.",
        "fields": [
            {
                "name": "EVT_DUTY_CHNG_END_CH0_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable the ledc_ch0_duty_chng_end event.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_DUTY_CHNG_END_CH1_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable the ledc_ch1_duty_chng_end event.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_DUTY_CHNG_END_CH2_EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable the ledc_ch2_duty_chng_end event.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_DUTY_CHNG_END_CH3_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable the ledc_ch3_duty_chng_end event.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_DUTY_CHNG_END_CH4_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable the ledc_ch4_duty_chng_end event.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_DUTY_CHNG_END_CH5_EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable the ledc_ch5_duty_chng_end event.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_DUTY_CHNG_END_CH6_EN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable the ledc_ch6_duty_chng_end event.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_DUTY_CHNG_END_CH7_EN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable the ledc_ch7_duty_chng_end event.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_OVF_CNT_PLS_CH0_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable the ledc_ch0_ovf_cnt_pls event.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_OVF_CNT_PLS_CH1_EN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable the ledc_ch1_ovf_cnt_pls event.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_OVF_CNT_PLS_CH2_EN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable the ledc_ch2_ovf_cnt_pls event.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_OVF_CNT_PLS_CH3_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable the ledc_ch3_ovf_cnt_pls event.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_OVF_CNT_PLS_CH4_EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable the ledc_ch4_ovf_cnt_pls event.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_OVF_CNT_PLS_CH5_EN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable the ledc_ch5_ovf_cnt_pls event.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_OVF_CNT_PLS_CH6_EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable the ledc_ch6_ovf_cnt_pls event.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_OVF_CNT_PLS_CH7_EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable the ledc_ch7_ovf_cnt_pls event.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_TIME_OVF_TIMER0_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable the ledc_timer0_ovf event.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_TIME_OVF_TIMER1_EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable the ledc_timer1_ovf event.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_TIME_OVF_TIMER2_EN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable the ledc_timer2_ovf event.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_TIME_OVF_TIMER3_EN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable the ledc_timer3_ovf event.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_TIME0_CMP_EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable the ledc_timer0_cmp event.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_TIME1_CMP_EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable the ledc_timer1_cmp event.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_TIME2_CMP_EN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable the ledc_timer2_cmp event.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_TIME3_CMP_EN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable the ledc_timer3_cmp event.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_DUTY_SCALE_UPDATE_CH0_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable the ledc_ch0_duty_scale_update task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_DUTY_SCALE_UPDATE_CH1_EN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable the ledc_ch1_duty_scale_update task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_DUTY_SCALE_UPDATE_CH2_EN",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable the ledc_ch2_duty_scale_update task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_DUTY_SCALE_UPDATE_CH3_EN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable the ledc_ch3_duty_scale_update task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_DUTY_SCALE_UPDATE_CH4_EN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable the ledc_ch4_duty_scale_update task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_DUTY_SCALE_UPDATE_CH5_EN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable the ledc_ch5_duty_scale_update task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_DUTY_SCALE_UPDATE_CH6_EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable the ledc_ch6_duty_scale_update task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_DUTY_SCALE_UPDATE_CH7_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable the ledc_ch7_duty_scale_update task.\\\\0: Disable\\\\1: Enable"
            }
        ]
    },
    "1343041828": {
        "name": "EVT_TASK_EN1",
        "address": 1343041828,
        "size": 32,
        "access": "",
        "desc": "Ledc event task enable bit register1.",
        "fields": [
            {
                "name": "TASK_TIMER0_RES_UPDATE_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_timer0_res_update task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_TIMER1_RES_UPDATE_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_timer1_res_update task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_TIMER2_RES_UPDATE_EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_timer2_res_update task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_TIMER3_RES_UPDATE_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_timer3_res_update task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_TIMER0_CAP_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_timer0_cap task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_TIMER1_CAP_EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_timer1_cap task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_TIMER2_CAP_EN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_timer2_cap task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_TIMER3_CAP_EN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_timer3_cap task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_SIG_OUT_DIS_CH0_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_ch0_sig_out_dis task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_SIG_OUT_DIS_CH1_EN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_ch1_sig_out_dis task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_SIG_OUT_DIS_CH2_EN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_ch2_sig_out_dis task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_SIG_OUT_DIS_CH3_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_ch3_sig_out_dis task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_SIG_OUT_DIS_CH4_EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_ch4_sig_out_dis task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_SIG_OUT_DIS_CH5_EN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_ch5_sig_out_dis task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_SIG_OUT_DIS_CH6_EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_ch6_sig_out_dis task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_SIG_OUT_DIS_CH7_EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_ch7_sig_out_dis task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_OVF_CNT_RST_CH0_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_ch0_ovf_cnt_rst task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_OVF_CNT_RST_CH1_EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_ch1_ovf_cnt_rst task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_OVF_CNT_RST_CH2_EN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_ch2_ovf_cnt_rst task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_OVF_CNT_RST_CH3_EN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_ch3_ovf_cnt_rst task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_OVF_CNT_RST_CH4_EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_ch4_ovf_cnt_rst task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_OVF_CNT_RST_CH5_EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_ch5_ovf_cnt_rst task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_OVF_CNT_RST_CH6_EN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_ch6_ovf_cnt_rst task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_OVF_CNT_RST_CH7_EN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_ch7_ovf_cnt_rst task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_TIMER0_RST_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_timer0_rst task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_TIMER1_RST_EN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_timer1_rst task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_TIMER2_RST_EN",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_timer2_rst task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_TIMER3_RST_EN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_timer3_rst task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_TIMER0_PAUSE_RESUME_EN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_timer0_pause_resume task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_TIMER1_PAUSE_RESUME_EN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_timer1_pause_resume task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_TIMER2_PAUSE_RESUME_EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_timer2_pause_resume task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_TIMER3_PAUSE_RESUME_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_timer3_pause_resume task.\\\\0: Disable\\\\1: Enable"
            }
        ]
    },
    "1343041832": {
        "name": "EVT_TASK_EN2",
        "address": 1343041832,
        "size": 32,
        "access": "",
        "desc": "Ledc event task enable bit register2.",
        "fields": [
            {
                "name": "TASK_GAMMA_RESTART_CH0_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_ch0_gamma_restart task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_GAMMA_RESTART_CH1_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_ch1_gamma_restart task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_GAMMA_RESTART_CH2_EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_ch2_gamma_restart task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_GAMMA_RESTART_CH3_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_ch3_gamma_restart task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_GAMMA_RESTART_CH4_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_ch4_gamma_restart task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_GAMMA_RESTART_CH5_EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_ch5_gamma_restart task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_GAMMA_RESTART_CH6_EN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_ch6_gamma_restart task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_GAMMA_RESTART_CH7_EN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_ch7_gamma_restart task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_GAMMA_PAUSE_CH0_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_ch0_gamma_pause task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_GAMMA_PAUSE_CH1_EN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_ch1_gamma_pause task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_GAMMA_PAUSE_CH2_EN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_ch2_gamma_pause task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_GAMMA_PAUSE_CH3_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_ch3_gamma_pause task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_GAMMA_PAUSE_CH4_EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_ch4_gamma_pause task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_GAMMA_PAUSE_CH5_EN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_ch5_gamma_pause task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_GAMMA_PAUSE_CH6_EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_ch6_gamma_pause task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_GAMMA_PAUSE_CH7_EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_ch7_gamma_pause task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_GAMMA_RESUME_CH0_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_ch0_gamma_resume task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_GAMMA_RESUME_CH1_EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_ch1_gamma_resume task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_GAMMA_RESUME_CH2_EN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_ch2_gamma_resume task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_GAMMA_RESUME_CH3_EN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_ch3_gamma_resume task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_GAMMA_RESUME_CH4_EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_ch4_gamma_resume task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_GAMMA_RESUME_CH5_EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_ch5_gamma_resume task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_GAMMA_RESUME_CH6_EN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_ch6_gamma_resume task.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_GAMMA_RESUME_CH7_EN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ledc_ch7_gamma_resume task.\\\\0: Disable\\\\1: Enable"
            }
        ]
    },
    "1343041856": {
        "name": "TIMER%s_CMP",
        "address": 1343041856,
        "size": 32,
        "access": "",
        "desc": "Ledc timer%s compare value register.",
        "fields": [
            {
                "name": "TIMER_CMP",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Configures the comparison value for LEDC timer%s."
            }
        ]
    },
    "1343041872": {
        "name": "TIMER%s_CNT_CAP",
        "address": 1343041872,
        "size": 32,
        "access": "",
        "desc": "Ledc timer%s captured count value register.",
        "fields": [
            {
                "name": "TIMER_CNT_CAP",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Represents the captured LEDC timer%s count value."
            }
        ]
    },
    "1343041904": {
        "name": "CONF",
        "address": 1343041904,
        "size": 32,
        "access": "",
        "desc": "LEDC global configuration register",
        "fields": [
            {
                "name": "APB_CLK_SEL",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Configures the clock source for the four timers.\\\\0: APB_CLK\\\\1: RC_FAST_CLK\\\\2: XTAL_CLK\\\\3: Invalid. No clock"
            },
            {
                "name": "GAMMA_RAM_CLK_EN_CH0",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Configures whether or not to open LEDC ch0 gamma ram clock gate.\\\\0: Open the clock gate only when application writes or reads LEDC ch0 gamma ram\\\\1: Force open the clock gate for LEDC ch0 gamma ram"
            },
            {
                "name": "GAMMA_RAM_CLK_EN_CH1",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Configures whether or not to open LEDC ch1 gamma ram clock gate.\\\\0: Open the clock gate only when application writes or reads LEDC ch1 gamma ram\\\\1: Force open the clock gate for LEDC ch1 gamma ram"
            },
            {
                "name": "GAMMA_RAM_CLK_EN_CH2",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Configures whether or not to open LEDC ch2 gamma ram clock gate.\\\\0: Open the clock gate only when application writes or reads LEDC ch2 gamma ram\\\\1: Force open the clock gate for LEDC ch2 gamma ram"
            },
            {
                "name": "GAMMA_RAM_CLK_EN_CH3",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Configures whether or not to open LEDC ch3 gamma ram clock gate.\\\\0: Open the clock gate only when application writes or reads LEDC ch3 gamma ram\\\\1: Force open the clock gate for LEDC ch3 gamma ram"
            },
            {
                "name": "GAMMA_RAM_CLK_EN_CH4",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Configures whether or not to open LEDC ch4 gamma ram clock gate.\\\\0: Open the clock gate only when application writes or reads LEDC ch4 gamma ram\\\\1: Force open the clock gate for LEDC ch4 gamma ram"
            },
            {
                "name": "GAMMA_RAM_CLK_EN_CH5",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Configures whether or not to open LEDC ch5 gamma ram clock gate.\\\\0: Open the clock gate only when application writes or reads LEDC ch5 gamma ram\\\\1: Force open the clock gate for LEDC ch5 gamma ram"
            },
            {
                "name": "GAMMA_RAM_CLK_EN_CH6",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Configures whether or not to open LEDC ch6 gamma ram clock gate.\\\\0: Open the clock gate only when application writes or reads LEDC ch6 gamma ram\\\\1: Force open the clock gate for LEDC ch6 gamma ram"
            },
            {
                "name": "GAMMA_RAM_CLK_EN_CH7",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Configures whether or not to open LEDC ch7 gamma ram clock gate.\\\\0: Open the clock gate only when application writes or reads LEDC ch7 gamma ram\\\\1: Force open the clock gate for LEDC ch7 gamma ram"
            },
            {
                "name": "CLK_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Configures whether or not to open register clock gate.\\\\0: Open the clock gate only when application writes registers\\\\1: Force open the clock gate for register"
            }
        ]
    },
    "1343041908": {
        "name": "DATE",
        "address": 1343041908,
        "size": 32,
        "access": "",
        "desc": "Version control register",
        "fields": [
            {
                "name": "LEDC_DATE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "Configures the version."
            }
        ]
    },
    "1343406080": {
        "name": "SW_INT_RAW",
        "address": 1343406080,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_SW_INT_RAW",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343406084": {
        "name": "SW_INT_ST",
        "address": 1343406084,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_SW_INT_ST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343406088": {
        "name": "SW_INT_ENA",
        "address": 1343406088,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_SW_INT_ENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343406092": {
        "name": "SW_INT_CLR",
        "address": 1343406092,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_SW_INT_CLR",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343406096": {
        "name": "STATUS",
        "address": 1343406096,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_HUK_INTR_ST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SYSREG_INTR_ST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_SW_INTR_ST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_EFUSE_INTR_ST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_UART_INTR_ST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_TSENS_INTR_ST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_TOUCH_INTR_ST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_SPI_INTR_ST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_I2S_INTR_ST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_I2C_INTR_ST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_GPIO_INTR_ST",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_ADC_INTR_ST",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "ANAPERI_INTR_ST",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "PMU_REG_1_INTR_ST",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "PMU_REG_0_INTR_ST",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "MB_LP_INTR_ST",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "MB_HP_INTR_ST",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_TIMER_REG_1_INTR_ST",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_TIMER_REG_0_INTR_ST",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_WDT_INTR_ST",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_RTC_INTR_ST",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_INTR_ST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343407100": {
        "name": "DATE",
        "address": 1343407100,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "CLK_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343356928": {
        "name": "CLK_EN",
        "address": 1343356928,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "CK_EN_RNG",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "CK_EN_LP_TSENS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "CK_EN_LP_PMS",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "CK_EN_LP_EFUSE",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "CK_EN_LP_IOMUX",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "CK_EN_LP_TOUCH",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "CK_EN_LP_SPI",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "CK_EN_LP_ADC",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "CK_EN_LP_I2S_TX",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "CK_EN_LP_I2S_RX",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "CK_EN_LP_I2S",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "CK_EN_LP_I2CMST",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "CK_EN_LP_I2C",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "CK_EN_LP_UART",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "CK_EN_LP_INTR",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "CK_EN_LP_CORE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "write 1 to force on lp_core clk"
            }
        ]
    },
    "1343356932": {
        "name": "CORE_CLK_SEL",
        "address": 1343356932,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_I2S_TX_CLK_SEL",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "need_des"
            },
            {
                "name": "LP_I2S_RX_CLK_SEL",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "need_des"
            },
            {
                "name": "LP_I2C_CLK_SEL",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "need_des"
            },
            {
                "name": "LP_UART_CLK_SEL",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "need_des"
            }
        ]
    },
    "1343356936": {
        "name": "RESET_EN",
        "address": 1343356936,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "RST_EN_LP_TSENS",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "RST_EN_LP_PMS",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "RST_EN_LP_EFUSE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "RST_EN_LP_IOMUX",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "RST_EN_LP_TOUCH",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "RST_EN_LP_SPI",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "RST_EN_LP_ADC",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "RST_EN_LP_I2S",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "RST_EN_LP_I2CMST",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "RST_EN_LP_I2C",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "RST_EN_LP_UART",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "RST_EN_LP_INTR",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "RST_EN_LP_ROM",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "RST_EN_LP_CORE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343356940": {
        "name": "CPU",
        "address": 1343356940,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LPCORE_DBGM_UNAVAILABLE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343356968": {
        "name": "MEM_CTRL",
        "address": 1343356968,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_UART_WAKEUP_FLAG_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_UART_WAKEUP_FLAG",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_UART_WAKEUP_EN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_UART_MEM_FORCE_PD",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_UART_MEM_FORCE_PU",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343356972": {
        "name": "ADC_CTRL",
        "address": 1343356972,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "SAR2_CLK_FORCE_ON",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SAR1_CLK_FORCE_ON",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LPADC_FUNC_DIV_NUM",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "need_des"
            },
            {
                "name": "LPADC_SAR2_DIV_NUM",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "need_des"
            },
            {
                "name": "LPADC_SAR1_DIV_NUM",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "need_des"
            }
        ]
    },
    "1343356976": {
        "name": "LP_I2S_RXCLK_DIV_NUM",
        "address": 1343356976,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_I2S_RX_CLKM_DIV_NUM",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "need_des"
            }
        ]
    },
    "1343356980": {
        "name": "LP_I2S_RXCLK_DIV_XYZ",
        "address": 1343356980,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_I2S_RX_CLKM_DIV_YN1",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_I2S_RX_CLKM_DIV_Z",
                "bitOffset": 5,
                "bitWidth": 9,
                "desc": "need_des"
            },
            {
                "name": "LP_I2S_RX_CLKM_DIV_Y",
                "bitOffset": 14,
                "bitWidth": 9,
                "desc": "need_des"
            },
            {
                "name": "LP_I2S_RX_CLKM_DIV_X",
                "bitOffset": 23,
                "bitWidth": 9,
                "desc": "need_des"
            }
        ]
    },
    "1343356984": {
        "name": "LP_I2S_TXCLK_DIV_NUM",
        "address": 1343356984,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_I2S_TX_CLKM_DIV_NUM",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "need_des"
            }
        ]
    },
    "1343356988": {
        "name": "LP_I2S_TXCLK_DIV_XYZ",
        "address": 1343356988,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_I2S_TX_CLKM_DIV_YN1",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_I2S_TX_CLKM_DIV_Z",
                "bitOffset": 5,
                "bitWidth": 9,
                "desc": "need_des"
            },
            {
                "name": "LP_I2S_TX_CLKM_DIV_Y",
                "bitOffset": 14,
                "bitWidth": 9,
                "desc": "need_des"
            },
            {
                "name": "LP_I2S_TX_CLKM_DIV_X",
                "bitOffset": 23,
                "bitWidth": 9,
                "desc": "need_des"
            }
        ]
    },
    "1343357948": {
        "name": "DATE",
        "address": 1343357948,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "CLK_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343291392": {
        "name": "LP_SYS_VER_DATE",
        "address": 1343291392,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "VER_DATE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343291396": {
        "name": "CLK_SEL_CTRL",
        "address": 1343291396,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "ENA_SW_SEL_SYS_CLK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "reserved"
            },
            {
                "name": "SW_SYS_CLK_SRC_SEL",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "reserved"
            }
        ]
    },
    "1343291400": {
        "name": "SYS_CTRL",
        "address": 1343291400,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_CORE_DISABLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "lp cpu disable"
            },
            {
                "name": "SYS_SW_RST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "digital system software reset bit"
            },
            {
                "name": "FORCE_DOWNLOAD_BOOT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "DIG_FIB",
                "bitOffset": 3,
                "bitWidth": 8,
                "desc": "need_des"
            },
            {
                "name": "IO_MUX_RESET_DISABLE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "reset disable bit for LP IOMUX"
            },
            {
                "name": "ANA_FIB",
                "bitOffset": 14,
                "bitWidth": 7,
                "desc": "need_des"
            },
            {
                "name": "LP_FIB_SEL",
                "bitOffset": 21,
                "bitWidth": 8,
                "desc": "need_des"
            },
            {
                "name": "LP_CORE_ETM_WAKEUP_FLAG_CLR",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_CORE_ETM_WAKEUP_FLAG",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SYSTIMER_STALL_SEL",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "0: use systimer_stall signal from hp_core0, 1: use systimer_stall signal from hp_core1"
            }
        ]
    },
    "1343291404": {
        "name": "LP_CLK_CTRL",
        "address": 1343291404,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_FOSC_HP_CKEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "reserved"
            }
        ]
    },
    "1343291408": {
        "name": "LP_RST_CTRL",
        "address": 1343291408,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "ANA_RST_BYPASS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "analog source reset bypass : wdt,brown out,super wdt,glitch"
            },
            {
                "name": "SYS_RST_BYPASS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "system source reset bypass : software reset,hp wdt,lp wdt,efuse"
            },
            {
                "name": "EFUSE_FORCE_NORST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "efuse force no reset control"
            }
        ]
    },
    "1343291416": {
        "name": "LP_CORE_BOOT_ADDR",
        "address": 1343291416,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_CPU_BOOT_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343291420": {
        "name": "EXT_WAKEUP1",
        "address": 1343291420,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "SEL",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Bitmap to select RTC pads for ext wakeup1"
            },
            {
                "name": "STATUS_CLR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "clear ext wakeup1 status"
            }
        ]
    },
    "1343291424": {
        "name": "EXT_WAKEUP1_STATUS",
        "address": 1343291424,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "EXT_WAKEUP1_STATUS",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "ext wakeup1 status"
            }
        ]
    },
    "1343291428": {
        "name": "LP_TCM_PWR_CTRL",
        "address": 1343291428,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_TCM_ROM_CLK_FORCE_ON",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_TCM_RAM_CLK_FORCE_ON",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343291432": {
        "name": "BOOT_ADDR_HP_LP",
        "address": 1343291432,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "BOOT_ADDR_HP_LP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343291436": {
        "name": "LP_STORE0",
        "address": 1343291436,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_SCRATCH0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343291440": {
        "name": "LP_STORE1",
        "address": 1343291440,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_SCRATCH1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343291444": {
        "name": "LP_STORE2",
        "address": 1343291444,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_SCRATCH2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343291448": {
        "name": "LP_STORE3",
        "address": 1343291448,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_SCRATCH3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343291452": {
        "name": "LP_STORE4",
        "address": 1343291452,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_SCRATCH4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343291456": {
        "name": "LP_STORE5",
        "address": 1343291456,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_SCRATCH5",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343291460": {
        "name": "LP_STORE6",
        "address": 1343291460,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_SCRATCH6",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343291464": {
        "name": "LP_STORE7",
        "address": 1343291464,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_SCRATCH7",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343291468": {
        "name": "LP_STORE8",
        "address": 1343291468,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_SCRATCH8",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343291472": {
        "name": "LP_STORE9",
        "address": 1343291472,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_SCRATCH9",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343291476": {
        "name": "LP_STORE10",
        "address": 1343291476,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_SCRATCH10",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343291480": {
        "name": "LP_STORE11",
        "address": 1343291480,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_SCRATCH11",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343291484": {
        "name": "LP_STORE12",
        "address": 1343291484,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_SCRATCH12",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343291488": {
        "name": "LP_STORE13",
        "address": 1343291488,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_SCRATCH13",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343291492": {
        "name": "LP_STORE14",
        "address": 1343291492,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_SCRATCH14",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343291496": {
        "name": "LP_STORE15",
        "address": 1343291496,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_SCRATCH15",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343291500": {
        "name": "LP_PROBEA_CTRL",
        "address": 1343291500,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "PROBE_A_MOD_SEL",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "need_des"
            },
            {
                "name": "PROBE_A_TOP_SEL",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "need_des"
            },
            {
                "name": "PROBE_L_SEL",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "need_des"
            },
            {
                "name": "PROBE_H_SEL",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "need_des"
            },
            {
                "name": "PROBE_GLOBAL_EN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343291504": {
        "name": "LP_PROBEB_CTRL",
        "address": 1343291504,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "PROBE_B_MOD_SEL",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "need_des"
            },
            {
                "name": "PROBE_B_TOP_SEL",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "need_des"
            },
            {
                "name": "PROBE_B_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343291508": {
        "name": "LP_PROBE_OUT",
        "address": 1343291508,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "PROBE_TOP_OUT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343291548": {
        "name": "F2S_APB_BRG_CNTL",
        "address": 1343291548,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "F2S_APB_POSTW_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "reserved"
            }
        ]
    },
    "1343291648": {
        "name": "USB_CTRL",
        "address": 1343291648,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "SW_HW_USB_PHY_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SW_USB_PHY_SEL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "USBOTG20_WAKEUP_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "clear usb wakeup to PMU."
            },
            {
                "name": "USBOTG20_IN_SUSPEND",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "indicate usb otg2.0 is in suspend state."
            }
        ]
    },
    "1343291660": {
        "name": "ANA_XPD_PAD_GROUP",
        "address": 1343291660,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "ANA_REG_XPD_PAD_GROUP",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Set 1 to power up pad group"
            }
        ]
    },
    "1343291664": {
        "name": "LP_TCM_RAM_RDN_ECO_CS",
        "address": 1343291664,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_TCM_RAM_RDN_ECO_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_TCM_RAM_RDN_ECO_RESULT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343291668": {
        "name": "LP_TCM_RAM_RDN_ECO_LOW",
        "address": 1343291668,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_TCM_RAM_RDN_ECO_LOW",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343291672": {
        "name": "LP_TCM_RAM_RDN_ECO_HIGH",
        "address": 1343291672,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_TCM_RAM_RDN_ECO_HIGH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343291676": {
        "name": "LP_TCM_ROM_RDN_ECO_CS",
        "address": 1343291676,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_TCM_ROM_RDN_ECO_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_TCM_ROM_RDN_ECO_RESULT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343291680": {
        "name": "LP_TCM_ROM_RDN_ECO_LOW",
        "address": 1343291680,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_TCM_ROM_RDN_ECO_LOW",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343291684": {
        "name": "LP_TCM_ROM_RDN_ECO_HIGH",
        "address": 1343291684,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_TCM_ROM_RDN_ECO_HIGH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343291696": {
        "name": "HP_ROOT_CLK_CTRL",
        "address": 1343291696,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "CPU_CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "clock gate enable for hp cpu root 400M clk"
            },
            {
                "name": "SYS_CLK_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "clock gate enable for hp sys root 480M clk"
            }
        ]
    },
    "1343291704": {
        "name": "LP_PMU_RDN_ECO_LOW",
        "address": 1343291704,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "PMU_RDN_ECO_LOW",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343291708": {
        "name": "LP_PMU_RDN_ECO_HIGH",
        "address": 1343291708,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "PMU_RDN_ECO_HIGH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343291720": {
        "name": "PAD_COMP0",
        "address": 1343291720,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "DREF_COMP0",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "pad comp dref"
            },
            {
                "name": "MODE_COMP0",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "pad comp mode"
            },
            {
                "name": "XPD_COMP0",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "pad comp xpd"
            }
        ]
    },
    "1343291724": {
        "name": "PAD_COMP1",
        "address": 1343291724,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "DREF_COMP1",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "pad comp dref"
            },
            {
                "name": "MODE_COMP1",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "pad comp mode"
            },
            {
                "name": "XPD_COMP1",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "pad comp xpd"
            }
        ]
    },
    "1343291732": {
        "name": "BACKUP_DMA_CFG0",
        "address": 1343291732,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "BURST_LIMIT_AON",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "need_des"
            },
            {
                "name": "READ_INTERVAL_AON",
                "bitOffset": 5,
                "bitWidth": 7,
                "desc": "need_des"
            },
            {
                "name": "LINK_BACKUP_TOUT_THRES_AON",
                "bitOffset": 12,
                "bitWidth": 10,
                "desc": "need_des"
            },
            {
                "name": "LINK_TOUT_THRES_AON",
                "bitOffset": 22,
                "bitWidth": 10,
                "desc": "need_des"
            }
        ]
    },
    "1343291736": {
        "name": "BACKUP_DMA_CFG1",
        "address": 1343291736,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "AON_BYPASS",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343291740": {
        "name": "BACKUP_DMA_CFG2",
        "address": 1343291740,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LINK_ADDR_AON",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343291748": {
        "name": "BOOT_ADDR_HP_CORE1",
        "address": 1343291748,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "BOOT_ADDR_HP_CORE1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343291752": {
        "name": "LP_ADDRHOLE_ADDR",
        "address": 1343291752,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ADDRHOLE_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343291756": {
        "name": "LP_ADDRHOLE_INFO",
        "address": 1343291756,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ADDRHOLE_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "master id: 5'h0: hp core0, 5'h1:hp core1, 5'h2:lp core, 5'h3:usb otg11, 5'h4: regdma, 5'h5: gmac, 5'h5 sdmmc, 5'h7: usbotg20, 5'h8: trace0, 5'h9: trace1, 5'ha tcm monitor, 5'hb: l2mem monitor. 5'h10~5'h1f: ahb pdma."
            },
            {
                "name": "LP_ADDRHOLE_WR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "1:write trans, 0: read trans."
            },
            {
                "name": "LP_ADDRHOLE_SECURE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "1: illegal address access, 0: access without permission"
            }
        ]
    },
    "1343291760": {
        "name": "INT_RAW",
        "address": 1343291760,
        "size": 32,
        "access": "",
        "desc": "raw interrupt register",
        "fields": [
            {
                "name": "LP_ADDRHOLE_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "the raw interrupt status of lp addrhole(for lp peri  and lp ram tee apm, and lp matrix default slave)"
            },
            {
                "name": "IDBUS_ADDRHOLE_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "the raw interrupt status of idbus addrhole(only for lp cpu ibus and dbus)"
            },
            {
                "name": "LP_CORE_AHB_TIMEOUT_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "the raw interrupt status of lp core ahb bus timeout"
            },
            {
                "name": "LP_CORE_IBUS_TIMEOUT_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "the raw interrupt status of lp core  ibus timeout"
            },
            {
                "name": "LP_CORE_DBUS_TIMEOUT_INT_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "the raw interrupt status of lp core  dbus timeout"
            },
            {
                "name": "ETM_TASK_ULP_INT_RAW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "the raw interrupt status of etm task ulp"
            },
            {
                "name": "SLOW_CLK_TICK_INT_RAW",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "the raw interrupt status of slow_clk_tick"
            }
        ]
    },
    "1343291764": {
        "name": "INT_ST",
        "address": 1343291764,
        "size": 32,
        "access": "",
        "desc": "masked interrupt register",
        "fields": [
            {
                "name": "LP_ADDRHOLE_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "the masked interrupt status of lp addrhole (for lp peri  and lp ram tee apm, and lp matrix default slave)"
            },
            {
                "name": "IDBUS_ADDRHOLE_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "the masked interrupt status of idbus addrhole(only for lp cpu ibus and dbus)"
            },
            {
                "name": "LP_CORE_AHB_TIMEOUT_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "the masked interrupt status of lp core ahb bus timeout"
            },
            {
                "name": "LP_CORE_IBUS_TIMEOUT_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "the masked interrupt status of lp core  ibus timeout"
            },
            {
                "name": "LP_CORE_DBUS_TIMEOUT_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "the masked interrupt status of lp core  dbus timeout"
            },
            {
                "name": "ETM_TASK_ULP_INT_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "the masked interrupt status of etm task ulp"
            },
            {
                "name": "SLOW_CLK_TICK_INT_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "the masked interrupt status of slow_clk_tick"
            }
        ]
    },
    "1343291768": {
        "name": "INT_ENA",
        "address": 1343291768,
        "size": 32,
        "access": "",
        "desc": "masked interrupt register",
        "fields": [
            {
                "name": "LP_ADDRHOLE_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Write 1 to enable lp addrhole int"
            },
            {
                "name": "IDBUS_ADDRHOLE_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Write 1 to enable idbus addrhole int"
            },
            {
                "name": "LP_CORE_AHB_TIMEOUT_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Write 1 to enable lp_core_ahb_timeout int"
            },
            {
                "name": "LP_CORE_IBUS_TIMEOUT_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Write 1 to enable lp_core_ibus_timeout int"
            },
            {
                "name": "LP_CORE_DBUS_TIMEOUT_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Write 1 to enable lp_core_dbus_timeout int"
            },
            {
                "name": "ETM_TASK_ULP_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Write 1 to enable etm task ulp int"
            },
            {
                "name": "SLOW_CLK_TICK_INT_ENA",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Write 1 to enable slow_clk_tick int"
            }
        ]
    },
    "1343291772": {
        "name": "INT_CLR",
        "address": 1343291772,
        "size": 32,
        "access": "",
        "desc": "interrupt clear register",
        "fields": [
            {
                "name": "LP_ADDRHOLE_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "write 1 to clear lp addrhole int"
            },
            {
                "name": "IDBUS_ADDRHOLE_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "write 1 to clear idbus addrhole int"
            },
            {
                "name": "LP_CORE_AHB_TIMEOUT_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Write 1 to clear lp_core_ahb_timeout int"
            },
            {
                "name": "LP_CORE_IBUS_TIMEOUT_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Write 1 to clear lp_core_ibus_timeout int"
            },
            {
                "name": "LP_CORE_DBUS_TIMEOUT_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Write 1 to clear lp_core_dbus_timeout int"
            },
            {
                "name": "ETM_TASK_ULP_INT_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Write 1 to clear etm tasl ulp int"
            },
            {
                "name": "SLOW_CLK_TICK_INT_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Write 1 to clear slow_clk_tick int"
            }
        ]
    },
    "1343291776": {
        "name": "HP_MEM_AUX_CTRL",
        "address": 1343291776,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "HP_MEM_AUX_CTRL",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343291780": {
        "name": "LP_MEM_AUX_CTRL",
        "address": 1343291780,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_MEM_AUX_CTRL",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343291784": {
        "name": "HP_ROM_AUX_CTRL",
        "address": 1343291784,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "HP_ROM_AUX_CTRL",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343291788": {
        "name": "LP_ROM_AUX_CTRL",
        "address": 1343291788,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ROM_AUX_CTRL",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343291792": {
        "name": "LP_CPU_DBG_PC",
        "address": 1343291792,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_CPU_DBG_PC",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343291796": {
        "name": "LP_CPU_EXC_PC",
        "address": 1343291796,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_CPU_EXC_PC",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343291800": {
        "name": "IDBUS_ADDRHOLE_ADDR",
        "address": 1343291800,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "IDBUS_ADDRHOLE_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343291804": {
        "name": "IDBUS_ADDRHOLE_INFO",
        "address": 1343291804,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "IDBUS_ADDRHOLE_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "need_des"
            },
            {
                "name": "IDBUS_ADDRHOLE_WR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "IDBUS_ADDRHOLE_SECURE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343291808": {
        "name": "HP_POR_RST_BYPASS_CTRL",
        "address": 1343291808,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "HP_PO_CNNT_RSTN_BYPASS_CTRL",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "[15] 1'b1: po_cnnt_rstn bypass sys_sw_rstn\n[14] 1'b1: po_cnnt_rstn bypass hp_wdt_sys_rstn\n[13] 1'b1: po_cnnt_rstn bypass hp_cpu_intrusion_rstn\n[12] 1'b1: po_cnnt_rstn bypass hp_sdio_sys_rstn\n[11] 1'b1: po_cnnt_rstn bypass usb_jtag_chip_rst\n[10] 1'b1: po_cnnt_rstn bypass usb_uart_chip_rst\n[9] 1'b1: po_cnnt_rstn bypass lp_wdt_hp_sys_rstn\n[8] 1'b1: po_cnnt_rstn bypass efuse_err_rstn"
            },
            {
                "name": "HP_PO_RSTN_BYPASS_CTRL",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "[31] 1'b1: po_rstn bypass sys_sw_rstn\n[30] 1'b1: po_rstn bypass hp_wdt_sys_rstn\n[29] 1'b1: po_rstn bypass hp_cpu_intrusion_rstn\n[28] 1'b1: po_rstn bypass hp_sdio_sys_rstn\n[27] 1'b1: po_rstn bypass usb_jtag_chip_rst\n[26] 1'b1: po_rstn bypass usb_uart_chip_rst\n[25] 1'b1: po_rstn bypass lp_wdt_hp_sys_rstn\n[24] 1'b1: po_rstn bypass efuse_err_rstn"
            }
        ]
    },
    "1343291812": {
        "name": "RNG_DATA",
        "address": 1343291812,
        "size": 32,
        "access": "",
        "desc": "rng data register",
        "fields": [
            {
                "name": "RND_DATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "result of rng output"
            }
        ]
    },
    "1343291824": {
        "name": "LP_CORE_AHB_TIMEOUT",
        "address": 1343291824,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "set this field to 1 to enable lp core ahb timeout handle"
            },
            {
                "name": "THRES",
                "bitOffset": 1,
                "bitWidth": 16,
                "desc": "This field used to set lp core ahb bus timeout  threshold"
            },
            {
                "name": "LP2HP_AHB_TIMEOUT_EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "set this field to 1 to enable lp2hp ahb timeout handle"
            },
            {
                "name": "LP2HP_AHB_TIMEOUT_THRES",
                "bitOffset": 18,
                "bitWidth": 5,
                "desc": "This field used to set lp2hp ahb bus timeout  threshold"
            }
        ]
    },
    "1343291828": {
        "name": "LP_CORE_IBUS_TIMEOUT",
        "address": 1343291828,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "set this field to 1 to enable lp core ibus timeout handle"
            },
            {
                "name": "THRES",
                "bitOffset": 1,
                "bitWidth": 16,
                "desc": "This field used to set lp core ibus timeout  threshold"
            }
        ]
    },
    "1343291832": {
        "name": "LP_CORE_DBUS_TIMEOUT",
        "address": 1343291832,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "set this field to 1 to enable lp core dbus timeout handle"
            },
            {
                "name": "THRES",
                "bitOffset": 1,
                "bitWidth": 16,
                "desc": "This field used to set lp core dbus timeout  threshold"
            }
        ]
    },
    "1343291836": {
        "name": "LP_CORE_ERR_RESP_DIS",
        "address": 1343291836,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_CORE_ERR_RESP_DIS",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Set bit0 to disable ibus err resp;Set bit1 to disable dbus err resp; Set bit 2 to disable ahb err resp."
            }
        ]
    },
    "1343291840": {
        "name": "RNG_CFG",
        "address": 1343291840,
        "size": 32,
        "access": "",
        "desc": "rng cfg register",
        "fields": [
            {
                "name": "RNG_TIMER_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "enable rng timer"
            },
            {
                "name": "RNG_TIMER_PSCALE",
                "bitOffset": 1,
                "bitWidth": 8,
                "desc": "configure ng timer pscale"
            },
            {
                "name": "RNG_SAR_ENABLE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "enable rng_saradc"
            },
            {
                "name": "RNG_SAR_DATA",
                "bitOffset": 16,
                "bitWidth": 13,
                "desc": "debug rng sar sample cnt"
            }
        ]
    },
    "1343303680": {
        "name": "LP_ANA_BOD_MODE0_CNTL",
        "address": 1343303680,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_BOD_MODE0_CLOSE_FLASH_ENA",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_BOD_MODE0_PD_RF_ENA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_BOD_MODE0_INTR_WAIT",
                "bitOffset": 8,
                "bitWidth": 10,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_BOD_MODE0_RESET_WAIT",
                "bitOffset": 18,
                "bitWidth": 10,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_BOD_MODE0_CNT_CLR",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_BOD_MODE0_INTR_ENA",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_BOD_MODE0_RESET_SEL",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_BOD_MODE0_RESET_ENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343303684": {
        "name": "LP_ANA_BOD_MODE1_CNTL",
        "address": 1343303684,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_BOD_MODE1_RESET_ENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343303688": {
        "name": "LP_ANA_VDD_SOURCE_CNTL",
        "address": 1343303688,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_DETMODE_SEL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_VGOOD_EVENT_RECORD",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_VBAT_EVENT_RECORD_CLR",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_BOD_SOURCE_ENA",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "need_des"
            }
        ]
    },
    "1343303692": {
        "name": "LP_ANA_VDDBAT_BOD_CNTL",
        "address": 1343303692,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_VDDBAT_UNDERVOLTAGE_FLAG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_VDDBAT_CHARGER",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_VDDBAT_CNT_CLR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_VDDBAT_UPVOLTAGE_TARGET",
                "bitOffset": 12,
                "bitWidth": 10,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_VDDBAT_UNDERVOLTAGE_TARGET",
                "bitOffset": 22,
                "bitWidth": 10,
                "desc": "need_des"
            }
        ]
    },
    "1343303696": {
        "name": "LP_ANA_VDDBAT_CHARGE_CNTL",
        "address": 1343303696,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_VDDBAT_CHARGE_UNDERVOLTAGE_FLAG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_VDDBAT_CHARGE_CHARGER",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_VDDBAT_CHARGE_CNT_CLR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_VDDBAT_CHARGE_UPVOLTAGE_TARGET",
                "bitOffset": 12,
                "bitWidth": 10,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_VDDBAT_CHARGE_UNDERVOLTAGE_TARGET",
                "bitOffset": 22,
                "bitWidth": 10,
                "desc": "need_des"
            }
        ]
    },
    "1343303700": {
        "name": "LP_ANA_CK_GLITCH_CNTL",
        "address": 1343303700,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_CK_GLITCH_RESET_ENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343303704": {
        "name": "LP_ANA_PG_GLITCH_CNTL",
        "address": 1343303704,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_POWER_GLITCH_RESET_ENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343303708": {
        "name": "LP_ANA_FIB_ENABLE",
        "address": 1343303708,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_ANA_FIB_ENA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343303712": {
        "name": "LP_ANA_INT_RAW",
        "address": 1343303712,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_VDDBAT_CHARGE_UPVOLTAGE_INT_RAW",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_VDDBAT_CHARGE_UNDERVOLTAGE_INT_RAW",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_VDDBAT_UPVOLTAGE_INT_RAW",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_VDDBAT_UNDERVOLTAGE_INT_RAW",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_BOD_MODE0_INT_RAW",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343303716": {
        "name": "LP_ANA_INT_ST",
        "address": 1343303716,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_VDDBAT_CHARGE_UPVOLTAGE_INT_ST",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_VDDBAT_CHARGE_UNDERVOLTAGE_INT_ST",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_VDDBAT_UPVOLTAGE_INT_ST",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_VDDBAT_UNDERVOLTAGE_INT_ST",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_BOD_MODE0_INT_ST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343303720": {
        "name": "LP_ANA_INT_ENA",
        "address": 1343303720,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_VDDBAT_CHARGE_UPVOLTAGE_INT_ENA",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_VDDBAT_CHARGE_UNDERVOLTAGE_INT_ENA",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_VDDBAT_UPVOLTAGE_INT_ENA",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_VDDBAT_UNDERVOLTAGE_INT_ENA",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_BOD_MODE0_INT_ENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343303724": {
        "name": "LP_ANA_INT_CLR",
        "address": 1343303724,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_VDDBAT_CHARGE_UPVOLTAGE_INT_CLR",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_VDDBAT_CHARGE_UNDERVOLTAGE_INT_CLR",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_VDDBAT_UPVOLTAGE_INT_CLR",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_VDDBAT_UNDERVOLTAGE_INT_CLR",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_BOD_MODE0_INT_CLR",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343303728": {
        "name": "LP_ANA_LP_INT_RAW",
        "address": 1343303728,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_BOD_MODE0_LP_INT_RAW",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343303732": {
        "name": "LP_ANA_LP_INT_ST",
        "address": 1343303732,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_BOD_MODE0_LP_INT_ST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343303736": {
        "name": "LP_ANA_LP_INT_ENA",
        "address": 1343303736,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_BOD_MODE0_LP_INT_ENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343303740": {
        "name": "LP_ANA_LP_INT_CLR",
        "address": 1343303740,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_BOD_MODE0_LP_INT_CLR",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343303932": {
        "name": "LP_ANA_TOUCH_APPROACH_WORK_MEAS_NUM",
        "address": 1343303932,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_APPROACH_MEAS_NUM2",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_APPROACH_MEAS_NUM1",
                "bitOffset": 10,
                "bitWidth": 10,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_APPROACH_MEAS_NUM0",
                "bitOffset": 20,
                "bitWidth": 10,
                "desc": "need_des"
            }
        ]
    },
    "1343303936": {
        "name": "LP_ANA_TOUCH_SCAN_CTRL1",
        "address": 1343303936,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_SHIELD_PAD_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_INACTIVE_CONNECTION",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_SCAN_PAD_MAP",
                "bitOffset": 2,
                "bitWidth": 15,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_XPD_WAIT",
                "bitOffset": 17,
                "bitWidth": 15,
                "desc": "need_des"
            }
        ]
    },
    "1343303940": {
        "name": "LP_ANA_TOUCH_SCAN_CTRL2",
        "address": 1343303940,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_TIMEOUT_NUM",
                "bitOffset": 6,
                "bitWidth": 16,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_TIMEOUT_EN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_OUT_RING",
                "bitOffset": 23,
                "bitWidth": 4,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_FREQ_SCAN_EN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_FREQ_SCAN_CNT_LIMIT",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "need_des"
            }
        ]
    },
    "1343303944": {
        "name": "LP_ANA_TOUCH_WORK",
        "address": 1343303944,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_DIV_NUM2",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_DIV_NUM1",
                "bitOffset": 19,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_DIV_NUM0",
                "bitOffset": 22,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_OUT_SEL",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_OUT_RESET",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_OUT_GATE",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343303948": {
        "name": "LP_ANA_TOUCH_WORK_MEAS_NUM",
        "address": 1343303948,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_MEAS_NUM2",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_MEAS_NUM1",
                "bitOffset": 10,
                "bitWidth": 10,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_MEAS_NUM0",
                "bitOffset": 20,
                "bitWidth": 10,
                "desc": "need_des"
            }
        ]
    },
    "1343303952": {
        "name": "LP_ANA_TOUCH_FILTER1",
        "address": 1343303952,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_NEG_NOISE_DISUPDATE_BASELINE_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "LP_ANA_TOUCH_HYSTERESIS",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_NEG_NOISE_THRES",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_NOISE_THRES",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_SMOOTH_LVL",
                "bitOffset": 7,
                "bitWidth": 2,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_JITTER_STEP",
                "bitOffset": 9,
                "bitWidth": 4,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_FILTER_MODE",
                "bitOffset": 13,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_FILTER_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_NEG_NOISE_LIMIT",
                "bitOffset": 17,
                "bitWidth": 4,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_APPROACH_LIMIT",
                "bitOffset": 21,
                "bitWidth": 8,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_DEBOUNCE_LIMIT",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "need_des"
            }
        ]
    },
    "1343303956": {
        "name": "LP_ANA_TOUCH_FILTER2",
        "address": 1343303956,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_OUTEN",
                "bitOffset": 15,
                "bitWidth": 15,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_BYPASS_NOISE_THRES",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_BYPASS_NEG_NOISE_THRES",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343303960": {
        "name": "LP_ANA_TOUCH_FILTER3",
        "address": 1343303960,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_BASELINE_SW",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_UPDATE_BASELINE_SW",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343303964": {
        "name": "LP_ANA_TOUCH_SLP0",
        "address": 1343303964,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_SLP_TH0",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_SLP_CHANNEL_CLR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_SLP_PAD",
                "bitOffset": 17,
                "bitWidth": 4,
                "desc": "need_des"
            }
        ]
    },
    "1343303968": {
        "name": "LP_ANA_TOUCH_SLP1",
        "address": 1343303968,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_SLP_TH2",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_SLP_TH1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "need_des"
            }
        ]
    },
    "1343303972": {
        "name": "LP_ANA_TOUCH_CLR",
        "address": 1343303972,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_CHANNEL_CLR",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_STATUS_CLR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343303976": {
        "name": "LP_ANA_TOUCH_APPROACH",
        "address": 1343303976,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "PAD0",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "need_des"
            },
            {
                "name": "PAD1",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "need_des"
            },
            {
                "name": "PAD2",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_SLP_APPROACH_EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343303980": {
        "name": "LP_ANA_TOUCH_FREQ0_SCAN_PARA",
        "address": 1343303980,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_FREQ0_DCAP_LPF",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_FREQ0_DRES_LPF",
                "bitOffset": 7,
                "bitWidth": 2,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_FREQ0_DRV_LS",
                "bitOffset": 9,
                "bitWidth": 4,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_FREQ0_DRV_HS",
                "bitOffset": 13,
                "bitWidth": 5,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_FREQ0_DBIAS",
                "bitOffset": 18,
                "bitWidth": 5,
                "desc": "need_des"
            }
        ]
    },
    "1343303984": {
        "name": "LP_ANA_TOUCH_FREQ1_SCAN_PARA",
        "address": 1343303984,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_FREQ1_DCAP_LPF",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_FREQ1_DRES_LPF",
                "bitOffset": 7,
                "bitWidth": 2,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_FREQ1_DRV_LS",
                "bitOffset": 9,
                "bitWidth": 4,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_FREQ1_DRV_HS",
                "bitOffset": 13,
                "bitWidth": 5,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_FREQ1_DBIAS",
                "bitOffset": 18,
                "bitWidth": 5,
                "desc": "need_des"
            }
        ]
    },
    "1343303988": {
        "name": "LP_ANA_TOUCH_FREQ2_SCAN_PARA",
        "address": 1343303988,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_FREQ2_DCAP_LPF",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_FREQ2_DRES_LPF",
                "bitOffset": 7,
                "bitWidth": 2,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_FREQ2_DRV_LS",
                "bitOffset": 9,
                "bitWidth": 4,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_FREQ2_DRV_HS",
                "bitOffset": 13,
                "bitWidth": 5,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_FREQ2_DBIAS",
                "bitOffset": 18,
                "bitWidth": 5,
                "desc": "need_des"
            }
        ]
    },
    "1343303992": {
        "name": "LP_ANA_TOUCH_ANA_PARA",
        "address": 1343303992,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_TOUCH_BUF_DRV",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_TOUCH_EN_CAL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_TOUCH_DCAP_CAL",
                "bitOffset": 4,
                "bitWidth": 7,
                "desc": "need_des"
            }
        ]
    },
    "1343303996": {
        "name": "LP_ANA_TOUCH_MUX0",
        "address": 1343303996,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_DATA_SEL",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_FREQ_SEL",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_BUFSEL",
                "bitOffset": 12,
                "bitWidth": 15,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_DONE_EN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_DONE_FORCE",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_FSM_EN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_START_EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_START_FORCE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343304000": {
        "name": "LP_ANA_TOUCH_MUX1",
        "address": 1343304000,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_START",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_TOUCH_XPD",
                "bitOffset": 15,
                "bitWidth": 15,
                "desc": "need_des"
            }
        ]
    },
    "1343304004": {
        "name": "LP_ANA_TOUCH_PAD0_TH0",
        "address": 1343304004,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_PAD0_TH0",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343304008": {
        "name": "LP_ANA_TOUCH_PAD0_TH1",
        "address": 1343304008,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_PAD0_TH1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343304012": {
        "name": "LP_ANA_TOUCH_PAD0_TH2",
        "address": 1343304012,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_PAD0_TH2",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343304016": {
        "name": "LP_ANA_TOUCH_PAD1_TH0",
        "address": 1343304016,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_PAD1_TH0",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343304020": {
        "name": "LP_ANA_TOUCH_PAD1_TH1",
        "address": 1343304020,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_PAD1_TH1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343304024": {
        "name": "LP_ANA_TOUCH_PAD1_TH2",
        "address": 1343304024,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_PAD1_TH2",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343304028": {
        "name": "LP_ANA_TOUCH_PAD2_TH0",
        "address": 1343304028,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_PAD2_TH0",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343304032": {
        "name": "LP_ANA_TOUCH_PAD2_TH1",
        "address": 1343304032,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_PAD2_TH1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343304036": {
        "name": "LP_ANA_TOUCH_PAD2_TH2",
        "address": 1343304036,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_PAD2_TH2",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343304040": {
        "name": "LP_ANA_TOUCH_PAD3_TH0",
        "address": 1343304040,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_PAD3_TH0",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343304044": {
        "name": "LP_ANA_TOUCH_PAD3_TH1",
        "address": 1343304044,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_PAD3_TH1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343304048": {
        "name": "LP_ANA_TOUCH_PAD3_TH2",
        "address": 1343304048,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_PAD3_TH2",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343304052": {
        "name": "LP_ANA_TOUCH_PAD4_TH0",
        "address": 1343304052,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_PAD4_TH0",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343304056": {
        "name": "LP_ANA_TOUCH_PAD4_TH1",
        "address": 1343304056,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_PAD4_TH1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343304060": {
        "name": "LP_ANA_TOUCH_PAD4_TH2",
        "address": 1343304060,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_PAD4_TH2",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343304064": {
        "name": "LP_ANA_TOUCH_PAD5_TH0",
        "address": 1343304064,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_PAD5_TH0",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343304068": {
        "name": "LP_ANA_TOUCH_PAD5_TH1",
        "address": 1343304068,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_PAD5_TH1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343304072": {
        "name": "LP_ANA_TOUCH_PAD5_TH2",
        "address": 1343304072,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_PAD5_TH2",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343304076": {
        "name": "LP_ANA_TOUCH_PAD6_TH0",
        "address": 1343304076,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_PAD6_TH0",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343304080": {
        "name": "LP_ANA_TOUCH_PAD6_TH1",
        "address": 1343304080,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_PAD6_TH1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343304084": {
        "name": "LP_ANA_TOUCH_PAD6_TH2",
        "address": 1343304084,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_PAD6_TH2",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343304088": {
        "name": "LP_ANA_TOUCH_PAD7_TH0",
        "address": 1343304088,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_PAD7_TH0",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343304092": {
        "name": "LP_ANA_TOUCH_PAD7_TH1",
        "address": 1343304092,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_PAD7_TH1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343304096": {
        "name": "LP_ANA_TOUCH_PAD7_TH2",
        "address": 1343304096,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_PAD7_TH2",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343304100": {
        "name": "LP_ANA_TOUCH_PAD8_TH0",
        "address": 1343304100,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_PAD8_TH0",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343304104": {
        "name": "LP_ANA_TOUCH_PAD8_TH1",
        "address": 1343304104,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_PAD8_TH1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343304108": {
        "name": "LP_ANA_TOUCH_PAD8_TH2",
        "address": 1343304108,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_PAD8_TH2",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343304112": {
        "name": "LP_ANA_TOUCH_PAD9_TH0",
        "address": 1343304112,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_PAD9_TH0",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343304116": {
        "name": "LP_ANA_TOUCH_PAD9_TH1",
        "address": 1343304116,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_PAD9_TH1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343304120": {
        "name": "LP_ANA_TOUCH_PAD9_TH2",
        "address": 1343304120,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_PAD9_TH2",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343304124": {
        "name": "LP_ANA_TOUCH_PAD10_TH0",
        "address": 1343304124,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_PAD10_TH0",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343304128": {
        "name": "LP_ANA_TOUCH_PAD10_TH1",
        "address": 1343304128,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_PAD10_TH1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343304132": {
        "name": "LP_ANA_TOUCH_PAD10_TH2",
        "address": 1343304132,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_PAD10_TH2",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343304136": {
        "name": "LP_ANA_TOUCH_PAD11_TH0",
        "address": 1343304136,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_PAD11_TH0",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343304140": {
        "name": "LP_ANA_TOUCH_PAD11_TH1",
        "address": 1343304140,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_PAD11_TH1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343304144": {
        "name": "LP_ANA_TOUCH_PAD11_TH2",
        "address": 1343304144,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_PAD11_TH2",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343304148": {
        "name": "LP_ANA_TOUCH_PAD12_TH0",
        "address": 1343304148,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_PAD12_TH0",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343304152": {
        "name": "LP_ANA_TOUCH_PAD12_TH1",
        "address": 1343304152,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_PAD12_TH1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343304156": {
        "name": "LP_ANA_TOUCH_PAD12_TH2",
        "address": 1343304156,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_PAD12_TH2",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343304160": {
        "name": "LP_ANA_TOUCH_PAD13_TH0",
        "address": 1343304160,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_PAD13_TH0",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343304164": {
        "name": "LP_ANA_TOUCH_PAD13_TH1",
        "address": 1343304164,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_PAD13_TH1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343304168": {
        "name": "LP_ANA_TOUCH_PAD13_TH2",
        "address": 1343304168,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_PAD13_TH2",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343304172": {
        "name": "LP_ANA_TOUCH_PAD14_TH0",
        "address": 1343304172,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_PAD14_TH0",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343304176": {
        "name": "LP_ANA_TOUCH_PAD14_TH1",
        "address": 1343304176,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_PAD14_TH1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343304180": {
        "name": "LP_ANA_TOUCH_PAD14_TH2",
        "address": 1343304180,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_TOUCH_PAD14_TH2",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343304700": {
        "name": "LP_ANA_DATE",
        "address": 1343304700,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_ANA_LP_ANA_DATE",
                "bitOffset": 0,
                "bitWidth": 31,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_CLK_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343295488": {
        "name": "LP_AONCLKRST_LP_CLK_CONF",
        "address": 1343295488,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_AONCLKRST_SLOW_CLK_SEL",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "need_des"
            },
            {
                "name": "LP_AONCLKRST_FAST_CLK_SEL",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "need_des"
            },
            {
                "name": "LP_AONCLKRST_LP_PERI_DIV_NUM",
                "bitOffset": 4,
                "bitWidth": 6,
                "desc": "need_des"
            },
            {
                "name": "LP_AONCLKRST_ANA_SEL_REF_PLL8M",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343295492": {
        "name": "LP_AONCLKRST_LP_CLK_PO_EN",
        "address": 1343295492,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_AONCLKRST_CLK_CORE_EFUSE_OEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_AONCLKRST_CLK_LP_BUS_OEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_AONCLKRST_CLK_AON_SLOW_OEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_AONCLKRST_CLK_AON_FAST_OEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_AONCLKRST_CLK_SLOW_OEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_AONCLKRST_CLK_FAST_OEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_AONCLKRST_CLK_FOSC_OEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_AONCLKRST_CLK_RC32K_OEN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_AONCLKRST_CLK_SXTAL_OEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_AONCLKRST_CLK_SOSC_OEN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "1'b1: probe sosc clk on\n1'b0: probe sosc clk off"
            }
        ]
    },
    "1343295496": {
        "name": "LP_AONCLKRST_LP_CLK_EN",
        "address": 1343295496,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_AONCLKRST_LP_RTC_XTAL_FORCE_ON",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_AONCLKRST_CK_EN_LP_RAM",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_AONCLKRST_ETM_EVENT_TICK_EN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_AONCLKRST_PLL8M_CLK_FORCE_ON",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_AONCLKRST_XTAL_CLK_FORCE_ON",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_AONCLKRST_FOSC_CLK_FORCE_ON",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343295500": {
        "name": "LP_AONCLKRST_LP_RST_EN",
        "address": 1343295500,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_AONCLKRST_RST_EN_LP_HUK",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_AONCLKRST_RST_EN_LP_ANAPERI",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_AONCLKRST_RST_EN_LP_WDT",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_AONCLKRST_RST_EN_LP_TIMER",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_AONCLKRST_RST_EN_LP_RTC",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_AONCLKRST_RST_EN_LP_MAILBOX",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_AONCLKRST_RST_EN_LP_AONEFUSEREG",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_AONCLKRST_RST_EN_LP_RAM",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343295504": {
        "name": "LP_AONCLKRST_RESET_CAUSE",
        "address": 1343295504,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_AONCLKRST_LPCORE_RESET_CAUSE",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "6'h1: POR reset\n6'h9: PMU LP PERI power down reset\n6'ha: PMU LP CPU reset\n6'hf: brown out reset\n6'h10: LP watchdog chip reset\n6'h12: super watch dog reset\n6'h13: glitch reset\n6'h14: software reset"
            },
            {
                "name": "LP_AONCLKRST_LPCORE_RESET_FLAG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_AONCLKRST_HPCORE0_RESET_CAUSE",
                "bitOffset": 7,
                "bitWidth": 6,
                "desc": "6'h1: POR reset\n6'h3: digital system software reset\n6'h5: PMU HP system power down reset\n6'h7: HP system reset from HP watchdog\n6'h9: HP system reset from LP watchdog\n6'hb: HP core reset from HP watchdog\n6'hc: HP core software reset\n6'hd: HP core reset from LP watchdog\n6'hf: brown out reset\n6'h10: LP watchdog chip reset\n6'h12: super watch dog reset\n6'h13: glitch reset\n6'h14: efuse crc error reset\n6'h16: HP usb jtag chip reset\n6'h17: HP usb uart chip reset\n6'h18: HP jtag reset\n6'h1a: HP core lockup"
            },
            {
                "name": "LP_AONCLKRST_HPCORE0_RESET_FLAG",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_AONCLKRST_HPCORE1_RESET_CAUSE",
                "bitOffset": 14,
                "bitWidth": 6,
                "desc": "6'h1: POR reset\n6'h3: digital system software reset\n6'h5: PMU HP system power down reset\n6'h7: HP system reset from HP watchdog\n6'h9: HP system reset from LP watchdog\n6'hb: HP core reset from HP watchdog\n6'hc: HP core software reset\n6'hd: HP core reset from LP watchdog\n6'hf: brown out reset\n6'h10: LP watchdog chip reset\n6'h12: super watch dog reset\n6'h13: glitch reset\n6'h14: efuse crc error reset\n6'h16: HP usb jtag chip reset\n6'h17: HP usb uart chip reset\n6'h18: HP jtag reset\n6'h1a: HP core lockup"
            },
            {
                "name": "LP_AONCLKRST_HPCORE1_RESET_FLAG",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_AONCLKRST_LPCORE_RESET_CAUSE_PMU_LP_CPU_MASK",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "1'b0: enable lpcore pmu_lp_cpu_reset reset_cause, 1'b1: disable lpcore pmu_lp_cpu_reset reset_cause"
            },
            {
                "name": "LP_AONCLKRST_LPCORE_RESET_CAUSE_CLR",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_AONCLKRST_LPCORE_RESET_FLAG_CLR",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_AONCLKRST_HPCORE0_RESET_CAUSE_CLR",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_AONCLKRST_HPCORE0_RESET_FLAG_CLR",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_AONCLKRST_HPCORE1_RESET_CAUSE_CLR",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_AONCLKRST_HPCORE1_RESET_FLAG_CLR",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343295508": {
        "name": "LP_AONCLKRST_HPCPU_RESET_CTRL0",
        "address": 1343295508,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_AONCLKRST_HPCORE0_LOCKUP_RESET_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "write 1 to enable hpcore0 lockup reset feature, write 0 to disable hpcore0 lockup reset feature"
            },
            {
                "name": "LP_AONCLKRST_LP_WDT_HPCORE0_RESET_LENGTH",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "LP_AONCLKRST_LP_WDT_HPCORE0_RESET_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "write 1 to enable lp_wdt reset hpcore0 feature, write 0 to disable lp_wdt reset hpcore0 feature"
            },
            {
                "name": "LP_AONCLKRST_HPCORE0_STALL_WAIT",
                "bitOffset": 5,
                "bitWidth": 7,
                "desc": "need_des"
            },
            {
                "name": "LP_AONCLKRST_HPCORE0_STALL_EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_AONCLKRST_HPCORE0_SW_RESET",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_AONCLKRST_HPCORE0_OCD_HALT_ON_RESET",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_AONCLKRST_HPCORE0_STAT_VECTOR_SEL",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "1'b1: boot from HP TCM ROM: 0x4FC00000\n1'b0: boot from LP TCM RAM:  0x50108000"
            },
            {
                "name": "LP_AONCLKRST_HPCORE1_LOCKUP_RESET_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "write 1 to enable hpcore1 lockup reset feature, write 0 to disable hpcore1 lockup reset feature"
            },
            {
                "name": "LP_AONCLKRST_LP_WDT_HPCORE1_RESET_LENGTH",
                "bitOffset": 17,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "LP_AONCLKRST_LP_WDT_HPCORE1_RESET_EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "write 1 to enable lp_wdt reset hpcore1 feature, write 0 to disable lp_wdt reset hpcore1 feature"
            },
            {
                "name": "LP_AONCLKRST_HPCORE1_STALL_WAIT",
                "bitOffset": 21,
                "bitWidth": 7,
                "desc": "need_des"
            },
            {
                "name": "LP_AONCLKRST_HPCORE1_STALL_EN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_AONCLKRST_HPCORE1_SW_RESET",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_AONCLKRST_HPCORE1_OCD_HALT_ON_RESET",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_AONCLKRST_HPCORE1_STAT_VECTOR_SEL",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "1'b1: boot from HP TCM ROM: 0x4FC00000\n1'b0: boot from LP TCM RAM:  0x50108000"
            }
        ]
    },
    "1343295512": {
        "name": "LP_AONCLKRST_HPCPU_RESET_CTRL1",
        "address": 1343295512,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_AONCLKRST_HPCORE0_SW_STALL_CODE",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "HP core0 software stall when set to 8'h86"
            },
            {
                "name": "LP_AONCLKRST_HPCORE1_SW_STALL_CODE",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "HP core1 software stall when set to 8'h86"
            }
        ]
    },
    "1343295516": {
        "name": "LP_AONCLKRST_FOSC_CNTL",
        "address": 1343295516,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_AONCLKRST_FOSC_DFREQ",
                "bitOffset": 22,
                "bitWidth": 10,
                "desc": "need_des"
            }
        ]
    },
    "1343295520": {
        "name": "LP_AONCLKRST_RC32K_CNTL",
        "address": 1343295520,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_AONCLKRST_RC32K_DFREQ",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343295524": {
        "name": "LP_AONCLKRST_SOSC_CNTL",
        "address": 1343295524,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_AONCLKRST_SOSC_DFREQ",
                "bitOffset": 22,
                "bitWidth": 10,
                "desc": "need_des"
            }
        ]
    },
    "1343295528": {
        "name": "LP_AONCLKRST_CLK_TO_HP",
        "address": 1343295528,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_AONCLKRST_ICG_HP_XTAL32K",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "reserved"
            },
            {
                "name": "LP_AONCLKRST_ICG_HP_SOSC",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "reserved"
            },
            {
                "name": "LP_AONCLKRST_ICG_HP_OSC32K",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "reserved"
            },
            {
                "name": "LP_AONCLKRST_ICG_HP_FOSC",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "reserved"
            }
        ]
    },
    "1343295532": {
        "name": "LP_AONCLKRST_LPMEM_FORCE",
        "address": 1343295532,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_AONCLKRST_LPMEM_CLK_FORCE_ON",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "reserved"
            }
        ]
    },
    "1343295536": {
        "name": "LP_AONCLKRST_XTAL32K",
        "address": 1343295536,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_AONCLKRST_DRES_XTAL32K",
                "bitOffset": 22,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "LP_AONCLKRST_DGM_XTAL32K",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "LP_AONCLKRST_DBUF_XTAL32K",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_AONCLKRST_DAC_XTAL32K",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "need_des"
            }
        ]
    },
    "1343295540": {
        "name": "LP_AONCLKRST_MUX_HPSYS_RESET_BYPASS",
        "address": 1343295540,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_AONCLKRST_MUX_HPSYS_RESET_BYPASS",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "reserved"
            }
        ]
    },
    "1343295544": {
        "name": "LP_AONCLKRST_HPSYS_0_RESET_BYPASS",
        "address": 1343295544,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_AONCLKRST_HPSYS_0_RESET_BYPASS",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "reserved"
            }
        ]
    },
    "1343295548": {
        "name": "LP_AONCLKRST_HPSYS_APM_RESET_BYPASS",
        "address": 1343295548,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_AONCLKRST_HPSYS_APM_RESET_BYPASS",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "reserved"
            }
        ]
    },
    "1343295552": {
        "name": "LP_AONCLKRST_HP_CLK_CTRL",
        "address": 1343295552,
        "size": 32,
        "access": "",
        "desc": "HP Clock Control Register.",
        "fields": [
            {
                "name": "LP_AONCLKRST_HP_ROOT_CLK_SRC_SEL",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "HP SoC Root Clock Source Select. 2'd0: xtal_40m, 2'd1: cpll_400m, 2'd2: fosc_20m."
            },
            {
                "name": "LP_AONCLKRST_HP_ROOT_CLK_EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "HP SoC Root Clock Enable."
            },
            {
                "name": "LP_AONCLKRST_HP_PAD_PARLIO_TX_CLK_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "PARLIO TX Clock From Pad Enable."
            },
            {
                "name": "LP_AONCLKRST_HP_PAD_PARLIO_RX_CLK_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "PARLIO RX Clock From Pad Enable."
            },
            {
                "name": "LP_AONCLKRST_HP_PAD_UART4_SLP_CLK_EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "UART4 SLP Clock From Pad Enable."
            },
            {
                "name": "LP_AONCLKRST_HP_PAD_UART3_SLP_CLK_EN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "UART3 SLP Clock From Pad Enable."
            },
            {
                "name": "LP_AONCLKRST_HP_PAD_UART2_SLP_CLK_EN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "UART2 SLP Clock From Pad Enable."
            },
            {
                "name": "LP_AONCLKRST_HP_PAD_UART1_SLP_CLK_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "UART1 SLP Clock From Pad Enable."
            },
            {
                "name": "LP_AONCLKRST_HP_PAD_UART0_SLP_CLK_EN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "UART0 SLP Clock From Pad Enable."
            },
            {
                "name": "LP_AONCLKRST_HP_PAD_I2S2_MCLK_EN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "I2S2 MCLK Clock From Pad Enable."
            },
            {
                "name": "LP_AONCLKRST_HP_PAD_I2S1_MCLK_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "I2S1 MCLK Clock From Pad Enable."
            },
            {
                "name": "LP_AONCLKRST_HP_PAD_I2S0_MCLK_EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "I2S0 MCLK Clock From Pad Enable."
            },
            {
                "name": "LP_AONCLKRST_HP_PAD_EMAC_TX_CLK_EN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "EMAC RX Clock From Pad Enable."
            },
            {
                "name": "LP_AONCLKRST_HP_PAD_EMAC_RX_CLK_EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "EMAC TX Clock From Pad Enable."
            },
            {
                "name": "LP_AONCLKRST_HP_PAD_EMAC_TXRX_CLK_EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "EMAC TXRX Clock From Pad Enable."
            },
            {
                "name": "LP_AONCLKRST_HP_XTAL_32K_CLK_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "XTAL 32K Clock Enable."
            },
            {
                "name": "LP_AONCLKRST_HP_RC_32K_CLK_EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "RC 32K Clock Enable."
            },
            {
                "name": "LP_AONCLKRST_HP_SOSC_150K_CLK_EN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "SOSC 150K Clock Enable."
            },
            {
                "name": "LP_AONCLKRST_HP_PLL_8M_CLK_EN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "PLL 8M Clock Enable."
            },
            {
                "name": "LP_AONCLKRST_HP_AUDIO_PLL_CLK_EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "AUDIO PLL Clock Enable."
            },
            {
                "name": "LP_AONCLKRST_HP_SDIO_PLL2_CLK_EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "SDIO PLL2 Clock Enable."
            },
            {
                "name": "LP_AONCLKRST_HP_SDIO_PLL1_CLK_EN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "SDIO PLL1 Clock Enable."
            },
            {
                "name": "LP_AONCLKRST_HP_SDIO_PLL0_CLK_EN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "SDIO PLL0 Clock Enable."
            },
            {
                "name": "LP_AONCLKRST_HP_FOSC_20M_CLK_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "FOSC 20M Clock Enable."
            },
            {
                "name": "LP_AONCLKRST_HP_XTAL_40M_CLK_EN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "XTAL 40M Clock Enalbe."
            },
            {
                "name": "LP_AONCLKRST_HP_CPLL_400M_CLK_EN",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "CPLL 400M Clock Enable."
            },
            {
                "name": "LP_AONCLKRST_HP_SPLL_480M_CLK_EN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "SPLL 480M Clock Enable."
            },
            {
                "name": "LP_AONCLKRST_HP_MPLL_500M_CLK_EN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "MPLL 500M Clock Enable."
            }
        ]
    },
    "1343295556": {
        "name": "LP_AONCLKRST_HP_USB_CLKRST_CTRL0",
        "address": 1343295556,
        "size": 32,
        "access": "",
        "desc": "HP USB Clock Reset Control Register.",
        "fields": [
            {
                "name": "LP_AONCLKRST_USB_OTG20_SLEEP_MODE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "unused."
            },
            {
                "name": "LP_AONCLKRST_USB_OTG20_BK_SYS_CLK_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "unused."
            },
            {
                "name": "LP_AONCLKRST_USB_OTG11_SLEEP_MODE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "unused."
            },
            {
                "name": "LP_AONCLKRST_USB_OTG11_BK_SYS_CLK_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "unused."
            },
            {
                "name": "LP_AONCLKRST_USB_OTG11_48M_CLK_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "usb otg11 fs phy clock enable."
            },
            {
                "name": "LP_AONCLKRST_USB_DEVICE_48M_CLK_EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "usb device fs phy clock enable."
            },
            {
                "name": "LP_AONCLKRST_USB_48M_DIV_NUM",
                "bitOffset": 6,
                "bitWidth": 8,
                "desc": "usb 480m to 25m divide number."
            },
            {
                "name": "LP_AONCLKRST_USB_25M_DIV_NUM",
                "bitOffset": 14,
                "bitWidth": 8,
                "desc": "usb 500m to 25m divide number."
            },
            {
                "name": "LP_AONCLKRST_USB_12M_DIV_NUM",
                "bitOffset": 22,
                "bitWidth": 8,
                "desc": "usb 480m to 12m divide number."
            }
        ]
    },
    "1343295560": {
        "name": "LP_AONCLKRST_HP_USB_CLKRST_CTRL1",
        "address": 1343295560,
        "size": 32,
        "access": "",
        "desc": "HP USB Clock Reset Control Register.",
        "fields": [
            {
                "name": "LP_AONCLKRST_RST_EN_USB_OTG20_ADP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "usb otg20 adp reset en"
            },
            {
                "name": "LP_AONCLKRST_RST_EN_USB_OTG20_PHY",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "usb otg20 phy reset en"
            },
            {
                "name": "LP_AONCLKRST_RST_EN_USB_OTG20",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "usb otg20 reset en"
            },
            {
                "name": "LP_AONCLKRST_RST_EN_USB_OTG11",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "usb org11 reset en"
            },
            {
                "name": "LP_AONCLKRST_RST_EN_USB_DEVICE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "usb device reset en"
            },
            {
                "name": "LP_AONCLKRST_USB_OTG20_PHYREF_CLK_SRC_SEL",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "usb otg20 hs phy src sel. 2'd0: 12m, 2'd1: 25m, 2'd2: pad_hsphy_refclk."
            },
            {
                "name": "LP_AONCLKRST_USB_OTG20_PHYREF_CLK_EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "usb otg20 hs phy refclk enable."
            },
            {
                "name": "LP_AONCLKRST_USB_OTG20_ULPI_CLK_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "usb otg20 ulpi clock enable."
            }
        ]
    },
    "1343295564": {
        "name": "LP_AONCLKRST_HP_SDMMC_EMAC_RST_CTRL",
        "address": 1343295564,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_AONCLKRST_RST_EN_SDMMC",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "hp sdmmc reset en"
            },
            {
                "name": "LP_AONCLKRST_FORCE_NORST_SDMMC",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "hp sdmmc force norst"
            },
            {
                "name": "LP_AONCLKRST_RST_EN_EMAC",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "hp emac reset en"
            },
            {
                "name": "LP_AONCLKRST_FORCE_NORST_EMAC",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "hp emac force norst"
            }
        ]
    },
    "1343296508": {
        "name": "LP_AONCLKRST_DATE",
        "address": 1343296508,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_AONCLKRST_CLK_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343397888": {
        "name": "CLK_EN",
        "address": 1343397888,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1343397892": {
        "name": "VER_DATE",
        "address": 1343397892,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_VER_DATE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "Reserved"
            }
        ]
    },
    "1343397896": {
        "name": "OUT",
        "address": 1343397896,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_OUT_DATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343397900": {
        "name": "OUT_W1TS",
        "address": 1343397900,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_OUT_DATA_W1TS",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343397904": {
        "name": "OUT_W1TC",
        "address": 1343397904,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_OUT_DATA_W1TC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343397908": {
        "name": "ENABLE",
        "address": 1343397908,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_ENABLE_DATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343397912": {
        "name": "ENABLE_W1TS",
        "address": 1343397912,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_ENABLE_DATA_W1TS",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343397916": {
        "name": "ENABLE_W1TC",
        "address": 1343397916,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_ENABLE_DATA_W1TC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343397920": {
        "name": "STATUS",
        "address": 1343397920,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_STATUS_DATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343397924": {
        "name": "STATUS_W1TS",
        "address": 1343397924,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_STATUS_DATA_W1TS",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343397928": {
        "name": "STATUS_W1TC",
        "address": 1343397928,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_STATUS_DATA_W1TC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343397932": {
        "name": "STATUS_NEXT",
        "address": 1343397932,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_STATUS_INTERRUPT_NEXT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343397936": {
        "name": "IN",
        "address": 1343397936,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_IN_DATA_NEXT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343397940": {
        "name": "PIN0",
        "address": 1343397940,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_PIN0_WAKEUP_ENABLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_PIN0_INT_TYPE",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_PIN0_PAD_DRIVER",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_PIN0_EDGE_WAKEUP_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "need des"
            }
        ]
    },
    "1343397944": {
        "name": "PIN1",
        "address": 1343397944,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_PIN1_WAKEUP_ENABLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_PIN1_INT_TYPE",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_PIN1_PAD_DRIVER",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPI1_PIN0_EDGE_WAKEUP_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "need des"
            }
        ]
    },
    "1343397948": {
        "name": "PIN2",
        "address": 1343397948,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_PIN2_WAKEUP_ENABLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_PIN2_INT_TYPE",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_PIN2_PAD_DRIVER",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPI2_PIN0_EDGE_WAKEUP_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "need des"
            }
        ]
    },
    "1343397952": {
        "name": "PIN3",
        "address": 1343397952,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_PIN3_WAKEUP_ENABLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_PIN3_INT_TYPE",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_PIN3_PAD_DRIVER",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPI3_PIN0_EDGE_WAKEUP_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "need des"
            }
        ]
    },
    "1343397956": {
        "name": "PIN4",
        "address": 1343397956,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_PIN4_WAKEUP_ENABLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_PIN4_INT_TYPE",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_PIN4_PAD_DRIVER",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPI4_PIN0_EDGE_WAKEUP_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "need des"
            }
        ]
    },
    "1343397960": {
        "name": "PIN5",
        "address": 1343397960,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_PIN5_WAKEUP_ENABLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_PIN5_INT_TYPE",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_PIN5_PAD_DRIVER",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPI5_PIN0_EDGE_WAKEUP_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "need des"
            }
        ]
    },
    "1343397964": {
        "name": "PIN6",
        "address": 1343397964,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_PIN6_WAKEUP_ENABLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_PIN6_INT_TYPE",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_PIN6_PAD_DRIVER",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPI6_PIN0_EDGE_WAKEUP_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "need des"
            }
        ]
    },
    "1343397968": {
        "name": "PIN7",
        "address": 1343397968,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_PIN7_WAKEUP_ENABLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_PIN7_INT_TYPE",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_PIN7_PAD_DRIVER",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPI7_PIN0_EDGE_WAKEUP_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "need des"
            }
        ]
    },
    "1343397972": {
        "name": "PIN8",
        "address": 1343397972,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_PIN8_WAKEUP_ENABLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_PIN8_INT_TYPE",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_PIN8_PAD_DRIVER",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPI8_PIN0_EDGE_WAKEUP_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "need des"
            }
        ]
    },
    "1343397976": {
        "name": "PIN9",
        "address": 1343397976,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_PIN9_WAKEUP_ENABLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_PIN9_INT_TYPE",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_PIN9_PAD_DRIVER",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPI9_PIN0_EDGE_WAKEUP_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "need des"
            }
        ]
    },
    "1343397980": {
        "name": "PIN10",
        "address": 1343397980,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_PIN10_WAKEUP_ENABLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_PIN10_INT_TYPE",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_PIN10_PAD_DRIVER",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPI10_PIN0_EDGE_WAKEUP_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "need des"
            }
        ]
    },
    "1343397984": {
        "name": "PIN11",
        "address": 1343397984,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_PIN11_WAKEUP_ENABLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_PIN11_INT_TYPE",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_PIN11_PAD_DRIVER",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPI11_PIN0_EDGE_WAKEUP_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "need des"
            }
        ]
    },
    "1343397988": {
        "name": "PIN12",
        "address": 1343397988,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_PIN12_WAKEUP_ENABLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_PIN12_INT_TYPE",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_PIN12_PAD_DRIVER",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPI12_PIN0_EDGE_WAKEUP_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "need des"
            }
        ]
    },
    "1343397992": {
        "name": "PIN13",
        "address": 1343397992,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_PIN13_WAKEUP_ENABLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_PIN13_INT_TYPE",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_PIN13_PAD_DRIVER",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPI13_PIN0_EDGE_WAKEUP_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "need des"
            }
        ]
    },
    "1343397996": {
        "name": "PIN14",
        "address": 1343397996,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_PIN14_WAKEUP_ENABLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_PIN14_INT_TYPE",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_PIN14_PAD_DRIVER",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPI14_PIN0_EDGE_WAKEUP_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "need des"
            }
        ]
    },
    "1343398000": {
        "name": "PIN15",
        "address": 1343398000,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_PIN15_WAKEUP_ENABLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_PIN15_INT_TYPE",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_PIN15_PAD_DRIVER",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPI15_PIN0_EDGE_WAKEUP_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "need des"
            }
        ]
    },
    "1343398004": {
        "name": "FUNC0_IN_SEL_CFG",
        "address": 1343398004,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_FUNC0_IN_INV_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_SIG0_IN_SEL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC0_IN_SEL",
                "bitOffset": 2,
                "bitWidth": 6,
                "desc": "reg_gpio_func0_in_sel[5:4]==2'b11->constant 1,reg_gpio_func0_in_sel[5:4]==2'b10->constant 0"
            }
        ]
    },
    "1343398008": {
        "name": "FUNC1_IN_SEL_CFG",
        "address": 1343398008,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_FUNC1_IN_INV_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_SIG1_IN_SEL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC1_IN_SEL",
                "bitOffset": 2,
                "bitWidth": 6,
                "desc": "Reserved"
            }
        ]
    },
    "1343398012": {
        "name": "FUNC2_IN_SEL_CFG",
        "address": 1343398012,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_FUNC2_IN_INV_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_SIG2_IN_SEL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC2_IN_SEL",
                "bitOffset": 2,
                "bitWidth": 6,
                "desc": "Reserved"
            }
        ]
    },
    "1343398016": {
        "name": "FUNC3_IN_SEL_CFG",
        "address": 1343398016,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_FUNC3_IN_INV_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_SIG3_IN_SEL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC3_IN_SEL",
                "bitOffset": 2,
                "bitWidth": 6,
                "desc": "Reserved"
            }
        ]
    },
    "1343398020": {
        "name": "FUNC4_IN_SEL_CFG",
        "address": 1343398020,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_FUNC4_IN_INV_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_SIG4_IN_SEL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC4_IN_SEL",
                "bitOffset": 2,
                "bitWidth": 6,
                "desc": "Reserved"
            }
        ]
    },
    "1343398024": {
        "name": "FUNC5_IN_SEL_CFG",
        "address": 1343398024,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_FUNC5_IN_INV_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_SIG5_IN_SEL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC5_IN_SEL",
                "bitOffset": 2,
                "bitWidth": 6,
                "desc": "Reserved"
            }
        ]
    },
    "1343398028": {
        "name": "FUNC6_IN_SEL_CFG",
        "address": 1343398028,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_FUNC6_IN_INV_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_SIG6_IN_SEL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC6_IN_SEL",
                "bitOffset": 2,
                "bitWidth": 6,
                "desc": "Reserved"
            }
        ]
    },
    "1343398032": {
        "name": "FUNC7_IN_SEL_CFG",
        "address": 1343398032,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_FUNC7_IN_INV_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_SIG7_IN_SEL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC7_IN_SEL",
                "bitOffset": 2,
                "bitWidth": 6,
                "desc": "Reserved"
            }
        ]
    },
    "1343398036": {
        "name": "FUNC8_IN_SEL_CFG",
        "address": 1343398036,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_FUNC8_IN_INV_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_SIG8_IN_SEL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC8_IN_SEL",
                "bitOffset": 2,
                "bitWidth": 6,
                "desc": "Reserved"
            }
        ]
    },
    "1343398040": {
        "name": "FUNC9_IN_SEL_CFG",
        "address": 1343398040,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_FUNC9_IN_INV_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_SIG9_IN_SEL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC9_IN_SEL",
                "bitOffset": 2,
                "bitWidth": 6,
                "desc": "Reserved"
            }
        ]
    },
    "1343398044": {
        "name": "FUNC10_IN_SEL_CFG",
        "address": 1343398044,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_FUNC10_IN_INV_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_SIG10_IN_SEL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC10_IN_SEL",
                "bitOffset": 2,
                "bitWidth": 6,
                "desc": "Reserved"
            }
        ]
    },
    "1343398048": {
        "name": "FUNC11_IN_SEL_CFG",
        "address": 1343398048,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_FUNC11_IN_INV_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_SIG11_IN_SEL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC11_IN_SEL",
                "bitOffset": 2,
                "bitWidth": 6,
                "desc": "Reserved"
            }
        ]
    },
    "1343398052": {
        "name": "FUNC12_IN_SEL_CFG",
        "address": 1343398052,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_FUNC12_IN_INV_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_SIG12_IN_SEL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC12_IN_SEL",
                "bitOffset": 2,
                "bitWidth": 6,
                "desc": "Reserved"
            }
        ]
    },
    "1343398056": {
        "name": "FUNC13_IN_SEL_CFG",
        "address": 1343398056,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_FUNC13_IN_INV_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_SIG13_IN_SEL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC13_IN_SEL",
                "bitOffset": 2,
                "bitWidth": 6,
                "desc": "Reserved"
            }
        ]
    },
    "1343398132": {
        "name": "FUNC0_OUT_SEL_CFG",
        "address": 1343398132,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_FUNC0_OE_INV_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC0_OE_SEL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC0_OUT_INV_SEL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC0_OUT_SEL",
                "bitOffset": 3,
                "bitWidth": 6,
                "desc": "reg_gpio_func0_out_sel[5:1]==16 -> output gpio register value to pad"
            }
        ]
    },
    "1343398136": {
        "name": "FUNC1_OUT_SEL_CFG",
        "address": 1343398136,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_FUNC1_OE_INV_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC1_OE_SEL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC1_OUT_INV_SEL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC1_OUT_SEL",
                "bitOffset": 3,
                "bitWidth": 6,
                "desc": "Reserved"
            }
        ]
    },
    "1343398140": {
        "name": "FUNC2_OUT_SEL_CFG",
        "address": 1343398140,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_FUNC2_OE_INV_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC2_OE_SEL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC2_OUT_INV_SEL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC2_OUT_SEL",
                "bitOffset": 3,
                "bitWidth": 6,
                "desc": "Reserved"
            }
        ]
    },
    "1343398144": {
        "name": "FUNC3_OUT_SEL_CFG",
        "address": 1343398144,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_FUNC3_OE_INV_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC3_OE_SEL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC3_OUT_INV_SEL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC3_OUT_SEL",
                "bitOffset": 3,
                "bitWidth": 6,
                "desc": "Reserved"
            }
        ]
    },
    "1343398148": {
        "name": "FUNC4_OUT_SEL_CFG",
        "address": 1343398148,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_FUNC4_OE_INV_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC4_OE_SEL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC4_OUT_INV_SEL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC4_OUT_SEL",
                "bitOffset": 3,
                "bitWidth": 6,
                "desc": "Reserved"
            }
        ]
    },
    "1343398152": {
        "name": "FUNC5_OUT_SEL_CFG",
        "address": 1343398152,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_FUNC5_OE_INV_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC5_OE_SEL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC5_OUT_INV_SEL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC5_OUT_SEL",
                "bitOffset": 3,
                "bitWidth": 6,
                "desc": "Reserved"
            }
        ]
    },
    "1343398156": {
        "name": "FUNC6_OUT_SEL_CFG",
        "address": 1343398156,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_FUNC6_OE_INV_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC6_OE_SEL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC6_OUT_INV_SEL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC6_OUT_SEL",
                "bitOffset": 3,
                "bitWidth": 6,
                "desc": "Reserved"
            }
        ]
    },
    "1343398160": {
        "name": "FUNC7_OUT_SEL_CFG",
        "address": 1343398160,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_FUNC7_OE_INV_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC7_OE_SEL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC7_OUT_INV_SEL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC7_OUT_SEL",
                "bitOffset": 3,
                "bitWidth": 6,
                "desc": "Reserved"
            }
        ]
    },
    "1343398164": {
        "name": "FUNC8_OUT_SEL_CFG",
        "address": 1343398164,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_FUNC8_OE_INV_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC8_OE_SEL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC8_OUT_INV_SEL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC8_OUT_SEL",
                "bitOffset": 3,
                "bitWidth": 6,
                "desc": "Reserved"
            }
        ]
    },
    "1343398168": {
        "name": "FUNC9_OUT_SEL_CFG",
        "address": 1343398168,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_FUNC9_OE_INV_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC9_OE_SEL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC9_OUT_INV_SEL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC9_OUT_SEL",
                "bitOffset": 3,
                "bitWidth": 6,
                "desc": "Reserved"
            }
        ]
    },
    "1343398172": {
        "name": "FUNC10_OUT_SEL_CFG",
        "address": 1343398172,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_FUNC10_OE_INV_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC10_OE_SEL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC10_OUT_INV_SEL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC10_OUT_SEL",
                "bitOffset": 3,
                "bitWidth": 6,
                "desc": "Reserved"
            }
        ]
    },
    "1343398176": {
        "name": "FUNC11_OUT_SEL_CFG",
        "address": 1343398176,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_FUNC11_OE_INV_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC11_OE_SEL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC11_OUT_INV_SEL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC11_OUT_SEL",
                "bitOffset": 3,
                "bitWidth": 6,
                "desc": "Reserved"
            }
        ]
    },
    "1343398180": {
        "name": "FUNC12_OUT_SEL_CFG",
        "address": 1343398180,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_FUNC12_OE_INV_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC12_OE_SEL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC12_OUT_INV_SEL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC12_OUT_SEL",
                "bitOffset": 3,
                "bitWidth": 6,
                "desc": "Reserved"
            }
        ]
    },
    "1343398184": {
        "name": "FUNC13_OUT_SEL_CFG",
        "address": 1343398184,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_FUNC13_OE_INV_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC13_OE_SEL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC13_OUT_INV_SEL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC13_OUT_SEL",
                "bitOffset": 3,
                "bitWidth": 6,
                "desc": "Reserved"
            }
        ]
    },
    "1343398188": {
        "name": "FUNC14_OUT_SEL_CFG",
        "address": 1343398188,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_FUNC14_OE_INV_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC14_OE_SEL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC14_OUT_INV_SEL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC14_OUT_SEL",
                "bitOffset": 3,
                "bitWidth": 6,
                "desc": "Reserved"
            }
        ]
    },
    "1343398192": {
        "name": "FUNC15_OUT_SEL_CFG",
        "address": 1343398192,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_GPIO_FUNC15_OE_INV_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC15_OE_SEL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC15_OUT_INV_SEL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_GPIO_FUNC15_OUT_SEL",
                "bitOffset": 3,
                "bitWidth": 6,
                "desc": "Reserved"
            }
        ]
    },
    "1343365120": {
        "name": "SCL_LOW_PERIOD",
        "address": 1343365120,
        "size": 32,
        "access": "",
        "desc": "Configures the low level width of the SCL\nClock",
        "fields": [
            {
                "name": "SCL_LOW_PERIOD",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Configures the low level width of the SCL Clock. \nMeasurement unit: i2c_sclk."
            }
        ]
    },
    "1343365124": {
        "name": "CTR",
        "address": 1343365124,
        "size": 32,
        "access": "",
        "desc": "Transmission setting",
        "fields": [
            {
                "name": "SDA_FORCE_OUT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configures the SDA output mode\n1: Direct output,\n\n0: Open drain output."
            },
            {
                "name": "SCL_FORCE_OUT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Configures the SCL output mode\n1: Direct output,\n\n0: Open drain output."
            },
            {
                "name": "SAMPLE_SCL_LEVEL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Configures the sample mode for SDA.\n1: Sample SDA data on the SCL low level.\n\n0: Sample SDA data on the SCL high level."
            },
            {
                "name": "RX_FULL_ACK_LEVEL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Configures the ACK value that needs to be sent by master when the rx_fifo_cnt has reached the threshold."
            },
            {
                "name": "TRANS_START",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Configures to start sending the data in txfifo for slave. \n0: No effect\n\n1: Start"
            },
            {
                "name": "TX_LSB_FIRST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Configures to control the sending order for data needing to be sent. \n1: send data from the least significant bit,\n\n0: send data from the most significant bit."
            },
            {
                "name": "RX_LSB_FIRST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Configures to control the storage order for received data.\n1: receive data from the least significant bit\n\n0: receive data from the most significant bit."
            },
            {
                "name": "CLK_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Configures whether to gate clock signal for registers.\n\n0: Force clock on for registers \n\n1: Support clock only when registers are read or written to by software."
            },
            {
                "name": "ARBITRATION_EN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Configures to enable I2C bus arbitration detection.\n0: No effect\n\n1: Enable"
            },
            {
                "name": "FSM_RST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Configures to reset the SCL_FSM.\n0: No effect\n\n1: Reset"
            },
            {
                "name": "CONF_UPGATE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Configures this bit for synchronization\n0: No effect\n\n1: Synchronize"
            }
        ]
    },
    "1343365128": {
        "name": "SR",
        "address": 1343365128,
        "size": 32,
        "access": "",
        "desc": "Describe I2C work status.",
        "fields": [
            {
                "name": "RESP_REC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Represents the received ACK value in master mode or slave mode.\n0: ACK,\n\n1: NACK."
            },
            {
                "name": "ARB_LOST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Represents whether the I2C controller loses control of SCL line.\n0: No arbitration lost\n\n1: Arbitration lost"
            },
            {
                "name": "BUS_BUSY",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Represents the I2C bus state.\n1: The I2C bus is busy transferring data, \n\n0: The I2C bus is in idle state."
            },
            {
                "name": "RXFIFO_CNT",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "Represents the number of data bytes to be sent."
            },
            {
                "name": "TXFIFO_CNT",
                "bitOffset": 18,
                "bitWidth": 5,
                "desc": "Represents the number of data bytes received in RAM."
            },
            {
                "name": "SCL_MAIN_STATE_LAST",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Represents the states of the I2C module state machine. \n0: Idle,\n\n1: Address shift,\n\n2: ACK address,\n\n3: Rx data,\n\n4: Tx data,\n\n5: Send ACK,\n\n6: Wait ACK"
            },
            {
                "name": "SCL_STATE_LAST",
                "bitOffset": 28,
                "bitWidth": 3,
                "desc": "Represents the states of the state machine used to produce SCL.\n0: Idle,\n\n1: Start,\n\n2: Negative edge,\n\n3: Low,\n\n4: Positive edge,\n\n5: High,\n\n6: Stop"
            }
        ]
    },
    "1343365132": {
        "name": "TO",
        "address": 1343365132,
        "size": 32,
        "access": "",
        "desc": "Setting time out control for receiving data.",
        "fields": [
            {
                "name": "TIME_OUT_VALUE",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Configures the timeout threshold period for SCL stucking at high or low level. The actual period is 2^(reg_time_out_value).\nMeasurement unit: i2c_sclk."
            },
            {
                "name": "TIME_OUT_EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Configures to enable time out control.\n0: No effect\n\n1: Enable"
            }
        ]
    },
    "1343365140": {
        "name": "FIFO_ST",
        "address": 1343365140,
        "size": 32,
        "access": "",
        "desc": "FIFO status register.",
        "fields": [
            {
                "name": "RXFIFO_RADDR",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Represents the offset address of the APB reading from RXFIFO"
            },
            {
                "name": "RXFIFO_WADDR",
                "bitOffset": 5,
                "bitWidth": 4,
                "desc": "Represents the offset address of i2c module receiving data and writing to RXFIFO."
            },
            {
                "name": "TXFIFO_RADDR",
                "bitOffset": 10,
                "bitWidth": 4,
                "desc": "Represents the offset address of i2c module reading from TXFIFO."
            },
            {
                "name": "TXFIFO_WADDR",
                "bitOffset": 15,
                "bitWidth": 4,
                "desc": "Represents the offset address of APB bus writing to TXFIFO."
            }
        ]
    },
    "1343365144": {
        "name": "FIFO_CONF",
        "address": 1343365144,
        "size": 32,
        "access": "",
        "desc": "FIFO configuration register.",
        "fields": [
            {
                "name": "RXFIFO_WM_THRHD",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Configures the water mark threshold of RXFIFO in nonfifo access mode. When reg_reg_fifo_prt_en is 1 and rx FIFO counter is bigger than reg_rxfifo_wm_thrhd[3:0], reg_rxfifo_wm_int_raw bit will be valid."
            },
            {
                "name": "TXFIFO_WM_THRHD",
                "bitOffset": 5,
                "bitWidth": 4,
                "desc": "Configures the water mark threshold of TXFIFO in nonfifo access mode. When reg_reg_fifo_prt_en is 1 and tx FIFO counter is smaller than reg_txfifo_wm_thrhd[3:0], reg_txfifo_wm_int_raw bit will be valid."
            },
            {
                "name": "NONFIFO_EN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Configures to enable APB nonfifo access."
            },
            {
                "name": "RX_FIFO_RST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Configures to reset RXFIFO.\n0: No effect\n\n1: Reset"
            },
            {
                "name": "TX_FIFO_RST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Configures to reset TXFIFO.\n0: No effect\n\n1: Reset"
            },
            {
                "name": "FIFO_PRT_EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Configures to enable FIFO pointer in non-fifo access mode. This bit controls the valid bits and the TX/RX FIFO overflow, underflow, full and empty interrupts.\n0: No effect\n\n1: Enable"
            }
        ]
    },
    "1343365148": {
        "name": "DATA",
        "address": 1343365148,
        "size": 32,
        "access": "",
        "desc": "Rx FIFO read data.",
        "fields": [
            {
                "name": "FIFO_RDATA",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Represents the value of RXFIFO read data."
            }
        ]
    },
    "1343365152": {
        "name": "INT_RAW",
        "address": 1343365152,
        "size": 32,
        "access": "",
        "desc": "Raw interrupt status",
        "fields": [
            {
                "name": "RXFIFO_WM_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt status of I2C_RXFIFO_WM_INT interrupt."
            },
            {
                "name": "TXFIFO_WM_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt status of I2C_TXFIFO_WM_INT interrupt."
            },
            {
                "name": "RXFIFO_OVF_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw interrupt status of I2C_RXFIFO_OVF_INT interrupt."
            },
            {
                "name": "END_DETECT_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw interrupt status of the I2C_END_DETECT_INT interrupt."
            },
            {
                "name": "BYTE_TRANS_DONE_INT_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The raw interrupt status of the I2C_END_DETECT_INT interrupt."
            },
            {
                "name": "ARBITRATION_LOST_INT_RAW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The raw interrupt status of the I2C_ARBITRATION_LOST_INT interrupt."
            },
            {
                "name": "MST_TXFIFO_UDF_INT_RAW",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The raw interrupt status of I2C_TRANS_COMPLETE_INT interrupt."
            },
            {
                "name": "TRANS_COMPLETE_INT_RAW",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The raw interrupt status of the I2C_TRANS_COMPLETE_INT interrupt."
            },
            {
                "name": "TIME_OUT_INT_RAW",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The raw interrupt status of the I2C_TIME_OUT_INT interrupt."
            },
            {
                "name": "TRANS_START_INT_RAW",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The raw interrupt status of the I2C_TRANS_START_INT interrupt."
            },
            {
                "name": "NACK_INT_RAW",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The raw interrupt status of I2C_SLAVE_STRETCH_INT interrupt."
            },
            {
                "name": "TXFIFO_OVF_INT_RAW",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The raw interrupt status of I2C_TXFIFO_OVF_INT interrupt."
            },
            {
                "name": "RXFIFO_UDF_INT_RAW",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The raw interrupt status of I2C_RXFIFO_UDF_INT  interrupt."
            },
            {
                "name": "SCL_ST_TO_INT_RAW",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The raw interrupt status of I2C_SCL_ST_TO_INT interrupt."
            },
            {
                "name": "SCL_MAIN_ST_TO_INT_RAW",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "The raw interrupt status of I2C_SCL_MAIN_ST_TO_INT interrupt."
            },
            {
                "name": "DET_START_INT_RAW",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "The raw interrupt status of I2C_DET_START_INT interrupt."
            }
        ]
    },
    "1343365156": {
        "name": "INT_CLR",
        "address": 1343365156,
        "size": 32,
        "access": "",
        "desc": "Interrupt clear bits",
        "fields": [
            {
                "name": "RXFIFO_WM_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Write 1 to clear I2C_RXFIFO_WM_INT interrupt."
            },
            {
                "name": "TXFIFO_WM_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Write 1 to clear I2C_TXFIFO_WM_INT interrupt."
            },
            {
                "name": "RXFIFO_OVF_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Write 1 to clear I2C_RXFIFO_OVF_INT interrupt."
            },
            {
                "name": "END_DETECT_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Write 1 to clear the I2C_END_DETECT_INT interrupt."
            },
            {
                "name": "BYTE_TRANS_DONE_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Write 1 to clear the I2C_END_DETECT_INT interrupt."
            },
            {
                "name": "ARBITRATION_LOST_INT_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Write 1 to clear the I2C_ARBITRATION_LOST_INT interrupt."
            },
            {
                "name": "MST_TXFIFO_UDF_INT_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Write 1 to clear I2C_TRANS_COMPLETE_INT interrupt."
            },
            {
                "name": "TRANS_COMPLETE_INT_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Write 1 to clear the I2C_TRANS_COMPLETE_INT interrupt."
            },
            {
                "name": "TIME_OUT_INT_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Write 1 to clear the I2C_TIME_OUT_INT interrupt."
            },
            {
                "name": "TRANS_START_INT_CLR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Write 1 to clear the I2C_TRANS_START_INT interrupt."
            },
            {
                "name": "NACK_INT_CLR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Write 1 to clear I2C_SLAVE_STRETCH_INT interrupt."
            },
            {
                "name": "TXFIFO_OVF_INT_CLR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Write 1 to clear I2C_TXFIFO_OVF_INT interrupt."
            },
            {
                "name": "RXFIFO_UDF_INT_CLR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Write 1 to clear I2C_RXFIFO_UDF_INT  interrupt."
            },
            {
                "name": "SCL_ST_TO_INT_CLR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Write 1 to clear I2C_SCL_ST_TO_INT interrupt."
            },
            {
                "name": "SCL_MAIN_ST_TO_INT_CLR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Write 1 to clear I2C_SCL_MAIN_ST_TO_INT interrupt."
            },
            {
                "name": "DET_START_INT_CLR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Write 1 to clear I2C_DET_START_INT interrupt."
            }
        ]
    },
    "1343365160": {
        "name": "INT_ENA",
        "address": 1343365160,
        "size": 32,
        "access": "",
        "desc": "Interrupt enable bits",
        "fields": [
            {
                "name": "RXFIFO_WM_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Write 1 to anable I2C_RXFIFO_WM_INT interrupt."
            },
            {
                "name": "TXFIFO_WM_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Write 1 to anable I2C_TXFIFO_WM_INT interrupt."
            },
            {
                "name": "RXFIFO_OVF_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Write 1 to anable I2C_RXFIFO_OVF_INT interrupt."
            },
            {
                "name": "END_DETECT_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Write 1 to anable the I2C_END_DETECT_INT interrupt."
            },
            {
                "name": "BYTE_TRANS_DONE_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Write 1 to anable the I2C_END_DETECT_INT interrupt."
            },
            {
                "name": "ARBITRATION_LOST_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Write 1 to anable the I2C_ARBITRATION_LOST_INT interrupt."
            },
            {
                "name": "MST_TXFIFO_UDF_INT_ENA",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Write 1 to anable I2C_TRANS_COMPLETE_INT interrupt."
            },
            {
                "name": "TRANS_COMPLETE_INT_ENA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Write 1 to anable the I2C_TRANS_COMPLETE_INT interrupt."
            },
            {
                "name": "TIME_OUT_INT_ENA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Write 1 to anable the I2C_TIME_OUT_INT interrupt."
            },
            {
                "name": "TRANS_START_INT_ENA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Write 1 to anable the I2C_TRANS_START_INT interrupt."
            },
            {
                "name": "NACK_INT_ENA",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Write 1 to anable I2C_SLAVE_STRETCH_INT interrupt."
            },
            {
                "name": "TXFIFO_OVF_INT_ENA",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Write 1 to anable I2C_TXFIFO_OVF_INT interrupt."
            },
            {
                "name": "RXFIFO_UDF_INT_ENA",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Write 1 to anable I2C_RXFIFO_UDF_INT  interrupt."
            },
            {
                "name": "SCL_ST_TO_INT_ENA",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Write 1 to anable I2C_SCL_ST_TO_INT interrupt."
            },
            {
                "name": "SCL_MAIN_ST_TO_INT_ENA",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Write 1 to anable I2C_SCL_MAIN_ST_TO_INT interrupt."
            },
            {
                "name": "DET_START_INT_ENA",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Write 1 to anable I2C_DET_START_INT interrupt."
            }
        ]
    },
    "1343365164": {
        "name": "INT_STATUS",
        "address": 1343365164,
        "size": 32,
        "access": "",
        "desc": "Status of captured I2C communication events",
        "fields": [
            {
                "name": "RXFIFO_WM_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The masked interrupt status status of I2C_RXFIFO_WM_INT interrupt."
            },
            {
                "name": "TXFIFO_WM_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The masked interrupt status status of I2C_TXFIFO_WM_INT interrupt."
            },
            {
                "name": "RXFIFO_OVF_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The masked interrupt status status of I2C_RXFIFO_OVF_INT interrupt."
            },
            {
                "name": "END_DETECT_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The masked interrupt status status of the I2C_END_DETECT_INT interrupt."
            },
            {
                "name": "BYTE_TRANS_DONE_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The masked interrupt status status of the I2C_END_DETECT_INT interrupt."
            },
            {
                "name": "ARBITRATION_LOST_INT_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The masked interrupt status status of the I2C_ARBITRATION_LOST_INT interrupt."
            },
            {
                "name": "MST_TXFIFO_UDF_INT_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The masked interrupt status status of I2C_TRANS_COMPLETE_INT interrupt."
            },
            {
                "name": "TRANS_COMPLETE_INT_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The masked interrupt status status of the I2C_TRANS_COMPLETE_INT interrupt."
            },
            {
                "name": "TIME_OUT_INT_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The masked interrupt status status of the I2C_TIME_OUT_INT interrupt."
            },
            {
                "name": "TRANS_START_INT_ST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The masked interrupt status status of the I2C_TRANS_START_INT interrupt."
            },
            {
                "name": "NACK_INT_ST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The masked interrupt status status of I2C_SLAVE_STRETCH_INT interrupt."
            },
            {
                "name": "TXFIFO_OVF_INT_ST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The masked interrupt status status of I2C_TXFIFO_OVF_INT interrupt."
            },
            {
                "name": "RXFIFO_UDF_INT_ST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The masked interrupt status status of I2C_RXFIFO_UDF_INT  interrupt."
            },
            {
                "name": "SCL_ST_TO_INT_ST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The masked interrupt status status of I2C_SCL_ST_TO_INT interrupt."
            },
            {
                "name": "SCL_MAIN_ST_TO_INT_ST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "The masked interrupt status status of I2C_SCL_MAIN_ST_TO_INT interrupt."
            },
            {
                "name": "DET_START_INT_ST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "The masked interrupt status status of I2C_DET_START_INT interrupt."
            }
        ]
    },
    "1343365168": {
        "name": "SDA_HOLD",
        "address": 1343365168,
        "size": 32,
        "access": "",
        "desc": "Configures the hold time after a negative SCL edge.",
        "fields": [
            {
                "name": "TIME",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Configures the time to hold the data after the falling edge of SCL.\nMeasurement unit: i2c_sclk"
            }
        ]
    },
    "1343365172": {
        "name": "SDA_SAMPLE",
        "address": 1343365172,
        "size": 32,
        "access": "",
        "desc": "Configures the sample time after a positive SCL edge.",
        "fields": [
            {
                "name": "TIME",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Configures the sample time after a positive SCL edge.\nMeasurement unit: i2c_sclk"
            }
        ]
    },
    "1343365176": {
        "name": "SCL_HIGH_PERIOD",
        "address": 1343365176,
        "size": 32,
        "access": "",
        "desc": "Configures the high level width of SCL",
        "fields": [
            {
                "name": "SCL_HIGH_PERIOD",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Configures for how long SCL remains high in master mode.\nMeasurement unit: i2c_sclk"
            },
            {
                "name": "SCL_WAIT_HIGH_PERIOD",
                "bitOffset": 9,
                "bitWidth": 7,
                "desc": "Configures the SCL_FSM's waiting period for SCL high level in master mode.\nMeasurement unit: i2c_sclk"
            }
        ]
    },
    "1343365184": {
        "name": "SCL_START_HOLD",
        "address": 1343365184,
        "size": 32,
        "access": "",
        "desc": "Configures the delay between the SDA and SCL negative edge for a start condition",
        "fields": [
            {
                "name": "TIME",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Configures the time between the falling edge of SDA and the falling edge of SCL for a START condition.\nMeasurement unit: i2c_sclk."
            }
        ]
    },
    "1343365188": {
        "name": "SCL_RSTART_SETUP",
        "address": 1343365188,
        "size": 32,
        "access": "",
        "desc": "Configures the delay between the positive\nedge of SCL and the negative edge of SDA",
        "fields": [
            {
                "name": "TIME",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Configures the time between the positive edge of SCL and the negative edge of SDA for a RESTART condition.\nMeasurement unit: i2c_sclk"
            }
        ]
    },
    "1343365192": {
        "name": "SCL_STOP_HOLD",
        "address": 1343365192,
        "size": 32,
        "access": "",
        "desc": "Configures the delay after the SCL clock\nedge for a stop condition",
        "fields": [
            {
                "name": "TIME",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Configures the delay after the STOP condition.\nMeasurement unit: i2c_sclk"
            }
        ]
    },
    "1343365196": {
        "name": "SCL_STOP_SETUP",
        "address": 1343365196,
        "size": 32,
        "access": "",
        "desc": "Configures the delay between the SDA and\nSCL positive edge for a stop condition",
        "fields": [
            {
                "name": "TIME",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Configures the time between the rising edge of SCL and the rising edge of SDA.\nMeasurement unit: i2c_sclk"
            }
        ]
    },
    "1343365200": {
        "name": "FILTER_CFG",
        "address": 1343365200,
        "size": 32,
        "access": "",
        "desc": "SCL and SDA filter configuration register",
        "fields": [
            {
                "name": "SCL_FILTER_THRES",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Configures the threshold pulse width to be filtered on SCL. When a pulse on the SCL input has smaller width than this register value, the I2C controller will ignore that pulse. \nMeasurement unit: i2c_sclk"
            },
            {
                "name": "SDA_FILTER_THRES",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Configures the threshold pulse width to be filtered on SDA. When a pulse on the SDA input has smaller width than this register value, the I2C controller will ignore that pulse. \nMeasurement unit: i2c_sclk"
            },
            {
                "name": "SCL_FILTER_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Configures to enable the filter function for SCL."
            },
            {
                "name": "SDA_FILTER_EN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Configures to enable the filter function for SDA."
            }
        ]
    },
    "1343365204": {
        "name": "CLK_CONF",
        "address": 1343365204,
        "size": 32,
        "access": "",
        "desc": "I2C CLK configuration register",
        "fields": [
            {
                "name": "SCLK_DIV_NUM",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "the integral part of the fractional divisor for i2c module"
            },
            {
                "name": "SCLK_DIV_A",
                "bitOffset": 8,
                "bitWidth": 6,
                "desc": "the numerator of the fractional part of the fractional divisor for i2c module"
            },
            {
                "name": "SCLK_DIV_B",
                "bitOffset": 14,
                "bitWidth": 6,
                "desc": "the denominator of the fractional part of the fractional divisor for i2c module"
            },
            {
                "name": "SCLK_SEL",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "The clock selection for i2c module:0-XTAL,1-CLK_8MHz."
            },
            {
                "name": "SCLK_ACTIVE",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "The clock switch for i2c module"
            }
        ]
    },
    "1343365208": {
        "name": "COMD0",
        "address": 1343365208,
        "size": 32,
        "access": "",
        "desc": "I2C command register 0",
        "fields": [
            {
                "name": "COMMAND0",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Configures command 0. It consists of three parts: \nop_code is the command,\n0: RSTART, \n1: WRITE,\n2: READ,\n3: STOP,\n4: END.\n\nByte_num represents the number of bytes that need to be sent or received.\nack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd structure for more information."
            },
            {
                "name": "COMMAND0_DONE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Represents whether command 0 is done in I2C Master mode.\n0: Not done\n\n1: Done"
            }
        ]
    },
    "1343365212": {
        "name": "COMD1",
        "address": 1343365212,
        "size": 32,
        "access": "",
        "desc": "I2C command register 1",
        "fields": [
            {
                "name": "COMMAND1",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Configures command 1. See details in I2C_CMD0_REG[13:0]."
            },
            {
                "name": "COMMAND1_DONE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Represents whether command 1 is done in I2C Master mode.\n0: Not done\n\n1: Done"
            }
        ]
    },
    "1343365216": {
        "name": "COMD2",
        "address": 1343365216,
        "size": 32,
        "access": "",
        "desc": "I2C command register 2",
        "fields": [
            {
                "name": "COMMAND2",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Configures command 2. See details in I2C_CMD0_REG[13:0]."
            },
            {
                "name": "COMMAND2_DONE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Represents whether command 2 is done in I2C Master mode.\n0: Not done\n\n1: Done"
            }
        ]
    },
    "1343365220": {
        "name": "COMD3",
        "address": 1343365220,
        "size": 32,
        "access": "",
        "desc": "I2C command register 3",
        "fields": [
            {
                "name": "COMMAND3",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Configures command 3. See details in I2C_CMD0_REG[13:0]."
            },
            {
                "name": "COMMAND3_DONE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Represents whether command 3 is done in I2C Master mode.\n0: Not done\n\n1: Done"
            }
        ]
    },
    "1343365224": {
        "name": "COMD4",
        "address": 1343365224,
        "size": 32,
        "access": "",
        "desc": "I2C command register 4",
        "fields": [
            {
                "name": "COMMAND4",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Configures command 4. See details in I2C_CMD0_REG[13:0]."
            },
            {
                "name": "COMMAND4_DONE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Represents whether command 4 is done in I2C Master mode.\n0: Not done\n\n1: Done"
            }
        ]
    },
    "1343365228": {
        "name": "COMD5",
        "address": 1343365228,
        "size": 32,
        "access": "",
        "desc": "I2C command register 5",
        "fields": [
            {
                "name": "COMMAND5",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Configures command 5. See details in I2C_CMD0_REG[13:0]."
            },
            {
                "name": "COMMAND5_DONE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Represents whether command 5 is done in I2C Master mode.\n0: Not done\n\n1: Done"
            }
        ]
    },
    "1343365232": {
        "name": "COMD6",
        "address": 1343365232,
        "size": 32,
        "access": "",
        "desc": "I2C command register 6",
        "fields": [
            {
                "name": "COMMAND6",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Configures command 6. See details in I2C_CMD0_REG[13:0]."
            },
            {
                "name": "COMMAND6_DONE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Represents whether command 6 is done in I2C Master mode.\n0: Not done\n\n1: Done"
            }
        ]
    },
    "1343365236": {
        "name": "COMD7",
        "address": 1343365236,
        "size": 32,
        "access": "",
        "desc": "I2C command register 7",
        "fields": [
            {
                "name": "COMMAND7",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Configures command 7. See details in I2C_CMD0_REG[13:0]."
            },
            {
                "name": "COMMAND7_DONE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Represents whether command 7 is done in I2C Master mode.\n0: Not done\n\n1: Done"
            }
        ]
    },
    "1343365240": {
        "name": "SCL_ST_TIME_OUT",
        "address": 1343365240,
        "size": 32,
        "access": "",
        "desc": "SCL status time out register",
        "fields": [
            {
                "name": "SCL_ST_TO_I2C",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Configures the threshold value of SCL_FSM state unchanged period. It should be no more than 23.\nMeasurement unit: i2c_sclk"
            }
        ]
    },
    "1343365244": {
        "name": "SCL_MAIN_ST_TIME_OUT",
        "address": 1343365244,
        "size": 32,
        "access": "",
        "desc": "SCL main status time out register",
        "fields": [
            {
                "name": "SCL_MAIN_ST_TO_I2C",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Configures the threshold value of SCL_MAIN_FSM state unchanged period.nIt should be no more than 23.\nMeasurement unit: i2c_sclk"
            }
        ]
    },
    "1343365248": {
        "name": "SCL_SP_CONF",
        "address": 1343365248,
        "size": 32,
        "access": "",
        "desc": "Power configuration register",
        "fields": [
            {
                "name": "SCL_RST_SLV_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "When I2C master is IDLE, set this bit to send out SCL pulses. The number of pulses equals to reg_scl_rst_slv_num[4:0]."
            },
            {
                "name": "SCL_RST_SLV_NUM",
                "bitOffset": 1,
                "bitWidth": 5,
                "desc": "Configures to send out SCL pulses when I2C master is IDLE. The number of pulses equals to reg_scl_rst_slv_num[4:0]."
            },
            {
                "name": "SCL_PD_EN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Configure the pulses of SCL generated in I2C master mode. \nValid when reg_scl_rst_slv_en is 1.\nMeasurement unit: i2c_sclk"
            },
            {
                "name": "SDA_PD_EN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Configures to power down the I2C output SCL line. \n0: Not power down.\n\n1: Power down.\nValid only when reg_scl_force_out is 1."
            }
        ]
    },
    "1343365368": {
        "name": "DATE",
        "address": 1343365368,
        "size": 32,
        "access": "",
        "desc": "Version register",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Version control register."
            }
        ]
    },
    "1343365376": {
        "name": "TXFIFO_START_ADDR",
        "address": 1343365376,
        "size": 32,
        "access": "",
        "desc": "I2C TXFIFO base address register",
        "fields": [
            {
                "name": "TXFIFO_START_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Represents the I2C txfifo first address."
            }
        ]
    },
    "1343365504": {
        "name": "RXFIFO_START_ADDR",
        "address": 1343365504,
        "size": 32,
        "access": "",
        "desc": "I2C RXFIFO base address register",
        "fields": [
            {
                "name": "RXFIFO_START_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Represents the I2C rxfifo first address."
            }
        ]
    },
    "1343377408": {
        "name": "VAD_CONF",
        "address": 1343377408,
        "size": 32,
        "access": "",
        "desc": "I2S VAD Configure register",
        "fields": [
            {
                "name": "VAD_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "VAD enable register"
            },
            {
                "name": "VAD_RESET",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "VAD reset register"
            },
            {
                "name": "VAD_FORCE_START",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "VAD force start register."
            }
        ]
    },
    "1343377412": {
        "name": "VAD_RESULT",
        "address": 1343377412,
        "size": 32,
        "access": "",
        "desc": "I2S VAD Result register",
        "fields": [
            {
                "name": "VAD_FLAG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reg vad flag observe signal"
            },
            {
                "name": "ENERGY_ENOUGH",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reg energy enough observe signal"
            }
        ]
    },
    "1343377416": {
        "name": "RX_MEM_CONF",
        "address": 1343377416,
        "size": 32,
        "access": "",
        "desc": "I2S VAD Observe register",
        "fields": [
            {
                "name": "RX_MEM_FIFO_CNT",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "The number of data in the rx mem"
            },
            {
                "name": "RX_MEM_THRESHOLD",
                "bitOffset": 9,
                "bitWidth": 8,
                "desc": "I2S rx mem will trigger an interrupt when the data in the mem is over(not including equal) reg_rx_mem_threshold"
            }
        ]
    },
    "1343377420": {
        "name": "INT_RAW",
        "address": 1343377420,
        "size": 32,
        "access": "",
        "desc": "I2S interrupt raw register, valid in level.",
        "fields": [
            {
                "name": "RX_DONE_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit  for the i2s_rx_done_int interrupt"
            },
            {
                "name": "RX_HUNG_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit  for the i2s_rx_hung_int interrupt"
            },
            {
                "name": "RX_FIFOMEM_UDF_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit  for the i2s_rx_fifomem_udf_int interrupt"
            },
            {
                "name": "VAD_DONE_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit  for the vad_done_int interrupt"
            },
            {
                "name": "VAD_RESET_DONE_INT_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit  for the vad_reset_done_int interrupt"
            },
            {
                "name": "RX_MEM_THRESHOLD_INT_RAW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit  for the rx_mem_threshold_int interrupt"
            }
        ]
    },
    "1343377424": {
        "name": "INT_ST",
        "address": 1343377424,
        "size": 32,
        "access": "",
        "desc": "I2S interrupt status register.",
        "fields": [
            {
                "name": "RX_DONE_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit  for the i2s_rx_done_int interrupt"
            },
            {
                "name": "RX_HUNG_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit  for the i2s_rx_hung_int interrupt"
            },
            {
                "name": "RX_FIFOMEM_UDF_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit  for the i2s_rx_fifomem_udf_int interrupt"
            },
            {
                "name": "LP_VAD_DONE_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit  for the vad_done_int interrupt"
            },
            {
                "name": "LP_VAD_RESET_DONE_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit  for the vad_reset_done_int interrupt"
            },
            {
                "name": "RX_MEM_THRESHOLD_INT_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit  for the rx_mem_threshold_int interrupt"
            }
        ]
    },
    "1343377428": {
        "name": "INT_ENA",
        "address": 1343377428,
        "size": 32,
        "access": "",
        "desc": "I2S interrupt enable register.",
        "fields": [
            {
                "name": "RX_DONE_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The interrupt enable bit  for the i2s_rx_done_int interrupt"
            },
            {
                "name": "RX_HUNG_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The interrupt enable bit  for the i2s_rx_hung_int interrupt"
            },
            {
                "name": "RX_FIFOMEM_UDF_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The interrupt enable bit  for the i2s_rx_fifomem_udf_int interrupt"
            },
            {
                "name": "LP_VAD_DONE_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The interrupt enable bit  for the vad_done_int interrupt"
            },
            {
                "name": "LP_VAD_RESET_DONE_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The interrupt enable bit  for the vad_reset_done_int interrupt"
            },
            {
                "name": "RX_MEM_THRESHOLD_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The interrupt enable bit  for the rx_mem_threshold_int interrupt"
            }
        ]
    },
    "1343377432": {
        "name": "INT_CLR",
        "address": 1343377432,
        "size": 32,
        "access": "",
        "desc": "I2S interrupt clear register.",
        "fields": [
            {
                "name": "RX_DONE_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to clear the i2s_rx_done_int interrupt"
            },
            {
                "name": "RX_HUNG_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to clear the i2s_rx_hung_int interrupt"
            },
            {
                "name": "RX_FIFOMEM_UDF_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to clear the i2s_rx_fifomem_udf_int interrupt"
            },
            {
                "name": "LP_VAD_DONE_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to clear the vad_done_int interrupt"
            },
            {
                "name": "LP_VAD_RESET_DONE_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to clear the vad_reset_done_int interrupt"
            },
            {
                "name": "RX_MEM_THRESHOLD_INT_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Set this bit to clear the rx_mem_threshold_int interrupt"
            }
        ]
    },
    "1343377440": {
        "name": "RX_CONF",
        "address": 1343377440,
        "size": 32,
        "access": "",
        "desc": "I2S RX configure register",
        "fields": [
            {
                "name": "RX_RESET",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to reset receiver"
            },
            {
                "name": "RX_FIFO_RESET",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to reset Rx AFIFO"
            },
            {
                "name": "RX_START",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to start receiving data"
            },
            {
                "name": "RX_SLAVE_MOD",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to enable slave receiver mode"
            },
            {
                "name": "RX_FIFOMEM_RESET",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to reset Rx Syncfifomem"
            },
            {
                "name": "RX_MONO",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Set this bit to enable receiver  in mono mode"
            },
            {
                "name": "RX_BIG_ENDIAN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "I2S Rx byte endian, 1: low addr value to high addr. 0: low addr with low addr value."
            },
            {
                "name": "RX_UPDATE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Set 1 to update I2S RX registers from APB clock domain to I2S RX clock domain. This bit will be cleared by hardware after update register done."
            },
            {
                "name": "RX_MONO_FST_VLD",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "1: The first channel data value is valid in I2S RX mono mode.   0: The second channel data value is valid in I2S RX mono mode."
            },
            {
                "name": "RX_PCM_CONF",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "I2S RX compress/decompress configuration bit. & 0 (atol): A-Law decompress, 1 (ltoa) : A-Law compress, 2 (utol) : u-Law decompress, 3 (ltou) : u-Law compress. &"
            },
            {
                "name": "RX_PCM_BYPASS",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Set this bit to bypass Compress/Decompress module for received data."
            },
            {
                "name": "RX_STOP_MODE",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "0  : I2S Rx only stop when reg_rx_start is cleared.   1: Stop when reg_rx_start is 0 or in_suc_eof is 1.   2:  Stop I2S RX when reg_rx_start is 0 or RX FIFO is full."
            },
            {
                "name": "RX_LEFT_ALIGN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "1: I2S RX left alignment mode. 0: I2S RX right alignment mode."
            },
            {
                "name": "RX_24_FILL_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "1: store 24 channel bits to 32 bits. 0:store 24 channel bits to 24 bits."
            },
            {
                "name": "RX_WS_IDLE_POL",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "0: WS should be 0 when receiving left channel data, and WS is 1in right channel.  1: WS should be 1 when receiving left channel data, and WS is 0in right channel."
            },
            {
                "name": "RX_BIT_ORDER",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "I2S Rx bit endian. 1:small endian, the LSB is received first. 0:big endian, the MSB is received first."
            },
            {
                "name": "RX_TDM_EN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "1: Enable I2S TDM Rx mode . 0: Disable."
            },
            {
                "name": "RX_PDM_EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "1: Enable I2S PDM Rx mode . 0: Disable."
            }
        ]
    },
    "1343377448": {
        "name": "RX_CONF1",
        "address": 1343377448,
        "size": 32,
        "access": "",
        "desc": "I2S RX configure register 1",
        "fields": [
            {
                "name": "RX_TDM_WS_WIDTH",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "The width of rx_ws_out in TDM mode is (I2S_RX_TDM_WS_WIDTH[6:0] +1) * T_bck"
            },
            {
                "name": "RX_BCK_DIV_NUM",
                "bitOffset": 7,
                "bitWidth": 6,
                "desc": "Bit clock configuration bits in receiver mode."
            },
            {
                "name": "RX_BITS_MOD",
                "bitOffset": 13,
                "bitWidth": 5,
                "desc": "Set the bits to configure the valid data bit length of I2S receiver channel. 7: all the valid channel data is in 8-bit-mode. 15: all the valid channel data is in 16-bit-mode. 23: all the valid channel data is in 24-bit-mode. 31:all the valid channel data is in 32-bit-mode."
            },
            {
                "name": "RX_HALF_SAMPLE_BITS",
                "bitOffset": 18,
                "bitWidth": 6,
                "desc": "I2S Rx half sample bits -1."
            },
            {
                "name": "RX_TDM_CHAN_BITS",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "The Rx bit number for each channel minus 1in TDM mode."
            },
            {
                "name": "RX_MSB_SHIFT",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Set this bit to enable receiver in Phillips standard mode"
            }
        ]
    },
    "1343377488": {
        "name": "RX_TDM_CTRL",
        "address": 1343377488,
        "size": 32,
        "access": "",
        "desc": "I2S TX TDM mode control register",
        "fields": [
            {
                "name": "RX_TDM_PDM_CHAN0_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "1: Enable the valid data input of I2S RX TDM or PDM channel 0. 0:  Disable, just input 0 in this channel."
            },
            {
                "name": "RX_TDM_PDM_CHAN1_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "1: Enable the valid data input of I2S RX TDM or PDM channel 1. 0:  Disable, just input 0 in this channel."
            },
            {
                "name": "RX_TDM_TOT_CHAN_NUM",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "The total channel number of I2S TX TDM mode."
            }
        ]
    },
    "1343377496": {
        "name": "RX_TIMING",
        "address": 1343377496,
        "size": 32,
        "access": "",
        "desc": "I2S RX timing control register",
        "fields": [
            {
                "name": "RX_SD_IN_DM",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "The delay mode of I2S Rx SD input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
            },
            {
                "name": "RX_WS_OUT_DM",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "The delay mode of I2S Rx WS output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
            },
            {
                "name": "RX_BCK_OUT_DM",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "The delay mode of I2S Rx BCK output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
            },
            {
                "name": "RX_WS_IN_DM",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "The delay mode of I2S Rx WS input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
            },
            {
                "name": "RX_BCK_IN_DM",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "The delay mode of I2S Rx BCK input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
            }
        ]
    },
    "1343377504": {
        "name": "LC_HUNG_CONF",
        "address": 1343377504,
        "size": 32,
        "access": "",
        "desc": "I2S HUNG configure register.",
        "fields": [
            {
                "name": "LC_FIFO_TIMEOUT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "the i2s_tx_hung_int interrupt or the i2s_rx_hung_int interrupt will be triggered when fifo hung counter is equal to this value"
            },
            {
                "name": "LC_FIFO_TIMEOUT_SHIFT",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "The bits are used to scale tick counter threshold. The tick counter is reset when counter value >= 88000/2^i2s_lc_fifo_timeout_shift"
            },
            {
                "name": "LC_FIFO_TIMEOUT_ENA",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The enable bit for FIFO timeout"
            }
        ]
    },
    "1343377508": {
        "name": "RXEOF_NUM",
        "address": 1343377508,
        "size": 32,
        "access": "",
        "desc": "I2S RX data number control register.",
        "fields": [
            {
                "name": "RX_EOF_NUM",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "The receive data bit length is (I2S_RX_BITS_MOD[4:0] + 1) * (REG_RX_EOF_NUM[11:0] + 1) . It will trigger in_suc_eof interrupt in the configured DMA RX channel."
            }
        ]
    },
    "1343377512": {
        "name": "CONF_SIGLE_DATA",
        "address": 1343377512,
        "size": 32,
        "access": "",
        "desc": "I2S signal data register",
        "fields": [
            {
                "name": "SINGLE_DATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The configured constant channel data to be sent out."
            }
        ]
    },
    "1343377520": {
        "name": "RX_PDM_CONF",
        "address": 1343377520,
        "size": 32,
        "access": "",
        "desc": "I2S RX configure register",
        "fields": [
            {
                "name": "RX_PDM2PCM_EN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "1: Enable PDM2PCM RX mode. 0: DIsable."
            },
            {
                "name": "RX_PDM_SINC_DSR_16_EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Configure the down sampling rate of PDM RX filter group1 module. 1: The  down sampling rate is 128. 0: down sampling rate is 64."
            },
            {
                "name": "RX_PDM2PCM_AMPLIFY_NUM",
                "bitOffset": 21,
                "bitWidth": 4,
                "desc": "Configure PDM RX amplify number."
            },
            {
                "name": "RX_PDM_HP_BYPASS",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "I2S PDM RX bypass hp filter or not."
            },
            {
                "name": "RX_IIR_HP_MULT12_5",
                "bitOffset": 26,
                "bitWidth": 3,
                "desc": "The fourth parameter of PDM RX IIR_HP filter stage 2 is (504 + LP_I2S_RX_IIR_HP_MULT12_5[2:0])"
            },
            {
                "name": "RX_IIR_HP_MULT12_0",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "The fourth parameter of PDM RX IIR_HP filter stage 1 is (504 + LP_I2S_RX_IIR_HP_MULT12_0[2:0])"
            }
        ]
    },
    "1343377524": {
        "name": "ECO_LOW",
        "address": 1343377524,
        "size": 32,
        "access": "",
        "desc": "I2S ECO register",
        "fields": [
            {
                "name": "RDN_ECO_LOW",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "logic low eco registers"
            }
        ]
    },
    "1343377528": {
        "name": "ECO_HIGH",
        "address": 1343377528,
        "size": 32,
        "access": "",
        "desc": "I2S ECO register",
        "fields": [
            {
                "name": "RDN_ECO_HIGH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "logic high eco registers"
            }
        ]
    },
    "1343377532": {
        "name": "ECO_CONF",
        "address": 1343377532,
        "size": 32,
        "access": "",
        "desc": "I2S ECO register",
        "fields": [
            {
                "name": "RDN_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "enable rdn counter bit"
            },
            {
                "name": "RDN_RESULT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "rdn result"
            }
        ]
    },
    "1343377536": {
        "name": "VAD_PARAM0",
        "address": 1343377536,
        "size": 32,
        "access": "",
        "desc": "I2S VAD Parameter register",
        "fields": [
            {
                "name": "PARAM_MIN_ENERGY",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "VAD parameter"
            },
            {
                "name": "PARAM_INIT_FRAME_NUM",
                "bitOffset": 16,
                "bitWidth": 9,
                "desc": "VAD parameter"
            }
        ]
    },
    "1343377540": {
        "name": "VAD_PARAM1",
        "address": 1343377540,
        "size": 32,
        "access": "",
        "desc": "I2S VAD Parameter register",
        "fields": [
            {
                "name": "PARAM_MIN_SPEECH_COUNT",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "VAD parameter"
            },
            {
                "name": "PARAM_MAX_SPEECH_COUNT",
                "bitOffset": 4,
                "bitWidth": 7,
                "desc": "VAD parameter"
            },
            {
                "name": "PARAM_HANGOVER_SPEECH",
                "bitOffset": 11,
                "bitWidth": 5,
                "desc": "VAD parameter"
            },
            {
                "name": "PARAM_HANGOVER_SILENT",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "VAD parameter"
            },
            {
                "name": "PARAM_MAX_OFFSET",
                "bitOffset": 24,
                "bitWidth": 7,
                "desc": "VAD parameter"
            },
            {
                "name": "PARAM_SKIP_BAND_ENERGY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Set 1 to skip band energy check."
            }
        ]
    },
    "1343377544": {
        "name": "VAD_PARAM2",
        "address": 1343377544,
        "size": 32,
        "access": "",
        "desc": "I2S VAD Parameter register",
        "fields": [
            {
                "name": "PARAM_NOISE_AMP_DOWN",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "VAD parameter"
            },
            {
                "name": "PARAM_NOISE_AMP_UP",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "VAD parameter"
            }
        ]
    },
    "1343377548": {
        "name": "VAD_PARAM3",
        "address": 1343377548,
        "size": 32,
        "access": "",
        "desc": "I2S VAD Parameter register",
        "fields": [
            {
                "name": "PARAM_NOISE_SPE_UP0",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "VAD parameter"
            },
            {
                "name": "PARAM_NOISE_SPE_UP1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "VAD parameter"
            }
        ]
    },
    "1343377552": {
        "name": "VAD_PARAM4",
        "address": 1343377552,
        "size": 32,
        "access": "",
        "desc": "I2S VAD Parameter register",
        "fields": [
            {
                "name": "PARAM_NOISE_SPE_DOWN",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "VAD parameter"
            },
            {
                "name": "PARAM_NOISE_MEAN_DOWN",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "VAD parameter"
            }
        ]
    },
    "1343377556": {
        "name": "VAD_PARAM5",
        "address": 1343377556,
        "size": 32,
        "access": "",
        "desc": "I2S VAD Parameter register",
        "fields": [
            {
                "name": "PARAM_NOISE_MEAN_UP0",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "VAD parameter"
            },
            {
                "name": "PARAM_NOISE_MEAN_UP1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "VAD parameter"
            }
        ]
    },
    "1343377560": {
        "name": "VAD_PARAM6",
        "address": 1343377560,
        "size": 32,
        "access": "",
        "desc": "I2S VAD Parameter register",
        "fields": [
            {
                "name": "PARAM_NOISE_STD_FS_THSL",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Feature_sum threshold to determine noise_std max value when vad_tag=1, equal to ((noise_std_max)>>11)^2*5"
            },
            {
                "name": "PARAM_NOISE_STD_FS_THSH",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Feature_sum threshold to determine noise_std max value when vad_tag=0, equal to ((noise_std_max)>>11)^2*5"
            }
        ]
    },
    "1343377564": {
        "name": "VAD_PARAM7",
        "address": 1343377564,
        "size": 32,
        "access": "",
        "desc": "I2S VAD Parameter register",
        "fields": [
            {
                "name": "PARAM_THRES_UPD_BASE",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "VAD parameter"
            },
            {
                "name": "PARAM_THRES_UPD_VARY",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "VAD parameter"
            }
        ]
    },
    "1343377568": {
        "name": "VAD_PARAM8",
        "address": 1343377568,
        "size": 32,
        "access": "",
        "desc": "I2S VAD Parameter register",
        "fields": [
            {
                "name": "PARAM_THRES_UPD_BDL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Noise_std boundary low when updating threshold."
            },
            {
                "name": "PARAM_THRES_UPD_BDH",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Noise_std boundary high when updating threshold."
            },
            {
                "name": "PARAM_FEATURE_BURST",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "VAD parameter"
            }
        ]
    },
    "1343377584": {
        "name": "VAD_OB0",
        "address": 1343377584,
        "size": 32,
        "access": "",
        "desc": "I2S VAD Observe register",
        "fields": [
            {
                "name": "SPEECH_COUNT_OB",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Reg silent count observe"
            },
            {
                "name": "SILENT_COUNT_OB",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Reg speech count observe"
            },
            {
                "name": "MAX_SIGNAL0_OB",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reg max signal0 observe"
            }
        ]
    },
    "1343377588": {
        "name": "VAD_OB1",
        "address": 1343377588,
        "size": 32,
        "access": "",
        "desc": "I2S VAD Observe register",
        "fields": [
            {
                "name": "MAX_SIGNAL1_OB",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Reg max signal1 observe"
            },
            {
                "name": "MAX_SIGNAL2_OB",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Reg max signal2 observe"
            }
        ]
    },
    "1343377592": {
        "name": "VAD_OB2",
        "address": 1343377592,
        "size": 32,
        "access": "",
        "desc": "I2S VAD Observe register",
        "fields": [
            {
                "name": "NOISE_AMP_OB",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Reg noise_amp observe signal"
            }
        ]
    },
    "1343377596": {
        "name": "VAD_OB3",
        "address": 1343377596,
        "size": 32,
        "access": "",
        "desc": "I2S VAD Observe register",
        "fields": [
            {
                "name": "NOISE_MEAN_OB",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Reg noise_mean observe signal"
            }
        ]
    },
    "1343377600": {
        "name": "VAD_OB4",
        "address": 1343377600,
        "size": 32,
        "access": "",
        "desc": "I2S VAD Observe register",
        "fields": [
            {
                "name": "NOISE_STD_OB",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Reg noise_std observe signal"
            }
        ]
    },
    "1343377604": {
        "name": "VAD_OB5",
        "address": 1343377604,
        "size": 32,
        "access": "",
        "desc": "I2S VAD Observe register",
        "fields": [
            {
                "name": "OFFSET_OB",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Reg offset observe signal"
            }
        ]
    },
    "1343377608": {
        "name": "VAD_OB6",
        "address": 1343377608,
        "size": 32,
        "access": "",
        "desc": "I2S VAD Observe register",
        "fields": [
            {
                "name": "THRESHOLD_OB",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Reg threshold observe signal"
            }
        ]
    },
    "1343377612": {
        "name": "VAD_OB7",
        "address": 1343377612,
        "size": 32,
        "access": "",
        "desc": "I2S VAD Observe register",
        "fields": [
            {
                "name": "ENERGY_LOW_OB",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Reg energy bit 31~0 observe signal"
            }
        ]
    },
    "1343377616": {
        "name": "VAD_OB8",
        "address": 1343377616,
        "size": 32,
        "access": "",
        "desc": "I2S VAD Observe register",
        "fields": [
            {
                "name": "ENERGY_HIGH_OB",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Reg energy bit 63~32 observe signal"
            }
        ]
    },
    "1343377656": {
        "name": "CLK_GATE",
        "address": 1343377656,
        "size": 32,
        "access": "",
        "desc": "Clock gate register",
        "fields": [
            {
                "name": "CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "set this bit to enable clock gate"
            },
            {
                "name": "VAD_CG_FORCE_ON",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "VAD clock gate force on register"
            },
            {
                "name": "RX_MEM_CG_FORCE_ON",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "I2S rx mem clock gate force on register"
            },
            {
                "name": "RX_REG_CG_FORCE_ON",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "I2S rx reg clock gate force on register"
            }
        ]
    },
    "1343377660": {
        "name": "DATE",
        "address": 1343377660,
        "size": 32,
        "access": "",
        "desc": "Version control register",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "I2S version control register"
            }
        ]
    },
    "1343401984": {
        "name": "CLK_EN",
        "address": 1343401984,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1343401988": {
        "name": "VER_DATE",
        "address": 1343401988,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_VER_DATE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "Reserved"
            }
        ]
    },
    "1343401992": {
        "name": "PAD0",
        "address": 1343401992,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_PAD0_DRV",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD0_RDE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD0_RUE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD0_MUX_SEL",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "1:use LP GPIO,0: use digital GPIO"
            },
            {
                "name": "REG_PAD0_FUN_SEL",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "function sel"
            },
            {
                "name": "REG_PAD0_SLP_SEL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "1: enable sleep mode during sleep,0: no sleep mode"
            },
            {
                "name": "REG_PAD0_SLP_IE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "input enable in sleep mode"
            },
            {
                "name": "REG_PAD0_SLP_OE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "output enable in sleep mode"
            },
            {
                "name": "REG_PAD0_FUN_IE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "input enable in work mode"
            },
            {
                "name": "REG_PAD0_FILTER_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "need des"
            }
        ]
    },
    "1343401996": {
        "name": "PAD1",
        "address": 1343401996,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_PAD1_DRV",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD1_RDE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD1_RUE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD1_MUX_SEL",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "1:use LP GPIO,0: use digital GPIO"
            },
            {
                "name": "REG_PAD1_FUN_SEL",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "function sel"
            },
            {
                "name": "REG_PAD1_SLP_SEL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "1: enable sleep mode during sleep,0: no sleep mode"
            },
            {
                "name": "REG_PAD1_SLP_IE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "input enable in sleep mode"
            },
            {
                "name": "REG_PAD1_SLP_OE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "output enable in sleep mode"
            },
            {
                "name": "REG_PAD1_FUN_IE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "input enable in work mode"
            },
            {
                "name": "REG_PAD1_FILTER_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "need des"
            }
        ]
    },
    "1343402000": {
        "name": "PAD2",
        "address": 1343402000,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_PAD2_DRV",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD2_RDE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD2_RUE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD2_MUX_SEL",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "1:use LP GPIO,0: use digital GPIO"
            },
            {
                "name": "REG_PAD2_FUN_SEL",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "function sel"
            },
            {
                "name": "REG_PAD2_SLP_SEL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "1: enable sleep mode during sleep,0: no sleep mode"
            },
            {
                "name": "REG_PAD2_SLP_IE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "input enable in sleep mode"
            },
            {
                "name": "REG_PAD2_SLP_OE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "output enable in sleep mode"
            },
            {
                "name": "REG_PAD2_FUN_IE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "input enable in work mode"
            },
            {
                "name": "REG_PAD2_FILTER_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "need des"
            }
        ]
    },
    "1343402004": {
        "name": "PAD3",
        "address": 1343402004,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_PAD3_DRV",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD3_RDE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD3_RUE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD3_MUX_SEL",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "1:use LP GPIO,0: use digital GPIO"
            },
            {
                "name": "REG_PAD3_FUN_SEL",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "function sel"
            },
            {
                "name": "REG_PAD3_SLP_SEL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "1: enable sleep mode during sleep,0: no sleep mode"
            },
            {
                "name": "REG_PAD3_SLP_IE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "input enable in sleep mode"
            },
            {
                "name": "REG_PAD3_SLP_OE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "output enable in sleep mode"
            },
            {
                "name": "REG_PAD3_FUN_IE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "input enable in work mode"
            },
            {
                "name": "REG_PAD3_FILTER_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "need des"
            }
        ]
    },
    "1343402008": {
        "name": "PAD4",
        "address": 1343402008,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_PAD4_DRV",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD4_RDE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD4_RUE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD4_MUX_SEL",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "1:use LP GPIO,0: use digital GPIO"
            },
            {
                "name": "REG_PAD4_FUN_SEL",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "function sel"
            },
            {
                "name": "REG_PAD4_SLP_SEL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "1: enable sleep mode during sleep,0: no sleep mode"
            },
            {
                "name": "REG_PAD4_SLP_IE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "input enable in sleep mode"
            },
            {
                "name": "REG_PAD4_SLP_OE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "output enable in sleep mode"
            },
            {
                "name": "REG_PAD4_FUN_IE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "input enable in work mode"
            },
            {
                "name": "REG_PAD4_FILTER_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "need des"
            }
        ]
    },
    "1343402012": {
        "name": "PAD5",
        "address": 1343402012,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_PAD5_DRV",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD5_RDE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD5_RUE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD5_MUX_SEL",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "1:use LP GPIO,0: use digital GPIO"
            },
            {
                "name": "REG_PAD5_FUN_SEL",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "function sel"
            },
            {
                "name": "REG_PAD5_SLP_SEL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "1: enable sleep mode during sleep,0: no sleep mode"
            },
            {
                "name": "REG_PAD5_SLP_IE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "input enable in sleep mode"
            },
            {
                "name": "REG_PAD5_SLP_OE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "output enable in sleep mode"
            },
            {
                "name": "REG_PAD5_FUN_IE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "input enable in work mode"
            },
            {
                "name": "REG_PAD5_FILTER_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "need des"
            }
        ]
    },
    "1343402016": {
        "name": "PAD6",
        "address": 1343402016,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_PAD6_DRV",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD6_RDE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD6_RUE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD6_MUX_SEL",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "1:use LP GPIO,0: use digital GPIO"
            },
            {
                "name": "REG_PAD6_FUN_SEL",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "function sel"
            },
            {
                "name": "REG_PAD6_SLP_SEL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "1: enable sleep mode during sleep,0: no sleep mode"
            },
            {
                "name": "REG_PAD6_SLP_IE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "input enable in sleep mode"
            },
            {
                "name": "REG_PAD6_SLP_OE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "output enable in sleep mode"
            },
            {
                "name": "REG_PAD6_FUN_IE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "input enable in work mode"
            },
            {
                "name": "REG_PAD6_FILTER_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "need des"
            }
        ]
    },
    "1343402020": {
        "name": "PAD7",
        "address": 1343402020,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_PAD7_DRV",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD7_RDE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD7_RUE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD7_MUX_SEL",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "1:use LP GPIO,0: use digital GPIO"
            },
            {
                "name": "REG_PAD7_FUN_SEL",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "function sel"
            },
            {
                "name": "REG_PAD7_SLP_SEL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "1: enable sleep mode during sleep,0: no sleep mode"
            },
            {
                "name": "REG_PAD7_SLP_IE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "input enable in sleep mode"
            },
            {
                "name": "REG_PAD7_SLP_OE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "output enable in sleep mode"
            },
            {
                "name": "REG_PAD7_FUN_IE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "input enable in work mode"
            },
            {
                "name": "REG_PAD7_FILTER_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "need des"
            }
        ]
    },
    "1343402024": {
        "name": "PAD8",
        "address": 1343402024,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_PAD8_DRV",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD8_RDE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD8_RUE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD8_MUX_SEL",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "1:use LP GPIO,0: use digital GPIO"
            },
            {
                "name": "REG_PAD8_FUN_SEL",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "function sel"
            },
            {
                "name": "REG_PAD8_SLP_SEL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "1: enable sleep mode during sleep,0: no sleep mode"
            },
            {
                "name": "REG_PAD8_SLP_IE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "input enable in sleep mode"
            },
            {
                "name": "REG_PAD8_SLP_OE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "output enable in sleep mode"
            },
            {
                "name": "REG_PAD8_FUN_IE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "input enable in work mode"
            },
            {
                "name": "REG_PAD8_FILTER_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "need des"
            }
        ]
    },
    "1343402028": {
        "name": "PAD9",
        "address": 1343402028,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_PAD9_DRV",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD9_RDE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD9_RUE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD9_MUX_SEL",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "1:use LP GPIO,0: use digital GPIO"
            },
            {
                "name": "REG_PAD9_FUN_SEL",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "function sel"
            },
            {
                "name": "REG_PAD9_SLP_SEL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "1: enable sleep mode during sleep,0: no sleep mode"
            },
            {
                "name": "REG_PAD9_SLP_IE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "input enable in sleep mode"
            },
            {
                "name": "REG_PAD9_SLP_OE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "output enable in sleep mode"
            },
            {
                "name": "REG_PAD9_FUN_IE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "input enable in work mode"
            },
            {
                "name": "REG_PAD9_FILTER_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "need des"
            }
        ]
    },
    "1343402032": {
        "name": "PAD10",
        "address": 1343402032,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_PAD10_DRV",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD10_RDE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD10_RUE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD10_MUX_SEL",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "1:use LP GPIO,0: use digital GPIO"
            },
            {
                "name": "REG_PAD10_FUN_SEL",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "function sel"
            },
            {
                "name": "REG_PAD10_SLP_SEL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "1: enable sleep mode during sleep,0: no sleep mode"
            },
            {
                "name": "REG_PAD10_SLP_IE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "input enable in sleep mode"
            },
            {
                "name": "REG_PAD10_SLP_OE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "output enable in sleep mode"
            },
            {
                "name": "REG_PAD10_FUN_IE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "input enable in work mode"
            },
            {
                "name": "REG_PAD10_FILTER_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "need des"
            }
        ]
    },
    "1343402036": {
        "name": "PAD11",
        "address": 1343402036,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_PAD11_DRV",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD11_RDE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD11_RUE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD11_MUX_SEL",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "1:use LP GPIO,0: use digital GPIO"
            },
            {
                "name": "REG_PAD11_FUN_SEL",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "function sel"
            },
            {
                "name": "REG_PAD11_SLP_SEL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "1: enable sleep mode during sleep,0: no sleep mode"
            },
            {
                "name": "REG_PAD11_SLP_IE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "input enable in sleep mode"
            },
            {
                "name": "REG_PAD11_SLP_OE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "output enable in sleep mode"
            },
            {
                "name": "REG_PAD11_FUN_IE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "input enable in work mode"
            },
            {
                "name": "REG_PAD11_FILTER_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "need des"
            }
        ]
    },
    "1343402040": {
        "name": "PAD120",
        "address": 1343402040,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_PAD12_DRV",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD12_RDE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD12_RUE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD12_MUX_SEL",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "1:use LP GPIO,0: use digital GPIO"
            },
            {
                "name": "REG_PAD12_FUN_SEL",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "function sel"
            },
            {
                "name": "REG_PAD12_SLP_SEL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "1: enable sleep mode during sleep,0: no sleep mode"
            },
            {
                "name": "REG_PAD12_SLP_IE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "input enable in sleep mode"
            },
            {
                "name": "REG_PAD12_SLP_OE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "output enable in sleep mode"
            },
            {
                "name": "REG_PAD12_FUN_IE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "input enable in work mode"
            },
            {
                "name": "REG_PAD12_FILTER_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "need des"
            }
        ]
    },
    "1343402044": {
        "name": "PAD13",
        "address": 1343402044,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_PAD13_DRV",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD13_RDE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD13_RUE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD13_MUX_SEL",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "1:use LP GPIO,0: use digital GPIO"
            },
            {
                "name": "REG_PAD13_FUN_SEL",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "function sel"
            },
            {
                "name": "REG_PAD13_SLP_SEL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "1: enable sleep mode during sleep,0: no sleep mode"
            },
            {
                "name": "REG_PAD13_SLP_IE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "input enable in sleep mode"
            },
            {
                "name": "REG_PAD13_SLP_OE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "output enable in sleep mode"
            },
            {
                "name": "REG_PAD13_FUN_IE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "input enable in work mode"
            },
            {
                "name": "REG_PAD13_FILTER_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "need des"
            }
        ]
    },
    "1343402048": {
        "name": "PAD14",
        "address": 1343402048,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_PAD14_DRV",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD14_RDE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD14_RUE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD14_MUX_SEL",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "1:use LP GPIO,0: use digital GPIO"
            },
            {
                "name": "REG_PAD14_FUN_SEL",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "function sel"
            },
            {
                "name": "REG_PAD14_SLP_SEL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "1: enable sleep mode during sleep,0: no sleep mode"
            },
            {
                "name": "REG_PAD14_SLP_IE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "input enable in sleep mode"
            },
            {
                "name": "REG_PAD14_SLP_OE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "output enable in sleep mode"
            },
            {
                "name": "REG_PAD14_FUN_IE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "input enable in work mode"
            },
            {
                "name": "REG_PAD14_FILTER_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "need des"
            }
        ]
    },
    "1343402052": {
        "name": "PAD15",
        "address": 1343402052,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_PAD15_DRV",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD15_RDE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD15_RUE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "REG_PAD15_MUX_SEL",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "1:use LP GPIO,0: use digital GPIO"
            },
            {
                "name": "REG_PAD15_FUN_SEL",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "function sel"
            },
            {
                "name": "REG_PAD15_SLP_SEL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "1: enable sleep mode during sleep,0: no sleep mode"
            },
            {
                "name": "REG_PAD15_SLP_IE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "input enable in sleep mode"
            },
            {
                "name": "REG_PAD15_SLP_OE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "output enable in sleep mode"
            },
            {
                "name": "REG_PAD15_FUN_IE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "input enable in work mode"
            },
            {
                "name": "REG_PAD15_FILTER_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "need des"
            }
        ]
    },
    "1343402056": {
        "name": "EXT_WAKEUP0_SEL",
        "address": 1343402056,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_XTL_EXT_CTR_SEL",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "select LP GPIO 0 ~ 15 to control XTAL"
            },
            {
                "name": "REG_EXT_WAKEUP0_SEL",
                "bitOffset": 5,
                "bitWidth": 5,
                "desc": "Reserved"
            }
        ]
    },
    "1343402060": {
        "name": "LP_PAD_HOLD",
        "address": 1343402060,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_LP_GPIO_HOLD",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343402064": {
        "name": "LP_PAD_HYS",
        "address": 1343402064,
        "size": 32,
        "access": "",
        "desc": "Reserved",
        "fields": [
            {
                "name": "REG_LP_GPIO_HYS",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Reserved"
            }
        ]
    },
    "1343361024": {
        "name": "FIFO",
        "address": 1343361024,
        "size": 32,
        "access": "",
        "desc": "FIFO data register",
        "fields": [
            {
                "name": "RXFIFO_RD_BYTE",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "UART 0 accesses FIFO via this register."
            }
        ]
    },
    "1343361028": {
        "name": "INT_RAW",
        "address": 1343361028,
        "size": 32,
        "access": "",
        "desc": "Raw interrupt status",
        "fields": [
            {
                "name": "RXFIFO_FULL_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when receiver receives more data than what rxfifo_full_thrhd specifies."
            },
            {
                "name": "TXFIFO_EMPTY_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when the amount of data in Tx-FIFO is less than what txfifo_empty_thrhd specifies ."
            },
            {
                "name": "PARITY_ERR_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when receiver detects a parity error in the data."
            },
            {
                "name": "FRM_ERR_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when receiver detects a data frame error ."
            },
            {
                "name": "RXFIFO_OVF_INT_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when receiver receives more data than the FIFO can store."
            },
            {
                "name": "DSR_CHG_INT_RAW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when receiver detects the edge change of DSRn signal."
            },
            {
                "name": "CTS_CHG_INT_RAW",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when receiver detects the edge change of CTSn signal."
            },
            {
                "name": "BRK_DET_INT_RAW",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when receiver detects a 0 after the stop bit."
            },
            {
                "name": "RXFIFO_TOUT_INT_RAW",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when receiver takes more time than rx_tout_thrhd to receive a byte."
            },
            {
                "name": "SW_XON_INT_RAW",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when receiver recevies Xon char when uart_sw_flow_con_en is set to 1."
            },
            {
                "name": "SW_XOFF_INT_RAW",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when receiver receives Xoff char when uart_sw_flow_con_en is set to 1."
            },
            {
                "name": "GLITCH_DET_INT_RAW",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when receiver detects a glitch in the middle of a start bit."
            },
            {
                "name": "TX_BRK_DONE_INT_RAW",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when transmitter completes  sending  NULL characters after all data in Tx-FIFO are sent."
            },
            {
                "name": "TX_BRK_IDLE_DONE_INT_RAW",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when transmitter has kept the shortest duration after sending the  last data."
            },
            {
                "name": "TX_DONE_INT_RAW",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when transmitter has send out all data in FIFO."
            },
            {
                "name": "AT_CMD_CHAR_DET_INT_RAW",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when receiver detects the configured at_cmd char."
            },
            {
                "name": "WAKEUP_INT_RAW",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when input rxd edge changes more times than what reg_active_threshold specifies in light sleeping mode."
            }
        ]
    },
    "1343361032": {
        "name": "INT_ST",
        "address": 1343361032,
        "size": 32,
        "access": "",
        "desc": "Masked interrupt status",
        "fields": [
            {
                "name": "RXFIFO_FULL_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "This is the status bit for rxfifo_full_int_raw when rxfifo_full_int_ena is set to 1."
            },
            {
                "name": "TXFIFO_EMPTY_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "This is the status bit for  txfifo_empty_int_raw  when txfifo_empty_int_ena is set to 1."
            },
            {
                "name": "PARITY_ERR_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "This is the status bit for parity_err_int_raw when parity_err_int_ena is set to 1."
            },
            {
                "name": "FRM_ERR_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "This is the status bit for frm_err_int_raw when frm_err_int_ena is set to 1."
            },
            {
                "name": "RXFIFO_OVF_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "This is the status bit for rxfifo_ovf_int_raw when rxfifo_ovf_int_ena is set to 1."
            },
            {
                "name": "DSR_CHG_INT_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "This is the status bit for dsr_chg_int_raw when dsr_chg_int_ena is set to 1."
            },
            {
                "name": "CTS_CHG_INT_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "This is the status bit for cts_chg_int_raw when cts_chg_int_ena is set to 1."
            },
            {
                "name": "BRK_DET_INT_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "This is the status bit for brk_det_int_raw when brk_det_int_ena is set to 1."
            },
            {
                "name": "RXFIFO_TOUT_INT_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "This is the status bit for rxfifo_tout_int_raw when rxfifo_tout_int_ena is set to 1."
            },
            {
                "name": "SW_XON_INT_ST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "This is the status bit for sw_xon_int_raw when sw_xon_int_ena is set to 1."
            },
            {
                "name": "SW_XOFF_INT_ST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "This is the status bit for sw_xoff_int_raw when sw_xoff_int_ena is set to 1."
            },
            {
                "name": "GLITCH_DET_INT_ST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "This is the status bit for glitch_det_int_raw when glitch_det_int_ena is set to 1."
            },
            {
                "name": "TX_BRK_DONE_INT_ST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "This is the status bit for tx_brk_done_int_raw when tx_brk_done_int_ena is set to 1."
            },
            {
                "name": "TX_BRK_IDLE_DONE_INT_ST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "This is the stauts bit for tx_brk_idle_done_int_raw when tx_brk_idle_done_int_ena is set to 1."
            },
            {
                "name": "TX_DONE_INT_ST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "This is the status bit for tx_done_int_raw when tx_done_int_ena is set to 1."
            },
            {
                "name": "AT_CMD_CHAR_DET_INT_ST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "This is the status bit for at_cmd_det_int_raw when at_cmd_char_det_int_ena is set to 1."
            },
            {
                "name": "WAKEUP_INT_ST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "This is the status bit for uart_wakeup_int_raw when uart_wakeup_int_ena is set to 1."
            }
        ]
    },
    "1343361036": {
        "name": "INT_ENA",
        "address": 1343361036,
        "size": 32,
        "access": "",
        "desc": "Interrupt enable bits",
        "fields": [
            {
                "name": "RXFIFO_FULL_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "This is the enable bit for rxfifo_full_int_st register."
            },
            {
                "name": "TXFIFO_EMPTY_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "This is the enable bit for txfifo_empty_int_st register."
            },
            {
                "name": "PARITY_ERR_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "This is the enable bit for parity_err_int_st register."
            },
            {
                "name": "FRM_ERR_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "This is the enable bit for frm_err_int_st register."
            },
            {
                "name": "RXFIFO_OVF_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "This is the enable bit for rxfifo_ovf_int_st register."
            },
            {
                "name": "DSR_CHG_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "This is the enable bit for dsr_chg_int_st register."
            },
            {
                "name": "CTS_CHG_INT_ENA",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "This is the enable bit for cts_chg_int_st register."
            },
            {
                "name": "BRK_DET_INT_ENA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "This is the enable bit for brk_det_int_st register."
            },
            {
                "name": "RXFIFO_TOUT_INT_ENA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "This is the enable bit for rxfifo_tout_int_st register."
            },
            {
                "name": "SW_XON_INT_ENA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "This is the enable bit for sw_xon_int_st register."
            },
            {
                "name": "SW_XOFF_INT_ENA",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "This is the enable bit for sw_xoff_int_st register."
            },
            {
                "name": "GLITCH_DET_INT_ENA",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "This is the enable bit for glitch_det_int_st register."
            },
            {
                "name": "TX_BRK_DONE_INT_ENA",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "This is the enable bit for tx_brk_done_int_st register."
            },
            {
                "name": "TX_BRK_IDLE_DONE_INT_ENA",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "This is the enable bit for tx_brk_idle_done_int_st register."
            },
            {
                "name": "TX_DONE_INT_ENA",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "This is the enable bit for tx_done_int_st register."
            },
            {
                "name": "AT_CMD_CHAR_DET_INT_ENA",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "This is the enable bit for at_cmd_char_det_int_st register."
            },
            {
                "name": "WAKEUP_INT_ENA",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "This is the enable bit for uart_wakeup_int_st register."
            }
        ]
    },
    "1343361040": {
        "name": "INT_CLR",
        "address": 1343361040,
        "size": 32,
        "access": "",
        "desc": "Interrupt clear bits",
        "fields": [
            {
                "name": "RXFIFO_FULL_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to clear the rxfifo_full_int_raw interrupt."
            },
            {
                "name": "TXFIFO_EMPTY_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to clear txfifo_empty_int_raw interrupt."
            },
            {
                "name": "PARITY_ERR_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to clear parity_err_int_raw interrupt."
            },
            {
                "name": "FRM_ERR_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to clear frm_err_int_raw interrupt."
            },
            {
                "name": "RXFIFO_OVF_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to clear rxfifo_ovf_int_raw interrupt."
            },
            {
                "name": "DSR_CHG_INT_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Set this bit to clear the dsr_chg_int_raw interrupt."
            },
            {
                "name": "CTS_CHG_INT_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Set this bit to clear the cts_chg_int_raw interrupt."
            },
            {
                "name": "BRK_DET_INT_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Set this bit to clear the brk_det_int_raw interrupt."
            },
            {
                "name": "RXFIFO_TOUT_INT_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Set this bit to clear the rxfifo_tout_int_raw interrupt."
            },
            {
                "name": "SW_XON_INT_CLR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Set this bit to clear the sw_xon_int_raw interrupt."
            },
            {
                "name": "SW_XOFF_INT_CLR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Set this bit to clear the sw_xoff_int_raw interrupt."
            },
            {
                "name": "GLITCH_DET_INT_CLR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Set this bit to clear the glitch_det_int_raw interrupt."
            },
            {
                "name": "TX_BRK_DONE_INT_CLR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Set this bit to clear the tx_brk_done_int_raw interrupt.."
            },
            {
                "name": "TX_BRK_IDLE_DONE_INT_CLR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Set this bit to clear the tx_brk_idle_done_int_raw interrupt."
            },
            {
                "name": "TX_DONE_INT_CLR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Set this bit to clear the tx_done_int_raw interrupt."
            },
            {
                "name": "AT_CMD_CHAR_DET_INT_CLR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Set this bit to clear the at_cmd_char_det_int_raw interrupt."
            },
            {
                "name": "WAKEUP_INT_CLR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Set this bit to clear the uart_wakeup_int_raw interrupt."
            }
        ]
    },
    "1343361044": {
        "name": "CLKDIV_SYNC",
        "address": 1343361044,
        "size": 32,
        "access": "",
        "desc": "Clock divider configuration",
        "fields": [
            {
                "name": "CLKDIV",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "The integral part of the frequency divider factor."
            },
            {
                "name": "CLKDIV_FRAG",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "The decimal part of the frequency divider factor."
            }
        ]
    },
    "1343361048": {
        "name": "RX_FILT",
        "address": 1343361048,
        "size": 32,
        "access": "",
        "desc": "Rx Filter configuration",
        "fields": [
            {
                "name": "GLITCH_FILT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "when input pulse width is lower than this value the pulse is ignored."
            },
            {
                "name": "GLITCH_FILT_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Set this bit to enable Rx signal filter."
            }
        ]
    },
    "1343361052": {
        "name": "STATUS",
        "address": 1343361052,
        "size": 32,
        "access": "",
        "desc": "UART status register",
        "fields": [
            {
                "name": "RXFIFO_CNT",
                "bitOffset": 3,
                "bitWidth": 5,
                "desc": "Stores the byte number of valid data in Rx-FIFO."
            },
            {
                "name": "DSRN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The register represent the level value of the internal uart dsr signal."
            },
            {
                "name": "CTSN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "This register represent the level value of the internal uart cts signal."
            },
            {
                "name": "RXD",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "This register represent the  level value of the internal uart rxd signal."
            },
            {
                "name": "TXFIFO_CNT",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Stores the byte number of data in Tx-FIFO."
            },
            {
                "name": "DTRN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "This bit represents the level of the internal uart dtr signal."
            },
            {
                "name": "RTSN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "This bit represents the level of the internal uart rts signal."
            },
            {
                "name": "TXD",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "This bit represents the  level of the internal uart txd signal."
            }
        ]
    },
    "1343361056": {
        "name": "CONF0_SYNC",
        "address": 1343361056,
        "size": 32,
        "access": "",
        "desc": "Configuration register 0",
        "fields": [
            {
                "name": "PARITY",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "This register is used to configure the parity check mode."
            },
            {
                "name": "PARITY_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to enable uart parity check."
            },
            {
                "name": "BIT_NUM",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "This register is used to set the length of data."
            },
            {
                "name": "STOP_BIT_NUM",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "This register is used to set the length of  stop bit."
            },
            {
                "name": "TXD_BRK",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Set this bit to enbale transmitter to  send NULL when the process of sending data is done."
            },
            {
                "name": "LOOPBACK",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Set this bit to enable uart loopback test mode."
            },
            {
                "name": "TX_FLOW_EN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Set this bit to enable flow control function for transmitter."
            },
            {
                "name": "RXD_INV",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Set this bit to inverse the level value of uart rxd signal."
            },
            {
                "name": "TXD_INV",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Set this bit to inverse the level value of uart txd signal."
            },
            {
                "name": "DIS_RX_DAT_OVF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Disable UART Rx data overflow detect."
            },
            {
                "name": "ERR_WR_MASK",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "1'h1: Receiver stops storing data into FIFO when data is wrong. 1'h0: Receiver stores the data even if the  received data is wrong."
            },
            {
                "name": "MEM_CLK_EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "UART memory clock gate enable signal."
            },
            {
                "name": "SW_RTS",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "This register is used to configure the software rts signal which is used in software flow control."
            },
            {
                "name": "RXFIFO_RST",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Set this bit to reset the uart receive-FIFO."
            },
            {
                "name": "TXFIFO_RST",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Set this bit to reset the uart transmit-FIFO."
            }
        ]
    },
    "1343361060": {
        "name": "CONF1",
        "address": 1343361060,
        "size": 32,
        "access": "",
        "desc": "Configuration register 1",
        "fields": [
            {
                "name": "RXFIFO_FULL_THRHD",
                "bitOffset": 3,
                "bitWidth": 5,
                "desc": "It will produce rxfifo_full_int interrupt when receiver receives more data than this register value."
            },
            {
                "name": "TXFIFO_EMPTY_THRHD",
                "bitOffset": 11,
                "bitWidth": 5,
                "desc": "It will produce txfifo_empty_int interrupt when the data amount in Tx-FIFO is less than this register value."
            },
            {
                "name": "CTS_INV",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Set this bit to inverse the level value of uart cts signal."
            },
            {
                "name": "DSR_INV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Set this bit to inverse the level value of uart dsr signal."
            },
            {
                "name": "RTS_INV",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Set this bit to inverse the level value of uart rts signal."
            },
            {
                "name": "DTR_INV",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Set this bit to inverse the level value of uart dtr signal."
            },
            {
                "name": "SW_DTR",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "This register is used to configure the software dtr signal which is used in software flow control."
            },
            {
                "name": "CLK_EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "1'h1: Force clock on for register. 1'h0: Support clock only when application writes registers."
            }
        ]
    },
    "1343361068": {
        "name": "HWFC_CONF_SYNC",
        "address": 1343361068,
        "size": 32,
        "access": "",
        "desc": "Hardware flow-control configuration",
        "fields": [
            {
                "name": "RX_FLOW_THRHD",
                "bitOffset": 3,
                "bitWidth": 5,
                "desc": "This register is used to configure the maximum amount of data that can be received  when hardware flow control works."
            },
            {
                "name": "RX_FLOW_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "This is the flow enable bit for UART receiver."
            }
        ]
    },
    "1343361072": {
        "name": "SLEEP_CONF0",
        "address": 1343361072,
        "size": 32,
        "access": "",
        "desc": "UART sleep configure register 0",
        "fields": [
            {
                "name": "WK_CHAR1",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "This register restores the specified wake up char1 to wake up"
            },
            {
                "name": "WK_CHAR2",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "This register restores the specified wake up char2 to wake up"
            },
            {
                "name": "WK_CHAR3",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "This register restores the specified wake up char3 to wake up"
            },
            {
                "name": "WK_CHAR4",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "This register restores the specified wake up char4 to wake up"
            }
        ]
    },
    "1343361076": {
        "name": "SLEEP_CONF1",
        "address": 1343361076,
        "size": 32,
        "access": "",
        "desc": "UART sleep configure register 1",
        "fields": [
            {
                "name": "WK_CHAR0",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "This register restores the specified char0 to wake up"
            }
        ]
    },
    "1343361080": {
        "name": "SLEEP_CONF2",
        "address": 1343361080,
        "size": 32,
        "access": "",
        "desc": "UART sleep configure register 2",
        "fields": [
            {
                "name": "ACTIVE_THRESHOLD",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "The uart is activated from light sleeping mode when the input rxd edge changes more times than this register value."
            },
            {
                "name": "RX_WAKE_UP_THRHD",
                "bitOffset": 13,
                "bitWidth": 5,
                "desc": "In wake up mode 1 this field is used to set the received data number threshold to wake up chip."
            },
            {
                "name": "WK_CHAR_NUM",
                "bitOffset": 18,
                "bitWidth": 3,
                "desc": "This register is used to select number of wake up char."
            },
            {
                "name": "WK_CHAR_MASK",
                "bitOffset": 21,
                "bitWidth": 5,
                "desc": "This register is used to mask  wake up char."
            },
            {
                "name": "WK_MODE_SEL",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "This register is used to select wake up mode. 0: RXD toggling to wake up. 1: received data number larger than"
            }
        ]
    },
    "1343361084": {
        "name": "SWFC_CONF0_SYNC",
        "address": 1343361084,
        "size": 32,
        "access": "",
        "desc": "Software flow-control character configuration",
        "fields": [
            {
                "name": "XON_CHAR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "This register stores the Xon flow control char."
            },
            {
                "name": "XOFF_CHAR",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "This register stores the Xoff flow control char."
            },
            {
                "name": "XON_XOFF_STILL_SEND",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "In software flow control mode, UART Tx is disabled once UART Rx receives XOFF. In this status, UART Tx can not transmit XOFF even the received data number is larger than UART_XOFF_THRESHOLD. Set this bit to enable UART Tx can transmit XON/XOFF when UART Tx is disabled."
            },
            {
                "name": "SW_FLOW_CON_EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Set this bit to enable software flow control. It is used with register sw_xon or sw_xoff."
            },
            {
                "name": "XONOFF_DEL",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Set this bit to remove flow control char from the received data."
            },
            {
                "name": "FORCE_XON",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Set this bit to enable the transmitter to go on sending data."
            },
            {
                "name": "FORCE_XOFF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Set this bit to stop the  transmitter from sending data."
            },
            {
                "name": "SEND_XON",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Set this bit to send Xon char. It is cleared by hardware automatically."
            },
            {
                "name": "SEND_XOFF",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Set this bit to send Xoff char. It is cleared by hardware automatically."
            }
        ]
    },
    "1343361088": {
        "name": "SWFC_CONF1",
        "address": 1343361088,
        "size": 32,
        "access": "",
        "desc": "Software flow-control character configuration",
        "fields": [
            {
                "name": "XON_THRESHOLD",
                "bitOffset": 3,
                "bitWidth": 5,
                "desc": "When the data amount in Rx-FIFO is less than this register value with uart_sw_flow_con_en set to 1  it will send a Xon char."
            },
            {
                "name": "XOFF_THRESHOLD",
                "bitOffset": 11,
                "bitWidth": 5,
                "desc": "When the data amount in Rx-FIFO is more than this register value with uart_sw_flow_con_en set to 1  it will send a Xoff char."
            }
        ]
    },
    "1343361092": {
        "name": "TXBRK_CONF_SYNC",
        "address": 1343361092,
        "size": 32,
        "access": "",
        "desc": "Tx Break character configuration",
        "fields": [
            {
                "name": "TX_BRK_NUM",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "This register is used to configure the number of 0 to be sent after the process of sending data is done. It is active when txd_brk is set to 1."
            }
        ]
    },
    "1343361096": {
        "name": "IDLE_CONF_SYNC",
        "address": 1343361096,
        "size": 32,
        "access": "",
        "desc": "Frame-end idle configuration",
        "fields": [
            {
                "name": "RX_IDLE_THRHD",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "It will produce frame end signal when receiver takes more time to receive one byte data than this register value."
            },
            {
                "name": "TX_IDLE_NUM",
                "bitOffset": 10,
                "bitWidth": 10,
                "desc": "This register is used to configure the duration time between transfers."
            }
        ]
    },
    "1343361100": {
        "name": "RS485_CONF_SYNC",
        "address": 1343361100,
        "size": 32,
        "access": "",
        "desc": "RS485 mode configuration",
        "fields": [
            {
                "name": "DL0_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to delay the stop bit by 1 bit."
            },
            {
                "name": "DL1_EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to delay the stop bit by 1 bit."
            }
        ]
    },
    "1343361104": {
        "name": "AT_CMD_PRECNT_SYNC",
        "address": 1343361104,
        "size": 32,
        "access": "",
        "desc": "Pre-sequence timing configuration",
        "fields": [
            {
                "name": "PRE_IDLE_NUM",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "This register is used to configure the idle duration time before the first at_cmd is received by receiver."
            }
        ]
    },
    "1343361108": {
        "name": "AT_CMD_POSTCNT_SYNC",
        "address": 1343361108,
        "size": 32,
        "access": "",
        "desc": "Post-sequence timing configuration",
        "fields": [
            {
                "name": "POST_IDLE_NUM",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "This register is used to configure the duration time between the last at_cmd and the next data."
            }
        ]
    },
    "1343361112": {
        "name": "AT_CMD_GAPTOUT_SYNC",
        "address": 1343361112,
        "size": 32,
        "access": "",
        "desc": "Timeout configuration",
        "fields": [
            {
                "name": "RX_GAP_TOUT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "This register is used to configure the duration time between the at_cmd chars."
            }
        ]
    },
    "1343361116": {
        "name": "AT_CMD_CHAR_SYNC",
        "address": 1343361116,
        "size": 32,
        "access": "",
        "desc": "AT escape sequence detection configuration",
        "fields": [
            {
                "name": "AT_CMD_CHAR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "This register is used to configure the content of at_cmd char."
            },
            {
                "name": "CHAR_NUM",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "This register is used to configure the num of continuous at_cmd chars received by receiver."
            }
        ]
    },
    "1343361120": {
        "name": "MEM_CONF",
        "address": 1343361120,
        "size": 32,
        "access": "",
        "desc": "UART memory power configuration",
        "fields": [
            {
                "name": "MEM_FORCE_PD",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Set this bit to force power down UART memory."
            },
            {
                "name": "MEM_FORCE_PU",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Set this bit to force power up UART memory."
            }
        ]
    },
    "1343361124": {
        "name": "TOUT_CONF_SYNC",
        "address": 1343361124,
        "size": 32,
        "access": "",
        "desc": "UART threshold and allocation configuration",
        "fields": [
            {
                "name": "RX_TOUT_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "This is the enble bit for uart receiver's timeout function."
            },
            {
                "name": "RX_TOUT_FLOW_DIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to stop accumulating idle_cnt when hardware flow control works."
            },
            {
                "name": "RX_TOUT_THRHD",
                "bitOffset": 2,
                "bitWidth": 10,
                "desc": "This register is used to configure the threshold time that receiver takes to receive one byte. The rxfifo_tout_int interrupt will be trigger when the receiver takes more time to receive one byte with rx_tout_en set to 1."
            }
        ]
    },
    "1343361128": {
        "name": "MEM_TX_STATUS",
        "address": 1343361128,
        "size": 32,
        "access": "",
        "desc": "Tx-SRAM write and read offset address.",
        "fields": [
            {
                "name": "TX_SRAM_WADDR",
                "bitOffset": 3,
                "bitWidth": 5,
                "desc": "This register stores the offset write address in Tx-SRAM."
            },
            {
                "name": "TX_SRAM_RADDR",
                "bitOffset": 12,
                "bitWidth": 5,
                "desc": "This register stores the offset read address in Tx-SRAM."
            }
        ]
    },
    "1343361132": {
        "name": "MEM_RX_STATUS",
        "address": 1343361132,
        "size": 32,
        "access": "",
        "desc": "Rx-SRAM write and read offset address.",
        "fields": [
            {
                "name": "RX_SRAM_RADDR",
                "bitOffset": 3,
                "bitWidth": 5,
                "desc": "This register stores the offset read address in RX-SRAM."
            },
            {
                "name": "RX_SRAM_WADDR",
                "bitOffset": 12,
                "bitWidth": 5,
                "desc": "This register stores the offset write address in Rx-SRAM."
            }
        ]
    },
    "1343361136": {
        "name": "FSM_STATUS",
        "address": 1343361136,
        "size": 32,
        "access": "",
        "desc": "UART transmit and receive status.",
        "fields": [
            {
                "name": "ST_URX_OUT",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "This is the status register of receiver."
            },
            {
                "name": "ST_UTX_OUT",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "This is the status register of transmitter."
            }
        ]
    },
    "1343361160": {
        "name": "CLK_CONF",
        "address": 1343361160,
        "size": 32,
        "access": "",
        "desc": "UART core clock configuration",
        "fields": [
            {
                "name": "TX_SCLK_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Set this bit to enable UART Tx clock."
            },
            {
                "name": "RX_SCLK_EN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Set this bit to enable UART Rx clock."
            },
            {
                "name": "TX_RST_CORE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Write 1 then write 0 to this bit to reset UART Tx."
            },
            {
                "name": "RX_RST_CORE",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Write 1 then write 0 to this bit to reset UART Rx."
            }
        ]
    },
    "1343361164": {
        "name": "DATE",
        "address": 1343361164,
        "size": 32,
        "access": "",
        "desc": "UART Version register",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This is the version register."
            }
        ]
    },
    "1343361168": {
        "name": "AFIFO_STATUS",
        "address": 1343361168,
        "size": 32,
        "access": "",
        "desc": "UART AFIFO Status",
        "fields": [
            {
                "name": "TX_AFIFO_FULL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Full signal of APB TX AFIFO."
            },
            {
                "name": "TX_AFIFO_EMPTY",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Empty signal of APB TX AFIFO."
            },
            {
                "name": "RX_AFIFO_FULL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Full signal of APB RX AFIFO."
            },
            {
                "name": "RX_AFIFO_EMPTY",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Empty signal of APB RX AFIFO."
            }
        ]
    },
    "1343361176": {
        "name": "REG_UPDATE",
        "address": 1343361176,
        "size": 32,
        "access": "",
        "desc": "UART Registers Configuration Update register",
        "fields": [
            {
                "name": "REG_UPDATE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Software write 1 would synchronize registers into UART Core clock domain and would be cleared by hardware after synchronization is done."
            }
        ]
    },
    "1343361180": {
        "name": "ID",
        "address": 1343361180,
        "size": 32,
        "access": "",
        "desc": "UART ID register",
        "fields": [
            {
                "name": "ID",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register is used to configure the uart_id."
            }
        ]
    },
    "1342963712": {
        "name": "CLK_CFG",
        "address": 1342963712,
        "size": 32,
        "access": "",
        "desc": "PWM clock prescaler register.",
        "fields": [
            {
                "name": "CLK_PRESCALE",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures the prescaler value of clock, so that the period of PWM_clk = 6.25ns * (PWM_CLK_PRESCALE + 1)."
            }
        ]
    },
    "1342963716": {
        "name": "TIMER%s_CFG0",
        "address": 1342963716,
        "size": 32,
        "access": "",
        "desc": "PWM timer%s period and update method configuration register.",
        "fields": [
            {
                "name": "TIMER_PRESCALE",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures the prescaler value of timer%s, so that the period of PT0_clk = Period of PWM_clk * (PWM_TIMER%s_PRESCALE + 1)"
            },
            {
                "name": "TIMER_PERIOD",
                "bitOffset": 8,
                "bitWidth": 16,
                "desc": "Configures the period shadow of PWM timer%s"
            },
            {
                "name": "TIMER_PERIOD_UPMETHOD",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Configures the update method for active register of PWM timer%s period.\\\\0: Immediate\\\\1: TEZ\\\\2: Sync\\\\3: TEZ or sync\\\\TEZ here and below means timer equal zero event"
            }
        ]
    },
    "1342963720": {
        "name": "TIMER%s_CFG1",
        "address": 1342963720,
        "size": 32,
        "access": "",
        "desc": "PWM timer%s working mode and start/stop control register.",
        "fields": [
            {
                "name": "TIMER_START",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Configures whether or not to start/stop PWM timer%s.\\\\0: If PWM timer%s starts, then stops at TEZ\\\\1: If timer%s starts, then stops at TEP\\\\2: PWM timer%s starts and runs on\\\\3: Timer%s starts and stops at the next TEZ\\\\4: Timer0 starts and stops at the next TEP.\\\\TEP here and below means the event that happens when the timer equals to period"
            },
            {
                "name": "TIMER_MOD",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "Configures the working mode of PWM timer%s.\\\\0: Freeze\\\\1: Increase mode\\\\2: Decrease mode\\\\3: Up-down mode"
            }
        ]
    },
    "1342963724": {
        "name": "TIMER%s_SYNC",
        "address": 1342963724,
        "size": 32,
        "access": "",
        "desc": "PWM timer%s sync function configuration register.",
        "fields": [
            {
                "name": "TIMER_SYNCI_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable timer%s reloading with phase on sync input event is enabled.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "SW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Configures the generation of software sync. Toggling this bit will trigger a software sync."
            },
            {
                "name": "TIMER_SYNCO_SEL",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Configures the selection of PWM timer%s sync_out.\\\\0: Sync_in\\\\1: TEZ\\\\2: TEP\\\\3: Invalid, sync_out selects noting"
            },
            {
                "name": "TIMER_PHASE",
                "bitOffset": 4,
                "bitWidth": 16,
                "desc": "Configures the phase for timer%s reload on sync event."
            },
            {
                "name": "TIMER_PHASE_DIRECTION",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Configures the PWM timer%s's direction when timer%s mode is up-down mode.\\\\0: Increase\\\\1: Decrease"
            }
        ]
    },
    "1342963728": {
        "name": "TIMER%s_STATUS",
        "address": 1342963728,
        "size": 32,
        "access": "",
        "desc": "PWM timer%s status register.",
        "fields": [
            {
                "name": "TIMER_VALUE",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Represents current PWM timer%s counter value."
            },
            {
                "name": "TIMER_DIRECTION",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Represents current PWM timer%s counter direction.\\\\0: Increment\\\\1: Decrement"
            }
        ]
    },
    "1342963764": {
        "name": "TIMER_SYNCI_CFG",
        "address": 1342963764,
        "size": 32,
        "access": "",
        "desc": "Synchronization input selection register for PWM timers.",
        "fields": [
            {
                "name": "TIMER0_SYNCISEL",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Configures the selection of sync input for PWM timer0.\\\\1: PWM timer0 sync_out\\\\2: PWM timer1 sync_out\\\\3: PWM timer2 sync_out\\\\4: SYNC0 from GPIO matrix\\\\5: SYNC1 from GPIO matrix\\\\6: SYNC2 from GPIO matrix\\\\Other values: No sync input selected"
            },
            {
                "name": "TIMER1_SYNCISEL",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "Configures the selection of sync input for PWM timer1.\\\\1: PWM timer0 sync_out\\\\2: PWM timer1 sync_out\\\\3: PWM timer2 sync_out\\\\4: SYNC0 from GPIO matrix\\\\5: SYNC1 from GPIO matrix\\\\6: SYNC2 from GPIO matrix\\\\Other values: No sync input selected"
            },
            {
                "name": "TIMER2_SYNCISEL",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "Configures the selection of sync input for PWM timer2.\\\\1: PWM timer0 sync_out\\\\2: PWM timer1 sync_out\\\\3: PWM timer2 sync_out\\\\4: SYNC0 from GPIO matrix\\\\5: SYNC1 from GPIO matrix\\\\6: SYNC2 from GPIO matrix\\\\Other values: No sync input selected"
            },
            {
                "name": "EXTERNAL_SYNCI0_INVERT",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Configures whether or not to invert SYNC0 from GPIO matrix.\\\\0: Not invert\\\\1: Invert"
            },
            {
                "name": "EXTERNAL_SYNCI1_INVERT",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Configures whether or not to invert SYNC1 from GPIO matrix.\\\\0: Not invert\\\\1: Invert"
            },
            {
                "name": "EXTERNAL_SYNCI2_INVERT",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Configures whether or not to invert SYNC2 from GPIO matrix.\\\\0: Not invert\\\\1: Invert"
            }
        ]
    },
    "1342963768": {
        "name": "OPERATOR_TIMERSEL",
        "address": 1342963768,
        "size": 32,
        "access": "",
        "desc": "PWM operator's timer select register",
        "fields": [
            {
                "name": "OPERATOR0_TIMERSEL",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Configures which PWM timer will be the timing reference for PWM operator0.\\\\0: Timer0\\\\1: Timer1\\\\2: Timer2\\\\3: Invalid, will select timer2"
            },
            {
                "name": "OPERATOR1_TIMERSEL",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Configures which PWM timer will be the timing reference for PWM operator1.\\\\0: Timer0\\\\1: Timer1\\\\2: Timer2\\\\3: Invalid, will select timer2"
            },
            {
                "name": "OPERATOR2_TIMERSEL",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Configures which PWM timer will be the timing reference for PWM operator2.\\\\0: Timer0\\\\1: Timer1\\\\2: Timer2\\\\3: Invalid, will select timer2"
            }
        ]
    },
    "1342963772": {
        "name": "GEN%s_STMP_CFG",
        "address": 1342963772,
        "size": 32,
        "access": "",
        "desc": "Generator%s time stamp registers A and B transfer status and update method register",
        "fields": [
            {
                "name": "CMPR_A_UPMETHOD",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Configures the update method for PWM generator %s time stamp A's active register.\\\\0: Immediately\\\\Bit0 is set to 1: TEZ\\\\Bit1 is set to 1: TEP\\\\Bit2 is set to 1: Sync\\\\Bit3 is set to 1: Disable the update"
            },
            {
                "name": "CMPR_B_UPMETHOD",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Configures the update method for PWM generator %s time stamp B's active register.\\\\0: Immediately\\\\Bit0 is set to 1: TEZ\\\\Bit1 is set to 1: TEP\\\\Bit2 is set to 1: Sync\\\\Bit3 is set to 1: Disable the update"
            },
            {
                "name": "CMPR_A_SHDW_FULL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Represents whether or not generator%s time stamp A's shadow reg is transferred.\\\\0: A's active reg has been updated with shadow register latest value.\\\\1: A's shadow reg is filled and waiting to be transferred to A's active reg"
            },
            {
                "name": "CMPR_B_SHDW_FULL",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Represents whether or not generator%s time stamp B's shadow reg is transferred.\\\\0: B's active reg has been updated with shadow register latest value.\\\\1: B's shadow reg is filled and waiting to be transferred to B's active reg"
            }
        ]
    },
    "1342963776": {
        "name": "GEN%s_TSTMP_A",
        "address": 1342963776,
        "size": 32,
        "access": "",
        "desc": "Generator%s time stamp A's shadow register",
        "fields": [
            {
                "name": "CMPR_A",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Configures the value of PWM generator %s time stamp A's shadow register."
            }
        ]
    },
    "1342963780": {
        "name": "GEN%s_TSTMP_B",
        "address": 1342963780,
        "size": 32,
        "access": "",
        "desc": "Generator%s time stamp B's shadow register",
        "fields": [
            {
                "name": "CMPR_B",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Configures the value of PWM generator %s time stamp B's shadow register."
            }
        ]
    },
    "1342963784": {
        "name": "GEN%s_CFG0",
        "address": 1342963784,
        "size": 32,
        "access": "",
        "desc": "Generator%s fault event T0 and T1 configuration register",
        "fields": [
            {
                "name": "GEN_CFG_UPMETHOD",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Configures update method for PWM generator %s's active register.\\\\0: Immediately\\\\Bit0 is set to 1: TEZ\\\\Bit1 is set to 1: TEP\\\\Bit2 is set to 1: Sync\\\\Bit3 is set to 1: Disable the update"
            },
            {
                "name": "GEN_T0_SEL",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Configures source selection for PWM generator %s event_t0, take effect immediately.\\\\0: fault_event0\\\\1: fault_event1\\\\2: fault_event2\\\\3: sync_taken\\\\4: Invalid, Select nothing"
            },
            {
                "name": "GEN_T1_SEL",
                "bitOffset": 7,
                "bitWidth": 3,
                "desc": "Configures source selection for PWM generator %s event_t1, take effect immediately.\\\\0: fault_event0\\\\1: fault_event1\\\\2: fault_event2\\\\3: sync_taken\\\\4: Invalid, Select nothing"
            }
        ]
    },
    "1342963788": {
        "name": "GEN%s_FORCE",
        "address": 1342963788,
        "size": 32,
        "access": "",
        "desc": "Generator%s output signal force mode register.",
        "fields": [
            {
                "name": "GEN_CNTUFORCE_UPMETHOD",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Configures update method for continuous software force of PWM generator%s.\\\\0: Immediately\\\\Bit0 is set to 1: TEZ\\\\Bit1 is set to 1: TEP\\\\Bit2 is set to 1: TEA\\\\Bit3 is set to 1: TEB\\\\Bit4 is set to 1: Sync\\\\Bit5 is set to 1: Disable update. TEA/B here and below means an event generated when the timer's value equals to that of register A/B."
            },
            {
                "name": "GEN_A_CNTUFORCE_MODE",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Configures continuous software force mode for PWM%s A.\\\\0: Disabled\\\\1: Low\\\\2: High\\\\3: Disabled"
            },
            {
                "name": "GEN_B_CNTUFORCE_MODE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Configures continuous software force mode for PWM%s B.\\\\0: Disabled\\\\1: Low\\\\2: High\\\\3: Disabled"
            },
            {
                "name": "GEN_A_NCIFORCE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Configures the generation of non-continuous immediate software-force event for PWM%s A, a toggle will trigger a force event."
            },
            {
                "name": "GEN_A_NCIFORCE_MODE",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "Configures non-continuous immediate software force mode for PWM%s A.\\\\0: Disabled\\\\1: Low\\\\2: High\\\\3: Disabled"
            },
            {
                "name": "GEN_B_NCIFORCE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Configures the generation of non-continuous immediate software-force event for PWM%s B, a toggle will trigger a force event."
            },
            {
                "name": "GEN_B_NCIFORCE_MODE",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Configures non-continuous immediate software force mode for PWM%s B.\\\\0: Disabled\\\\1: Low\\\\2: High\\\\3: Disabled"
            }
        ]
    },
    "1342963792": {
        "name": "GEN%s_A",
        "address": 1342963792,
        "size": 32,
        "access": "",
        "desc": "PWM%s output signal A actions configuration register",
        "fields": [
            {
                "name": "UTEZ",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Configures action on PWM%s A triggered by event TEZ when timer increasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
            },
            {
                "name": "UTEP",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Configures action on PWM%s A triggered by event TEP when timer increasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
            },
            {
                "name": "UTEA",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Configures action on PWM%s A triggered by event TEA when timer increasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
            },
            {
                "name": "UTEB",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Configures action on PWM%s A triggered by event TEB when timer increasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
            },
            {
                "name": "UT0",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Configures action on PWM%s A triggered by event_t0 when timer increasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
            },
            {
                "name": "UT1",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Configures action on PWM%s A triggered by event_t1 when timer increasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
            },
            {
                "name": "DTEZ",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Configures action on PWM%s A triggered by event TEZ when timer decreasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
            },
            {
                "name": "DTEP",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Configures action on PWM%s A triggered by event TEP when timer decreasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
            },
            {
                "name": "DTEA",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Configures action on PWM%s A triggered by event TEA when timer decreasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
            },
            {
                "name": "DTEB",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Configures action on PWM%s A triggered by event TEB when timer decreasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
            },
            {
                "name": "DT0",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Configures action on PWM%s A triggered by event_t0 when timer decreasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
            },
            {
                "name": "DT1",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Configures action on PWM%s A triggered by event_t1 when timer decreasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
            }
        ]
    },
    "1342963796": {
        "name": "GEN%s_B",
        "address": 1342963796,
        "size": 32,
        "access": "",
        "desc": "PWM%s output signal B actions configuration register",
        "fields": [
            {
                "name": "UTEZ",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Configures action on PWM%s B triggered by event TEZ when timer increasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
            },
            {
                "name": "UTEP",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Configures action on PWM%s B triggered by event TEP when timer increasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
            },
            {
                "name": "UTEA",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Configures action on PWM%s B triggered by event TEA when timer increasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
            },
            {
                "name": "UTEB",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Configures action on PWM%s B triggered by event TEB when timer increasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
            },
            {
                "name": "UT0",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Configures action on PWM%s B triggered by event_t0 when timer increasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
            },
            {
                "name": "UT1",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Configures action on PWM%s B triggered by event_t1 when timer increasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
            },
            {
                "name": "DTEZ",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Configures action on PWM%s B triggered by event TEZ when timer decreasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
            },
            {
                "name": "DTEP",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Configures action on PWM%s B triggered by event TEP when timer decreasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
            },
            {
                "name": "DTEA",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Configures action on PWM%s B triggered by event TEA when timer decreasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
            },
            {
                "name": "DTEB",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Configures action on PWM%s B triggered by event TEB when timer decreasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
            },
            {
                "name": "DT0",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Configures action on PWM%s B triggered by event_t0 when timer decreasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
            },
            {
                "name": "DT1",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Configures action on PWM%s B triggered by event_t1 when timer decreasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
            }
        ]
    },
    "1342963800": {
        "name": "DT%s_CFG",
        "address": 1342963800,
        "size": 32,
        "access": "",
        "desc": "Dead time configuration register",
        "fields": [
            {
                "name": "DB_FED_UPMETHOD",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Configures update method for FED (Falling edge delay) active register.\\\\0: Immediate\\\\Bit0 is set to 1: TEZ\\\\Bit1 is set to 1: TEP\\\\Bit2 is set to 1: Sync\\\\Bit3 is set to 1: Disable the update"
            },
            {
                "name": "DB_RED_UPMETHOD",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Configures update method for RED (rising edge delay) active register.\\\\0: Immediate\\\\Bit0 is set to 1: TEZ\\\\Bit1 is set to 1: TEP\\\\Bit2 is set to 1: Sync\\\\Bit3 is set to 1: Disable the update"
            },
            {
                "name": "DB_DEB_MODE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Configures S8 in table, dual-edge B mode.\\\\0: fed/red take effect on different path separately\\\\1: fed/red take effect on B path, A out is in bypass or dulpB mode"
            },
            {
                "name": "DB_A_OUTSWAP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Configures S6 in table."
            },
            {
                "name": "DB_B_OUTSWAP",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Configures S7 in table."
            },
            {
                "name": "DB_RED_INSEL",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Configures S4 in table."
            },
            {
                "name": "DB_FED_INSEL",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Configures S5 in table."
            },
            {
                "name": "DB_RED_OUTINVERT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Configures S2 in table."
            },
            {
                "name": "DB_FED_OUTINVERT",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Configures S3 in table."
            },
            {
                "name": "DB_A_OUTBYPASS",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Configures S1 in table."
            },
            {
                "name": "DB_B_OUTBYPASS",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Configures S0 in table."
            },
            {
                "name": "DB_CLK_SEL",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Configures dead time generator %s clock selection.\\\\0: PWM_clk\\\\1: PT_clk"
            }
        ]
    },
    "1342963804": {
        "name": "DT%s_FED_CFG",
        "address": 1342963804,
        "size": 32,
        "access": "",
        "desc": "Falling edge delay (FED) shadow register",
        "fields": [
            {
                "name": "DB_FED",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Configures shadow register for FED."
            }
        ]
    },
    "1342963808": {
        "name": "DT%s_RED_CFG",
        "address": 1342963808,
        "size": 32,
        "access": "",
        "desc": "Rising edge delay (RED) shadow register",
        "fields": [
            {
                "name": "DB_RED",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Configures shadow register for RED."
            }
        ]
    },
    "1342963812": {
        "name": "CARRIER%s_CFG",
        "address": 1342963812,
        "size": 32,
        "access": "",
        "desc": "Carrier%s configuration register",
        "fields": [
            {
                "name": "CHOPPER_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable carrier%s.\\\\0: Bypassed\\\\1: Enabled"
            },
            {
                "name": "CHOPPER_PRESCALE",
                "bitOffset": 1,
                "bitWidth": 4,
                "desc": "Configures the prescale value of PWM carrier%s clock (PC_clk), so that period of PC_clk = period of PWM_clk * (PWM_CARRIER%s_PRESCALE + 1)"
            },
            {
                "name": "CHOPPER_DUTY",
                "bitOffset": 5,
                "bitWidth": 3,
                "desc": "Configures carrier duty. Duty = PWM_CARRIER%s_DUTY / 8"
            },
            {
                "name": "CHOPPER_OSHTWTH",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Configures width of the first pulse. Measurement unit: Periods of the carrier."
            },
            {
                "name": "CHOPPER_OUT_INVERT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Configures whether or not to invert the output of PWM%s A and PWM%s B for this submodule.\\\\0: Normal\\\\1: Invert"
            },
            {
                "name": "CHOPPER_IN_INVERT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Configures whether or not to invert the input of PWM%s A and PWM%s B for this submodule.\\\\0: Normal\\\\1: Invert"
            }
        ]
    },
    "1342963816": {
        "name": "FH%s_CFG0",
        "address": 1342963816,
        "size": 32,
        "access": "",
        "desc": "PWM%s A and PWM%s B trip events actions configuration register",
        "fields": [
            {
                "name": "TZ_SW_CBC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable software force cycle-by-cycle mode action.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TZ_F2_CBC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Configures whether or not event_f2 will trigger cycle-by-cycle mode action.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TZ_F1_CBC",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Configures whether or not event_f1 will trigger cycle-by-cycle mode action.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TZ_F0_CBC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Configures whether or not event_f0 will trigger cycle-by-cycle mode action.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TZ_SW_OST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable software force one-shot mode action.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TZ_F2_OST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Configures whether or not event_f2 will trigger one-shot mode action.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TZ_F1_OST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Configures whether or not event_f1 will trigger one-shot mode action.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TZ_F0_OST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Configures whether or not event_f0 will trigger one-shot mode action.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TZ_A_CBC_D",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Configures cycle-by-cycle mode action on PWM%s A when fault event occurs and timer is decreasing.\\\\0: Do nothing\\\\1: Force low\\\\2: Force high\\\\3: Toggle"
            },
            {
                "name": "TZ_A_CBC_U",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Configures cycle-by-cycle mode action on PWM%s A when fault event occurs and timer is increasing.\\\\0: Do nothing\\\\1: Force low\\\\2: Force high\\\\3: Toggle"
            },
            {
                "name": "TZ_A_OST_D",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Configures one-shot mode action on PWM%s A when fault event occurs and timer is decreasing.\\\\0: Do nothing\\\\1: Force low\\\\2: Force high\\\\3: Toggle"
            },
            {
                "name": "TZ_A_OST_U",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Configures one-shot mode action on PWM%s A when fault event occurs and timer is increasing.\\\\0: Do nothing\\\\1: Force low\\\\2: Force high\\\\3: Toggle"
            },
            {
                "name": "TZ_B_CBC_D",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Configures cycle-by-cycle mode action on PWM%s B when fault event occurs and timer is decreasing.\\\\0: Do nothing\\\\1: Force low\\\\2: Force high\\\\3: Toggle"
            },
            {
                "name": "TZ_B_CBC_U",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Configures cycle-by-cycle mode action on PWM%s B when fault event occurs and timer is increasing.\\\\0: Do nothing\\\\1: Force low\\\\2: Force high\\\\3: Toggle"
            },
            {
                "name": "TZ_B_OST_D",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Configures one-shot mode action on PWM%s B when fault event occurs and timer is decreasing.\\\\0: Do nothing\\\\1: Force low\\\\2: Force high\\\\3: Toggle"
            },
            {
                "name": "TZ_B_OST_U",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Configures one-shot mode action on PWM%s B when fault event occurs and timer is increasing.\\\\0: Do nothing\\\\1: Force low\\\\2: Force high\\\\3: Toggle"
            }
        ]
    },
    "1342963820": {
        "name": "FH%s_CFG1",
        "address": 1342963820,
        "size": 32,
        "access": "",
        "desc": "Software triggers for fault handler actions configuration register",
        "fields": [
            {
                "name": "TZ_CLR_OST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configures the generation of software one-shot mode action clear. A toggle (software negate its value) triggers a clear for on going one-shot mode action."
            },
            {
                "name": "TZ_CBCPULSE",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "Configures the refresh moment selection of cycle-by-cycle mode action.\\\\0: Select nothing, will not refresh\\\\Bit0 is set to 1: TEZ\\\\Bit1 is set to 1: TEP"
            },
            {
                "name": "TZ_FORCE_CBC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Configures the generation of software cycle-by-cycle mode action. A toggle (software negate its value) triggers a cycle-by-cycle mode action."
            },
            {
                "name": "TZ_FORCE_OST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Configures the generation of software one-shot mode action. A toggle (software negate its value) triggers a one-shot mode action."
            }
        ]
    },
    "1342963824": {
        "name": "FH%s_STATUS",
        "address": 1342963824,
        "size": 32,
        "access": "",
        "desc": "Fault events status register",
        "fields": [
            {
                "name": "TZ_CBC_ON",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Represents whether or not an cycle-by-cycle mode action is on going.\\\\0:No action\\\\1: On going"
            },
            {
                "name": "TZ_OST_ON",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Represents whether or not an one-shot mode action is on going.\\\\0:No action\\\\1: On going"
            }
        ]
    },
    "1342963940": {
        "name": "FAULT_DETECT",
        "address": 1342963940,
        "size": 32,
        "access": "",
        "desc": "Fault detection configuration and status register",
        "fields": [
            {
                "name": "F0_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable event_f0 generation.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "F1_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable event_f1 generation.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "F2_EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable event_f2 generation.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "F0_POLE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Configures event_f0 trigger polarity on FAULT0 source from GPIO matrix.\\\\0: Level low\\\\1: Level high"
            },
            {
                "name": "F1_POLE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Configures event_f1 trigger polarity on FAULT1 source from GPIO matrix.\\\\0: Level low\\\\1: Level high"
            },
            {
                "name": "F2_POLE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Configures event_f2 trigger polarity on FAULT2 source from GPIO matrix.\\\\0: Level low\\\\1: Level high"
            },
            {
                "name": "EVENT_F0",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Represents whether or not an event_f0 is on going.\\\\0: No action\\\\1: On going"
            },
            {
                "name": "EVENT_F1",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Represents whether or not an event_f1 is on going.\\\\0: No action\\\\1: On going"
            },
            {
                "name": "EVENT_F2",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Represents whether or not an event_f2 is on going.\\\\0: No action\\\\1: On going"
            }
        ]
    },
    "1342963944": {
        "name": "CAP_TIMER_CFG",
        "address": 1342963944,
        "size": 32,
        "access": "",
        "desc": "Capture timer configuration register",
        "fields": [
            {
                "name": "CAP_TIMER_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable capture timer increment.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CAP_SYNCI_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable capture timer sync.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CAP_SYNCI_SEL",
                "bitOffset": 2,
                "bitWidth": 3,
                "desc": "Configures the selection of capture module sync input.\\\\0: None\\\\1: Timer0 sync_out\\\\2: Timer1 sync_out\\\\3: Timer2 sync_out\\\\4: SYNC0 from GPIO matrix\\\\5: SYNC1 from GPIO matrix\\\\6: SYNC2 from GPIO matrix\\\\7: None"
            },
            {
                "name": "CAP_SYNC_SW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Configures the generation of a capture timer sync when reg_cap_synci_en is 1.\\\\0: Invalid, No effect\\\\1: Trigger a capture timer sync, capture timer is loaded with value in phase register"
            }
        ]
    },
    "1342963948": {
        "name": "CAP_TIMER_PHASE",
        "address": 1342963948,
        "size": 32,
        "access": "",
        "desc": "Capture timer sync phase register",
        "fields": [
            {
                "name": "CAP_PHASE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Configures phase value for capture timer sync operation."
            }
        ]
    },
    "1342963952": {
        "name": "CAP_CH%s_CFG",
        "address": 1342963952,
        "size": 32,
        "access": "",
        "desc": "Capture channel %s configuration register",
        "fields": [
            {
                "name": "CAP_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable capture on channel %s.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CAP_MODE",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "Configures which edge of capture on channel %s after prescaling is used.\\\\0: None\\\\Bit0 is set to 1: Rnable capture on the negative edge\\\\Bit1 is set to 1: Enable capture on the positive edge"
            },
            {
                "name": "CAP_PRESCALE",
                "bitOffset": 3,
                "bitWidth": 8,
                "desc": "Configures prescale value on possitive edge of CAP%s. Prescale value = PWM_CAP%s_PRESCALE + 1"
            },
            {
                "name": "CAP_IN_INVERT",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Configures whether or not to invert CAP%s from GPIO matrix before prescale.\\\\0: Normal\\\\1: Invert"
            },
            {
                "name": "CAP_SW",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Configures the generation of software capture.\\\\0: Invalid, No effect\\\\1: Trigger a software forced capture on channel %s"
            }
        ]
    },
    "1342963964": {
        "name": "CAP_CH%s",
        "address": 1342963964,
        "size": 32,
        "access": "",
        "desc": "CAP%s capture value register",
        "fields": [
            {
                "name": "CAP_VALUE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Represents value of last capture on CAP%s"
            }
        ]
    },
    "1342963976": {
        "name": "CAP_STATUS",
        "address": 1342963976,
        "size": 32,
        "access": "",
        "desc": "Last capture trigger edge information register",
        "fields": [
            {
                "name": "CAP0_EDGE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Represents edge of last capture trigger on channel0.\\\\0: Posedge\\\\1: Negedge"
            },
            {
                "name": "CAP1_EDGE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Represents edge of last capture trigger on channel1.\\\\0: Posedge\\\\1: Negedge"
            },
            {
                "name": "CAP2_EDGE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Represents edge of last capture trigger on channel2.\\\\0: Posedge\\\\1: Negedge"
            }
        ]
    },
    "1342963980": {
        "name": "UPDATE_CFG",
        "address": 1342963980,
        "size": 32,
        "access": "",
        "desc": "Generator Update configuration register",
        "fields": [
            {
                "name": "GLOBAL_UP_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable global update for all active registers in MCPWM module.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "GLOBAL_FORCE_UP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Configures the generation of global forced update for all active registers in MCPWM module. A toggle (software invert its value) will trigger a global forced update. Valid only when MCPWM_GLOBAL_UP_EN and MCPWM_OP0/1/2_UP_EN are both set to 1."
            },
            {
                "name": "OP0_UP_EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable update of active registers in PWM operator0. Valid only when PWM_GLOBAL_UP_EN is set to 1.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "OP0_FORCE_UP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Configures the generation of forced update for active registers in PWM operator0. A toggle (software invert its value) will trigger a forced update. Valid only when MCPWM_GLOBAL_UP_EN and MCPWM_OP0_UP_EN are both set to 1."
            },
            {
                "name": "OP1_UP_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable update of active registers in PWM operator1. Valid only when PWM_GLOBAL_UP_EN is set to 1.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "OP1_FORCE_UP",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Configures the generation of forced update for active registers in PWM operator1. A toggle (software invert its value) will trigger a forced update. Valid only when MCPWM_GLOBAL_UP_EN and MCPWM_OP1_UP_EN are both set to 1."
            },
            {
                "name": "OP2_UP_EN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable update of active registers in PWM operator2. Valid only when PWM_GLOBAL_UP_EN is set to 1.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "OP2_FORCE_UP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Configures the generation of forced update for active registers in PWM operator2. A toggle (software invert its value) will trigger a forced update. Valid only when MCPWM_GLOBAL_UP_EN and MCPWM_OP2_UP_EN are both set to 1."
            }
        ]
    },
    "1342963984": {
        "name": "INT_ENA",
        "address": 1342963984,
        "size": 32,
        "access": "",
        "desc": "Interrupt enable register",
        "fields": [
            {
                "name": "TIMER0_STOP_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable the interrupt triggered when the timer 0 stops."
            },
            {
                "name": "TIMER1_STOP_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable the interrupt triggered when the timer 1 stops."
            },
            {
                "name": "TIMER2_STOP_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable the interrupt triggered when the timer 2 stops."
            },
            {
                "name": "TIMER0_TEZ_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable the interrupt triggered by a PWM timer 0 TEZ event."
            },
            {
                "name": "TIMER1_TEZ_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable the interrupt triggered by a PWM timer 1 TEZ event."
            },
            {
                "name": "TIMER2_TEZ_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable the interrupt triggered by a PWM timer 2 TEZ event."
            },
            {
                "name": "TIMER0_TEP_INT_ENA",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable the interrupt triggered by a PWM timer 0 TEP event."
            },
            {
                "name": "TIMER1_TEP_INT_ENA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable the interrupt triggered by a PWM timer 1 TEP event."
            },
            {
                "name": "TIMER2_TEP_INT_ENA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable the interrupt triggered by a PWM timer 2 TEP event."
            },
            {
                "name": "FAULT0_INT_ENA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable the interrupt triggered when event_f0 starts."
            },
            {
                "name": "FAULT1_INT_ENA",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable the interrupt triggered when event_f1 starts."
            },
            {
                "name": "FAULT2_INT_ENA",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable the interrupt triggered when event_f2 starts."
            },
            {
                "name": "FAULT0_CLR_INT_ENA",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable the interrupt triggered when event_f0 clears."
            },
            {
                "name": "FAULT1_CLR_INT_ENA",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable the interrupt triggered when event_f1 clears."
            },
            {
                "name": "FAULT2_CLR_INT_ENA",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable the interrupt triggered when event_f2 clears."
            },
            {
                "name": "CMPR0_TEA_INT_ENA",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable the interrupt triggered by a PWM operator 0 TEA event."
            },
            {
                "name": "CMPR1_TEA_INT_ENA",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable the interrupt triggered by a PWM operator 1 TEA event."
            },
            {
                "name": "CMPR2_TEA_INT_ENA",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable the interrupt triggered by a PWM operator 2 TEA event."
            },
            {
                "name": "CMPR0_TEB_INT_ENA",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable the interrupt triggered by a PWM operator 0 TEB event."
            },
            {
                "name": "CMPR1_TEB_INT_ENA",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable the interrupt triggered by a PWM operator 1 TEB event."
            },
            {
                "name": "CMPR2_TEB_INT_ENA",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable the interrupt triggered by a PWM operator 2 TEB event."
            },
            {
                "name": "TZ0_CBC_INT_ENA",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable the interrupt triggered by a cycle-by-cycle mode action on PWM0."
            },
            {
                "name": "TZ1_CBC_INT_ENA",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable the interrupt triggered by a cycle-by-cycle mode action on PWM1."
            },
            {
                "name": "TZ2_CBC_INT_ENA",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable the interrupt triggered by a cycle-by-cycle mode action on PWM2."
            },
            {
                "name": "TZ0_OST_INT_ENA",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable the interrupt triggered by a one-shot mode action on PWM0."
            },
            {
                "name": "TZ1_OST_INT_ENA",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable the interrupt triggered by a one-shot mode action on PWM1."
            },
            {
                "name": "TZ2_OST_INT_ENA",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable the interrupt triggered by a one-shot mode action on PWM2."
            },
            {
                "name": "CAP0_INT_ENA",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable the interrupt triggered by capture on CAP0."
            },
            {
                "name": "CAP1_INT_ENA",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable the interrupt triggered by capture on CAP1."
            },
            {
                "name": "CAP2_INT_ENA",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Enable bit: Write 1 to enable the interrupt triggered by capture on CAP2."
            }
        ]
    },
    "1342963988": {
        "name": "INT_RAW",
        "address": 1342963988,
        "size": 32,
        "access": "",
        "desc": "Interrupt raw status register",
        "fields": [
            {
                "name": "TIMER0_STOP_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of the interrupt triggered when the timer 0 stops."
            },
            {
                "name": "TIMER1_STOP_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of the interrupt triggered when the timer 1 stops."
            },
            {
                "name": "TIMER2_STOP_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of the interrupt triggered when the timer 2 stops."
            },
            {
                "name": "TIMER0_TEZ_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of the interrupt triggered by a PWM timer 0 TEZ event."
            },
            {
                "name": "TIMER1_TEZ_INT_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of the interrupt triggered by a PWM timer 1 TEZ event."
            },
            {
                "name": "TIMER2_TEZ_INT_RAW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of the interrupt triggered by a PWM timer 2 TEZ event."
            },
            {
                "name": "TIMER0_TEP_INT_RAW",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of the interrupt triggered by a PWM timer 0 TEP event."
            },
            {
                "name": "TIMER1_TEP_INT_RAW",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of the interrupt triggered by a PWM timer 1 TEP event."
            },
            {
                "name": "TIMER2_TEP_INT_RAW",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of the interrupt triggered by a PWM timer 2 TEP event."
            },
            {
                "name": "FAULT0_INT_RAW",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of the interrupt triggered when event_f0 starts."
            },
            {
                "name": "FAULT1_INT_RAW",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of the interrupt triggered when event_f1 starts."
            },
            {
                "name": "FAULT2_INT_RAW",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of the interrupt triggered when event_f2 starts."
            },
            {
                "name": "FAULT0_CLR_INT_RAW",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of the interrupt triggered when event_f0 clears."
            },
            {
                "name": "FAULT1_CLR_INT_RAW",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of the interrupt triggered when event_f1 clears."
            },
            {
                "name": "FAULT2_CLR_INT_RAW",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of the interrupt triggered when event_f2 clears."
            },
            {
                "name": "CMPR0_TEA_INT_RAW",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of the interrupt triggered by a PWM operator 0 TEA event"
            },
            {
                "name": "CMPR1_TEA_INT_RAW",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of the interrupt triggered by a PWM operator 1 TEA event"
            },
            {
                "name": "CMPR2_TEA_INT_RAW",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of the interrupt triggered by a PWM operator 2 TEA event"
            },
            {
                "name": "CMPR0_TEB_INT_RAW",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of the interrupt triggered by a PWM operator 0 TEB event"
            },
            {
                "name": "CMPR1_TEB_INT_RAW",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of the interrupt triggered by a PWM operator 1 TEB event"
            },
            {
                "name": "CMPR2_TEB_INT_RAW",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of the interrupt triggered by a PWM operator 2 TEB event"
            },
            {
                "name": "TZ0_CBC_INT_RAW",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of the interrupt triggered by a cycle-by-cycle mode action on PWM0."
            },
            {
                "name": "TZ1_CBC_INT_RAW",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of the interrupt triggered by a cycle-by-cycle mode action on PWM1."
            },
            {
                "name": "TZ2_CBC_INT_RAW",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of the interrupt triggered by a cycle-by-cycle mode action on PWM2."
            },
            {
                "name": "TZ0_OST_INT_RAW",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of the interrupt triggered by a one-shot mode action on PWM0."
            },
            {
                "name": "TZ1_OST_INT_RAW",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of the interrupt triggered by a one-shot mode action on PWM1."
            },
            {
                "name": "TZ2_OST_INT_RAW",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of the interrupt triggered by a one-shot mode action on PWM2."
            },
            {
                "name": "CAP0_INT_RAW",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of the interrupt triggered by capture on CAP0."
            },
            {
                "name": "CAP1_INT_RAW",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of the interrupt triggered by capture on CAP1."
            },
            {
                "name": "CAP2_INT_RAW",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Raw status bit: The raw interrupt status of the interrupt triggered by capture on CAP2."
            }
        ]
    },
    "1342963992": {
        "name": "INT_ST",
        "address": 1342963992,
        "size": 32,
        "access": "",
        "desc": "Interrupt masked status register",
        "fields": [
            {
                "name": "TIMER0_STOP_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of the interrupt triggered when the timer 0 stops."
            },
            {
                "name": "TIMER1_STOP_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of the interrupt triggered when the timer 1 stops."
            },
            {
                "name": "TIMER2_STOP_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of the interrupt triggered when the timer 2 stops."
            },
            {
                "name": "TIMER0_TEZ_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of the interrupt triggered by a PWM timer 0 TEZ event."
            },
            {
                "name": "TIMER1_TEZ_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of the interrupt triggered by a PWM timer 1 TEZ event."
            },
            {
                "name": "TIMER2_TEZ_INT_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of the interrupt triggered by a PWM timer 2 TEZ event."
            },
            {
                "name": "TIMER0_TEP_INT_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of the interrupt triggered by a PWM timer 0 TEP event."
            },
            {
                "name": "TIMER1_TEP_INT_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of the interrupt triggered by a PWM timer 1 TEP event."
            },
            {
                "name": "TIMER2_TEP_INT_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of the interrupt triggered by a PWM timer 2 TEP event."
            },
            {
                "name": "FAULT0_INT_ST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of the interrupt triggered when event_f0 starts."
            },
            {
                "name": "FAULT1_INT_ST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of the interrupt triggered when event_f1 starts."
            },
            {
                "name": "FAULT2_INT_ST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of the interrupt triggered when event_f2 starts."
            },
            {
                "name": "FAULT0_CLR_INT_ST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of the interrupt triggered when event_f0 clears."
            },
            {
                "name": "FAULT1_CLR_INT_ST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of the interrupt triggered when event_f1 clears."
            },
            {
                "name": "FAULT2_CLR_INT_ST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of the interrupt triggered when event_f2 clears."
            },
            {
                "name": "CMPR0_TEA_INT_ST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of the interrupt triggered by a PWM operator 0 TEA event"
            },
            {
                "name": "CMPR1_TEA_INT_ST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of the interrupt triggered by a PWM operator 1 TEA event"
            },
            {
                "name": "CMPR2_TEA_INT_ST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of the interrupt triggered by a PWM operator 2 TEA event"
            },
            {
                "name": "CMPR0_TEB_INT_ST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of the interrupt triggered by a PWM operator 0 TEB event"
            },
            {
                "name": "CMPR1_TEB_INT_ST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of the interrupt triggered by a PWM operator 1 TEB event"
            },
            {
                "name": "CMPR2_TEB_INT_ST",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of the interrupt triggered by a PWM operator 2 TEB event"
            },
            {
                "name": "TZ0_CBC_INT_ST",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of the interrupt triggered by a cycle-by-cycle mode action on PWM0."
            },
            {
                "name": "TZ1_CBC_INT_ST",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of the interrupt triggered by a cycle-by-cycle mode action on PWM1."
            },
            {
                "name": "TZ2_CBC_INT_ST",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of the interrupt triggered by a cycle-by-cycle mode action on PWM2."
            },
            {
                "name": "TZ0_OST_INT_ST",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of the interrupt triggered by a one-shot mode action on PWM0."
            },
            {
                "name": "TZ1_OST_INT_ST",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of the interrupt triggered by a one-shot mode action on PWM1."
            },
            {
                "name": "TZ2_OST_INT_ST",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of the interrupt triggered by a one-shot mode action on PWM2."
            },
            {
                "name": "CAP0_INT_ST",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of the interrupt triggered by capture on CAP0."
            },
            {
                "name": "CAP1_INT_ST",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of the interrupt triggered by capture on CAP1."
            },
            {
                "name": "CAP2_INT_ST",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Masked status bit: The masked interrupt status of the interrupt triggered by capture on CAP2."
            }
        ]
    },
    "1342963996": {
        "name": "INT_CLR",
        "address": 1342963996,
        "size": 32,
        "access": "",
        "desc": "Interrupt clear register",
        "fields": [
            {
                "name": "TIMER0_STOP_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear the interrupt triggered when the timer 0 stops."
            },
            {
                "name": "TIMER1_STOP_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear the interrupt triggered when the timer 1 stops."
            },
            {
                "name": "TIMER2_STOP_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear the interrupt triggered when the timer 2 stops."
            },
            {
                "name": "TIMER0_TEZ_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear the interrupt triggered by a PWM timer 0 TEZ event."
            },
            {
                "name": "TIMER1_TEZ_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear the interrupt triggered by a PWM timer 1 TEZ event."
            },
            {
                "name": "TIMER2_TEZ_INT_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear the interrupt triggered by a PWM timer 2 TEZ event."
            },
            {
                "name": "TIMER0_TEP_INT_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear the interrupt triggered by a PWM timer 0 TEP event."
            },
            {
                "name": "TIMER1_TEP_INT_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear the interrupt triggered by a PWM timer 1 TEP event."
            },
            {
                "name": "TIMER2_TEP_INT_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear the interrupt triggered by a PWM timer 2 TEP event."
            },
            {
                "name": "FAULT0_INT_CLR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear the interrupt triggered when event_f0 starts."
            },
            {
                "name": "FAULT1_INT_CLR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear the interrupt triggered when event_f1 starts."
            },
            {
                "name": "FAULT2_INT_CLR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear the interrupt triggered when event_f2 starts."
            },
            {
                "name": "FAULT0_CLR_INT_CLR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear the interrupt triggered when event_f0 clears."
            },
            {
                "name": "FAULT1_CLR_INT_CLR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear the interrupt triggered when event_f1 clears."
            },
            {
                "name": "FAULT2_CLR_INT_CLR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear the interrupt triggered when event_f2 clears."
            },
            {
                "name": "CMPR0_TEA_INT_CLR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear the interrupt triggered by a PWM operator 0 TEA event"
            },
            {
                "name": "CMPR1_TEA_INT_CLR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear the interrupt triggered by a PWM operator 1 TEA event"
            },
            {
                "name": "CMPR2_TEA_INT_CLR",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear the interrupt triggered by a PWM operator 2 TEA event"
            },
            {
                "name": "CMPR0_TEB_INT_CLR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear the interrupt triggered by a PWM operator 0 TEB event"
            },
            {
                "name": "CMPR1_TEB_INT_CLR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear the interrupt triggered by a PWM operator 1 TEB event"
            },
            {
                "name": "CMPR2_TEB_INT_CLR",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear the interrupt triggered by a PWM operator 2 TEB event"
            },
            {
                "name": "TZ0_CBC_INT_CLR",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear the interrupt triggered by a cycle-by-cycle mode action on PWM0."
            },
            {
                "name": "TZ1_CBC_INT_CLR",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear the interrupt triggered by a cycle-by-cycle mode action on PWM1."
            },
            {
                "name": "TZ2_CBC_INT_CLR",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear the interrupt triggered by a cycle-by-cycle mode action on PWM2."
            },
            {
                "name": "TZ0_OST_INT_CLR",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear the interrupt triggered by a one-shot mode action on PWM0."
            },
            {
                "name": "TZ1_OST_INT_CLR",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear the interrupt triggered by a one-shot mode action on PWM1."
            },
            {
                "name": "TZ2_OST_INT_CLR",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear the interrupt triggered by a one-shot mode action on PWM2."
            },
            {
                "name": "CAP0_INT_CLR",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear the interrupt triggered by capture on CAP0."
            },
            {
                "name": "CAP1_INT_CLR",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear the interrupt triggered by capture on CAP1."
            },
            {
                "name": "CAP2_INT_CLR",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Clear bit: Write 1 to clear the interrupt triggered by capture on CAP2."
            }
        ]
    },
    "1342964000": {
        "name": "EVT_EN",
        "address": 1342964000,
        "size": 32,
        "access": "",
        "desc": "Event enable register",
        "fields": [
            {
                "name": "EVT_TIMER0_STOP_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable timer0 stop event generate.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_TIMER1_STOP_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable timer1 stop event generate.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_TIMER2_STOP_EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable timer2 stop event generate.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_TIMER0_TEZ_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable timer0 equal zero event generate.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_TIMER1_TEZ_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable timer1 equal zero event generate.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_TIMER2_TEZ_EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable timer2 equal zero event generate.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_TIMER0_TEP_EN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable timer0 equal period event generate.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_TIMER1_TEP_EN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable timer1 equal period event generate.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_TIMER2_TEP_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable timer2 equal period event generate.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_OP0_TEA_EN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable PWM generator0 timer equal a event generate.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_OP1_TEA_EN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable PWM generator1 timer equal a event generate.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_OP2_TEA_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable PWM generator2 timer equal a event generate.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_OP0_TEB_EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable PWM generator0 timer equal b event generate.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_OP1_TEB_EN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable PWM generator1 timer equal b event generate.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_OP2_TEB_EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable PWM generator2 timer equal b event generate.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_F0_EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable fault0 event generate.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_F1_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable fault1 event generate.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_F2_EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable fault2 event generate.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_F0_CLR_EN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable fault0 clear event generate.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_F1_CLR_EN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable fault1 clear event generate.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_F2_CLR_EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable fault2 clear event generate.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_TZ0_CBC_EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable cycle-by-cycle trip0 event generate.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_TZ1_CBC_EN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable cycle-by-cycle trip1 event generate.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_TZ2_CBC_EN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable cycle-by-cycle trip2 event generate.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_TZ0_OST_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable one-shot trip0 event generate.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_TZ1_OST_EN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable one-shot trip1 event generate.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_TZ2_OST_EN",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable one-shot trip2 event generate.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_CAP0_EN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable capture0 event generate.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_CAP1_EN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable capture1 event generate.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_CAP2_EN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable capture2 event generate.\\\\0: Disable\\\\1: Enable"
            }
        ]
    },
    "1342964004": {
        "name": "TASK_EN",
        "address": 1342964004,
        "size": 32,
        "access": "",
        "desc": "Task enable register",
        "fields": [
            {
                "name": "TASK_CMPR0_A_UP_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable PWM generator0 timer stamp A's shadow register update task receive.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_CMPR1_A_UP_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable PWM generator1 timer stamp A's shadow register update task receive.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_CMPR2_A_UP_EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable PWM generator2 timer stamp A's shadow register update task receive.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_CMPR0_B_UP_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable PWM generator0 timer stamp B's shadow register update task receive.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_CMPR1_B_UP_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable PWM generator1 timer stamp B's shadow register update task receive.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_CMPR2_B_UP_EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable PWM generator2 timer stamp B's shadow register update task receive.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_GEN_STOP_EN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable all PWM generate stop task receive.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_TIMER0_SYNC_EN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable timer0 sync task receive.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_TIMER1_SYNC_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable timer1 sync task receive.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_TIMER2_SYNC_EN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable timer2 sync task receive.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_TIMER0_PERIOD_UP_EN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable timer0 period update task receive.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_TIMER1_PERIOD_UP_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable timer1 period update task receive.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_TIMER2_PERIOD_UP_EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable timer2 period update task receive.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_TZ0_OST_EN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable one shot trip0 task receive.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_TZ1_OST_EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable one shot trip1 task receive.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_TZ2_OST_EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable one shot trip2 task receive.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_CLR0_OST_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable one shot trip0 clear task receive.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_CLR1_OST_EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable one shot trip1 clear task receive.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_CLR2_OST_EN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable one shot trip2 clear task receive.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_CAP0_EN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable capture0 task receive.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_CAP1_EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable capture1 task receive.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "TASK_CAP2_EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable capture2 task receive.\\\\0: Disable\\\\1: Enable"
            }
        ]
    },
    "1342964008": {
        "name": "EVT_EN2",
        "address": 1342964008,
        "size": 32,
        "access": "",
        "desc": "Event enable register2",
        "fields": [
            {
                "name": "EVT_OP0_TEE1_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable PWM generator0 timer equal OP0_TSTMP_E1_REG event generate.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_OP1_TEE1_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable PWM generator1 timer equal OP1_TSTMP_E1_REG event generate.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_OP2_TEE1_EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable PWM generator2 timer equal OP2_TSTMP_E1_REG event generate.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_OP0_TEE2_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable PWM generator0 timer equal OP0_TSTMP_E2_REG event generate.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_OP1_TEE2_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable PWM generator1 timer equal OP1_TSTMP_E2_REG event generate.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "EVT_OP2_TEE2_EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable PWM generator2 timer equal OP2_TSTMP_E2_REG event generate.\\\\0: Disable\\\\1: Enable"
            }
        ]
    },
    "1342964012": {
        "name": "OP%s_TSTMP_E1",
        "address": 1342964012,
        "size": 32,
        "access": "",
        "desc": "Generator%s timer stamp E1 value register",
        "fields": [
            {
                "name": "OP_TSTMP_E1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Configures generator%s timer stamp E1 value register"
            }
        ]
    },
    "1342964016": {
        "name": "OP%s_TSTMP_E2",
        "address": 1342964016,
        "size": 32,
        "access": "",
        "desc": "Generator%s timer stamp E2 value register",
        "fields": [
            {
                "name": "OP_TSTMP_E2",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Configures generator%s timer stamp E2 value register"
            }
        ]
    },
    "1342964036": {
        "name": "CLK",
        "address": 1342964036,
        "size": 32,
        "access": "",
        "desc": "Global configuration register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configures whether or not to open register clock gate.\\\\0: Open the clock gate only when application writes registers\\\\1: Force open the clock gate for register"
            }
        ]
    },
    "1342964040": {
        "name": "VERSION",
        "address": 1342964040,
        "size": 32,
        "access": "",
        "desc": "Version register.",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "Configures the version."
            }
        ]
    },
    "1343025152": {
        "name": "RX_MODE_CFG",
        "address": 1343025152,
        "size": 32,
        "access": "",
        "desc": "Parallel RX Sampling mode configuration register.",
        "fields": [
            {
                "name": "RX_EXT_EN_SEL",
                "bitOffset": 21,
                "bitWidth": 4,
                "desc": "Configures rx external enable signal selection from IO PAD."
            },
            {
                "name": "RX_SW_EN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Set this bit to enable data sampling by software."
            },
            {
                "name": "RX_EXT_EN_INV",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Set this bit to invert the external enable signal."
            },
            {
                "name": "RX_PULSE_SUBMODE_SEL",
                "bitOffset": 27,
                "bitWidth": 3,
                "desc": "Configures the rxd pulse sampling submode. \n4'd0: positive pulse start(data bit included) &&  positive pulse end(data bit included)\n4'd1: positive pulse start(data bit included) && positive pulse end (data bit excluded)\n4'd2: positive pulse start(data bit excluded) && positive pulse end (data bit included)\n4'd3: positive pulse start(data bit excluded) && positive pulse end (data bit excluded)\n4'd4: positive pulse start(data bit included) && length end\n4'd5: positive pulse start(data bit excluded) && length end"
            },
            {
                "name": "RX_SMP_MODE_SEL",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Configures the rxd sampling mode. \n2'b00: external level enable mode\n2'b01: external pulse enable mode  \n2'b10: internal software enable mode"
            }
        ]
    },
    "1343025156": {
        "name": "RX_DATA_CFG",
        "address": 1343025156,
        "size": 32,
        "access": "",
        "desc": "Parallel RX data configuration register.",
        "fields": [
            {
                "name": "RX_BITLEN",
                "bitOffset": 9,
                "bitWidth": 19,
                "desc": "Configures expected byte number of received data."
            },
            {
                "name": "RX_DATA_ORDER_INV",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Set this bit to invert bit order of one byte sent from RX_FIFO to DMA."
            },
            {
                "name": "RX_BUS_WID_SEL",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "Configures the rxd bus width. \n3'd0: bus width is 1.\n3'd1: bus width is 2.\n3'd2: bus width is 4.\n3'd3: bus width is 8."
            }
        ]
    },
    "1343025160": {
        "name": "RX_GENRL_CFG",
        "address": 1343025160,
        "size": 32,
        "access": "",
        "desc": "Parallel RX general configuration register.",
        "fields": [
            {
                "name": "RX_GATING_EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Set this bit to enable the clock gating of output rx clock."
            },
            {
                "name": "RX_TIMEOUT_THRES",
                "bitOffset": 13,
                "bitWidth": 16,
                "desc": "Configures threshold of timeout counter."
            },
            {
                "name": "RX_TIMEOUT_EN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Set this bit to enable timeout function to generate error eof."
            },
            {
                "name": "RX_EOF_GEN_SEL",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Configures the DMA eof generated mechanism. 1'b0: eof generated by data bit length. 1'b1: eof generated by external enable signal."
            }
        ]
    },
    "1343025164": {
        "name": "RX_START_CFG",
        "address": 1343025164,
        "size": 32,
        "access": "",
        "desc": "Parallel RX Start configuration register.",
        "fields": [
            {
                "name": "RX_START",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Set this bit to start rx data sampling."
            }
        ]
    },
    "1343025168": {
        "name": "TX_DATA_CFG",
        "address": 1343025168,
        "size": 32,
        "access": "",
        "desc": "Parallel TX data configuration register.",
        "fields": [
            {
                "name": "TX_BITLEN",
                "bitOffset": 9,
                "bitWidth": 19,
                "desc": "Configures expected byte number of sent data."
            },
            {
                "name": "TX_DATA_ORDER_INV",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Set this bit to invert bit order of one byte sent from TX_FIFO to IO data."
            },
            {
                "name": "TX_BUS_WID_SEL",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "Configures the txd bus width. \n3'd0: bus width is 1.\n3'd1: bus width is 2.\n3'd2: bus width is 4.\n3'd3: bus width is 8."
            }
        ]
    },
    "1343025172": {
        "name": "TX_START_CFG",
        "address": 1343025172,
        "size": 32,
        "access": "",
        "desc": "Parallel TX Start configuration register.",
        "fields": [
            {
                "name": "TX_START",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Set this bit to start tx data transmit."
            }
        ]
    },
    "1343025176": {
        "name": "TX_GENRL_CFG",
        "address": 1343025176,
        "size": 32,
        "access": "",
        "desc": "Parallel TX general configuration register.",
        "fields": [
            {
                "name": "TX_EOF_GEN_SEL",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Configures the tx eof generated mechanism. 1'b0: eof generated by data bit length. 1'b1: eof generated by DMA eof."
            },
            {
                "name": "TX_IDLE_VALUE",
                "bitOffset": 14,
                "bitWidth": 16,
                "desc": "Configures bus value of transmitter in IDLE state."
            },
            {
                "name": "TX_GATING_EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Set this bit to enable the clock gating of output tx clock."
            },
            {
                "name": "TX_VALID_OUTPUT_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Set this bit to enable the output of tx data valid signal."
            }
        ]
    },
    "1343025180": {
        "name": "FIFO_CFG",
        "address": 1343025180,
        "size": 32,
        "access": "",
        "desc": "Parallel IO FIFO configuration register.",
        "fields": [
            {
                "name": "TX_FIFO_SRST",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Set this bit to reset async fifo in tx module."
            },
            {
                "name": "RX_FIFO_SRST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Set this bit to reset async fifo in rx module."
            }
        ]
    },
    "1343025184": {
        "name": "REG_UPDATE",
        "address": 1343025184,
        "size": 32,
        "access": "",
        "desc": "Parallel IO FIFO configuration register.",
        "fields": [
            {
                "name": "RX_REG_UPDATE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Set this bit to update rx register configuration."
            }
        ]
    },
    "1343025188": {
        "name": "ST",
        "address": 1343025188,
        "size": 32,
        "access": "",
        "desc": "Parallel IO module status register0.",
        "fields": [
            {
                "name": "TX_READY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Represents the status that tx is ready to transmit."
            }
        ]
    },
    "1343025192": {
        "name": "INT_ENA",
        "address": 1343025192,
        "size": 32,
        "access": "",
        "desc": "Parallel IO interrupt enable singal configuration register.",
        "fields": [
            {
                "name": "TX_FIFO_REMPTY_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to enable TX_FIFO_REMPTY_INT."
            },
            {
                "name": "RX_FIFO_WOVF_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to enable RX_FIFO_WOVF_INT."
            },
            {
                "name": "TX_EOF_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to enable TX_EOF_INT."
            }
        ]
    },
    "1343025196": {
        "name": "INT_RAW",
        "address": 1343025196,
        "size": 32,
        "access": "",
        "desc": "Parallel IO interrupt raw singal status register.",
        "fields": [
            {
                "name": "TX_FIFO_REMPTY_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt status of TX_FIFO_REMPTY_INT."
            },
            {
                "name": "RX_FIFO_WOVF_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt status of RX_FIFO_WOVF_INT."
            },
            {
                "name": "TX_EOF_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw interrupt status of TX_EOF_INT."
            }
        ]
    },
    "1343025200": {
        "name": "INT_ST",
        "address": 1343025200,
        "size": 32,
        "access": "",
        "desc": "Parallel IO interrupt singal status register.",
        "fields": [
            {
                "name": "TX_FIFO_REMPTY_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The masked interrupt status of TX_FIFO_REMPTY_INT."
            },
            {
                "name": "RX_FIFO_WOVF_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The masked interrupt status of RX_FIFO_WOVF_INT."
            },
            {
                "name": "TX_EOF_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The masked interrupt status of TX_EOF_INT."
            }
        ]
    },
    "1343025204": {
        "name": "INT_CLR",
        "address": 1343025204,
        "size": 32,
        "access": "",
        "desc": "Parallel IO interrupt  clear singal configuration register.",
        "fields": [
            {
                "name": "TX_FIFO_REMPTY_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to clear TX_FIFO_REMPTY_INT."
            },
            {
                "name": "RX_FIFO_WOVF_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to clear RX_FIFO_WOVF_INT."
            },
            {
                "name": "TX_EOF_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to clear TX_EOF_INT."
            }
        ]
    },
    "1343025208": {
        "name": "RX_ST0",
        "address": 1343025208,
        "size": 32,
        "access": "",
        "desc": "Parallel IO RX status register0",
        "fields": [
            {
                "name": "RX_CNT",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "Indicates the cycle number of reading Rx FIFO."
            },
            {
                "name": "RX_FIFO_WR_BIT_CNT",
                "bitOffset": 13,
                "bitWidth": 19,
                "desc": "Indicates the current written bit number into Rx FIFO."
            }
        ]
    },
    "1343025212": {
        "name": "RX_ST1",
        "address": 1343025212,
        "size": 32,
        "access": "",
        "desc": "Parallel IO RX status register1",
        "fields": [
            {
                "name": "RX_FIFO_RD_BIT_CNT",
                "bitOffset": 13,
                "bitWidth": 19,
                "desc": "Indicates the current read bit number from Rx FIFO."
            }
        ]
    },
    "1343025216": {
        "name": "TX_ST0",
        "address": 1343025216,
        "size": 32,
        "access": "",
        "desc": "Parallel IO TX status register0",
        "fields": [
            {
                "name": "TX_CNT",
                "bitOffset": 6,
                "bitWidth": 7,
                "desc": "Indicates the cycle number of reading Tx FIFO."
            },
            {
                "name": "TX_FIFO_RD_BIT_CNT",
                "bitOffset": 13,
                "bitWidth": 19,
                "desc": "Indicates the current read bit number from Tx FIFO."
            }
        ]
    },
    "1343025220": {
        "name": "RX_CLK_CFG",
        "address": 1343025220,
        "size": 32,
        "access": "",
        "desc": "Parallel IO RX clk configuration register",
        "fields": [
            {
                "name": "RX_CLK_I_INV",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Set this bit to invert the input Rx core clock."
            },
            {
                "name": "RX_CLK_O_INV",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Set this bit to invert the output Rx core clock."
            }
        ]
    },
    "1343025224": {
        "name": "TX_CLK_CFG",
        "address": 1343025224,
        "size": 32,
        "access": "",
        "desc": "Parallel IO TX clk configuration register",
        "fields": [
            {
                "name": "TX_CLK_I_INV",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Set this bit to invert the input Tx core clock."
            },
            {
                "name": "TX_CLK_O_INV",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Set this bit to invert the output Tx core clock."
            }
        ]
    },
    "1343025440": {
        "name": "CLK",
        "address": 1343025440,
        "size": 32,
        "access": "",
        "desc": "Parallel IO clk configuration register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Force clock on for this register file"
            }
        ]
    },
    "1343026172": {
        "name": "VERSION",
        "address": 1343026172,
        "size": 32,
        "access": "",
        "desc": "Version register.",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "Version of this register file"
            }
        ]
    },
    "1611214848": {
        "name": "REGDMA_CONF",
        "address": 1611214848,
        "size": 32,
        "access": "",
        "desc": "Peri backup control register",
        "fields": [
            {
                "name": "FLOW_ERR",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "backup error type"
            },
            {
                "name": "START",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "backup start signal"
            },
            {
                "name": "TO_MEM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "backup direction(reg to mem / mem to reg)"
            },
            {
                "name": "LINK_SEL",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Link select"
            },
            {
                "name": "START_MAC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "mac sw backup start signal"
            },
            {
                "name": "TO_MEM_MAC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "mac sw backup direction(reg to mem / mem to reg)"
            },
            {
                "name": "SEL_MAC",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "mac hw/sw select"
            }
        ]
    },
    "1611214852": {
        "name": "REGDMA_CLK_CONF",
        "address": 1611214852,
        "size": 32,
        "access": "",
        "desc": "Clock control register",
        "fields": [
            {
                "name": "CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "clock enable"
            }
        ]
    },
    "1611214856": {
        "name": "REGDMA_ETM_CTRL",
        "address": 1611214856,
        "size": 32,
        "access": "",
        "desc": "ETM start ctrl reg",
        "fields": [
            {
                "name": "ETM_START_0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "etm_start_0 reg"
            },
            {
                "name": "ETM_START_1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "etm_start_1 reg"
            },
            {
                "name": "ETM_START_2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "etm_start_2 reg"
            },
            {
                "name": "ETM_START_3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "etm_start_3 reg"
            }
        ]
    },
    "1611214860": {
        "name": "REGDMA_LINK_0_ADDR",
        "address": 1611214860,
        "size": 32,
        "access": "",
        "desc": "link_0_addr",
        "fields": [
            {
                "name": "LINK_ADDR_0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "link_0_addr reg"
            }
        ]
    },
    "1611214864": {
        "name": "REGDMA_LINK_1_ADDR",
        "address": 1611214864,
        "size": 32,
        "access": "",
        "desc": "Link_1_addr",
        "fields": [
            {
                "name": "LINK_ADDR_1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Link_1_addr reg"
            }
        ]
    },
    "1611214868": {
        "name": "REGDMA_LINK_2_ADDR",
        "address": 1611214868,
        "size": 32,
        "access": "",
        "desc": "Link_2_addr",
        "fields": [
            {
                "name": "LINK_ADDR_2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Link_2_addr reg"
            }
        ]
    },
    "1611214872": {
        "name": "REGDMA_LINK_3_ADDR",
        "address": 1611214872,
        "size": 32,
        "access": "",
        "desc": "Link_3_addr",
        "fields": [
            {
                "name": "LINK_ADDR_3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Link_3_addr reg"
            }
        ]
    },
    "1611214876": {
        "name": "REGDMA_LINK_MAC_ADDR",
        "address": 1611214876,
        "size": 32,
        "access": "",
        "desc": "Link_mac_addr",
        "fields": [
            {
                "name": "LINK_ADDR_MAC",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Link_mac_addr reg"
            }
        ]
    },
    "1611214880": {
        "name": "REGDMA_CURRENT_LINK_ADDR",
        "address": 1611214880,
        "size": 32,
        "access": "",
        "desc": "current link addr",
        "fields": [
            {
                "name": "CURRENT_LINK_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "current link addr reg"
            }
        ]
    },
    "1611214884": {
        "name": "REGDMA_BACKUP_ADDR",
        "address": 1611214884,
        "size": 32,
        "access": "",
        "desc": "Backup addr",
        "fields": [
            {
                "name": "BACKUP_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "backup addr reg"
            }
        ]
    },
    "1611214888": {
        "name": "REGDMA_MEM_ADDR",
        "address": 1611214888,
        "size": 32,
        "access": "",
        "desc": "mem addr",
        "fields": [
            {
                "name": "MEM_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "mem addr reg"
            }
        ]
    },
    "1611214892": {
        "name": "REGDMA_BKP_CONF",
        "address": 1611214892,
        "size": 32,
        "access": "",
        "desc": "backup config",
        "fields": [
            {
                "name": "READ_INTERVAL",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Link read_interval"
            },
            {
                "name": "LINK_TOUT_THRES",
                "bitOffset": 7,
                "bitWidth": 10,
                "desc": "link wait timeout threshold"
            },
            {
                "name": "BURST_LIMIT",
                "bitOffset": 17,
                "bitWidth": 5,
                "desc": "burst limit"
            },
            {
                "name": "BACKUP_TOUT_THRES",
                "bitOffset": 22,
                "bitWidth": 10,
                "desc": "Backup timeout threshold"
            }
        ]
    },
    "1611214896": {
        "name": "INT_ENA",
        "address": 1611214896,
        "size": 32,
        "access": "",
        "desc": "Read only register for error and done",
        "fields": [
            {
                "name": "DONE_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "backup done flag"
            },
            {
                "name": "ERROR_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "error flag"
            }
        ]
    },
    "1611214900": {
        "name": "INT_RAW",
        "address": 1611214900,
        "size": 32,
        "access": "",
        "desc": "Read only register for error and done",
        "fields": [
            {
                "name": "DONE_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "backup done flag"
            },
            {
                "name": "ERROR_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "error flag"
            }
        ]
    },
    "1611214904": {
        "name": "INT_CLR",
        "address": 1611214904,
        "size": 32,
        "access": "",
        "desc": "Read only register for error and done",
        "fields": [
            {
                "name": "DONE_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "backup done flag"
            },
            {
                "name": "ERROR_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "error flag"
            }
        ]
    },
    "1611214908": {
        "name": "INT_ST",
        "address": 1611214908,
        "size": 32,
        "access": "",
        "desc": "Read only register for error and done",
        "fields": [
            {
                "name": "DONE_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "backup done flag"
            },
            {
                "name": "ERROR_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "error flag"
            }
        ]
    },
    "1611215868": {
        "name": "DATE",
        "address": 1611215868,
        "size": 32,
        "access": "",
        "desc": "Date register.",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "REGDMA date information/ REGDMA version information."
            }
        ]
    },
    "1343000576": {
        "name": "U%s_CONF0",
        "address": 1343000576,
        "size": 32,
        "access": "",
        "desc": "Configuration register 0 for unit %s",
        "fields": [
            {
                "name": "FILTER_THRES_U",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "This sets the maximum threshold, in APB_CLK cycles, for the filter.\n\nAny pulses with width less than this will be ignored when the filter is enabled."
            },
            {
                "name": "FILTER_EN_U",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "This is the enable bit for unit %s's input filter."
            },
            {
                "name": "THR_ZERO_EN_U",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "This is the enable bit for unit %s's zero comparator."
            },
            {
                "name": "THR_H_LIM_EN_U",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "This is the enable bit for unit %s's thr_h_lim comparator. Configures it to enable the high limit interrupt."
            },
            {
                "name": "THR_L_LIM_EN_U",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "This is the enable bit for unit %s's thr_l_lim comparator. Configures it to enable the low limit interrupt."
            },
            {
                "name": "THR_THRES0_EN_U",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "This is the enable bit for unit %s's thres0 comparator."
            },
            {
                "name": "THR_THRES1_EN_U",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "This is the enable bit for unit %s's thres1 comparator."
            },
            {
                "name": "CH0_NEG_MODE_U",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "This register sets the behavior when the signal input of channel 0 detects a negative edge.\n\n1: Increase the counter.2: Decrease the counter.0, 3: No effect on counter"
            },
            {
                "name": "CH0_POS_MODE_U",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "This register sets the behavior when the signal input of channel 0 detects a positive edge.\n\n1: Increase the counter.2: Decrease the counter.0, 3: No effect on counter"
            },
            {
                "name": "CH0_HCTRL_MODE_U",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings will be modified when the control signal is high.\n\n0: No modification.1: Invert behavior (increase -> decrease, decrease -> increase).2, 3: Inhibit counter modification"
            },
            {
                "name": "CH0_LCTRL_MODE_U",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings will be modified when the control signal is low.\n\n0: No modification.1: Invert behavior (increase -> decrease, decrease -> increase).2, 3: Inhibit counter modification"
            },
            {
                "name": "CH1_NEG_MODE_U",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "This register sets the behavior when the signal input of channel 1 detects a negative edge.\n\n1: Increment the counter.2: Decrement the counter.0, 3: No effect on counter"
            },
            {
                "name": "CH1_POS_MODE_U",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "This register sets the behavior when the signal input of channel 1 detects a positive edge.\n\n1: Increment the counter.2: Decrement the counter.0, 3: No effect on counter"
            },
            {
                "name": "CH1_HCTRL_MODE_U",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings will be modified when the control signal is high.\n\n0: No modification.1: Invert behavior (increase -> decrease, decrease -> increase).2, 3: Inhibit counter modification"
            },
            {
                "name": "CH1_LCTRL_MODE_U",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings will be modified when the control signal is low.\n\n0: No modification.1: Invert behavior (increase -> decrease, decrease -> increase).2, 3: Inhibit counter modification"
            }
        ]
    },
    "1343000580": {
        "name": "U%s_CONF1",
        "address": 1343000580,
        "size": 32,
        "access": "",
        "desc": "Configuration register 1 for unit %s",
        "fields": [
            {
                "name": "CNT_THRES0_U",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "This register is used to configure the thres0 value for unit %s."
            },
            {
                "name": "CNT_THRES1_U",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "This register is used to configure the thres1 value for unit %s."
            }
        ]
    },
    "1343000584": {
        "name": "U%s_CONF2",
        "address": 1343000584,
        "size": 32,
        "access": "",
        "desc": "Configuration register 2 for unit %s",
        "fields": [
            {
                "name": "CNT_H_LIM_U",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "This register is used to configure the thr_h_lim value for unit %s. When pcnt reaches this value, the counter will be cleared to 0."
            },
            {
                "name": "CNT_L_LIM_U",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "This register is used to configure the thr_l_lim value for unit %s. When pcnt reaches this value, the counter will be cleared to 0."
            }
        ]
    },
    "1343000624": {
        "name": "U%s_CNT",
        "address": 1343000624,
        "size": 32,
        "access": "",
        "desc": "Counter value for unit %s",
        "fields": [
            {
                "name": "PULSE_CNT_U",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "This register stores the current pulse count value for unit %s."
            }
        ]
    },
    "1343000640": {
        "name": "INT_RAW",
        "address": 1343000640,
        "size": 32,
        "access": "",
        "desc": "Interrupt raw status register",
        "fields": [
            {
                "name": "CNT_THR_EVENT_U0_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U0_INT interrupt."
            },
            {
                "name": "CNT_THR_EVENT_U1_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U1_INT interrupt."
            },
            {
                "name": "CNT_THR_EVENT_U2_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U2_INT interrupt."
            },
            {
                "name": "CNT_THR_EVENT_U3_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U3_INT interrupt."
            }
        ]
    },
    "1343000644": {
        "name": "INT_ST",
        "address": 1343000644,
        "size": 32,
        "access": "",
        "desc": "Interrupt status register",
        "fields": [
            {
                "name": "CNT_THR_EVENT_U0_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U0_INT interrupt."
            },
            {
                "name": "CNT_THR_EVENT_U1_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U1_INT interrupt."
            },
            {
                "name": "CNT_THR_EVENT_U2_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U2_INT interrupt."
            },
            {
                "name": "CNT_THR_EVENT_U3_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U3_INT interrupt."
            }
        ]
    },
    "1343000648": {
        "name": "INT_ENA",
        "address": 1343000648,
        "size": 32,
        "access": "",
        "desc": "Interrupt enable register",
        "fields": [
            {
                "name": "CNT_THR_EVENT_U0_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the PCNT_CNT_THR_EVENT_U0_INT interrupt."
            },
            {
                "name": "CNT_THR_EVENT_U1_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the PCNT_CNT_THR_EVENT_U1_INT interrupt."
            },
            {
                "name": "CNT_THR_EVENT_U2_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the PCNT_CNT_THR_EVENT_U2_INT interrupt."
            },
            {
                "name": "CNT_THR_EVENT_U3_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the PCNT_CNT_THR_EVENT_U3_INT interrupt."
            }
        ]
    },
    "1343000652": {
        "name": "INT_CLR",
        "address": 1343000652,
        "size": 32,
        "access": "",
        "desc": "Interrupt clear register",
        "fields": [
            {
                "name": "CNT_THR_EVENT_U0_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to clear the PCNT_CNT_THR_EVENT_U0_INT interrupt."
            },
            {
                "name": "CNT_THR_EVENT_U1_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to clear the PCNT_CNT_THR_EVENT_U1_INT interrupt."
            },
            {
                "name": "CNT_THR_EVENT_U2_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to clear the PCNT_CNT_THR_EVENT_U2_INT interrupt."
            },
            {
                "name": "CNT_THR_EVENT_U3_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to clear the PCNT_CNT_THR_EVENT_U3_INT interrupt."
            }
        ]
    },
    "1343000656": {
        "name": "U%s_STATUS",
        "address": 1343000656,
        "size": 32,
        "access": "",
        "desc": "PNCT UNIT%s status register",
        "fields": [
            {
                "name": "CNT_THR_ZERO_MODE_U",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "The pulse counter status of PCNT_U%s corresponding to 0. 0: pulse counter decreases from positive to 0. 1: pulse counter increases from negative to 0. 2: pulse counter is negative. 3: pulse counter is positive."
            },
            {
                "name": "CNT_THR_THRES1_LAT_U",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The latched value of thres1 event of PCNT_U%s when threshold event interrupt is valid. 1: the current pulse counter equals to thres1 and thres1 event is valid. 0: others"
            },
            {
                "name": "CNT_THR_THRES0_LAT_U",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The latched value of thres0 event of PCNT_U%s when threshold event interrupt is valid. 1: the current pulse counter equals to thres0 and thres0 event is valid. 0: others"
            },
            {
                "name": "CNT_THR_L_LIM_LAT_U",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The latched value of low limit event of PCNT_U%s when threshold event interrupt is valid. 1: the current pulse counter equals to thr_l_lim and low limit event is valid. 0: others"
            },
            {
                "name": "CNT_THR_H_LIM_LAT_U",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The latched value of high limit event of PCNT_U%s when threshold event interrupt is valid. 1: the current pulse counter equals to thr_h_lim and high limit event is valid. 0: others"
            },
            {
                "name": "CNT_THR_ZERO_LAT_U",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The latched value of zero threshold event of PCNT_U%s when threshold event interrupt is valid. 1: the current pulse counter equals to 0 and zero threshold event is valid. 0: others"
            }
        ]
    },
    "1343000672": {
        "name": "CTRL",
        "address": 1343000672,
        "size": 32,
        "access": "",
        "desc": "Control register for all counters",
        "fields": [
            {
                "name": "PULSE_CNT_RST_U0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to clear unit 0's counter."
            },
            {
                "name": "CNT_PAUSE_U0",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to freeze unit 0's counter."
            },
            {
                "name": "PULSE_CNT_RST_U1",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to clear unit 1's counter."
            },
            {
                "name": "CNT_PAUSE_U1",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to freeze unit 1's counter."
            },
            {
                "name": "PULSE_CNT_RST_U2",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to clear unit 2's counter."
            },
            {
                "name": "CNT_PAUSE_U2",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Set this bit to freeze unit 2's counter."
            },
            {
                "name": "PULSE_CNT_RST_U3",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Set this bit to clear unit 3's counter."
            },
            {
                "name": "CNT_PAUSE_U3",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Set this bit to freeze unit 3's counter."
            },
            {
                "name": "DALTA_CHANGE_EN_U0",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Configures this bit to enable unit 0's step comparator."
            },
            {
                "name": "DALTA_CHANGE_EN_U1",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Configures this bit to enable unit 1's step comparator."
            },
            {
                "name": "DALTA_CHANGE_EN_U2",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Configures this bit to enable unit 2's step comparator."
            },
            {
                "name": "DALTA_CHANGE_EN_U3",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Configures this bit to enable unit 3's step comparator."
            },
            {
                "name": "CLK_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "The registers clock gate enable signal of PCNT module. 1: the registers can be read and written by application. 0: the registers can not be read or written by application"
            }
        ]
    },
    "1343000676": {
        "name": "U3_CHANGE_CONF",
        "address": 1343000676,
        "size": 32,
        "access": "",
        "desc": "Configuration register for unit $n's step value.",
        "fields": [
            {
                "name": "CNT_STEP_U3",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Configures the step value for unit 3."
            },
            {
                "name": "CNT_STEP_LIM_U3",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Configures the step limit value for unit 3."
            }
        ]
    },
    "1343000680": {
        "name": "U2_CHANGE_CONF",
        "address": 1343000680,
        "size": 32,
        "access": "",
        "desc": "Configuration register for unit $n's step value.",
        "fields": [
            {
                "name": "CNT_STEP_U2",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Configures the step value for unit 2."
            },
            {
                "name": "CNT_STEP_LIM_U2",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Configures the step limit value for unit 2."
            }
        ]
    },
    "1343000684": {
        "name": "U1_CHANGE_CONF",
        "address": 1343000684,
        "size": 32,
        "access": "",
        "desc": "Configuration register for unit $n's step value.",
        "fields": [
            {
                "name": "CNT_STEP_U1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Configures the step value for unit 1."
            },
            {
                "name": "CNT_STEP_LIM_U1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Configures the step limit value for unit 1."
            }
        ]
    },
    "1343000688": {
        "name": "U0_CHANGE_CONF",
        "address": 1343000688,
        "size": 32,
        "access": "",
        "desc": "Configuration register for unit $n's step value.",
        "fields": [
            {
                "name": "CNT_STEP_U0",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Configures the step value for unit 0."
            },
            {
                "name": "CNT_STEP_LIM_U0",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Configures the step limit value for unit 0."
            }
        ]
    },
    "1343000828": {
        "name": "DATE",
        "address": 1343000828,
        "size": 32,
        "access": "",
        "desc": "PCNT version control register",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This is the PCNT version control register."
            }
        ]
    },
    "1343311872": {
        "name": "HP_ACTIVE_DIG_POWER",
        "address": 1343311872,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "HP_ACTIVE_DCDC_SWITCH_PD_EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_ACTIVE_HP_MEM_DSLP",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_ACTIVE_PD_HP_MEM_PD_EN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_ACTIVE_PD_CNNT_PD_EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_ACTIVE_PD_TOP_PD_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343311876": {
        "name": "HP_ACTIVE_ICG_HP_FUNC",
        "address": 1343311876,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "HP_ACTIVE_DIG_ICG_FUNC_EN",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343311880": {
        "name": "HP_ACTIVE_ICG_HP_APB",
        "address": 1343311880,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "HP_ACTIVE_DIG_ICG_APB_EN",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343311884": {
        "name": "HP_ACTIVE_ICG_MODEM",
        "address": 1343311884,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "HP_ACTIVE_DIG_ICG_MODEM_CODE",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "need_des"
            }
        ]
    },
    "1343311888": {
        "name": "HP_ACTIVE_HP_SYS_CNTL",
        "address": 1343311888,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "HP_ACTIVE_HP_POWER_DET_BYPASS",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_ACTIVE_UART_WAKEUP_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_ACTIVE_LP_PAD_HOLD_ALL",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_ACTIVE_HP_PAD_HOLD_ALL",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_ACTIVE_DIG_PAD_SLP_SEL",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_ACTIVE_DIG_PAUSE_WDT",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_ACTIVE_DIG_CPU_STALL",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343311892": {
        "name": "HP_ACTIVE_HP_CK_POWER",
        "address": 1343311892,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "HP_ACTIVE_I2C_ISO_EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_ACTIVE_I2C_RETENTION",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_ACTIVE_XPD_PLL_I2C",
                "bitOffset": 23,
                "bitWidth": 4,
                "desc": "need_des"
            },
            {
                "name": "HP_ACTIVE_XPD_PLL",
                "bitOffset": 27,
                "bitWidth": 4,
                "desc": "need_des"
            }
        ]
    },
    "1343311896": {
        "name": "HP_ACTIVE_BIAS",
        "address": 1343311896,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "HP_ACTIVE_DCM_VSET",
                "bitOffset": 18,
                "bitWidth": 5,
                "desc": "need_des"
            },
            {
                "name": "HP_ACTIVE_DCM_MODE",
                "bitOffset": 23,
                "bitWidth": 2,
                "desc": "need_des"
            },
            {
                "name": "HP_ACTIVE_XPD_BIAS",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_ACTIVE_DBG_ATTEN",
                "bitOffset": 26,
                "bitWidth": 4,
                "desc": "need_des"
            },
            {
                "name": "HP_ACTIVE_PD_CUR",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SLEEP",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343311900": {
        "name": "HP_ACTIVE_BACKUP",
        "address": 1343311900,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "HP_SLEEP2ACTIVE_BACKUP_MODEM_CLK_CODE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "need_des"
            },
            {
                "name": "HP_MODEM2ACTIVE_BACKUP_MODEM_CLK_CODE",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "need_des"
            },
            {
                "name": "HP_ACTIVE_RETENTION_MODE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_SLEEP2ACTIVE_RETENTION_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_MODEM2ACTIVE_RETENTION_EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_SLEEP2ACTIVE_BACKUP_CLK_SEL",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "need_des"
            },
            {
                "name": "HP_MODEM2ACTIVE_BACKUP_CLK_SEL",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "need_des"
            },
            {
                "name": "HP_SLEEP2ACTIVE_BACKUP_MODE",
                "bitOffset": 20,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "HP_MODEM2ACTIVE_BACKUP_MODE",
                "bitOffset": 23,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "HP_SLEEP2ACTIVE_BACKUP_EN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_MODEM2ACTIVE_BACKUP_EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343311904": {
        "name": "HP_ACTIVE_BACKUP_CLK",
        "address": 1343311904,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "HP_ACTIVE_BACKUP_ICG_FUNC_EN",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343311908": {
        "name": "HP_ACTIVE_SYSCLK",
        "address": 1343311908,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "HP_ACTIVE_DIG_SYS_CLK_NO_DIV",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_ACTIVE_ICG_SYS_CLOCK_EN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_ACTIVE_SYS_CLK_SLP_SEL",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_ACTIVE_ICG_SLP_SEL",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_ACTIVE_DIG_SYS_CLK_SEL",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "need_des"
            }
        ]
    },
    "1343311912": {
        "name": "HP_ACTIVE_HP_REGULATOR0",
        "address": 1343311912,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_DBIAS_VOL",
                "bitOffset": 4,
                "bitWidth": 5,
                "desc": "need_des"
            },
            {
                "name": "HP_DBIAS_VOL",
                "bitOffset": 9,
                "bitWidth": 5,
                "desc": "need_des"
            },
            {
                "name": "DIG_REGULATOR0_DBIAS_SEL",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "DIG_DBIAS_INIT",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_ACTIVE_HP_REGULATOR_SLP_MEM_XPD",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_ACTIVE_HP_REGULATOR_SLP_LOGIC_XPD",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_ACTIVE_HP_REGULATOR_XPD",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_ACTIVE_HP_REGULATOR_SLP_MEM_DBIAS",
                "bitOffset": 19,
                "bitWidth": 4,
                "desc": "need_des"
            },
            {
                "name": "HP_ACTIVE_HP_REGULATOR_SLP_LOGIC_DBIAS",
                "bitOffset": 23,
                "bitWidth": 4,
                "desc": "need_des"
            },
            {
                "name": "HP_ACTIVE_HP_REGULATOR_DBIAS",
                "bitOffset": 27,
                "bitWidth": 5,
                "desc": "need_des"
            }
        ]
    },
    "1343311916": {
        "name": "HP_ACTIVE_HP_REGULATOR1",
        "address": 1343311916,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "HP_ACTIVE_HP_REGULATOR_DRV_B",
                "bitOffset": 26,
                "bitWidth": 6,
                "desc": "need_des"
            }
        ]
    },
    "1343311920": {
        "name": "HP_ACTIVE_XTAL",
        "address": 1343311920,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "HP_ACTIVE_XPD_XTAL",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343311924": {
        "name": "HP_MODEM_DIG_POWER",
        "address": 1343311924,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "HP_MODEM_DCDC_SWITCH_PD_EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_MODEM_HP_MEM_DSLP",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_MODEM_PD_HP_MEM_PD_EN",
                "bitOffset": 23,
                "bitWidth": 4,
                "desc": "need_des"
            },
            {
                "name": "HP_MODEM_PD_HP_WIFI_PD_EN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_MODEM_PD_HP_CPU_PD_EN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_MODEM_PD_CNNT_PD_EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_MODEM_PD_TOP_PD_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343311928": {
        "name": "HP_MODEM_ICG_HP_FUNC",
        "address": 1343311928,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "HP_MODEM_DIG_ICG_FUNC_EN",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343311932": {
        "name": "HP_MODEM_ICG_HP_APB",
        "address": 1343311932,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "HP_MODEM_DIG_ICG_APB_EN",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343311936": {
        "name": "HP_MODEM_ICG_MODEM",
        "address": 1343311936,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "HP_MODEM_DIG_ICG_MODEM_CODE",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "need_des"
            }
        ]
    },
    "1343311940": {
        "name": "HP_MODEM_HP_SYS_CNTL",
        "address": 1343311940,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "HP_MODEM_HP_POWER_DET_BYPASS",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_MODEM_UART_WAKEUP_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_MODEM_LP_PAD_HOLD_ALL",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_MODEM_HP_PAD_HOLD_ALL",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_MODEM_DIG_PAD_SLP_SEL",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_MODEM_DIG_PAUSE_WDT",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_MODEM_DIG_CPU_STALL",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343311944": {
        "name": "HP_MODEM_HP_CK_POWER",
        "address": 1343311944,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "HP_MODEM_I2C_ISO_EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_MODEM_I2C_RETENTION",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_MODEM_XPD_PLL_I2C",
                "bitOffset": 23,
                "bitWidth": 4,
                "desc": "need_des"
            },
            {
                "name": "HP_MODEM_XPD_PLL",
                "bitOffset": 27,
                "bitWidth": 4,
                "desc": "need_des"
            }
        ]
    },
    "1343311948": {
        "name": "HP_MODEM_BIAS",
        "address": 1343311948,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "HP_MODEM_DCM_VSET",
                "bitOffset": 18,
                "bitWidth": 5,
                "desc": "need_des"
            },
            {
                "name": "HP_MODEM_DCM_MODE",
                "bitOffset": 23,
                "bitWidth": 2,
                "desc": "need_des"
            },
            {
                "name": "HP_MODEM_XPD_BIAS",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_MODEM_DBG_ATTEN",
                "bitOffset": 26,
                "bitWidth": 4,
                "desc": "need_des"
            },
            {
                "name": "HP_MODEM_PD_CUR",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SLEEP",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343311952": {
        "name": "HP_MODEM_BACKUP",
        "address": 1343311952,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "HP_SLEEP2MODEM_BACKUP_MODEM_CLK_CODE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "need_des"
            },
            {
                "name": "HP_MODEM_RETENTION_MODE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_SLEEP2MODEM_RETENTION_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_SLEEP2MODEM_BACKUP_CLK_SEL",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "need_des"
            },
            {
                "name": "HP_SLEEP2MODEM_BACKUP_MODE",
                "bitOffset": 20,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "HP_SLEEP2MODEM_BACKUP_EN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343311956": {
        "name": "HP_MODEM_BACKUP_CLK",
        "address": 1343311956,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "HP_MODEM_BACKUP_ICG_FUNC_EN",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343311960": {
        "name": "HP_MODEM_SYSCLK",
        "address": 1343311960,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "HP_MODEM_DIG_SYS_CLK_NO_DIV",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_MODEM_ICG_SYS_CLOCK_EN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_MODEM_SYS_CLK_SLP_SEL",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_MODEM_ICG_SLP_SEL",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_MODEM_DIG_SYS_CLK_SEL",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "need_des"
            }
        ]
    },
    "1343311964": {
        "name": "HP_MODEM_HP_REGULATOR0",
        "address": 1343311964,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "HP_MODEM_HP_REGULATOR_SLP_MEM_XPD",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_MODEM_HP_REGULATOR_SLP_LOGIC_XPD",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_MODEM_HP_REGULATOR_XPD",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_MODEM_HP_REGULATOR_SLP_MEM_DBIAS",
                "bitOffset": 19,
                "bitWidth": 4,
                "desc": "need_des"
            },
            {
                "name": "HP_MODEM_HP_REGULATOR_SLP_LOGIC_DBIAS",
                "bitOffset": 23,
                "bitWidth": 4,
                "desc": "need_des"
            },
            {
                "name": "HP_MODEM_HP_REGULATOR_DBIAS",
                "bitOffset": 27,
                "bitWidth": 5,
                "desc": "need_des"
            }
        ]
    },
    "1343311968": {
        "name": "HP_MODEM_HP_REGULATOR1",
        "address": 1343311968,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "HP_MODEM_HP_REGULATOR_DRV_B",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "need_des"
            }
        ]
    },
    "1343311972": {
        "name": "HP_MODEM_XTAL",
        "address": 1343311972,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "HP_MODEM_XPD_XTAL",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343311976": {
        "name": "HP_SLEEP_DIG_POWER",
        "address": 1343311976,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "HP_SLEEP_DCDC_SWITCH_PD_EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_SLEEP_HP_MEM_DSLP",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_SLEEP_PD_HP_MEM_PD_EN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_SLEEP_PD_CNNT_PD_EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_SLEEP_PD_TOP_PD_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343311980": {
        "name": "HP_SLEEP_ICG_HP_FUNC",
        "address": 1343311980,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "HP_SLEEP_DIG_ICG_FUNC_EN",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343311984": {
        "name": "HP_SLEEP_ICG_HP_APB",
        "address": 1343311984,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "HP_SLEEP_DIG_ICG_APB_EN",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343311988": {
        "name": "HP_SLEEP_ICG_MODEM",
        "address": 1343311988,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "HP_SLEEP_DIG_ICG_MODEM_CODE",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "need_des"
            }
        ]
    },
    "1343311992": {
        "name": "HP_SLEEP_HP_SYS_CNTL",
        "address": 1343311992,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "HP_SLEEP_HP_POWER_DET_BYPASS",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_SLEEP_UART_WAKEUP_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_SLEEP_LP_PAD_HOLD_ALL",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_SLEEP_HP_PAD_HOLD_ALL",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_SLEEP_DIG_PAD_SLP_SEL",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_SLEEP_DIG_PAUSE_WDT",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_SLEEP_DIG_CPU_STALL",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343311996": {
        "name": "HP_SLEEP_HP_CK_POWER",
        "address": 1343311996,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "HP_SLEEP_I2C_ISO_EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_SLEEP_I2C_RETENTION",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_SLEEP_XPD_PLL_I2C",
                "bitOffset": 23,
                "bitWidth": 4,
                "desc": "need_des"
            },
            {
                "name": "HP_SLEEP_XPD_PLL",
                "bitOffset": 27,
                "bitWidth": 4,
                "desc": "need_des"
            }
        ]
    },
    "1343312000": {
        "name": "HP_SLEEP_BIAS",
        "address": 1343312000,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "HP_SLEEP_DCM_VSET",
                "bitOffset": 18,
                "bitWidth": 5,
                "desc": "need_des"
            },
            {
                "name": "HP_SLEEP_DCM_MODE",
                "bitOffset": 23,
                "bitWidth": 2,
                "desc": "need_des"
            },
            {
                "name": "HP_SLEEP_XPD_BIAS",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_SLEEP_DBG_ATTEN",
                "bitOffset": 26,
                "bitWidth": 4,
                "desc": "need_des"
            },
            {
                "name": "HP_SLEEP_PD_CUR",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SLEEP",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312004": {
        "name": "HP_SLEEP_BACKUP",
        "address": 1343312004,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "HP_MODEM2SLEEP_BACKUP_MODEM_CLK_CODE",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "need_des"
            },
            {
                "name": "HP_ACTIVE2SLEEP_BACKUP_MODEM_CLK_CODE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "need_des"
            },
            {
                "name": "HP_SLEEP_RETENTION_MODE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_MODEM2SLEEP_RETENTION_EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_ACTIVE2SLEEP_RETENTION_EN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_MODEM2SLEEP_BACKUP_CLK_SEL",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "need_des"
            },
            {
                "name": "HP_ACTIVE2SLEEP_BACKUP_CLK_SEL",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "need_des"
            },
            {
                "name": "HP_MODEM2SLEEP_BACKUP_MODE",
                "bitOffset": 23,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "HP_ACTIVE2SLEEP_BACKUP_MODE",
                "bitOffset": 26,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "HP_MODEM2SLEEP_BACKUP_EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_ACTIVE2SLEEP_BACKUP_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312008": {
        "name": "HP_SLEEP_BACKUP_CLK",
        "address": 1343312008,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "HP_SLEEP_BACKUP_ICG_FUNC_EN",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343312012": {
        "name": "HP_SLEEP_SYSCLK",
        "address": 1343312012,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "HP_SLEEP_DIG_SYS_CLK_NO_DIV",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_SLEEP_ICG_SYS_CLOCK_EN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_SLEEP_SYS_CLK_SLP_SEL",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_SLEEP_ICG_SLP_SEL",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_SLEEP_DIG_SYS_CLK_SEL",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "need_des"
            }
        ]
    },
    "1343312016": {
        "name": "HP_SLEEP_HP_REGULATOR0",
        "address": 1343312016,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "HP_SLEEP_HP_REGULATOR_SLP_MEM_XPD",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_SLEEP_HP_REGULATOR_SLP_LOGIC_XPD",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_SLEEP_HP_REGULATOR_XPD",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_SLEEP_HP_REGULATOR_SLP_MEM_DBIAS",
                "bitOffset": 19,
                "bitWidth": 4,
                "desc": "need_des"
            },
            {
                "name": "HP_SLEEP_HP_REGULATOR_SLP_LOGIC_DBIAS",
                "bitOffset": 23,
                "bitWidth": 4,
                "desc": "need_des"
            },
            {
                "name": "HP_SLEEP_HP_REGULATOR_DBIAS",
                "bitOffset": 27,
                "bitWidth": 5,
                "desc": "need_des"
            }
        ]
    },
    "1343312020": {
        "name": "HP_SLEEP_HP_REGULATOR1",
        "address": 1343312020,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "HP_SLEEP_HP_REGULATOR_DRV_B",
                "bitOffset": 26,
                "bitWidth": 6,
                "desc": "need_des"
            }
        ]
    },
    "1343312024": {
        "name": "HP_SLEEP_XTAL",
        "address": 1343312024,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "HP_SLEEP_XPD_XTAL",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312028": {
        "name": "HP_SLEEP_LP_REGULATOR0",
        "address": 1343312028,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "HP_SLEEP_LP_REGULATOR_SLP_XPD",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_SLEEP_LP_REGULATOR_XPD",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_SLEEP_LP_REGULATOR_SLP_DBIAS",
                "bitOffset": 23,
                "bitWidth": 4,
                "desc": "need_des"
            },
            {
                "name": "HP_SLEEP_LP_REGULATOR_DBIAS",
                "bitOffset": 27,
                "bitWidth": 5,
                "desc": "need_des"
            }
        ]
    },
    "1343312032": {
        "name": "HP_SLEEP_LP_REGULATOR1",
        "address": 1343312032,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "HP_SLEEP_LP_REGULATOR_DRV_B",
                "bitOffset": 26,
                "bitWidth": 6,
                "desc": "need_des"
            }
        ]
    },
    "1343312036": {
        "name": "HP_SLEEP_LP_DCDC_RESERVE",
        "address": 1343312036,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "PMU_HP_SLEEP_LP_DCDC_RESERVE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343312040": {
        "name": "HP_SLEEP_LP_DIG_POWER",
        "address": 1343312040,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "HP_SLEEP_LP_PAD_SLP_SEL",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_SLEEP_BOD_SOURCE_SEL",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_SLEEP_VDDBAT_MODE",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "need_des"
            },
            {
                "name": "HP_SLEEP_LP_MEM_DSLP",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_SLEEP_PD_LP_PERI_PD_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312044": {
        "name": "HP_SLEEP_LP_CK_POWER",
        "address": 1343312044,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "HP_SLEEP_XPD_LPPLL",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_SLEEP_XPD_XTAL32K",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_SLEEP_XPD_RC32K",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_SLEEP_XPD_FOSC_CLK",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_SLEEP_PD_OSC_CLK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312048": {
        "name": "LP_SLEEP_LP_BIAS_RESERVE",
        "address": 1343312048,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "PMU_LP_SLEEP_LP_BIAS_RESERVE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343312052": {
        "name": "LP_SLEEP_LP_REGULATOR0",
        "address": 1343312052,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_SLEEP_LP_REGULATOR_SLP_XPD",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_SLEEP_LP_REGULATOR_XPD",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_SLEEP_LP_REGULATOR_SLP_DBIAS",
                "bitOffset": 23,
                "bitWidth": 4,
                "desc": "need_des"
            },
            {
                "name": "LP_SLEEP_LP_REGULATOR_DBIAS",
                "bitOffset": 27,
                "bitWidth": 5,
                "desc": "need_des"
            }
        ]
    },
    "1343312056": {
        "name": "LP_SLEEP_LP_REGULATOR1",
        "address": 1343312056,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_SLEEP_LP_REGULATOR_DRV_B",
                "bitOffset": 26,
                "bitWidth": 6,
                "desc": "need_des"
            }
        ]
    },
    "1343312060": {
        "name": "LP_SLEEP_XTAL",
        "address": 1343312060,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_SLEEP_XPD_XTAL",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312064": {
        "name": "LP_SLEEP_LP_DIG_POWER",
        "address": 1343312064,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_SLEEP_LP_PAD_SLP_SEL",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_SLEEP_BOD_SOURCE_SEL",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_SLEEP_VDDBAT_MODE",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "need_des"
            },
            {
                "name": "LP_SLEEP_LP_MEM_DSLP",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_SLEEP_PD_LP_PERI_PD_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312068": {
        "name": "LP_SLEEP_LP_CK_POWER",
        "address": 1343312068,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_SLEEP_XPD_LPPLL",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_SLEEP_XPD_XTAL32K",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_SLEEP_XPD_RC32K",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_SLEEP_XPD_FOSC_CLK",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_SLEEP_PD_OSC_CLK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312072": {
        "name": "LP_SLEEP_BIAS",
        "address": 1343312072,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_SLEEP_XPD_BIAS",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_SLEEP_DBG_ATTEN",
                "bitOffset": 26,
                "bitWidth": 4,
                "desc": "need_des"
            },
            {
                "name": "LP_SLEEP_PD_CUR",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SLEEP",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312076": {
        "name": "IMM_HP_CK_POWER",
        "address": 1343312076,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "TIE_LOW_CALI_XTAL_ICG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "TIE_LOW_GLOBAL_PLL_ICG",
                "bitOffset": 1,
                "bitWidth": 4,
                "desc": "need_des"
            },
            {
                "name": "TIE_LOW_GLOBAL_XTAL_ICG",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "TIE_LOW_I2C_RETENTION",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "TIE_LOW_XPD_PLL_I2C",
                "bitOffset": 7,
                "bitWidth": 4,
                "desc": "need_des"
            },
            {
                "name": "TIE_LOW_XPD_PLL",
                "bitOffset": 11,
                "bitWidth": 4,
                "desc": "need_des"
            },
            {
                "name": "TIE_LOW_XPD_XTAL",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "TIE_HIGH_CALI_XTAL_ICG",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "TIE_HIGH_GLOBAL_PLL_ICG",
                "bitOffset": 17,
                "bitWidth": 4,
                "desc": "need_des"
            },
            {
                "name": "TIE_HIGH_GLOBAL_XTAL_ICG",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "TIE_HIGH_I2C_RETENTION",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "TIE_HIGH_XPD_PLL_I2C",
                "bitOffset": 23,
                "bitWidth": 4,
                "desc": "need_des"
            },
            {
                "name": "TIE_HIGH_XPD_PLL",
                "bitOffset": 27,
                "bitWidth": 4,
                "desc": "need_des"
            },
            {
                "name": "TIE_HIGH_XPD_XTAL",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312080": {
        "name": "IMM_SLEEP_SYSCLK",
        "address": 1343312080,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "UPDATE_DIG_ICG_SWITCH",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "TIE_LOW_ICG_SLP_SEL",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "TIE_HIGH_ICG_SLP_SEL",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "UPDATE_DIG_SYS_CLK_SEL",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312084": {
        "name": "IMM_HP_FUNC_ICG",
        "address": 1343312084,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "UPDATE_DIG_ICG_FUNC_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312088": {
        "name": "IMM_HP_APB_ICG",
        "address": 1343312088,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "UPDATE_DIG_ICG_APB_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312092": {
        "name": "IMM_MODEM_ICG",
        "address": 1343312092,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "UPDATE_DIG_ICG_MODEM_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312096": {
        "name": "IMM_LP_ICG",
        "address": 1343312096,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "TIE_LOW_LP_ROOTCLK_SEL",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "TIE_HIGH_LP_ROOTCLK_SEL",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312100": {
        "name": "IMM_PAD_HOLD_ALL",
        "address": 1343312100,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "PAD_SLP_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_PAD_HOLD_ALL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_PAD_HOLD_ALL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "TIE_HIGH_PAD_SLP_SEL",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "TIE_LOW_PAD_SLP_SEL",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "TIE_HIGH_LP_PAD_HOLD_ALL",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "TIE_LOW_LP_PAD_HOLD_ALL",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "TIE_HIGH_HP_PAD_HOLD_ALL",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "TIE_LOW_HP_PAD_HOLD_ALL",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312104": {
        "name": "IMM_I2C_ISO",
        "address": 1343312104,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "TIE_HIGH_I2C_ISO_EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "TIE_LOW_I2C_ISO_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312108": {
        "name": "POWER_WAIT_TIMER0",
        "address": 1343312108,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "DG_HP_POWERDOWN_TIMER",
                "bitOffset": 5,
                "bitWidth": 9,
                "desc": "need_des"
            },
            {
                "name": "DG_HP_POWERUP_TIMER",
                "bitOffset": 14,
                "bitWidth": 9,
                "desc": "need_des"
            },
            {
                "name": "DG_HP_WAIT_TIMER",
                "bitOffset": 23,
                "bitWidth": 9,
                "desc": "need_des"
            }
        ]
    },
    "1343312112": {
        "name": "POWER_WAIT_TIMER1",
        "address": 1343312112,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "DG_LP_POWERDOWN_TIMER",
                "bitOffset": 5,
                "bitWidth": 9,
                "desc": "need_des"
            },
            {
                "name": "DG_LP_POWERUP_TIMER",
                "bitOffset": 14,
                "bitWidth": 9,
                "desc": "need_des"
            },
            {
                "name": "DG_LP_WAIT_TIMER",
                "bitOffset": 23,
                "bitWidth": 9,
                "desc": "need_des"
            }
        ]
    },
    "1343312116": {
        "name": "POWER_PD_TOP_CNTL",
        "address": 1343312116,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "FORCE_TOP_RESET",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "FORCE_TOP_ISO",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "FORCE_TOP_PU",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "FORCE_TOP_NO_RESET",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "FORCE_TOP_NO_ISO",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "FORCE_TOP_PD",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312120": {
        "name": "POWER_PD_CNNT_CNTL",
        "address": 1343312120,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "FORCE_CNNT_RESET",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "FORCE_CNNT_ISO",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "FORCE_CNNT_PU",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "FORCE_CNNT_NO_RESET",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "FORCE_CNNT_NO_ISO",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "FORCE_CNNT_PD",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312124": {
        "name": "POWER_PD_HPMEM_CNTL",
        "address": 1343312124,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "FORCE_HP_MEM_RESET",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "FORCE_HP_MEM_ISO",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "FORCE_HP_MEM_PU",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "FORCE_HP_MEM_NO_RESET",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "FORCE_HP_MEM_NO_ISO",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "FORCE_HP_MEM_PD",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312128": {
        "name": "POWER_PD_TOP_MASK",
        "address": 1343312128,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "XPD_TOP_MASK",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "need_des"
            },
            {
                "name": "PD_TOP_MASK",
                "bitOffset": 27,
                "bitWidth": 5,
                "desc": "need_des"
            }
        ]
    },
    "1343312132": {
        "name": "POWER_PD_CNNT_MASK",
        "address": 1343312132,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "XPD_CNNT_MASK",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "need_des"
            },
            {
                "name": "PD_CNNT_MASK",
                "bitOffset": 27,
                "bitWidth": 5,
                "desc": "need_des"
            }
        ]
    },
    "1343312136": {
        "name": "POWER_PD_HPMEM_MASK",
        "address": 1343312136,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "XPD_HP_MEM_MASK",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "need_des"
            },
            {
                "name": "PD_HP_MEM_MASK",
                "bitOffset": 26,
                "bitWidth": 6,
                "desc": "need_des"
            }
        ]
    },
    "1343312140": {
        "name": "POWER_DCDC_SWITCH",
        "address": 1343312140,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "FORCE_DCDC_SWITCH_PU",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "FORCE_DCDC_SWITCH_PD",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312144": {
        "name": "POWER_PD_LPPERI_CNTL",
        "address": 1343312144,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "FORCE_LP_PERI_RESET",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "FORCE_LP_PERI_ISO",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "FORCE_LP_PERI_PU",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "FORCE_LP_PERI_NO_RESET",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "FORCE_LP_PERI_NO_ISO",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "FORCE_LP_PERI_PD",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312148": {
        "name": "POWER_PD_LPPERI_MASK",
        "address": 1343312148,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "XPD_LP_PERI_MASK",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "need_des"
            },
            {
                "name": "PD_LP_PERI_MASK",
                "bitOffset": 27,
                "bitWidth": 5,
                "desc": "need_des"
            }
        ]
    },
    "1343312152": {
        "name": "POWER_HP_PAD",
        "address": 1343312152,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "FORCE_HP_PAD_NO_ISO_ALL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "FORCE_HP_PAD_ISO_ALL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312156": {
        "name": "POWER_CK_WAIT_CNTL",
        "address": 1343312156,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "PMU_WAIT_XTL_STABLE",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "need_des"
            },
            {
                "name": "PMU_WAIT_PLL_STABLE",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "need_des"
            }
        ]
    },
    "1343312160": {
        "name": "SLP_WAKEUP_CNTL0",
        "address": 1343312160,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "SLEEP_REQ",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312164": {
        "name": "SLP_WAKEUP_CNTL1",
        "address": 1343312164,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "SLEEP_REJECT_ENA",
                "bitOffset": 0,
                "bitWidth": 31,
                "desc": "need_des"
            },
            {
                "name": "SLP_REJECT_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312168": {
        "name": "SLP_WAKEUP_CNTL2",
        "address": 1343312168,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "WAKEUP_ENA",
                "bitOffset": 0,
                "bitWidth": 31,
                "desc": "need_des"
            }
        ]
    },
    "1343312172": {
        "name": "SLP_WAKEUP_CNTL3",
        "address": 1343312172,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_MIN_SLP_VAL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "need_des"
            },
            {
                "name": "HP_MIN_SLP_VAL",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "need_des"
            },
            {
                "name": "SLEEP_PRT_SEL",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "need_des"
            }
        ]
    },
    "1343312176": {
        "name": "SLP_WAKEUP_CNTL4",
        "address": 1343312176,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "SLP_REJECT_CAUSE_CLR",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312180": {
        "name": "SLP_WAKEUP_CNTL5",
        "address": 1343312180,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "MODEM_WAIT_TARGET",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "need_des"
            },
            {
                "name": "LP_ANA_WAIT_TARGET",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "need_des"
            }
        ]
    },
    "1343312184": {
        "name": "SLP_WAKEUP_CNTL6",
        "address": 1343312184,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "SOC_WAKEUP_WAIT",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "need_des"
            },
            {
                "name": "SOC_WAKEUP_WAIT_CFG",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "need_des"
            }
        ]
    },
    "1343312188": {
        "name": "SLP_WAKEUP_CNTL7",
        "address": 1343312188,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "ANA_WAIT_TARGET",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "need_des"
            }
        ]
    },
    "1343312192": {
        "name": "SLP_WAKEUP_CNTL8",
        "address": 1343312192,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_LITE_WAKEUP_ENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312196": {
        "name": "SLP_WAKEUP_STATUS0",
        "address": 1343312196,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "WAKEUP_CAUSE",
                "bitOffset": 0,
                "bitWidth": 31,
                "desc": "need_des"
            }
        ]
    },
    "1343312200": {
        "name": "SLP_WAKEUP_STATUS1",
        "address": 1343312200,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "REJECT_CAUSE",
                "bitOffset": 0,
                "bitWidth": 31,
                "desc": "need_des"
            }
        ]
    },
    "1343312204": {
        "name": "SLP_WAKEUP_STATUS2",
        "address": 1343312204,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_LITE_WAKEUP_CAUSE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312208": {
        "name": "HP_CK_POWERON",
        "address": 1343312208,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "I2C_POR_WAIT_TARGET",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "need_des"
            }
        ]
    },
    "1343312212": {
        "name": "HP_CK_CNTL",
        "address": 1343312212,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "MODIFY_ICG_CNTL_WAIT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "need_des"
            },
            {
                "name": "SWITCH_ICG_CNTL_WAIT",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "need_des"
            }
        ]
    },
    "1343312216": {
        "name": "POR_STATUS",
        "address": 1343312216,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "POR_DONE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312220": {
        "name": "RF_PWC",
        "address": 1343312220,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "MSPI_PHY_XPD",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SDIO_PLL_XPD",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "PERIF_I2C_RSTB",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "XPD_PERIF_I2C",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "XPD_TXRF_I2C",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "XPD_RFRX_PBUS",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "XPD_CKGEN_I2C",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312224": {
        "name": "BACKUP_CFG",
        "address": 1343312224,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "BACKUP_SYS_CLK_NO_DIV",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312228": {
        "name": "INT_RAW",
        "address": 1343312228,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "_0P1A_CNT_TARGET0_REACH_0_HP_INT_RAW",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "reg_0p1a_0_counter after xpd reach target0"
            },
            {
                "name": "_0P1A_CNT_TARGET1_REACH_0_HP_INT_RAW",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "reg_0p1a_1_counter after xpd reach target1"
            },
            {
                "name": "_0P1A_CNT_TARGET0_REACH_1_HP_INT_RAW",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "reg_0p1a_0 counter after xpd reach target0"
            },
            {
                "name": "_0P1A_CNT_TARGET1_REACH_1_HP_INT_RAW",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "reg_0p1a_1_counter after xpd reach target1"
            },
            {
                "name": "_0P2A_CNT_TARGET0_REACH_0_HP_INT_RAW",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "reg_0p2a_0 counter after xpd reach target0"
            },
            {
                "name": "_0P2A_CNT_TARGET1_REACH_0_HP_INT_RAW",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "reg_0p2a_1_counter after xpd reach target1"
            },
            {
                "name": "_0P2A_CNT_TARGET0_REACH_1_HP_INT_RAW",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "reg_0p2a_0 counter after xpd reach target0"
            },
            {
                "name": "_0P2A_CNT_TARGET1_REACH_1_HP_INT_RAW",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "reg_0p2a_1_counter after xpd reach target1"
            },
            {
                "name": "_0P3A_CNT_TARGET0_REACH_0_HP_INT_RAW",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "reg_0p3a_0 counter after xpd reach target0"
            },
            {
                "name": "_0P3A_CNT_TARGET1_REACH_0_HP_INT_RAW",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "reg_0p3a_1_counter after xpd reach target1"
            },
            {
                "name": "_0P3A_CNT_TARGET0_REACH_1_HP_INT_RAW",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "reg_0p3a_0_counter after xpd reach target0"
            },
            {
                "name": "_0P3A_CNT_TARGET1_REACH_1_HP_INT_RAW",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "reg_0p3a_1_counter after xpd reach target1"
            },
            {
                "name": "LP_CPU_EXC_INT_RAW",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SDIO_IDLE_INT_RAW",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SW_INT_RAW",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SOC_SLEEP_REJECT_INT_RAW",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SOC_WAKEUP_INT_RAW",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312232": {
        "name": "HP_INT_ST",
        "address": 1343312232,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "_0P1A_CNT_TARGET0_REACH_0_HP_INT_ST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "reg_0p1a_0_counter after xpd reach target0"
            },
            {
                "name": "_0P1A_CNT_TARGET1_REACH_0_HP_INT_ST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "reg_0p1a_1_counter after xpd reach target1"
            },
            {
                "name": "_0P1A_CNT_TARGET0_REACH_1_HP_INT_ST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "reg_0p1a_0 counter after xpd reach target0"
            },
            {
                "name": "_0P1A_CNT_TARGET1_REACH_1_HP_INT_ST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "reg_0p1a_1_counter after xpd reach target1"
            },
            {
                "name": "_0P2A_CNT_TARGET0_REACH_0_HP_INT_ST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "reg_0p2a_0 counter after xpd reach target0"
            },
            {
                "name": "_0P2A_CNT_TARGET1_REACH_0_HP_INT_ST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "reg_0p2a_1_counter after xpd reach target1"
            },
            {
                "name": "_0P2A_CNT_TARGET0_REACH_1_HP_INT_ST",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "reg_0p2a_0 counter after xpd reach target0"
            },
            {
                "name": "_0P2A_CNT_TARGET1_REACH_1_HP_INT_ST",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "reg_0p2a_1_counter after xpd reach target1"
            },
            {
                "name": "_0P3A_CNT_TARGET0_REACH_0_HP_INT_ST",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "reg_0p3a_0 counter after xpd reach target0"
            },
            {
                "name": "_0P3A_CNT_TARGET1_REACH_0_HP_INT_ST",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "reg_0p3a_1_counter after xpd reach target1"
            },
            {
                "name": "_0P3A_CNT_TARGET0_REACH_1_HP_INT_ST",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "reg_0p3a_0_counter after xpd reach target0"
            },
            {
                "name": "_0P3A_CNT_TARGET1_REACH_1_HP_INT_ST",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "reg_0p3a_1_counter after xpd reach target1"
            },
            {
                "name": "LP_CPU_EXC_INT_ST",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SDIO_IDLE_INT_ST",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SW_INT_ST",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SOC_SLEEP_REJECT_INT_ST",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SOC_WAKEUP_INT_ST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312236": {
        "name": "HP_INT_ENA",
        "address": 1343312236,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "_0P1A_CNT_TARGET0_REACH_0_HP_INT_ENA",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "reg_0p1a_0_counter after xpd reach target0"
            },
            {
                "name": "_0P1A_CNT_TARGET1_REACH_0_HP_INT_ENA",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "reg_0p1a_1_counter after xpd reach target1"
            },
            {
                "name": "_0P1A_CNT_TARGET0_REACH_1_HP_INT_ENA",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "reg_0p1a_0 counter after xpd reach target0"
            },
            {
                "name": "_0P1A_CNT_TARGET1_REACH_1_HP_INT_ENA",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "reg_0p1a_1_counter after xpd reach target1"
            },
            {
                "name": "_0P2A_CNT_TARGET0_REACH_0_HP_INT_ENA",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "reg_0p2a_0 counter after xpd reach target0"
            },
            {
                "name": "_0P2A_CNT_TARGET1_REACH_0_HP_INT_ENA",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "reg_0p2a_1_counter after xpd reach target1"
            },
            {
                "name": "_0P2A_CNT_TARGET0_REACH_1_HP_INT_ENA",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "reg_0p2a_0 counter after xpd reach target0"
            },
            {
                "name": "_0P2A_CNT_TARGET1_REACH_1_HP_INT_ENA",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "reg_0p2a_1_counter after xpd reach target1"
            },
            {
                "name": "_0P3A_CNT_TARGET0_REACH_0_HP_INT_ENA",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "reg_0p3a_0 counter after xpd reach target0"
            },
            {
                "name": "_0P3A_CNT_TARGET1_REACH_0_HP_INT_ENA",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "reg_0p3a_1_counter after xpd reach target1"
            },
            {
                "name": "_0P3A_CNT_TARGET0_REACH_1_HP_INT_ENA",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "reg_0p3a_0_counter after xpd reach target0"
            },
            {
                "name": "_0P3A_CNT_TARGET1_REACH_1_HP_INT_ENA",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "reg_0p3a_1_counter after xpd reach target1"
            },
            {
                "name": "LP_CPU_EXC_INT_ENA",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SDIO_IDLE_INT_ENA",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SW_INT_ENA",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SOC_SLEEP_REJECT_INT_ENA",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SOC_WAKEUP_INT_ENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312240": {
        "name": "HP_INT_CLR",
        "address": 1343312240,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "_0P1A_CNT_TARGET0_REACH_0_HP_INT_CLR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "reg_0p1a_0_counter after xpd reach target0"
            },
            {
                "name": "_0P1A_CNT_TARGET1_REACH_0_HP_INT_CLR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "reg_0p1a_1_counter after xpd reach target1"
            },
            {
                "name": "_0P1A_CNT_TARGET0_REACH_1_HP_INT_CLR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "reg_0p1a_0 counter after xpd reach target0"
            },
            {
                "name": "_0P1A_CNT_TARGET1_REACH_1_HP_INT_CLR",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "reg_0p1a_1_counter after xpd reach target1"
            },
            {
                "name": "_0P2A_CNT_TARGET0_REACH_0_HP_INT_CLR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "reg_0p2a_0 counter after xpd reach target0"
            },
            {
                "name": "_0P2A_CNT_TARGET1_REACH_0_HP_INT_CLR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "reg_0p2a_1_counter after xpd reach target1"
            },
            {
                "name": "_0P2A_CNT_TARGET0_REACH_1_HP_INT_CLR",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "reg_0p2a_0 counter after xpd reach target0"
            },
            {
                "name": "_0P2A_CNT_TARGET1_REACH_1_HP_INT_CLR",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "reg_0p2a_1_counter after xpd reach target1"
            },
            {
                "name": "_0P3A_CNT_TARGET0_REACH_0_HP_INT_CLR",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "reg_0p3a_0 counter after xpd reach target0"
            },
            {
                "name": "_0P3A_CNT_TARGET1_REACH_0_HP_INT_CLR",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "reg_0p3a_1_counter after xpd reach target1"
            },
            {
                "name": "_0P3A_CNT_TARGET0_REACH_1_HP_INT_CLR",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "reg_0p3a_0_counter after xpd reach target0"
            },
            {
                "name": "_0P3A_CNT_TARGET1_REACH_1_HP_INT_CLR",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "reg_0p3a_1_counter after xpd reach target1"
            },
            {
                "name": "LP_CPU_EXC_INT_CLR",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SDIO_IDLE_INT_CLR",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SW_INT_CLR",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SOC_SLEEP_REJECT_INT_CLR",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SOC_WAKEUP_INT_CLR",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312244": {
        "name": "LP_INT_RAW",
        "address": 1343312244,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_CPU_SLEEP_REJECT_INT_RAW",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "_0P1A_CNT_TARGET0_REACH_0_LP_INT_RAW",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "reg_0p1a_0_counter after xpd reach target0"
            },
            {
                "name": "_0P1A_CNT_TARGET1_REACH_0_LP_INT_RAW",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "reg_0p1a_1_counter after xpd reach target1"
            },
            {
                "name": "_0P1A_CNT_TARGET0_REACH_1_LP_INT_RAW",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "reg_0p1a_0 counter after xpd reach target0"
            },
            {
                "name": "_0P1A_CNT_TARGET1_REACH_1_LP_INT_RAW",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "reg_0p1a_1_counter after xpd reach target1"
            },
            {
                "name": "_0P2A_CNT_TARGET0_REACH_0_LP_INT_RAW",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "reg_0p2a_0 counter after xpd reach target0"
            },
            {
                "name": "_0P2A_CNT_TARGET1_REACH_0_LP_INT_RAW",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "reg_0p2a_1_counter after xpd reach target1"
            },
            {
                "name": "_0P2A_CNT_TARGET0_REACH_1_LP_INT_RAW",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "reg_0p2a_0 counter after xpd reach target0"
            },
            {
                "name": "_0P2A_CNT_TARGET1_REACH_1_LP_INT_RAW",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "reg_0p2a_1_counter after xpd reach target1"
            },
            {
                "name": "_0P3A_CNT_TARGET0_REACH_0_LP_INT_RAW",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "reg_0p3a_0 counter after xpd reach target0"
            },
            {
                "name": "_0P3A_CNT_TARGET1_REACH_0_LP_INT_RAW",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "reg_0p3a_1_counter after xpd reach target1"
            },
            {
                "name": "_0P3A_CNT_TARGET0_REACH_1_LP_INT_RAW",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "reg_0p3a_0_counter after xpd reach target0"
            },
            {
                "name": "_0P3A_CNT_TARGET1_REACH_1_LP_INT_RAW",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "reg_0p3a_1_counter after xpd reach target1"
            },
            {
                "name": "LP_CPU_WAKEUP_INT_RAW",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SLEEP_SWITCH_ACTIVE_END_INT_RAW",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "ACTIVE_SWITCH_SLEEP_END_INT_RAW",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SLEEP_SWITCH_ACTIVE_START_INT_RAW",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "ACTIVE_SWITCH_SLEEP_START_INT_RAW",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_SW_TRIGGER_INT_RAW",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312248": {
        "name": "LP_INT_ST",
        "address": 1343312248,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_CPU_SLEEP_REJECT_INT_ST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "_0P1A_CNT_TARGET0_REACH_0_LP_INT_ST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "reg_0p1a_0_counter after xpd reach target0"
            },
            {
                "name": "_0P1A_CNT_TARGET1_REACH_0_LP_INT_ST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "reg_0p1a_1_counter after xpd reach target1"
            },
            {
                "name": "_0P1A_CNT_TARGET0_REACH_1_LP_INT_ST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "reg_0p1a_0 counter after xpd reach target0"
            },
            {
                "name": "_0P1A_CNT_TARGET1_REACH_1_LP_INT_ST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "reg_0p1a_1_counter after xpd reach target1"
            },
            {
                "name": "_0P2A_CNT_TARGET0_REACH_0_LP_INT_ST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "reg_0p2a_0 counter after xpd reach target0"
            },
            {
                "name": "_0P2A_CNT_TARGET1_REACH_0_LP_INT_ST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "reg_0p2a_1_counter after xpd reach target1"
            },
            {
                "name": "_0P2A_CNT_TARGET0_REACH_1_LP_INT_ST",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "reg_0p2a_0 counter after xpd reach target0"
            },
            {
                "name": "_0P2A_CNT_TARGET1_REACH_1_LP_INT_ST",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "reg_0p2a_1_counter after xpd reach target1"
            },
            {
                "name": "_0P3A_CNT_TARGET0_REACH_0_LP_INT_ST",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "reg_0p3a_0 counter after xpd reach target0"
            },
            {
                "name": "_0P3A_CNT_TARGET1_REACH_0_LP_INT_ST",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "reg_0p3a_1_counter after xpd reach target1"
            },
            {
                "name": "_0P3A_CNT_TARGET0_REACH_1_LP_INT_ST",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "reg_0p3a_0_counter after xpd reach target0"
            },
            {
                "name": "_0P3A_CNT_TARGET1_REACH_1_LP_INT_ST",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "reg_0p3a_1_counter after xpd reach target1"
            },
            {
                "name": "LP_CPU_WAKEUP_INT_ST",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SLEEP_SWITCH_ACTIVE_END_INT_ST",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "ACTIVE_SWITCH_SLEEP_END_INT_ST",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SLEEP_SWITCH_ACTIVE_START_INT_ST",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "ACTIVE_SWITCH_SLEEP_START_INT_ST",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_SW_TRIGGER_INT_ST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312252": {
        "name": "LP_INT_ENA",
        "address": 1343312252,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_CPU_SLEEP_REJECT_INT_ENA",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "_0P1A_CNT_TARGET0_REACH_0_LP_INT_ENA",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "reg_0p1a_0_counter after xpd reach target0"
            },
            {
                "name": "_0P1A_CNT_TARGET1_REACH_0_LP_INT_ENA",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "reg_0p1a_1_counter after xpd reach target1"
            },
            {
                "name": "_0P1A_CNT_TARGET0_REACH_1_LP_INT_ENA",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "reg_0p1a_0 counter after xpd reach target0"
            },
            {
                "name": "_0P1A_CNT_TARGET1_REACH_1_LP_INT_ENA",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "reg_0p1a_1_counter after xpd reach target1"
            },
            {
                "name": "_0P2A_CNT_TARGET0_REACH_0_LP_INT_ENA",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "reg_0p2a_0 counter after xpd reach target0"
            },
            {
                "name": "_0P2A_CNT_TARGET1_REACH_0_LP_INT_ENA",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "reg_0p2a_1_counter after xpd reach target1"
            },
            {
                "name": "_0P2A_CNT_TARGET0_REACH_1_LP_INT_ENA",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "reg_0p2a_0 counter after xpd reach target0"
            },
            {
                "name": "_0P2A_CNT_TARGET1_REACH_1_LP_INT_ENA",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "reg_0p2a_1_counter after xpd reach target1"
            },
            {
                "name": "_0P3A_CNT_TARGET0_REACH_0_LP_INT_ENA",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "reg_0p3a_0 counter after xpd reach target0"
            },
            {
                "name": "_0P3A_CNT_TARGET1_REACH_0_LP_INT_ENA",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "reg_0p3a_1_counter after xpd reach target1"
            },
            {
                "name": "_0P3A_CNT_TARGET0_REACH_1_LP_INT_ENA",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "reg_0p3a_0_counter after xpd reach target0"
            },
            {
                "name": "_0P3A_CNT_TARGET1_REACH_1_LP_INT_ENA",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "reg_0p3a_1_counter after xpd reach target1"
            },
            {
                "name": "LP_CPU_WAKEUP_INT_ENA",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SLEEP_SWITCH_ACTIVE_END_INT_ENA",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "ACTIVE_SWITCH_SLEEP_END_INT_ENA",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SLEEP_SWITCH_ACTIVE_START_INT_ENA",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "ACTIVE_SWITCH_SLEEP_START_INT_ENA",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_SW_TRIGGER_INT_ENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312256": {
        "name": "LP_INT_CLR",
        "address": 1343312256,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_CPU_SLEEP_REJECT_LP_INT_CLR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "_0P1A_CNT_TARGET0_REACH_0_LP_INT_CLR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "reg_0p1a_0_counter after xpd reach target0"
            },
            {
                "name": "_0P1A_CNT_TARGET1_REACH_0_LP_INT_CLR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "reg_0p1a_1_counter after xpd reach target1"
            },
            {
                "name": "_0P1A_CNT_TARGET0_REACH_1_LP_INT_CLR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "reg_0p1a_0 counter after xpd reach target0"
            },
            {
                "name": "_0P1A_CNT_TARGET1_REACH_1_LP_INT_CLR",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "reg_0p1a_1_counter after xpd reach target1"
            },
            {
                "name": "_0P2A_CNT_TARGET0_REACH_0_LP_INT_CLR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "reg_0p2a_0 counter after xpd reach target0"
            },
            {
                "name": "_0P2A_CNT_TARGET1_REACH_0_LP_INT_CLR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "reg_0p2a_1_counter after xpd reach target1"
            },
            {
                "name": "_0P2A_CNT_TARGET0_REACH_1_LP_INT_CLR",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "reg_0p2a_0 counter after xpd reach target0"
            },
            {
                "name": "_0P2A_CNT_TARGET1_REACH_1_LP_INT_CLR",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "reg_0p2a_1_counter after xpd reach target1"
            },
            {
                "name": "_0P3A_CNT_TARGET0_REACH_0_LP_INT_CLR",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "reg_0p3a_0 counter after xpd reach target0"
            },
            {
                "name": "_0P3A_CNT_TARGET1_REACH_0_LP_INT_CLR",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "reg_0p3a_1_counter after xpd reach target1"
            },
            {
                "name": "_0P3A_CNT_TARGET0_REACH_1_LP_INT_CLR",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "reg_0p3a_0_counter after xpd reach target0"
            },
            {
                "name": "_0P3A_CNT_TARGET1_REACH_1_LP_INT_CLR",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "reg_0p3a_1_counter after xpd reach target1"
            },
            {
                "name": "LP_CPU_WAKEUP_INT_CLR",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SLEEP_SWITCH_ACTIVE_END_INT_CLR",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "ACTIVE_SWITCH_SLEEP_END_INT_CLR",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SLEEP_SWITCH_ACTIVE_START_INT_CLR",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "ACTIVE_SWITCH_SLEEP_START_INT_CLR",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_SW_TRIGGER_INT_CLR",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312260": {
        "name": "LP_CPU_PWR0",
        "address": 1343312260,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_CPU_WAITI_RDY",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_CPU_STALL_RDY",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_CPU_FORCE_STALL",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_CPU_SLP_WAITI_FLAG_EN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_CPU_SLP_STALL_FLAG_EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_CPU_SLP_STALL_WAIT",
                "bitOffset": 21,
                "bitWidth": 8,
                "desc": "need_des"
            },
            {
                "name": "LP_CPU_SLP_STALL_EN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_CPU_SLP_RESET_EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_CPU_SLP_BYPASS_INTR_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312264": {
        "name": "LP_CPU_PWR1",
        "address": 1343312264,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_CPU_SLEEP_REQ",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312268": {
        "name": "LP_CPU_PWR2",
        "address": 1343312268,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_CPU_WAKEUP_EN",
                "bitOffset": 0,
                "bitWidth": 31,
                "desc": "need_des"
            }
        ]
    },
    "1343312272": {
        "name": "LP_CPU_PWR3",
        "address": 1343312272,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_CPU_WAKEUP_CAUSE",
                "bitOffset": 0,
                "bitWidth": 31,
                "desc": "need_des"
            }
        ]
    },
    "1343312276": {
        "name": "LP_CPU_PWR4",
        "address": 1343312276,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_CPU_REJECT_EN",
                "bitOffset": 0,
                "bitWidth": 31,
                "desc": "need_des"
            }
        ]
    },
    "1343312280": {
        "name": "LP_CPU_PWR5",
        "address": 1343312280,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_CPU_REJECT_CAUSE",
                "bitOffset": 0,
                "bitWidth": 31,
                "desc": "need_des"
            }
        ]
    },
    "1343312284": {
        "name": "HP_LP_CPU_COMM",
        "address": 1343312284,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_TRIGGER_HP",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "HP_TRIGGER_LP",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312288": {
        "name": "HP_REGULATOR_CFG",
        "address": 1343312288,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "DIG_REGULATOR_EN_CAL",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312292": {
        "name": "MAIN_STATE",
        "address": 1343312292,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "ENABLE_CALI_PMU_CNTL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "PMU_MAIN_LAST_ST_STATE",
                "bitOffset": 11,
                "bitWidth": 7,
                "desc": "need_des"
            },
            {
                "name": "PMU_MAIN_TAR_ST_STATE",
                "bitOffset": 18,
                "bitWidth": 7,
                "desc": "need_des"
            },
            {
                "name": "PMU_MAIN_CUR_ST_STATE",
                "bitOffset": 25,
                "bitWidth": 7,
                "desc": "need_des"
            }
        ]
    },
    "1343312296": {
        "name": "PWR_STATE",
        "address": 1343312296,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "PMU_BACKUP_ST_STATE",
                "bitOffset": 13,
                "bitWidth": 5,
                "desc": "need_des"
            },
            {
                "name": "PMU_LP_PWR_ST_STATE",
                "bitOffset": 18,
                "bitWidth": 5,
                "desc": "need_des"
            },
            {
                "name": "PMU_HP_PWR_ST_STATE",
                "bitOffset": 23,
                "bitWidth": 9,
                "desc": "need_des"
            }
        ]
    },
    "1343312300": {
        "name": "CLK_STATE0",
        "address": 1343312300,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "STABLE_XPD_PLL_STATE",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "STABLE_XPD_XTAL_STATE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "PMU_ANA_XPD_PLL_I2C_STATE",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "PMU_SYS_CLK_SLP_SEL_STATE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "PMU_SYS_CLK_SEL_STATE",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "need_des"
            },
            {
                "name": "PMU_SYS_CLK_NO_DIV_STATE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "PMU_ICG_SYS_CLK_EN_STATE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "PMU_ICG_MODEM_SWITCH_STATE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "PMU_ICG_MODEM_CODE_STATE",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "need_des"
            },
            {
                "name": "PMU_ICG_SLP_SEL_STATE",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "PMU_ICG_GLOBAL_XTAL_STATE",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "PMU_ICG_GLOBAL_PLL_STATE",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "need_des"
            },
            {
                "name": "PMU_ANA_I2C_ISO_EN_STATE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "PMU_ANA_I2C_RETENTION_STATE",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "PMU_ANA_XPD_PLL_STATE",
                "bitOffset": 27,
                "bitWidth": 4,
                "desc": "need_des"
            },
            {
                "name": "PMU_ANA_XPD_XTAL_STATE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312304": {
        "name": "CLK_STATE1",
        "address": 1343312304,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "PMU_ICG_FUNC_EN_STATE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343312308": {
        "name": "CLK_STATE2",
        "address": 1343312308,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "PMU_ICG_APB_EN_STATE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343312312": {
        "name": "EXT_LDO_P0_0P1A",
        "address": 1343312312,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "_0P1A_FORCE_TIEH_SEL_0",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "_0P1A_XPD_0",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "_0P1A_TIEH_SEL_0",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "_0P1A_TIEH_POS_EN_0",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "_0P1A_TIEH_NEG_EN_0",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "_0P1A_TIEH_0",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "_0P1A_TARGET1_0",
                "bitOffset": 15,
                "bitWidth": 8,
                "desc": "need_des"
            },
            {
                "name": "_0P1A_TARGET0_0",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "need_des"
            },
            {
                "name": "_0P1A_LDO_CNT_PRESCALER_SEL_0",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312316": {
        "name": "EXT_LDO_P0_0P1A_ANA",
        "address": 1343312316,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "ANA_0P1A_MUL_0",
                "bitOffset": 23,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "ANA_0P1A_EN_VDET_0",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "ANA_0P1A_EN_CUR_LIM_0",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "ANA_0P1A_DREF_0",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "need_des"
            }
        ]
    },
    "1343312320": {
        "name": "EXT_LDO_P0_0P2A",
        "address": 1343312320,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "_0P2A_FORCE_TIEH_SEL_0",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "_0P2A_XPD_0",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "_0P2A_TIEH_SEL_0",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "_0P2A_TIEH_POS_EN_0",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "_0P2A_TIEH_NEG_EN_0",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "_0P2A_TIEH_0",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "_0P2A_TARGET1_0",
                "bitOffset": 15,
                "bitWidth": 8,
                "desc": "need_des"
            },
            {
                "name": "_0P2A_TARGET0_0",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "need_des"
            },
            {
                "name": "_0P2A_LDO_CNT_PRESCALER_SEL_0",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312324": {
        "name": "EXT_LDO_P0_0P2A_ANA",
        "address": 1343312324,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "ANA_0P2A_MUL_0",
                "bitOffset": 23,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "ANA_0P2A_EN_VDET_0",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "ANA_0P2A_EN_CUR_LIM_0",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "ANA_0P2A_DREF_0",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "need_des"
            }
        ]
    },
    "1343312328": {
        "name": "EXT_LDO_P0_0P3A",
        "address": 1343312328,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "_0P3A_FORCE_TIEH_SEL_0",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "_0P3A_XPD_0",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "_0P3A_TIEH_SEL_0",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "_0P3A_TIEH_POS_EN_0",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "_0P3A_TIEH_NEG_EN_0",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "_0P3A_TIEH_0",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "_0P3A_TARGET1_0",
                "bitOffset": 15,
                "bitWidth": 8,
                "desc": "need_des"
            },
            {
                "name": "_0P3A_TARGET0_0",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "need_des"
            },
            {
                "name": "_0P3A_LDO_CNT_PRESCALER_SEL_0",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312332": {
        "name": "EXT_LDO_P0_0P3A_ANA",
        "address": 1343312332,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "ANA_0P3A_MUL_0",
                "bitOffset": 23,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "ANA_0P3A_EN_VDET_0",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "ANA_0P3A_EN_CUR_LIM_0",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "ANA_0P3A_DREF_0",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "need_des"
            }
        ]
    },
    "1343312336": {
        "name": "EXT_LDO_P1_0P1A",
        "address": 1343312336,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "_0P1A_FORCE_TIEH_SEL_1",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "_0P1A_XPD_1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "_0P1A_TIEH_SEL_1",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "_0P1A_TIEH_POS_EN_1",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "_0P1A_TIEH_NEG_EN_1",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "_0P1A_TIEH_1",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "_0P1A_TARGET1_1",
                "bitOffset": 15,
                "bitWidth": 8,
                "desc": "need_des"
            },
            {
                "name": "_0P1A_TARGET0_1",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "need_des"
            },
            {
                "name": "_0P1A_LDO_CNT_PRESCALER_SEL_1",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312340": {
        "name": "EXT_LDO_P1_0P1A_ANA",
        "address": 1343312340,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "ANA_0P1A_MUL_1",
                "bitOffset": 23,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "ANA_0P1A_EN_VDET_1",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "ANA_0P1A_EN_CUR_LIM_1",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "ANA_0P1A_DREF_1",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "need_des"
            }
        ]
    },
    "1343312344": {
        "name": "EXT_LDO_P1_0P2A",
        "address": 1343312344,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "_0P2A_FORCE_TIEH_SEL_1",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "_0P2A_XPD_1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "_0P2A_TIEH_SEL_1",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "_0P2A_TIEH_POS_EN_1",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "_0P2A_TIEH_NEG_EN_1",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "_0P2A_TIEH_1",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "_0P2A_TARGET1_1",
                "bitOffset": 15,
                "bitWidth": 8,
                "desc": "need_des"
            },
            {
                "name": "_0P2A_TARGET0_1",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "need_des"
            },
            {
                "name": "_0P2A_LDO_CNT_PRESCALER_SEL_1",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312348": {
        "name": "EXT_LDO_P1_0P2A_ANA",
        "address": 1343312348,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "ANA_0P2A_MUL_1",
                "bitOffset": 23,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "ANA_0P2A_EN_VDET_1",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "ANA_0P2A_EN_CUR_LIM_1",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "ANA_0P2A_DREF_1",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "need_des"
            }
        ]
    },
    "1343312352": {
        "name": "EXT_LDO_P1_0P3A",
        "address": 1343312352,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "_0P3A_FORCE_TIEH_SEL_1",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "_0P3A_XPD_1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "_0P3A_TIEH_SEL_1",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "_0P3A_TIEH_POS_EN_1",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "_0P3A_TIEH_NEG_EN_1",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "_0P3A_TIEH_1",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "_0P3A_TARGET1_1",
                "bitOffset": 15,
                "bitWidth": 8,
                "desc": "need_des"
            },
            {
                "name": "_0P3A_TARGET0_1",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "need_des"
            },
            {
                "name": "_0P3A_LDO_CNT_PRESCALER_SEL_1",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312356": {
        "name": "EXT_LDO_P1_0P3A_ANA",
        "address": 1343312356,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "ANA_0P3A_MUL_1",
                "bitOffset": 23,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "ANA_0P3A_EN_VDET_1",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "ANA_0P3A_EN_CUR_LIM_1",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "ANA_0P3A_DREF_1",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "need_des"
            }
        ]
    },
    "1343312360": {
        "name": "EXT_WAKEUP_LV",
        "address": 1343312360,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "EXT_WAKEUP_LV",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343312364": {
        "name": "EXT_WAKEUP_SEL",
        "address": 1343312364,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "EXT_WAKEUP_SEL",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343312368": {
        "name": "EXT_WAKEUP_ST",
        "address": 1343312368,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "EXT_WAKEUP_STATUS",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343312372": {
        "name": "EXT_WAKEUP_CNTL",
        "address": 1343312372,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "EXT_WAKEUP_STATUS_CLR",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "EXT_WAKEUP_FILTER",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312376": {
        "name": "SDIO_WAKEUP_CNTL",
        "address": 1343312376,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "SDIO_ACT_DNUM",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "need_des"
            }
        ]
    },
    "1343312380": {
        "name": "XTAL_SLP",
        "address": 1343312380,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "CNT_TARGET",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "need_des"
            }
        ]
    },
    "1343312384": {
        "name": "CPU_SW_STALL",
        "address": 1343312384,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "HPCORE1_SW_STALL_CODE",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "need_des"
            },
            {
                "name": "HPCORE0_SW_STALL_CODE",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "need_des"
            }
        ]
    },
    "1343312388": {
        "name": "DCM_CTRL",
        "address": 1343312388,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "DCDC_ON_REQ",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SW trigger dcdc on"
            },
            {
                "name": "DCDC_OFF_REQ",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SW trigger dcdc off"
            },
            {
                "name": "DCDC_LIGHTSLP_REQ",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "SW trigger dcdc enter lightsleep"
            },
            {
                "name": "DCDC_DEEPSLP_REQ",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "SW trigger dcdc enter deepsleep"
            },
            {
                "name": "DCDC_DONE_FORCE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "DCDC_ON_FORCE_PU",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "DCDC_ON_FORCE_PD",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "DCDC_FB_RES_FORCE_PU",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "DCDC_FB_RES_FORCE_PD",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "DCDC_LS_FORCE_PU",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "DCDC_LS_FORCE_PD",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "DCDC_DS_FORCE_PU",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "DCDC_DS_FORCE_PD",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "DCM_CUR_ST",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "need_des"
            },
            {
                "name": "DCDC_EN_AMUX_TEST",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Enable analog mux to pull PAD TEST_DCDC voltage signal"
            }
        ]
    },
    "1343312392": {
        "name": "DCM_WAIT_DELAY",
        "address": 1343312392,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "DCDC_PRE_DELAY",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "DCDC pre-on/post off delay"
            },
            {
                "name": "DCDC_RES_OFF_DELAY",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "DCDC fb res off delay"
            },
            {
                "name": "DCDC_STABLE_DELAY",
                "bitOffset": 16,
                "bitWidth": 10,
                "desc": "DCDC stable delay"
            }
        ]
    },
    "1343312396": {
        "name": "VDDBAT_CFG",
        "address": 1343312396,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "ANA_VDDBAT_MODE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "need_des"
            },
            {
                "name": "VDDBAT_SW_UPDATE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312400": {
        "name": "TOUCH_PWR_CNTL",
        "address": 1343312400,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "TOUCH_WAIT_CYCLES",
                "bitOffset": 5,
                "bitWidth": 9,
                "desc": "need_des"
            },
            {
                "name": "TOUCH_SLEEP_CYCLES",
                "bitOffset": 14,
                "bitWidth": 16,
                "desc": "need_des"
            },
            {
                "name": "TOUCH_FORCE_DONE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "TOUCH_SLEEP_TIMER_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312404": {
        "name": "RDN_ECO",
        "address": 1343312404,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "PMU_RDN_ECO_RESULT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "PMU_RDN_ECO_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343312892": {
        "name": "DATE",
        "address": 1343312892,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "PMU_DATE",
                "bitOffset": 0,
                "bitWidth": 31,
                "desc": "need_des"
            },
            {
                "name": "CLK_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1342730240": {
        "name": "BLEND0_CLUT_DATA",
        "address": 1342730240,
        "size": 32,
        "access": "",
        "desc": "CLUT sram data read/write register in background plane of blender",
        "fields": [
            {
                "name": "RDWR_WORD_BLEND0_CLUT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Write and read data to/from CLUT RAM in background plane of blender engine through this field in fifo mode."
            }
        ]
    },
    "1342730244": {
        "name": "BLEND1_CLUT_DATA",
        "address": 1342730244,
        "size": 32,
        "access": "",
        "desc": "CLUT sram data read/write register in foreground plane of blender",
        "fields": [
            {
                "name": "RDWR_WORD_BLEND1_CLUT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Write and read data to/from CLUT RAM in foreground plane of blender engine through this field in fifo mode."
            }
        ]
    },
    "1342730252": {
        "name": "CLUT_CONF",
        "address": 1342730252,
        "size": 32,
        "access": "",
        "desc": "CLUT configure register",
        "fields": [
            {
                "name": "APB_FIFO_MASK",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "1'b0: fifo mode to wr/rd clut0/clut1 RAM through register PPA_SR_CLUT_DATA_REG/PPA_BLEND0_CLUT_DATA_REG/PPA_BLEND1_CLUT_DATA_REG. 1'b1: memory mode to wr/rd sr/blend0/blend1 clut RAM. The bit 11 and 10 of the waddr should be 01 to access sr clut and should be 10 to access blend0 clut and should be 11 to access blend 1 clut in memory mode."
            },
            {
                "name": "BLEND0_CLUT_MEM_RST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Write 1 then write 0 to this bit to reset BLEND0 CLUT."
            },
            {
                "name": "BLEND1_CLUT_MEM_RST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Write 1 then write 0 to this bit to reset BLEND1 CLUT."
            },
            {
                "name": "BLEND0_CLUT_MEM_RDADDR_RST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Write 1 then write 0 to reset the read address of BLEND0 CLUT in fifo mode."
            },
            {
                "name": "BLEND1_CLUT_MEM_RDADDR_RST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Write 1 then write 0 to reset the read address of BLEND1 CLUT in fifo mode."
            },
            {
                "name": "BLEND0_CLUT_MEM_FORCE_PD",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "1: force power down BLEND CLUT memory."
            },
            {
                "name": "BLEND0_CLUT_MEM_FORCE_PU",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "1: force power up BLEND CLUT memory."
            },
            {
                "name": "BLEND0_CLUT_MEM_CLK_ENA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "1: Force clock on for BLEND CLUT memory."
            }
        ]
    },
    "1342730256": {
        "name": "INT_RAW",
        "address": 1342730256,
        "size": 32,
        "access": "",
        "desc": "Raw status interrupt",
        "fields": [
            {
                "name": "SR_EOF_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when scaling and rotating engine calculate one frame image."
            },
            {
                "name": "BLEND_EOF_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when blending engine calculate one frame image."
            },
            {
                "name": "SR_PARAM_CFG_ERR_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when the configured scaling and rotating coefficient is wrong. User can check the reasons through register PPA_SR_PARAM_ERR_ST_REG."
            }
        ]
    },
    "1342730260": {
        "name": "INT_ST",
        "address": 1342730260,
        "size": 32,
        "access": "",
        "desc": "Masked interrupt",
        "fields": [
            {
                "name": "SR_EOF_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the PPA_SR_EOF_INT interrupt."
            },
            {
                "name": "BLEND_EOF_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the PPA_BLEND_EOF_INT interrupt."
            },
            {
                "name": "SR_PARAM_CFG_ERR_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the PPA_SR_RX_YSCAL_ERR_INT interrupt."
            }
        ]
    },
    "1342730264": {
        "name": "INT_ENA",
        "address": 1342730264,
        "size": 32,
        "access": "",
        "desc": "Interrupt enable bits",
        "fields": [
            {
                "name": "SR_EOF_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the PPA_SR_EOF_INT interrupt."
            },
            {
                "name": "BLEND_EOF_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the PPA_BLEND_EOF_INT interrupt."
            },
            {
                "name": "SR_PARAM_CFG_ERR_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the PPA_SR_RX_YSCAL_ERR_INT interrupt."
            }
        ]
    },
    "1342730268": {
        "name": "INT_CLR",
        "address": 1342730268,
        "size": 32,
        "access": "",
        "desc": "Interrupt clear bits",
        "fields": [
            {
                "name": "SR_EOF_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to clear the PPA_SR_EOF_INT interrupt."
            },
            {
                "name": "BLEND_EOF_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to clear the PPA_BLEND_EOF_INT interrupt."
            },
            {
                "name": "SR_PARAM_CFG_ERR_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to clear the PPA_SR_RX_YSCAL_ERR_INT interrupt."
            }
        ]
    },
    "1342730272": {
        "name": "SR_COLOR_MODE",
        "address": 1342730272,
        "size": 32,
        "access": "",
        "desc": "Scaling and rotating engine color mode register",
        "fields": [
            {
                "name": "SR_RX_CM",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "The source image color mode for Scaling and Rotating engine Rx. 0: ARGB8888. 1: RGB888. 2: RGB565. 8: YUV420. others: Reserved."
            },
            {
                "name": "SR_TX_CM",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "The destination image color mode for Scaling and Rotating engine Tx. 0: ARGB8888. 1: RGB888. 2: RGB565. 8: YUV420. others: Reserved."
            },
            {
                "name": "YUV_RX_RANGE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "YUV input range when reg_sr_rx_cm is 4'd8. 0: limit range. 1: full range"
            },
            {
                "name": "YUV_TX_RANGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "YUV output range when reg_sr_tx_cm is 4'd8. 0: limit range. 1: full range"
            },
            {
                "name": "YUV2RGB_PROTOCAL",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "YUV to RGB protocal when reg_sr_rx_cm is 4'd8. 0: BT601. 1: BT709"
            },
            {
                "name": "RGB2YUV_PROTOCAL",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "RGB to YUV protocal when reg_sr_tx_cm is 4'd8. 0: BT601. 1: BT709"
            }
        ]
    },
    "1342730276": {
        "name": "BLEND_COLOR_MODE",
        "address": 1342730276,
        "size": 32,
        "access": "",
        "desc": "blending engine color mode register",
        "fields": [
            {
                "name": "BLEND0_RX_CM",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "The source image color mode for background plane. 0: ARGB8888. 1: RGB888. 2: RGB565. 3: Reserved. 4: L8. 5: L4."
            },
            {
                "name": "BLEND1_RX_CM",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "The source image color mode for foreground plane. 0: ARGB8888. 1: RGB888. 2: RGB565. 3: Reserved. 4: L8. 5: L4. 6: A8. 7: A4."
            },
            {
                "name": "BLEND_TX_CM",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "The destination image color mode for output of blender. 0: ARGB8888. 1: RGB888. 2: RGB565. 3: Reserved.."
            }
        ]
    },
    "1342730280": {
        "name": "SR_BYTE_ORDER",
        "address": 1342730280,
        "size": 32,
        "access": "",
        "desc": "Scaling and rotating engine byte order register",
        "fields": [
            {
                "name": "SR_RX_BYTE_SWAP_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to 1  the data into Rx channel 0 would be swapped in byte. The Byte0 and Byte1 would be swapped while byte 2 and byte 3 would be swappped."
            },
            {
                "name": "SR_RX_RGB_SWAP_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to 1  the data into Rx channel 0 would be swapped in rgb. It means rgb would be swap to bgr."
            },
            {
                "name": "SR_MACRO_BK_RO_BYPASS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to bypass the macro block order function. This function is used to improve efficient accessing external memory."
            }
        ]
    },
    "1342730284": {
        "name": "BLEND_BYTE_ORDER",
        "address": 1342730284,
        "size": 32,
        "access": "",
        "desc": "Blending engine byte order register",
        "fields": [
            {
                "name": "BLEND0_RX_BYTE_SWAP_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to 1  the data into Rx channel 0 would be swapped in byte. The Byte0 and Byte1 would be swapped while byte 2 and byte 3 would be swappped."
            },
            {
                "name": "BLEND1_RX_BYTE_SWAP_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to 1  the data into Rx channel 0 would be swapped in byte. The Byte0 and Byte1 would be swapped while byte 2 and byte 3 would be swappped."
            },
            {
                "name": "BLEND0_RX_RGB_SWAP_EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to 1  the data into Rx channel 0 would be swapped in rgb. It means rgb would be swap to bgr."
            },
            {
                "name": "BLEND1_RX_RGB_SWAP_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to 1  the data into Rx channel 0 would be swapped in rgb. It means rgb would be swap to bgr."
            }
        ]
    },
    "1342730292": {
        "name": "BLEND_TRANS_MODE",
        "address": 1342730292,
        "size": 32,
        "access": "",
        "desc": "Blending engine mode configure register",
        "fields": [
            {
                "name": "BLEND_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to enable alpha blending."
            },
            {
                "name": "BLEND_BYPASS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to bypass blender. Then background date would be output."
            },
            {
                "name": "BLEND_FIX_PIXEL_FILL_EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "This bit is used to enable fix pixel filling. When this mode is enable  only Tx channel is work and the output pixel is configured by PPA_OUT_FIX_PIXEL."
            },
            {
                "name": "UPDATE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to update the transfer mode. Only the bit is set  the transfer mode is valid."
            },
            {
                "name": "BLEND_RST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "write 1 then write 0 to reset blending engine."
            }
        ]
    },
    "1342730296": {
        "name": "SR_FIX_ALPHA",
        "address": 1342730296,
        "size": 32,
        "access": "",
        "desc": "Scaling and rotating engine alpha override register",
        "fields": [
            {
                "name": "SR_RX_FIX_ALPHA",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "The value would replace the alpha value in received pixel for Scaling and Rotating engine when PPA_SR_RX_ALPHA_CONF_EN is enabled."
            },
            {
                "name": "SR_RX_ALPHA_MOD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Alpha mode. 0/3: not replace alpha. 1: replace alpha with PPA_SR_FIX_ALPHA. 2: Original alpha multiply with PPA_SR_FIX_ALPHA/256."
            },
            {
                "name": "SR_RX_ALPHA_INV",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Set this bit to invert the original alpha value. When RX color mode is RGB565/RGB88. The original alpha value is 255."
            }
        ]
    },
    "1342730300": {
        "name": "BLEND_TX_SIZE",
        "address": 1342730300,
        "size": 32,
        "access": "",
        "desc": "Fix pixel filling mode image size register",
        "fields": [
            {
                "name": "BLEND_HB",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "The horizontal width of image block that would be filled in fix pixel filling mode. The unit is pixel"
            },
            {
                "name": "BLEND_VB",
                "bitOffset": 14,
                "bitWidth": 14,
                "desc": "The vertical width of image block that would be filled in fix pixel filling mode. The unit is pixel"
            }
        ]
    },
    "1342730304": {
        "name": "BLEND_FIX_ALPHA",
        "address": 1342730304,
        "size": 32,
        "access": "",
        "desc": "Blending engine alpha override register",
        "fields": [
            {
                "name": "BLEND0_RX_FIX_ALPHA",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "The value would replace the alpha value in received pixel for background plane of blender when PPA_BLEND0_RX_ALPHA_CONF_EN is enabled."
            },
            {
                "name": "BLEND1_RX_FIX_ALPHA",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "The value would replace the alpha value in received pixel for foreground plane of blender when PPA_BLEND1_RX_ALPHA_CONF_EN is enabled."
            },
            {
                "name": "BLEND0_RX_ALPHA_MOD",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Alpha mode. 0/3: not replace alpha. 1: replace alpha with PPA_SR_FIX_ALPHA. 2: Original alpha multiply with PPA_SR_FIX_ALPHA/256."
            },
            {
                "name": "BLEND1_RX_ALPHA_MOD",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Alpha mode. 0/3: not replace alpha. 1: replace alpha with PPA_SR_FIX_ALPHA. 2: Original alpha multiply with PPA_SR_FIX_ALPHA/256."
            },
            {
                "name": "BLEND0_RX_ALPHA_INV",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Set this bit to invert the original alpha value. When RX color mode is RGB565/RGB88. The original alpha value is 255."
            },
            {
                "name": "BLEND1_RX_ALPHA_INV",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Set this bit to invert the original alpha value. When RX color mode is RGB565/RGB88. The original alpha value is 255."
            }
        ]
    },
    "1342730312": {
        "name": "BLEND_RGB",
        "address": 1342730312,
        "size": 32,
        "access": "",
        "desc": "RGB color register",
        "fields": [
            {
                "name": "BLEND1_RX_B",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "blue color for A4/A8 mode."
            },
            {
                "name": "BLEND1_RX_G",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "green color for A4/A8 mode."
            },
            {
                "name": "BLEND1_RX_R",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "red color for A4/A8 mode."
            }
        ]
    },
    "1342730316": {
        "name": "BLEND_FIX_PIXEL",
        "address": 1342730316,
        "size": 32,
        "access": "",
        "desc": "Blending engine fix pixel register",
        "fields": [
            {
                "name": "BLEND_TX_FIX_PIXEL",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The configure fix pixel in fix pixel filling mode for blender engine."
            }
        ]
    },
    "1342730320": {
        "name": "CK_FG_LOW",
        "address": 1342730320,
        "size": 32,
        "access": "",
        "desc": "foreground color key lower threshold",
        "fields": [
            {
                "name": "COLORKEY_FG_B_LOW",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "color key lower threshold of foreground b channel"
            },
            {
                "name": "COLORKEY_FG_G_LOW",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "color key lower threshold of foreground g channel"
            },
            {
                "name": "COLORKEY_FG_R_LOW",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "color key lower threshold of foreground r channel"
            }
        ]
    },
    "1342730324": {
        "name": "CK_FG_HIGH",
        "address": 1342730324,
        "size": 32,
        "access": "",
        "desc": "foreground color key higher threshold",
        "fields": [
            {
                "name": "COLORKEY_FG_B_HIGH",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "color key higher threshold of foreground b channel"
            },
            {
                "name": "COLORKEY_FG_G_HIGH",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "color key higher threshold of foreground g channel"
            },
            {
                "name": "COLORKEY_FG_R_HIGH",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "color key higher threshold of foreground r channel"
            }
        ]
    },
    "1342730328": {
        "name": "CK_BG_LOW",
        "address": 1342730328,
        "size": 32,
        "access": "",
        "desc": "background color key lower threshold",
        "fields": [
            {
                "name": "COLORKEY_BG_B_LOW",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "color key lower threshold of background b channel"
            },
            {
                "name": "COLORKEY_BG_G_LOW",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "color key lower threshold of background g channel"
            },
            {
                "name": "COLORKEY_BG_R_LOW",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "color key lower threshold of background r channel"
            }
        ]
    },
    "1342730332": {
        "name": "CK_BG_HIGH",
        "address": 1342730332,
        "size": 32,
        "access": "",
        "desc": "background color key higher threshold",
        "fields": [
            {
                "name": "COLORKEY_BG_B_HIGH",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "color key higher threshold of background b channel"
            },
            {
                "name": "COLORKEY_BG_G_HIGH",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "color key higher threshold of background g channel"
            },
            {
                "name": "COLORKEY_BG_R_HIGH",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "color key higher threshold of background r channel"
            }
        ]
    },
    "1342730336": {
        "name": "CK_DEFAULT",
        "address": 1342730336,
        "size": 32,
        "access": "",
        "desc": "default value when foreground and background both in color key range",
        "fields": [
            {
                "name": "COLORKEY_DEFAULT_B",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "default B channle value of color key"
            },
            {
                "name": "COLORKEY_DEFAULT_G",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "default G channle value of color key"
            },
            {
                "name": "COLORKEY_DEFAULT_R",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "default R channle value of color key"
            },
            {
                "name": "COLORKEY_FG_BG_REVERSE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "when pixel in bg ck range but not in fg ck range, 0: the result is bg, 1: the result is fg"
            }
        ]
    },
    "1342730340": {
        "name": "SR_SCAL_ROTATE",
        "address": 1342730340,
        "size": 32,
        "access": "",
        "desc": "Scaling and rotating coefficient register",
        "fields": [
            {
                "name": "SR_SCAL_X_INT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "The integrated part of scaling coefficient in X direction."
            },
            {
                "name": "SR_SCAL_X_FRAG",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "The fragment part of scaling coefficient in X direction."
            },
            {
                "name": "SR_SCAL_Y_INT",
                "bitOffset": 12,
                "bitWidth": 8,
                "desc": "The integrated part of scaling coefficient in Y direction."
            },
            {
                "name": "SR_SCAL_Y_FRAG",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "The fragment part of scaling coefficient in Y direction."
            },
            {
                "name": "SR_ROTATE_ANGLE",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "The rotate angle. 0: 0 degree. 1: 90 degree. 2: 180 degree. 3: 270 degree."
            },
            {
                "name": "SCAL_ROTATE_RST",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Write 1 then write 0 to this bit to reset scaling and rotating engine."
            },
            {
                "name": "SCAL_ROTATE_START",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Write 1 to enable scaling and rotating engine after parameter is configured."
            },
            {
                "name": "SR_MIRROR_X",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Image mirror in X direction. 0: disable, 1: enable"
            },
            {
                "name": "SR_MIRROR_Y",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Image mirror in Y direction. 0: disable, 1: enable"
            }
        ]
    },
    "1342730344": {
        "name": "SR_MEM_PD",
        "address": 1342730344,
        "size": 32,
        "access": "",
        "desc": "SR memory power done register",
        "fields": [
            {
                "name": "SR_MEM_CLK_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to force clock enable of scaling and rotating engine's data memory."
            },
            {
                "name": "SR_MEM_FORCE_PD",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to force power down scaling and rotating engine's data memory."
            },
            {
                "name": "SR_MEM_FORCE_PU",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to force power up scaling and rotating engine's data memory."
            }
        ]
    },
    "1342730348": {
        "name": "REG_CONF",
        "address": 1342730348,
        "size": 32,
        "access": "",
        "desc": "Register clock enable register",
        "fields": [
            {
                "name": "CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "PPA register clock gate enable signal."
            }
        ]
    },
    "1342730352": {
        "name": "CLUT_CNT",
        "address": 1342730352,
        "size": 32,
        "access": "",
        "desc": "BLEND CLUT write counter register",
        "fields": [
            {
                "name": "BLEND0_CLUT_CNT",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "The write data counter of BLEND0 CLUT in fifo mode."
            },
            {
                "name": "BLEND1_CLUT_CNT",
                "bitOffset": 9,
                "bitWidth": 9,
                "desc": "The write data counter of BLEND1 CLUT in fifo mode."
            }
        ]
    },
    "1342730356": {
        "name": "BLEND_ST",
        "address": 1342730356,
        "size": 32,
        "access": "",
        "desc": "Blending engine status register",
        "fields": [
            {
                "name": "BLEND_SIZE_DIFF_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "1: indicate the size of two image is different."
            }
        ]
    },
    "1342730360": {
        "name": "SR_PARAM_ERR_ST",
        "address": 1342730360,
        "size": 32,
        "access": "",
        "desc": "Scaling and rotating coefficient error register",
        "fields": [
            {
                "name": "TX_DSCR_VB_ERR_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The error is that the scaled VB plus the offset of Y coordinate in 2DDMA receive descriptor is larger than VA in 2DDMA receive descriptor."
            },
            {
                "name": "TX_DSCR_HB_ERR_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The error is that the scaled HB plus the offset of X coordinate in 2DDMA receive descriptor is larger than HA in 2DDMA receive descriptor."
            },
            {
                "name": "Y_RX_SCAL_EQUAL_0_ERR_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The error is that the PPA_SR_SCAL_Y_INT and PPA_SR_CAL_Y_FRAG both are 0."
            },
            {
                "name": "RX_DSCR_VB_ERR_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The error is that VB in 2DDMA receive descriptor plus the offset of Y coordinate in 2DDMA transmit descriptor is larger than VA in 2DDMA transmit descriptor"
            },
            {
                "name": "YDST_LEN_TOO_SAMLL_ERR_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The error is that the scaled image width is 0. For example.  when source width is 14. scaled value is 1/16. and no rotate operation. then scaled width would be 0 as the result would be floored."
            },
            {
                "name": "YDST_LEN_TOO_LARGE_ERR_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The error is that the scaled width is larger than (2^13 - 1)."
            },
            {
                "name": "X_RX_SCAL_EQUAL_0_ERR_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The error is that the scaled image height is 0."
            },
            {
                "name": "RX_DSCR_HB_ERR_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The error is that the HB in 2DDMA transmit descriptor plus the offset of X coordinate in 2DDMA transmit descriptor is larger than HA in 2DDMA transmit descriptor."
            },
            {
                "name": "XDST_LEN_TOO_SAMLL_ERR_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The error is that the scaled image height is 0. For example.  when source height is 14. scaled value is 1/16. and no rotate operation. then scaled height would be 0 as the result would be floored."
            },
            {
                "name": "XDST_LEN_TOO_LARGE_ERR_ST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The error is that the scaled image height is larger than (2^13 - 1)."
            },
            {
                "name": "X_YUV420_RX_SCALE_ERR_ST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The error is that the ha/hb/x param in dma2d descriptor is an odd num when enable yuv420 rx"
            },
            {
                "name": "Y_YUV420_RX_SCALE_ERR_ST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The error is that the va/vb/y param in dma2d descriptor is an odd num when enable yuv420 rx"
            },
            {
                "name": "X_YUV420_TX_SCALE_ERR_ST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The error is that the ha/hb/x param in dma2d descriptor is an odd num when enable yuv420 tx"
            },
            {
                "name": "Y_YUV420_TX_SCALE_ERR_ST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The error is that the va/vb/y param in dma2d descriptor is an odd num when enable yuv420 tx"
            }
        ]
    },
    "1342730364": {
        "name": "SR_STATUS",
        "address": 1342730364,
        "size": 32,
        "access": "",
        "desc": "SR FSM register",
        "fields": [
            {
                "name": "SR_RX_DSCR_SAMPLE_STATE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Reserved."
            },
            {
                "name": "SR_RX_SCAN_STATE",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Reserved."
            },
            {
                "name": "SR_TX_DSCR_SAMPLE_STATE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Reserved."
            },
            {
                "name": "SR_TX_SCAN_STATE",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "Reserved."
            }
        ]
    },
    "1342730368": {
        "name": "ECO_LOW",
        "address": 1342730368,
        "size": 32,
        "access": "",
        "desc": "Reserved.",
        "fields": [
            {
                "name": "RND_ECO_LOW",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Reserved."
            }
        ]
    },
    "1342730372": {
        "name": "ECO_HIGH",
        "address": 1342730372,
        "size": 32,
        "access": "",
        "desc": "Reserved.",
        "fields": [
            {
                "name": "RND_ECO_HIGH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Reserved."
            }
        ]
    },
    "1342730376": {
        "name": "ECO_CELL_CTRL",
        "address": 1342730376,
        "size": 32,
        "access": "",
        "desc": "Reserved.",
        "fields": [
            {
                "name": "RDN_RESULT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved."
            },
            {
                "name": "RDN_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved."
            }
        ]
    },
    "1342730380": {
        "name": "SRAM_CTRL",
        "address": 1342730380,
        "size": 32,
        "access": "",
        "desc": "PPA SRAM Control Register",
        "fields": [
            {
                "name": "MEM_AUX_CTRL",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Control signals"
            }
        ]
    },
    "1342730496": {
        "name": "DATE",
        "address": 1342730496,
        "size": 32,
        "access": "",
        "desc": "PPA Version register",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "register version."
            }
        ]
    },
    "1342824448": {
        "name": "PMUP_BITMAP_HIGH0",
        "address": 1342824448,
        "size": 32,
        "access": "",
        "desc": "select valid pvt channel",
        "fields": [
            {
                "name": "PUMP_BITMAP_HIGH0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "select valid high channel0"
            }
        ]
    },
    "1342824452": {
        "name": "PMUP_BITMAP_HIGH1",
        "address": 1342824452,
        "size": 32,
        "access": "",
        "desc": "select valid pvt channel",
        "fields": [
            {
                "name": "PUMP_BITMAP_HIGH1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "select valid high channel1"
            }
        ]
    },
    "1342824456": {
        "name": "PMUP_BITMAP_HIGH2",
        "address": 1342824456,
        "size": 32,
        "access": "",
        "desc": "select valid pvt channel",
        "fields": [
            {
                "name": "PUMP_BITMAP_HIGH2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "select valid high channel2"
            }
        ]
    },
    "1342824460": {
        "name": "PMUP_BITMAP_HIGH3",
        "address": 1342824460,
        "size": 32,
        "access": "",
        "desc": "select valid pvt channel",
        "fields": [
            {
                "name": "PUMP_BITMAP_HIGH3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "select valid high channel3"
            }
        ]
    },
    "1342824464": {
        "name": "PMUP_BITMAP_HIGH4",
        "address": 1342824464,
        "size": 32,
        "access": "",
        "desc": "select valid pvt channel",
        "fields": [
            {
                "name": "PUMP_BITMAP_HIGH4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "select valid high channel4"
            }
        ]
    },
    "1342824468": {
        "name": "PMUP_BITMAP_LOW0",
        "address": 1342824468,
        "size": 32,
        "access": "",
        "desc": "select valid pvt channel",
        "fields": [
            {
                "name": "PUMP_BITMAP_LOW0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "select valid low channel0"
            }
        ]
    },
    "1342824472": {
        "name": "PMUP_BITMAP_LOW1",
        "address": 1342824472,
        "size": 32,
        "access": "",
        "desc": "select valid pvt channel",
        "fields": [
            {
                "name": "PUMP_BITMAP_LOW1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "select valid low channel1"
            }
        ]
    },
    "1342824476": {
        "name": "PMUP_BITMAP_LOW2",
        "address": 1342824476,
        "size": 32,
        "access": "",
        "desc": "select valid pvt channel",
        "fields": [
            {
                "name": "PUMP_BITMAP_LOW2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "select valid low channel2"
            }
        ]
    },
    "1342824480": {
        "name": "PMUP_BITMAP_LOW3",
        "address": 1342824480,
        "size": 32,
        "access": "",
        "desc": "select valid pvt channel",
        "fields": [
            {
                "name": "PUMP_BITMAP_LOW3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "select valid low channel3"
            }
        ]
    },
    "1342824484": {
        "name": "PMUP_BITMAP_LOW4",
        "address": 1342824484,
        "size": 32,
        "access": "",
        "desc": "select valid pvt channel",
        "fields": [
            {
                "name": "PUMP_BITMAP_LOW4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "select valid low channel4"
            }
        ]
    },
    "1342824488": {
        "name": "PMUP_DRV_CFG",
        "address": 1342824488,
        "size": 32,
        "access": "",
        "desc": "configure pump drv",
        "fields": [
            {
                "name": "PUMP_EN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "configure pvt charge xpd"
            },
            {
                "name": "CLK_EN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "force register clken"
            },
            {
                "name": "PUMP_DRV4",
                "bitOffset": 11,
                "bitWidth": 4,
                "desc": "configure cmd4 drv"
            },
            {
                "name": "PUMP_DRV3",
                "bitOffset": 15,
                "bitWidth": 4,
                "desc": "configure cmd3 drv"
            },
            {
                "name": "PUMP_DRV2",
                "bitOffset": 19,
                "bitWidth": 4,
                "desc": "configure cmd2 drv"
            },
            {
                "name": "PUMP_DRV1",
                "bitOffset": 23,
                "bitWidth": 4,
                "desc": "configure cmd1 drv"
            },
            {
                "name": "PUMP_DRV0",
                "bitOffset": 27,
                "bitWidth": 4,
                "desc": "configure cmd0 drv"
            }
        ]
    },
    "1342824492": {
        "name": "PMUP_CHANNEL_CFG",
        "address": 1342824492,
        "size": 32,
        "access": "",
        "desc": "configure the code of valid pump channel code",
        "fields": [
            {
                "name": "PUMP_CHANNEL_CODE4",
                "bitOffset": 7,
                "bitWidth": 5,
                "desc": "configure cmd4 code"
            },
            {
                "name": "PUMP_CHANNEL_CODE3",
                "bitOffset": 12,
                "bitWidth": 5,
                "desc": "configure cmd3 code"
            },
            {
                "name": "PUMP_CHANNEL_CODE2",
                "bitOffset": 17,
                "bitWidth": 5,
                "desc": "configure cmd2 code"
            },
            {
                "name": "PUMP_CHANNEL_CODE1",
                "bitOffset": 22,
                "bitWidth": 5,
                "desc": "configure cmd1 code"
            },
            {
                "name": "PUMP_CHANNEL_CODE0",
                "bitOffset": 27,
                "bitWidth": 5,
                "desc": "configure cmd0 code"
            }
        ]
    },
    "1342824496": {
        "name": "CLK_CFG",
        "address": 1342824496,
        "size": 32,
        "access": "",
        "desc": "configure pvt clk",
        "fields": [
            {
                "name": "PUMP_CLK_DIV_NUM",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "MONITOR_CLK_PVT_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "CLK_SEL",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "select pvt clk"
            }
        ]
    },
    "1342824500": {
        "name": "DBIAS_CHANNEL_SEL0",
        "address": 1342824500,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "DBIAS_CHANNEL3_SEL",
                "bitOffset": 4,
                "bitWidth": 7,
                "desc": "needs field desc"
            },
            {
                "name": "DBIAS_CHANNEL2_SEL",
                "bitOffset": 11,
                "bitWidth": 7,
                "desc": "needs field desc"
            },
            {
                "name": "DBIAS_CHANNEL1_SEL",
                "bitOffset": 18,
                "bitWidth": 7,
                "desc": "needs field desc"
            },
            {
                "name": "DBIAS_CHANNEL0_SEL",
                "bitOffset": 25,
                "bitWidth": 7,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824504": {
        "name": "DBIAS_CHANNEL_SEL1",
        "address": 1342824504,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "DBIAS_CHANNEL4_SEL",
                "bitOffset": 25,
                "bitWidth": 7,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824508": {
        "name": "DBIAS_CHANNEL0_SEL",
        "address": 1342824508,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "DBIAS_CHANNEL0_CFG",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824512": {
        "name": "DBIAS_CHANNEL1_SEL",
        "address": 1342824512,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "DBIAS_CHANNEL1_CFG",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824516": {
        "name": "DBIAS_CHANNEL2_SEL",
        "address": 1342824516,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "DBIAS_CHANNEL2_CFG",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824520": {
        "name": "DBIAS_CHANNEL3_SEL",
        "address": 1342824520,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "DBIAS_CHANNEL3_CFG",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824524": {
        "name": "DBIAS_CHANNEL4_SEL",
        "address": 1342824524,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "DBIAS_CHANNEL4_CFG",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824528": {
        "name": "DBIAS_CMD0",
        "address": 1342824528,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "DBIAS_CMD0",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824532": {
        "name": "DBIAS_CMD1",
        "address": 1342824532,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "DBIAS_CMD1",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824536": {
        "name": "DBIAS_CMD2",
        "address": 1342824536,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "DBIAS_CMD2",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824540": {
        "name": "DBIAS_CMD3",
        "address": 1342824540,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "DBIAS_CMD3",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824544": {
        "name": "DBIAS_CMD4",
        "address": 1342824544,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "DBIAS_CMD4",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824548": {
        "name": "DBIAS_TIMER",
        "address": 1342824548,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "TIMER_TARGET",
                "bitOffset": 15,
                "bitWidth": 16,
                "desc": "needs field desc"
            },
            {
                "name": "TIMER_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824552": {
        "name": "COMB_PD_SITE0_UNIT0_VT0_CONF1",
        "address": 1342824552,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT0_PD_SITE0_UNIT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT0_PD_SITE0_UNIT0",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT0_PD_SITE0_UNIT0",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT0_PD_SITE0_UNIT0",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT0_PD_SITE0_UNIT0",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824556": {
        "name": "COMB_PD_SITE0_UNIT1_VT0_CONF1",
        "address": 1342824556,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT0_PD_SITE0_UNIT1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT0_PD_SITE0_UNIT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT0_PD_SITE0_UNIT1",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT0_PD_SITE0_UNIT1",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT0_PD_SITE0_UNIT1",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824560": {
        "name": "COMB_PD_SITE0_UNIT2_VT0_CONF1",
        "address": 1342824560,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT0_PD_SITE0_UNIT2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT0_PD_SITE0_UNIT2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT0_PD_SITE0_UNIT2",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT0_PD_SITE0_UNIT2",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT0_PD_SITE0_UNIT2",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824564": {
        "name": "COMB_PD_SITE0_UNIT3_VT0_CONF1",
        "address": 1342824564,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT0_PD_SITE0_UNIT3",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT0_PD_SITE0_UNIT3",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT0_PD_SITE0_UNIT3",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT0_PD_SITE0_UNIT3",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT0_PD_SITE0_UNIT3",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824568": {
        "name": "COMB_PD_SITE0_UNIT0_VT1_CONF1",
        "address": 1342824568,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT1_PD_SITE0_UNIT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT1_PD_SITE0_UNIT0",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT1_PD_SITE0_UNIT0",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT1_PD_SITE0_UNIT0",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT1_PD_SITE0_UNIT0",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824572": {
        "name": "COMB_PD_SITE0_UNIT1_VT1_CONF1",
        "address": 1342824572,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT1_PD_SITE0_UNIT1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT1_PD_SITE0_UNIT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT1_PD_SITE0_UNIT1",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT1_PD_SITE0_UNIT1",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT1_PD_SITE0_UNIT1",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824576": {
        "name": "COMB_PD_SITE0_UNIT2_VT1_CONF1",
        "address": 1342824576,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT1_PD_SITE0_UNIT2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT1_PD_SITE0_UNIT2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT1_PD_SITE0_UNIT2",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT1_PD_SITE0_UNIT2",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT1_PD_SITE0_UNIT2",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824580": {
        "name": "COMB_PD_SITE0_UNIT3_VT1_CONF1",
        "address": 1342824580,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT1_PD_SITE0_UNIT3",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT1_PD_SITE0_UNIT3",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT1_PD_SITE0_UNIT3",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT1_PD_SITE0_UNIT3",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT1_PD_SITE0_UNIT3",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824584": {
        "name": "COMB_PD_SITE0_UNIT0_VT2_CONF1",
        "address": 1342824584,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT2_PD_SITE0_UNIT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT2_PD_SITE0_UNIT0",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT2_PD_SITE0_UNIT0",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT2_PD_SITE0_UNIT0",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT2_PD_SITE0_UNIT0",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824588": {
        "name": "COMB_PD_SITE0_UNIT1_VT2_CONF1",
        "address": 1342824588,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT2_PD_SITE0_UNIT1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT2_PD_SITE0_UNIT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT2_PD_SITE0_UNIT1",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT2_PD_SITE0_UNIT1",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT2_PD_SITE0_UNIT1",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824592": {
        "name": "COMB_PD_SITE0_UNIT2_VT2_CONF1",
        "address": 1342824592,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT2_PD_SITE0_UNIT2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT2_PD_SITE0_UNIT2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT2_PD_SITE0_UNIT2",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT2_PD_SITE0_UNIT2",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT2_PD_SITE0_UNIT2",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824596": {
        "name": "COMB_PD_SITE0_UNIT3_VT2_CONF1",
        "address": 1342824596,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT2_PD_SITE0_UNIT3",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT2_PD_SITE0_UNIT3",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT2_PD_SITE0_UNIT3",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT2_PD_SITE0_UNIT3",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT2_PD_SITE0_UNIT3",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824600": {
        "name": "COMB_PD_SITE1_UNIT0_VT0_CONF1",
        "address": 1342824600,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT0_PD_SITE1_UNIT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT0_PD_SITE1_UNIT0",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT0_PD_SITE1_UNIT0",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT0_PD_SITE1_UNIT0",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT0_PD_SITE1_UNIT0",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824604": {
        "name": "COMB_PD_SITE1_UNIT1_VT0_CONF1",
        "address": 1342824604,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT0_PD_SITE1_UNIT1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT0_PD_SITE1_UNIT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT0_PD_SITE1_UNIT1",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT0_PD_SITE1_UNIT1",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT0_PD_SITE1_UNIT1",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824608": {
        "name": "COMB_PD_SITE1_UNIT2_VT0_CONF1",
        "address": 1342824608,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT0_PD_SITE1_UNIT2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT0_PD_SITE1_UNIT2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT0_PD_SITE1_UNIT2",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT0_PD_SITE1_UNIT2",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT0_PD_SITE1_UNIT2",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824612": {
        "name": "COMB_PD_SITE1_UNIT3_VT0_CONF1",
        "address": 1342824612,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT0_PD_SITE1_UNIT3",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT0_PD_SITE1_UNIT3",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT0_PD_SITE1_UNIT3",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT0_PD_SITE1_UNIT3",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT0_PD_SITE1_UNIT3",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824616": {
        "name": "COMB_PD_SITE1_UNIT0_VT1_CONF1",
        "address": 1342824616,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT1_PD_SITE1_UNIT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT1_PD_SITE1_UNIT0",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT1_PD_SITE1_UNIT0",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT1_PD_SITE1_UNIT0",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT1_PD_SITE1_UNIT0",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824620": {
        "name": "COMB_PD_SITE1_UNIT1_VT1_CONF1",
        "address": 1342824620,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT1_PD_SITE1_UNIT1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT1_PD_SITE1_UNIT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT1_PD_SITE1_UNIT1",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT1_PD_SITE1_UNIT1",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT1_PD_SITE1_UNIT1",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824624": {
        "name": "COMB_PD_SITE1_UNIT2_VT1_CONF1",
        "address": 1342824624,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT1_PD_SITE1_UNIT2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT1_PD_SITE1_UNIT2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT1_PD_SITE1_UNIT2",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT1_PD_SITE1_UNIT2",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT1_PD_SITE1_UNIT2",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824628": {
        "name": "COMB_PD_SITE1_UNIT3_VT1_CONF1",
        "address": 1342824628,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT1_PD_SITE1_UNIT3",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT1_PD_SITE1_UNIT3",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT1_PD_SITE1_UNIT3",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT1_PD_SITE1_UNIT3",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT1_PD_SITE1_UNIT3",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824632": {
        "name": "COMB_PD_SITE1_UNIT0_VT2_CONF1",
        "address": 1342824632,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT2_PD_SITE1_UNIT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT2_PD_SITE1_UNIT0",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT2_PD_SITE1_UNIT0",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT2_PD_SITE1_UNIT0",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT2_PD_SITE1_UNIT0",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824636": {
        "name": "COMB_PD_SITE1_UNIT1_VT2_CONF1",
        "address": 1342824636,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT2_PD_SITE1_UNIT1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT2_PD_SITE1_UNIT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT2_PD_SITE1_UNIT1",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT2_PD_SITE1_UNIT1",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT2_PD_SITE1_UNIT1",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824640": {
        "name": "COMB_PD_SITE1_UNIT2_VT2_CONF1",
        "address": 1342824640,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT2_PD_SITE1_UNIT2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT2_PD_SITE1_UNIT2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT2_PD_SITE1_UNIT2",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT2_PD_SITE1_UNIT2",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT2_PD_SITE1_UNIT2",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824644": {
        "name": "COMB_PD_SITE1_UNIT3_VT2_CONF1",
        "address": 1342824644,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT2_PD_SITE1_UNIT3",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT2_PD_SITE1_UNIT3",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT2_PD_SITE1_UNIT3",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT2_PD_SITE1_UNIT3",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT2_PD_SITE1_UNIT3",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824648": {
        "name": "COMB_PD_SITE2_UNIT0_VT0_CONF1",
        "address": 1342824648,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT0_PD_SITE2_UNIT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT0_PD_SITE2_UNIT0",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT0_PD_SITE2_UNIT0",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT0_PD_SITE2_UNIT0",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT0_PD_SITE2_UNIT0",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824652": {
        "name": "COMB_PD_SITE2_UNIT1_VT0_CONF1",
        "address": 1342824652,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT0_PD_SITE2_UNIT1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT0_PD_SITE2_UNIT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT0_PD_SITE2_UNIT1",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT0_PD_SITE2_UNIT1",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT0_PD_SITE2_UNIT1",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824656": {
        "name": "COMB_PD_SITE2_UNIT2_VT0_CONF1",
        "address": 1342824656,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT0_PD_SITE2_UNIT2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT0_PD_SITE2_UNIT2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT0_PD_SITE2_UNIT2",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT0_PD_SITE2_UNIT2",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT0_PD_SITE2_UNIT2",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824660": {
        "name": "COMB_PD_SITE2_UNIT3_VT0_CONF1",
        "address": 1342824660,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT0_PD_SITE2_UNIT3",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT0_PD_SITE2_UNIT3",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT0_PD_SITE2_UNIT3",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT0_PD_SITE2_UNIT3",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT0_PD_SITE2_UNIT3",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824664": {
        "name": "COMB_PD_SITE2_UNIT0_VT1_CONF1",
        "address": 1342824664,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT1_PD_SITE2_UNIT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT1_PD_SITE2_UNIT0",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT1_PD_SITE2_UNIT0",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT1_PD_SITE2_UNIT0",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT1_PD_SITE2_UNIT0",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824668": {
        "name": "COMB_PD_SITE2_UNIT1_VT1_CONF1",
        "address": 1342824668,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT1_PD_SITE2_UNIT1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT1_PD_SITE2_UNIT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT1_PD_SITE2_UNIT1",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT1_PD_SITE2_UNIT1",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT1_PD_SITE2_UNIT1",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824672": {
        "name": "COMB_PD_SITE2_UNIT2_VT1_CONF1",
        "address": 1342824672,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT1_PD_SITE2_UNIT2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT1_PD_SITE2_UNIT2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT1_PD_SITE2_UNIT2",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT1_PD_SITE2_UNIT2",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT1_PD_SITE2_UNIT2",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824676": {
        "name": "COMB_PD_SITE2_UNIT3_VT1_CONF1",
        "address": 1342824676,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT1_PD_SITE2_UNIT3",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT1_PD_SITE2_UNIT3",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT1_PD_SITE2_UNIT3",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT1_PD_SITE2_UNIT3",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT1_PD_SITE2_UNIT3",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824680": {
        "name": "COMB_PD_SITE2_UNIT0_VT2_CONF1",
        "address": 1342824680,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT2_PD_SITE2_UNIT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT2_PD_SITE2_UNIT0",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT2_PD_SITE2_UNIT0",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT2_PD_SITE2_UNIT0",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT2_PD_SITE2_UNIT0",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824684": {
        "name": "COMB_PD_SITE2_UNIT1_VT2_CONF1",
        "address": 1342824684,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT2_PD_SITE2_UNIT1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT2_PD_SITE2_UNIT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT2_PD_SITE2_UNIT1",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT2_PD_SITE2_UNIT1",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT2_PD_SITE2_UNIT1",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824688": {
        "name": "COMB_PD_SITE2_UNIT2_VT2_CONF1",
        "address": 1342824688,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT2_PD_SITE2_UNIT2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT2_PD_SITE2_UNIT2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT2_PD_SITE2_UNIT2",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT2_PD_SITE2_UNIT2",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT2_PD_SITE2_UNIT2",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824692": {
        "name": "COMB_PD_SITE2_UNIT3_VT2_CONF1",
        "address": 1342824692,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT2_PD_SITE2_UNIT3",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT2_PD_SITE2_UNIT3",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT2_PD_SITE2_UNIT3",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT2_PD_SITE2_UNIT3",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT2_PD_SITE2_UNIT3",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824696": {
        "name": "COMB_PD_SITE3_UNIT0_VT0_CONF1",
        "address": 1342824696,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT0_PD_SITE3_UNIT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT0_PD_SITE3_UNIT0",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT0_PD_SITE3_UNIT0",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT0_PD_SITE3_UNIT0",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT0_PD_SITE3_UNIT0",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824700": {
        "name": "COMB_PD_SITE3_UNIT1_VT0_CONF1",
        "address": 1342824700,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT0_PD_SITE3_UNIT1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT0_PD_SITE3_UNIT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT0_PD_SITE3_UNIT1",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT0_PD_SITE3_UNIT1",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT0_PD_SITE3_UNIT1",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824704": {
        "name": "COMB_PD_SITE3_UNIT2_VT0_CONF1",
        "address": 1342824704,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT0_PD_SITE3_UNIT2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT0_PD_SITE3_UNIT2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT0_PD_SITE3_UNIT2",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT0_PD_SITE3_UNIT2",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT0_PD_SITE3_UNIT2",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824708": {
        "name": "COMB_PD_SITE3_UNIT3_VT0_CONF1",
        "address": 1342824708,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT0_PD_SITE3_UNIT3",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT0_PD_SITE3_UNIT3",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT0_PD_SITE3_UNIT3",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT0_PD_SITE3_UNIT3",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT0_PD_SITE3_UNIT3",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824712": {
        "name": "COMB_PD_SITE3_UNIT0_VT1_CONF1",
        "address": 1342824712,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT1_PD_SITE3_UNIT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT1_PD_SITE3_UNIT0",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT1_PD_SITE3_UNIT0",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT1_PD_SITE3_UNIT0",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT1_PD_SITE3_UNIT0",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824716": {
        "name": "COMB_PD_SITE3_UNIT1_VT1_CONF1",
        "address": 1342824716,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT1_PD_SITE3_UNIT1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT1_PD_SITE3_UNIT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT1_PD_SITE3_UNIT1",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT1_PD_SITE3_UNIT1",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT1_PD_SITE3_UNIT1",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824720": {
        "name": "COMB_PD_SITE3_UNIT2_VT1_CONF1",
        "address": 1342824720,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT1_PD_SITE3_UNIT2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT1_PD_SITE3_UNIT2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT1_PD_SITE3_UNIT2",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT1_PD_SITE3_UNIT2",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT1_PD_SITE3_UNIT2",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824724": {
        "name": "COMB_PD_SITE3_UNIT3_VT1_CONF1",
        "address": 1342824724,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT1_PD_SITE3_UNIT3",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT1_PD_SITE3_UNIT3",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT1_PD_SITE3_UNIT3",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT1_PD_SITE3_UNIT3",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT1_PD_SITE3_UNIT3",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824728": {
        "name": "COMB_PD_SITE3_UNIT0_VT2_CONF1",
        "address": 1342824728,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT2_PD_SITE3_UNIT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT2_PD_SITE3_UNIT0",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT2_PD_SITE3_UNIT0",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT2_PD_SITE3_UNIT0",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT2_PD_SITE3_UNIT0",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824732": {
        "name": "COMB_PD_SITE3_UNIT1_VT2_CONF1",
        "address": 1342824732,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT2_PD_SITE3_UNIT1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT2_PD_SITE3_UNIT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT2_PD_SITE3_UNIT1",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT2_PD_SITE3_UNIT1",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT2_PD_SITE3_UNIT1",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824736": {
        "name": "COMB_PD_SITE3_UNIT2_VT2_CONF1",
        "address": 1342824736,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT2_PD_SITE3_UNIT2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT2_PD_SITE3_UNIT2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT2_PD_SITE3_UNIT2",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT2_PD_SITE3_UNIT2",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT2_PD_SITE3_UNIT2",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824740": {
        "name": "COMB_PD_SITE3_UNIT3_VT2_CONF1",
        "address": 1342824740,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EN_VT2_PD_SITE3_UNIT3",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_CLR_VT2_PD_SITE3_UNIT3",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_LIMIT_VT2_PD_SITE3_UNIT3",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_NUM_O_VT2_PD_SITE3_UNIT3",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_VT2_PD_SITE3_UNIT3",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824744": {
        "name": "COMB_PD_SITE0_UNIT0_VT0_CONF2",
        "address": 1342824744,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT0_PD_SITE0_UNIT0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT0_PD_SITE0_UNIT0",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT0_PD_SITE0_UNIT0",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824748": {
        "name": "COMB_PD_SITE0_UNIT1_VT0_CONF2",
        "address": 1342824748,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT0_PD_SITE0_UNIT1",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT0_PD_SITE0_UNIT1",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT0_PD_SITE0_UNIT1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824752": {
        "name": "COMB_PD_SITE0_UNIT2_VT0_CONF2",
        "address": 1342824752,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT0_PD_SITE0_UNIT2",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT0_PD_SITE0_UNIT2",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT0_PD_SITE0_UNIT2",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824756": {
        "name": "COMB_PD_SITE0_UNIT3_VT0_CONF2",
        "address": 1342824756,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT0_PD_SITE0_UNIT3",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT0_PD_SITE0_UNIT3",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT0_PD_SITE0_UNIT3",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824760": {
        "name": "COMB_PD_SITE0_UNIT0_VT1_CONF2",
        "address": 1342824760,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT1_PD_SITE0_UNIT0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT1_PD_SITE0_UNIT0",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT1_PD_SITE0_UNIT0",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824764": {
        "name": "COMB_PD_SITE0_UNIT1_VT1_CONF2",
        "address": 1342824764,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT1_PD_SITE0_UNIT1",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT1_PD_SITE0_UNIT1",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT1_PD_SITE0_UNIT1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824768": {
        "name": "COMB_PD_SITE0_UNIT2_VT1_CONF2",
        "address": 1342824768,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT1_PD_SITE0_UNIT2",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT1_PD_SITE0_UNIT2",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT1_PD_SITE0_UNIT2",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824772": {
        "name": "COMB_PD_SITE0_UNIT3_VT1_CONF2",
        "address": 1342824772,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT1_PD_SITE0_UNIT3",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT1_PD_SITE0_UNIT3",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT1_PD_SITE0_UNIT3",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824776": {
        "name": "COMB_PD_SITE0_UNIT0_VT2_CONF2",
        "address": 1342824776,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT2_PD_SITE0_UNIT0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT2_PD_SITE0_UNIT0",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT2_PD_SITE0_UNIT0",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824780": {
        "name": "COMB_PD_SITE0_UNIT1_VT2_CONF2",
        "address": 1342824780,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT2_PD_SITE0_UNIT1",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT2_PD_SITE0_UNIT1",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT2_PD_SITE0_UNIT1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824784": {
        "name": "COMB_PD_SITE0_UNIT2_VT2_CONF2",
        "address": 1342824784,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT2_PD_SITE0_UNIT2",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT2_PD_SITE0_UNIT2",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT2_PD_SITE0_UNIT2",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824788": {
        "name": "COMB_PD_SITE0_UNIT3_VT2_CONF2",
        "address": 1342824788,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT2_PD_SITE0_UNIT3",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT2_PD_SITE0_UNIT3",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT2_PD_SITE0_UNIT3",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824792": {
        "name": "COMB_PD_SITE1_UNIT0_VT0_CONF2",
        "address": 1342824792,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT0_PD_SITE1_UNIT0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT0_PD_SITE1_UNIT0",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT0_PD_SITE1_UNIT0",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824796": {
        "name": "COMB_PD_SITE1_UNIT1_VT0_CONF2",
        "address": 1342824796,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT0_PD_SITE1_UNIT1",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT0_PD_SITE1_UNIT1",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT0_PD_SITE1_UNIT1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824800": {
        "name": "COMB_PD_SITE1_UNIT2_VT0_CONF2",
        "address": 1342824800,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT0_PD_SITE1_UNIT2",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT0_PD_SITE1_UNIT2",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT0_PD_SITE1_UNIT2",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824804": {
        "name": "COMB_PD_SITE1_UNIT3_VT0_CONF2",
        "address": 1342824804,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT0_PD_SITE1_UNIT3",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT0_PD_SITE1_UNIT3",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT0_PD_SITE1_UNIT3",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824808": {
        "name": "COMB_PD_SITE1_UNIT0_VT1_CONF2",
        "address": 1342824808,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT1_PD_SITE1_UNIT0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT1_PD_SITE1_UNIT0",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT1_PD_SITE1_UNIT0",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824812": {
        "name": "COMB_PD_SITE1_UNIT1_VT1_CONF2",
        "address": 1342824812,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT1_PD_SITE1_UNIT1",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT1_PD_SITE1_UNIT1",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT1_PD_SITE1_UNIT1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824816": {
        "name": "COMB_PD_SITE1_UNIT2_VT1_CONF2",
        "address": 1342824816,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT1_PD_SITE1_UNIT2",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT1_PD_SITE1_UNIT2",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT1_PD_SITE1_UNIT2",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824820": {
        "name": "COMB_PD_SITE1_UNIT3_VT1_CONF2",
        "address": 1342824820,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT1_PD_SITE1_UNIT3",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT1_PD_SITE1_UNIT3",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT1_PD_SITE1_UNIT3",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824824": {
        "name": "COMB_PD_SITE1_UNIT0_VT2_CONF2",
        "address": 1342824824,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT2_PD_SITE1_UNIT0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT2_PD_SITE1_UNIT0",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT2_PD_SITE1_UNIT0",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824828": {
        "name": "COMB_PD_SITE1_UNIT1_VT2_CONF2",
        "address": 1342824828,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT2_PD_SITE1_UNIT1",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT2_PD_SITE1_UNIT1",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT2_PD_SITE1_UNIT1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824832": {
        "name": "COMB_PD_SITE1_UNIT2_VT2_CONF2",
        "address": 1342824832,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT2_PD_SITE1_UNIT2",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT2_PD_SITE1_UNIT2",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT2_PD_SITE1_UNIT2",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824836": {
        "name": "COMB_PD_SITE1_UNIT3_VT2_CONF2",
        "address": 1342824836,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT2_PD_SITE1_UNIT3",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT2_PD_SITE1_UNIT3",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT2_PD_SITE1_UNIT3",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824840": {
        "name": "COMB_PD_SITE2_UNIT0_VT0_CONF2",
        "address": 1342824840,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT0_PD_SITE2_UNIT0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT0_PD_SITE2_UNIT0",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT0_PD_SITE2_UNIT0",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824844": {
        "name": "COMB_PD_SITE2_UNIT1_VT0_CONF2",
        "address": 1342824844,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT0_PD_SITE2_UNIT1",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT0_PD_SITE2_UNIT1",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT0_PD_SITE2_UNIT1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824848": {
        "name": "COMB_PD_SITE2_UNIT2_VT0_CONF2",
        "address": 1342824848,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT0_PD_SITE2_UNIT2",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT0_PD_SITE2_UNIT2",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT0_PD_SITE2_UNIT2",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824852": {
        "name": "COMB_PD_SITE2_UNIT3_VT0_CONF2",
        "address": 1342824852,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT0_PD_SITE2_UNIT3",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT0_PD_SITE2_UNIT3",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT0_PD_SITE2_UNIT3",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824856": {
        "name": "COMB_PD_SITE2_UNIT0_VT1_CONF2",
        "address": 1342824856,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT1_PD_SITE2_UNIT0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT1_PD_SITE2_UNIT0",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT1_PD_SITE2_UNIT0",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824860": {
        "name": "COMB_PD_SITE2_UNIT1_VT1_CONF2",
        "address": 1342824860,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT1_PD_SITE2_UNIT1",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT1_PD_SITE2_UNIT1",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT1_PD_SITE2_UNIT1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824864": {
        "name": "COMB_PD_SITE2_UNIT2_VT1_CONF2",
        "address": 1342824864,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT1_PD_SITE2_UNIT2",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT1_PD_SITE2_UNIT2",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT1_PD_SITE2_UNIT2",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824868": {
        "name": "COMB_PD_SITE2_UNIT3_VT1_CONF2",
        "address": 1342824868,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT1_PD_SITE2_UNIT3",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT1_PD_SITE2_UNIT3",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT1_PD_SITE2_UNIT3",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824872": {
        "name": "COMB_PD_SITE2_UNIT0_VT2_CONF2",
        "address": 1342824872,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT2_PD_SITE2_UNIT0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT2_PD_SITE2_UNIT0",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT2_PD_SITE2_UNIT0",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824876": {
        "name": "COMB_PD_SITE2_UNIT1_VT2_CONF2",
        "address": 1342824876,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT2_PD_SITE2_UNIT1",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT2_PD_SITE2_UNIT1",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT2_PD_SITE2_UNIT1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824880": {
        "name": "COMB_PD_SITE2_UNIT2_VT2_CONF2",
        "address": 1342824880,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT2_PD_SITE2_UNIT2",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT2_PD_SITE2_UNIT2",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT2_PD_SITE2_UNIT2",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824884": {
        "name": "COMB_PD_SITE2_UNIT3_VT2_CONF2",
        "address": 1342824884,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT2_PD_SITE2_UNIT3",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT2_PD_SITE2_UNIT3",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT2_PD_SITE2_UNIT3",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824888": {
        "name": "COMB_PD_SITE3_UNIT0_VT0_CONF2",
        "address": 1342824888,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT0_PD_SITE3_UNIT0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT0_PD_SITE3_UNIT0",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT0_PD_SITE3_UNIT0",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824892": {
        "name": "COMB_PD_SITE3_UNIT1_VT0_CONF2",
        "address": 1342824892,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT0_PD_SITE3_UNIT1",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT0_PD_SITE3_UNIT1",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT0_PD_SITE3_UNIT1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824896": {
        "name": "COMB_PD_SITE3_UNIT2_VT0_CONF2",
        "address": 1342824896,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT0_PD_SITE3_UNIT2",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT0_PD_SITE3_UNIT2",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT0_PD_SITE3_UNIT2",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824900": {
        "name": "COMB_PD_SITE3_UNIT3_VT0_CONF2",
        "address": 1342824900,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT0_PD_SITE3_UNIT3",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT0_PD_SITE3_UNIT3",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT0_PD_SITE3_UNIT3",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824904": {
        "name": "COMB_PD_SITE3_UNIT0_VT1_CONF2",
        "address": 1342824904,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT1_PD_SITE3_UNIT0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT1_PD_SITE3_UNIT0",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT1_PD_SITE3_UNIT0",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824908": {
        "name": "COMB_PD_SITE3_UNIT1_VT1_CONF2",
        "address": 1342824908,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT1_PD_SITE3_UNIT1",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT1_PD_SITE3_UNIT1",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT1_PD_SITE3_UNIT1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824912": {
        "name": "COMB_PD_SITE3_UNIT2_VT1_CONF2",
        "address": 1342824912,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT1_PD_SITE3_UNIT2",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT1_PD_SITE3_UNIT2",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT1_PD_SITE3_UNIT2",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824916": {
        "name": "COMB_PD_SITE3_UNIT3_VT1_CONF2",
        "address": 1342824916,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT1_PD_SITE3_UNIT3",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT1_PD_SITE3_UNIT3",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT1_PD_SITE3_UNIT3",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824920": {
        "name": "COMB_PD_SITE3_UNIT0_VT2_CONF2",
        "address": 1342824920,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT2_PD_SITE3_UNIT0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT2_PD_SITE3_UNIT0",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT2_PD_SITE3_UNIT0",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824924": {
        "name": "COMB_PD_SITE3_UNIT1_VT2_CONF2",
        "address": 1342824924,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT2_PD_SITE3_UNIT1",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT2_PD_SITE3_UNIT1",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT2_PD_SITE3_UNIT1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824928": {
        "name": "COMB_PD_SITE3_UNIT2_VT2_CONF2",
        "address": 1342824928,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT2_PD_SITE3_UNIT2",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT2_PD_SITE3_UNIT2",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT2_PD_SITE3_UNIT2",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824932": {
        "name": "COMB_PD_SITE3_UNIT3_VT2_CONF2",
        "address": 1342824932,
        "size": 32,
        "access": "",
        "desc": "needs desc",
        "fields": [
            {
                "name": "MONITOR_EDG_MOD_VT2_PD_SITE3_UNIT3",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "needs field desc"
            },
            {
                "name": "DELAY_OVF_VT2_PD_SITE3_UNIT3",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "TIMING_ERR_CNT_O_VT2_PD_SITE3_UNIT3",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "needs field desc"
            }
        ]
    },
    "1342824936": {
        "name": "VALUE_UPDATE",
        "address": 1342824936,
        "size": 32,
        "access": "",
        "desc": "needs field desc",
        "fields": [
            {
                "name": "VALUE_UPDATE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "needs field desc"
            },
            {
                "name": "BYPASS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "needs field desc"
            }
        ]
    },
    "1342828540": {
        "name": "DATE",
        "address": 1342828540,
        "size": 32,
        "access": "",
        "desc": "version register",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "version register"
            }
        ]
    },
    "1343045632": {
        "name": "TX_CH%sDATA",
        "address": 1343045632,
        "size": 32,
        "access": "",
        "desc": "The read and write  data register for CHANNEL%s by apb fifo access.",
        "fields": [
            {
                "name": "CHDATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Read and write data for channel %s via APB FIFO."
            }
        ]
    },
    "1343045648": {
        "name": "RX_CH%sDATA",
        "address": 1343045648,
        "size": 32,
        "access": "",
        "desc": "The read and write  data register for CHANNEL$n by apb fifo access.",
        "fields": [
            {
                "name": "CHDATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Read and write data for channel 0 via APB FIFO."
            }
        ]
    },
    "1343045664": {
        "name": "TX_CH%sCONF0",
        "address": 1343045664,
        "size": 32,
        "access": "",
        "desc": "Channel %s configure register 0",
        "fields": [
            {
                "name": "TX_START_CH0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to start sending data on CHANNEL%s."
            },
            {
                "name": "MEM_RD_RST_CH0",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to reset read ram address for CHANNEL%s by accessing transmitter."
            },
            {
                "name": "APB_MEM_RST_CH0",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to reset W/R ram address for CHANNEL%s by accessing apb fifo."
            },
            {
                "name": "TX_CONTI_MODE_CH0",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to restart transmission  from the first data to the last data in CHANNEL%s."
            },
            {
                "name": "MEM_TX_WRAP_EN_CH0",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "This is the channel %s enable bit for wraparound mode: it will resume sending at the start when the data to be sent is more than its memory size."
            },
            {
                "name": "IDLE_OUT_LV_CH0",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "This bit configures the level of output signal in CHANNEL%s when the latter is in IDLE state."
            },
            {
                "name": "IDLE_OUT_EN_CH0",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "This is the output enable-control bit for CHANNEL%s in IDLE state."
            },
            {
                "name": "TX_STOP_CH0",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Set this bit to stop the transmitter of CHANNEL%s sending data out."
            },
            {
                "name": "DIV_CNT_CH0",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "This register is used to configure the divider for clock of CHANNEL%s."
            },
            {
                "name": "MEM_SIZE_CH0",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "This register is used to configure the maximum size of memory allocated to CHANNEL%s."
            },
            {
                "name": "CARRIER_EFF_EN_CH0",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "1: Add carrier modulation on the output signal only at the send data state for CHANNEL%s. 0: Add carrier modulation on the output signal at all state for CHANNEL%s. Only valid when RMT_CARRIER_EN_CH%s is 1."
            },
            {
                "name": "CARRIER_EN_CH0",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "This is the carrier modulation enable-control bit for CHANNEL%s. 1: Add carrier modulation in the output signal. 0: No carrier modulation in sig_out."
            },
            {
                "name": "CARRIER_OUT_LV_CH0",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "This bit is used to configure the position of carrier wave for CHANNEL%s.1'h0: add carrier wave on low level.1'h1: add carrier wave on high level."
            },
            {
                "name": "AFIFO_RST_CH0",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "CONF_UPDATE_CH0",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "synchronization bit for CHANNEL%s"
            }
        ]
    },
    "1343045680": {
        "name": "RX_CH%sCONF0",
        "address": 1343045680,
        "size": 32,
        "access": "",
        "desc": "Channel %s configure register 0",
        "fields": [
            {
                "name": "DIV_CNT_CH4",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "This register is used to configure the divider for clock of CHANNEL%s."
            },
            {
                "name": "IDLE_THRES_CH4",
                "bitOffset": 8,
                "bitWidth": 15,
                "desc": "When no edge is detected on the input signal and continuous clock cycles is longer than this register value, received process is finished."
            },
            {
                "name": "MEM_SIZE_CH4",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "This register is used to configure the maximum size of memory allocated to CHANNEL%s."
            },
            {
                "name": "CARRIER_EN_CH4",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "This is the carrier modulation enable-control bit for CHANNEL%s. 1: Add carrier modulation in the output signal. 0: No carrier modulation in sig_out."
            },
            {
                "name": "CARRIER_OUT_LV_CH4",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "This bit is used to configure the position of carrier wave for CHANNEL%s.1'h0: add carrier wave on low level.1'h1: add carrier wave on high level."
            }
        ]
    },
    "1343045684": {
        "name": "RX_CH%sCONF1",
        "address": 1343045684,
        "size": 32,
        "access": "",
        "desc": "Channel %s configure register 1",
        "fields": [
            {
                "name": "RX_EN_CH4",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to enable receiver to receive data on CHANNEL%s."
            },
            {
                "name": "MEM_WR_RST_CH4",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to reset write ram address for CHANNEL%s by accessing receiver."
            },
            {
                "name": "APB_MEM_RST_CH4",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to reset W/R ram address for CHANNEL%s by accessing apb fifo."
            },
            {
                "name": "MEM_OWNER_CH4",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "This register marks the ownership of CHANNEL%s's ram block.1'h1: Receiver is using the ram. 1'h0: APB bus is using the ram."
            },
            {
                "name": "RX_FILTER_EN_CH4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "This is the receive filter's enable bit for CHANNEL%s."
            },
            {
                "name": "RX_FILTER_THRES_CH4",
                "bitOffset": 5,
                "bitWidth": 8,
                "desc": "Ignores the input pulse when its width is smaller than this register value in APB clock periods (in receive mode)."
            },
            {
                "name": "MEM_RX_WRAP_EN_CH4",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "This is the channel %s enable bit for wraparound mode: it will resume receiving at the start when the data to be received is more than its memory size."
            },
            {
                "name": "AFIFO_RST_CH4",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "CONF_UPDATE_CH4",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "synchronization bit for CHANNEL%s"
            }
        ]
    },
    "1343045712": {
        "name": "TX_CH%sSTATUS",
        "address": 1343045712,
        "size": 32,
        "access": "",
        "desc": "Channel %s status register",
        "fields": [
            {
                "name": "MEM_RADDR_EX_CH0",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "This register records the memory address offset when transmitter of CHANNEL%s is using the RAM."
            },
            {
                "name": "APB_MEM_WADDR_CH0",
                "bitOffset": 11,
                "bitWidth": 10,
                "desc": "This register records the memory address offset when writes RAM over APB bus."
            },
            {
                "name": "STATE_CH0",
                "bitOffset": 22,
                "bitWidth": 3,
                "desc": "This register records the FSM status of CHANNEL%s."
            },
            {
                "name": "MEM_EMPTY_CH0",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "This status bit will be set when the data to be set is more than memory size and the wraparound mode is disabled."
            },
            {
                "name": "APB_MEM_WR_ERR_CH0",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "This status bit will be set if the offset address out of memory size when writes via APB bus."
            }
        ]
    },
    "1343045728": {
        "name": "RX_CH%sSTATUS",
        "address": 1343045728,
        "size": 32,
        "access": "",
        "desc": "Channel %s status register",
        "fields": [
            {
                "name": "MEM_WADDR_EX_CH4",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "This register records the memory address offset when receiver of CHANNEL%s is using the RAM."
            },
            {
                "name": "APB_MEM_RADDR_CH4",
                "bitOffset": 11,
                "bitWidth": 10,
                "desc": "This register records the memory address offset when reads RAM over APB bus."
            },
            {
                "name": "STATE_CH4",
                "bitOffset": 22,
                "bitWidth": 3,
                "desc": "This register records the FSM status of CHANNEL%s."
            },
            {
                "name": "MEM_OWNER_ERR_CH4",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "This status bit will be set when the ownership of memory block is wrong."
            },
            {
                "name": "MEM_FULL_CH4",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "This status bit will be set if the receiver receives more data than the memory size."
            },
            {
                "name": "APB_MEM_RD_ERR_CH4",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "This status bit will be set if the offset address out of memory size when reads via APB bus."
            }
        ]
    },
    "1343045744": {
        "name": "INT_RAW",
        "address": 1343045744,
        "size": 32,
        "access": "",
        "desc": "Raw interrupt status",
        "fields": [
            {
                "name": "CH0_TX_END_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The interrupt raw bit for CHANNEL0. Triggered when transmission done."
            },
            {
                "name": "CH1_TX_END_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The interrupt raw bit for CHANNEL1. Triggered when transmission done."
            },
            {
                "name": "CH2_TX_END_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The interrupt raw bit for CHANNEL2. Triggered when transmission done."
            },
            {
                "name": "CH3_TX_END_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The interrupt raw bit for CHANNEL3. Triggered when transmission done."
            },
            {
                "name": "TX_CH0_ERR_INT_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The interrupt raw bit for CHANNEL0. Triggered when error occurs."
            },
            {
                "name": "TX_CH1_ERR_INT_RAW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The interrupt raw bit for CHANNEL1. Triggered when error occurs."
            },
            {
                "name": "TX_CH2_ERR_INT_RAW",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The interrupt raw bit for CHANNEL2. Triggered when error occurs."
            },
            {
                "name": "TX_CH3_ERR_INT_RAW",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The interrupt raw bit for CHANNEL3. Triggered when error occurs."
            },
            {
                "name": "CH0_TX_THR_EVENT_INT_RAW",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The interrupt raw bit for CHANNEL0. Triggered when transmitter sent more data than configured value."
            },
            {
                "name": "CH1_TX_THR_EVENT_INT_RAW",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The interrupt raw bit for CHANNEL1. Triggered when transmitter sent more data than configured value."
            },
            {
                "name": "CH2_TX_THR_EVENT_INT_RAW",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The interrupt raw bit for CHANNEL2. Triggered when transmitter sent more data than configured value."
            },
            {
                "name": "CH3_TX_THR_EVENT_INT_RAW",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The interrupt raw bit for CHANNEL3. Triggered when transmitter sent more data than configured value."
            },
            {
                "name": "CH0_TX_LOOP_INT_RAW",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The interrupt raw bit for CHANNEL0. Triggered when the loop count reaches the configured threshold value."
            },
            {
                "name": "CH1_TX_LOOP_INT_RAW",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The interrupt raw bit for CHANNEL1. Triggered when the loop count reaches the configured threshold value."
            },
            {
                "name": "CH2_TX_LOOP_INT_RAW",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "The interrupt raw bit for CHANNEL2. Triggered when the loop count reaches the configured threshold value."
            },
            {
                "name": "CH3_TX_LOOP_INT_RAW",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "The interrupt raw bit for CHANNEL3. Triggered when the loop count reaches the configured threshold value."
            },
            {
                "name": "CH4_RX_END_INT_RAW",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "The interrupt raw bit for CHANNEL4. Triggered when reception done."
            },
            {
                "name": "CH5_RX_END_INT_RAW",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "The interrupt raw bit for CHANNEL5. Triggered when reception done."
            },
            {
                "name": "CH6_RX_END_INT_RAW",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "The interrupt raw bit for CHANNEL6. Triggered when reception done."
            },
            {
                "name": "CH7_RX_END_INT_RAW",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "The interrupt raw bit for CHANNEL7. Triggered when reception done."
            },
            {
                "name": "RX_CH4_ERR_INT_RAW",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "The interrupt raw bit for CHANNEL4. Triggered when error occurs."
            },
            {
                "name": "RX_CH5_ERR_INT_RAW",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "The interrupt raw bit for CHANNEL5. Triggered when error occurs."
            },
            {
                "name": "RX_CH6_ERR_INT_RAW",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "The interrupt raw bit for CHANNEL6. Triggered when error occurs."
            },
            {
                "name": "RX_CH7_ERR_INT_RAW",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "The interrupt raw bit for CHANNEL7. Triggered when error occurs."
            },
            {
                "name": "CH4_RX_THR_EVENT_INT_RAW",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "The interrupt raw bit for CHANNEL4. Triggered when receiver receive more data than configured value."
            },
            {
                "name": "CH5_RX_THR_EVENT_INT_RAW",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "The interrupt raw bit for CHANNEL5. Triggered when receiver receive more data than configured value."
            },
            {
                "name": "CH6_RX_THR_EVENT_INT_RAW",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "The interrupt raw bit for CHANNEL6. Triggered when receiver receive more data than configured value."
            },
            {
                "name": "CH7_RX_THR_EVENT_INT_RAW",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "The interrupt raw bit for CHANNEL7. Triggered when receiver receive more data than configured value."
            },
            {
                "name": "TX_CH3_DMA_ACCESS_FAIL_INT_RAW",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "The interrupt raw bit for CHANNEL3. Triggered when dma accessing CHANNEL3 fails."
            },
            {
                "name": "RX_CH7_DMA_ACCESS_FAIL_INT_RAW",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "The interrupt raw bit for CHANNEL7. Triggered when dma accessing CHANNEL7 fails."
            }
        ]
    },
    "1343045748": {
        "name": "INT_ST",
        "address": 1343045748,
        "size": 32,
        "access": "",
        "desc": "Masked interrupt status",
        "fields": [
            {
                "name": "CH0_TX_END_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for CH0_TX_END_INT."
            },
            {
                "name": "CH1_TX_END_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for CH1_TX_END_INT."
            },
            {
                "name": "CH2_TX_END_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for CH2_TX_END_INT."
            },
            {
                "name": "CH3_TX_END_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for CH3_TX_END_INT."
            },
            {
                "name": "TX_CH0_ERR_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for CH0_ERR_INT."
            },
            {
                "name": "TX_CH1_ERR_INT_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for CH1_ERR_INT."
            },
            {
                "name": "TX_CH2_ERR_INT_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for CH2_ERR_INT."
            },
            {
                "name": "TX_CH3_ERR_INT_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for CH3_ERR_INT."
            },
            {
                "name": "CH0_TX_THR_EVENT_INT_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for CH0_TX_THR_EVENT_INT."
            },
            {
                "name": "CH1_TX_THR_EVENT_INT_ST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for CH1_TX_THR_EVENT_INT."
            },
            {
                "name": "CH2_TX_THR_EVENT_INT_ST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for CH2_TX_THR_EVENT_INT."
            },
            {
                "name": "CH3_TX_THR_EVENT_INT_ST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for CH3_TX_THR_EVENT_INT."
            },
            {
                "name": "CH0_TX_LOOP_INT_ST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for CH0_TX_LOOP_INT."
            },
            {
                "name": "CH1_TX_LOOP_INT_ST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for CH1_TX_LOOP_INT."
            },
            {
                "name": "CH2_TX_LOOP_INT_ST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for CH2_TX_LOOP_INT."
            },
            {
                "name": "CH3_TX_LOOP_INT_ST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for CH3_TX_LOOP_INT."
            },
            {
                "name": "CH4_RX_END_INT_ST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for CH4_RX_END_INT."
            },
            {
                "name": "CH5_RX_END_INT_ST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for CH5_RX_END_INT."
            },
            {
                "name": "CH6_RX_END_INT_ST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for CH6_RX_END_INT."
            },
            {
                "name": "CH7_RX_END_INT_ST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for CH7_RX_END_INT."
            },
            {
                "name": "RX_CH4_ERR_INT_ST",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for CH4_ERR_INT."
            },
            {
                "name": "RX_CH5_ERR_INT_ST",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for CH5_ERR_INT."
            },
            {
                "name": "RX_CH6_ERR_INT_ST",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for CH6_ERR_INT."
            },
            {
                "name": "RX_CH7_ERR_INT_ST",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for CH7_ERR_INT."
            },
            {
                "name": "CH4_RX_THR_EVENT_INT_ST",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for CH4_RX_THR_EVENT_INT."
            },
            {
                "name": "CH5_RX_THR_EVENT_INT_ST",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for CH5_RX_THR_EVENT_INT."
            },
            {
                "name": "CH6_RX_THR_EVENT_INT_ST",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for CH6_RX_THR_EVENT_INT."
            },
            {
                "name": "CH7_RX_THR_EVENT_INT_ST",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for CH7_RX_THR_EVENT_INT."
            },
            {
                "name": "TX_CH3_DMA_ACCESS_FAIL_INT_ST",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for  CH3_DMA_ACCESS_FAIL_INT."
            },
            {
                "name": "RX_CH7_DMA_ACCESS_FAIL_INT_ST",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for  CH7_DMA_ACCESS_FAIL_INT."
            }
        ]
    },
    "1343045752": {
        "name": "INT_ENA",
        "address": 1343045752,
        "size": 32,
        "access": "",
        "desc": "Interrupt enable bits",
        "fields": [
            {
                "name": "CH0_TX_END_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for CH0_TX_END_INT."
            },
            {
                "name": "CH1_TX_END_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for CH1_TX_END_INT."
            },
            {
                "name": "CH2_TX_END_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for CH2_TX_END_INT."
            },
            {
                "name": "CH3_TX_END_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for CH3_TX_END_INT."
            },
            {
                "name": "TX_CH0_ERR_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for CH0_ERR_INT."
            },
            {
                "name": "TX_CH1_ERR_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for CH1_ERR_INT."
            },
            {
                "name": "TX_CH2_ERR_INT_ENA",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for CH2_ERR_INT."
            },
            {
                "name": "TX_CH3_ERR_INT_ENA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for CH3_ERR_INT."
            },
            {
                "name": "CH0_TX_THR_EVENT_INT_ENA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for CH0_TX_THR_EVENT_INT."
            },
            {
                "name": "CH1_TX_THR_EVENT_INT_ENA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for CH1_TX_THR_EVENT_INT."
            },
            {
                "name": "CH2_TX_THR_EVENT_INT_ENA",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for CH2_TX_THR_EVENT_INT."
            },
            {
                "name": "CH3_TX_THR_EVENT_INT_ENA",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for CH3_TX_THR_EVENT_INT."
            },
            {
                "name": "CH0_TX_LOOP_INT_ENA",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for CH0_TX_LOOP_INT."
            },
            {
                "name": "CH1_TX_LOOP_INT_ENA",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for CH1_TX_LOOP_INT."
            },
            {
                "name": "CH2_TX_LOOP_INT_ENA",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for CH2_TX_LOOP_INT."
            },
            {
                "name": "CH3_TX_LOOP_INT_ENA",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for CH3_TX_LOOP_INT."
            },
            {
                "name": "CH4_RX_END_INT_ENA",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for CH4_RX_END_INT."
            },
            {
                "name": "CH5_RX_END_INT_ENA",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for CH5_RX_END_INT."
            },
            {
                "name": "CH6_RX_END_INT_ENA",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for CH6_RX_END_INT."
            },
            {
                "name": "CH7_RX_END_INT_ENA",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for CH7_RX_END_INT."
            },
            {
                "name": "CH4_ERR_INT_ENA",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for CH4_ERR_INT."
            },
            {
                "name": "CH5_ERR_INT_ENA",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for CH5_ERR_INT."
            },
            {
                "name": "CH6_ERR_INT_ENA",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for CH6_ERR_INT."
            },
            {
                "name": "CH7_ERR_INT_ENA",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for CH7_ERR_INT."
            },
            {
                "name": "CH4_RX_THR_EVENT_INT_ENA",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for CH4_RX_THR_EVENT_INT."
            },
            {
                "name": "CH5_RX_THR_EVENT_INT_ENA",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for CH5_RX_THR_EVENT_INT."
            },
            {
                "name": "CH6_RX_THR_EVENT_INT_ENA",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for CH6_RX_THR_EVENT_INT."
            },
            {
                "name": "CH7_RX_THR_EVENT_INT_ENA",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for CH7_RX_THR_EVENT_INT."
            },
            {
                "name": "TX_CH3_DMA_ACCESS_FAIL_INT_ENA",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for CH3_DMA_ACCESS_FAIL_INT."
            },
            {
                "name": "RX_CH7_DMA_ACCESS_FAIL_INT_ENA",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for CH7_DMA_ACCESS_FAIL_INT."
            }
        ]
    },
    "1343045756": {
        "name": "INT_CLR",
        "address": 1343045756,
        "size": 32,
        "access": "",
        "desc": "Interrupt clear bits",
        "fields": [
            {
                "name": "CH0_TX_END_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to clear theCH0_TX_END_INT interrupt."
            },
            {
                "name": "CH1_TX_END_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to clear theCH1_TX_END_INT interrupt."
            },
            {
                "name": "CH2_TX_END_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to clear theCH2_TX_END_INT interrupt."
            },
            {
                "name": "CH3_TX_END_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to clear theCH3_TX_END_INT interrupt."
            },
            {
                "name": "TX_CH0_ERR_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to clear theCH0_ERR_INT interrupt."
            },
            {
                "name": "TX_CH1_ERR_INT_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Set this bit to clear theCH1_ERR_INT interrupt."
            },
            {
                "name": "TX_CH2_ERR_INT_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Set this bit to clear theCH2_ERR_INT interrupt."
            },
            {
                "name": "TX_CH3_ERR_INT_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Set this bit to clear theCH3_ERR_INT interrupt."
            },
            {
                "name": "CH0_TX_THR_EVENT_INT_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Set this bit to clear theCH0_TX_THR_EVENT_INT interrupt."
            },
            {
                "name": "CH1_TX_THR_EVENT_INT_CLR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Set this bit to clear theCH1_TX_THR_EVENT_INT interrupt."
            },
            {
                "name": "CH2_TX_THR_EVENT_INT_CLR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Set this bit to clear theCH2_TX_THR_EVENT_INT interrupt."
            },
            {
                "name": "CH3_TX_THR_EVENT_INT_CLR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Set this bit to clear theCH3_TX_THR_EVENT_INT interrupt."
            },
            {
                "name": "CH0_TX_LOOP_INT_CLR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Set this bit to clear theCH0_TX_LOOP_INT interrupt."
            },
            {
                "name": "CH1_TX_LOOP_INT_CLR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Set this bit to clear theCH1_TX_LOOP_INT interrupt."
            },
            {
                "name": "CH2_TX_LOOP_INT_CLR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Set this bit to clear theCH2_TX_LOOP_INT interrupt."
            },
            {
                "name": "CH3_TX_LOOP_INT_CLR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Set this bit to clear theCH3_TX_LOOP_INT interrupt."
            },
            {
                "name": "CH4_RX_END_INT_CLR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Set this bit to clear theCH4_RX_END_INT interrupt."
            },
            {
                "name": "CH5_RX_END_INT_CLR",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Set this bit to clear theCH5_RX_END_INT interrupt."
            },
            {
                "name": "CH6_RX_END_INT_CLR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Set this bit to clear theCH6_RX_END_INT interrupt."
            },
            {
                "name": "CH7_RX_END_INT_CLR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Set this bit to clear theCH7_RX_END_INT interrupt."
            },
            {
                "name": "RX_CH4_ERR_INT_CLR",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Set this bit to clear theCH4_ERR_INT interrupt."
            },
            {
                "name": "RX_CH5_ERR_INT_CLR",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Set this bit to clear theCH5_ERR_INT interrupt."
            },
            {
                "name": "RX_CH6_ERR_INT_CLR",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Set this bit to clear theCH6_ERR_INT interrupt."
            },
            {
                "name": "RX_CH7_ERR_INT_CLR",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Set this bit to clear theCH7_ERR_INT interrupt."
            },
            {
                "name": "CH4_RX_THR_EVENT_INT_CLR",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Set this bit to clear theCH4_RX_THR_EVENT_INT interrupt."
            },
            {
                "name": "CH5_RX_THR_EVENT_INT_CLR",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Set this bit to clear theCH5_RX_THR_EVENT_INT interrupt."
            },
            {
                "name": "CH6_RX_THR_EVENT_INT_CLR",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Set this bit to clear theCH6_RX_THR_EVENT_INT interrupt."
            },
            {
                "name": "CH7_RX_THR_EVENT_INT_CLR",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Set this bit to clear theCH7_RX_THR_EVENT_INT interrupt."
            },
            {
                "name": "TX_CH3_DMA_ACCESS_FAIL_INT_CLR",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Set this bit to clear the CH3_DMA_ACCESS_FAIL_INT interrupt."
            },
            {
                "name": "RX_CH7_DMA_ACCESS_FAIL_INT_CLR",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Set this bit to clear the CH7_DMA_ACCESS_FAIL_INT interrupt."
            }
        ]
    },
    "1343045760": {
        "name": "CH%sCARRIER_DUTY",
        "address": 1343045760,
        "size": 32,
        "access": "",
        "desc": "Channel %s duty cycle configuration register",
        "fields": [
            {
                "name": "CARRIER_LOW_CH",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "This register is used to configure carrier wave 's low level clock period for CHANNEL%s."
            },
            {
                "name": "CARRIER_HIGH_CH",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "This register is used to configure carrier wave 's high level clock period for CHANNEL%s."
            }
        ]
    },
    "1343045776": {
        "name": "CH%s_RX_CARRIER_RM",
        "address": 1343045776,
        "size": 32,
        "access": "",
        "desc": "Channel %s carrier remove register",
        "fields": [
            {
                "name": "CARRIER_LOW_THRES_CH",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "The low level period in a carrier modulation mode is (REG_RMT_REG_CARRIER_LOW_THRES_CH%s + 1) for channel %s."
            },
            {
                "name": "CARRIER_HIGH_THRES_CH",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "The high level period in a carrier modulation mode is (REG_RMT_REG_CARRIER_HIGH_THRES_CH%s + 1) for channel %s."
            }
        ]
    },
    "1343045792": {
        "name": "CH%s_TX_LIM",
        "address": 1343045792,
        "size": 32,
        "access": "",
        "desc": "Channel %s Tx event configuration register",
        "fields": [
            {
                "name": "TX_LIM_CH",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "This register is used to configure the maximum entries that CHANNEL%s can send out."
            },
            {
                "name": "TX_LOOP_NUM_CH",
                "bitOffset": 9,
                "bitWidth": 10,
                "desc": "This register is used to configure the maximum loop count when tx_conti_mode is valid."
            },
            {
                "name": "TX_LOOP_CNT_EN_CH",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "This register is the enabled bit for loop count."
            },
            {
                "name": "LOOP_COUNT_RESET_CH",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "This register is used to reset the loop count when tx_conti_mode is valid."
            },
            {
                "name": "LOOP_STOP_EN_CH",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "This bit is used to enable the loop send stop function after the loop counter counts to  loop number for CHANNEL%s."
            }
        ]
    },
    "1343045808": {
        "name": "CH%s_RX_LIM",
        "address": 1343045808,
        "size": 32,
        "access": "",
        "desc": "Channel %s Rx event configuration register",
        "fields": [
            {
                "name": "RX_LIM_CH4",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "This register is used to configure the maximum entries that CHANNEL%s can receive."
            }
        ]
    },
    "1343045824": {
        "name": "SYS_CONF",
        "address": 1343045824,
        "size": 32,
        "access": "",
        "desc": "RMT apb configuration register",
        "fields": [
            {
                "name": "APB_FIFO_MASK",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "1'h1: access memory directly.   1'h0: access memory by FIFO."
            },
            {
                "name": "MEM_CLK_FORCE_ON",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to enable the clock for RMT memory."
            },
            {
                "name": "MEM_FORCE_PD",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to power down RMT memory."
            },
            {
                "name": "MEM_FORCE_PU",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "1: Disable RMT memory light sleep power down function. 0: Power down RMT memory when RMT is in light sleep mode."
            },
            {
                "name": "SCLK_DIV_NUM",
                "bitOffset": 4,
                "bitWidth": 8,
                "desc": "the integral part of the fractional divisor"
            },
            {
                "name": "SCLK_DIV_A",
                "bitOffset": 12,
                "bitWidth": 6,
                "desc": "the numerator of the fractional part of the fractional divisor"
            },
            {
                "name": "SCLK_DIV_B",
                "bitOffset": 18,
                "bitWidth": 6,
                "desc": "the denominator of the fractional part of the fractional divisor"
            },
            {
                "name": "SCLK_SEL",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "choose the clock source of rmt_sclk. 1:CLK_80Mhz.2:CLK_8MHz.3:XTAL"
            },
            {
                "name": "SCLK_ACTIVE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "rmt_sclk switch"
            },
            {
                "name": "CLK_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "RMT register clock gate enable signal. 1: Power up the drive clock of registers. 0: Power down the drive clock of registers"
            }
        ]
    },
    "1343045828": {
        "name": "TX_SIM",
        "address": 1343045828,
        "size": 32,
        "access": "",
        "desc": "RMT TX synchronous register",
        "fields": [
            {
                "name": "CH0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to enable CHANNEL0 to start sending data synchronously with other enabled channels."
            },
            {
                "name": "CH1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to enable CHANNEL1 to start sending data synchronously with other enabled channels."
            },
            {
                "name": "CH2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to enable CHANNEL2 to start sending data synchronously with other enabled channels."
            },
            {
                "name": "CH3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to enable CHANNEL3 to start sending data synchronously with other enabled channels."
            },
            {
                "name": "EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "This register is used to enable multiple of channels to start sending data synchronously."
            }
        ]
    },
    "1343045832": {
        "name": "REF_CNT_RST",
        "address": 1343045832,
        "size": 32,
        "access": "",
        "desc": "RMT clock divider reset register",
        "fields": [
            {
                "name": "TX_REF_CNT_RST_CH0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "This register is used to reset the clock divider of CHANNEL0."
            },
            {
                "name": "TX_REF_CNT_RST_CH1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "This register is used to reset the clock divider of CHANNEL1."
            },
            {
                "name": "TX_REF_CNT_RST_CH2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "This register is used to reset the clock divider of CHANNEL2."
            },
            {
                "name": "TX_REF_CNT_RST_CH3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "This register is used to reset the clock divider of CHANNEL3."
            },
            {
                "name": "RX_REF_CNT_RST_CH4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "This register is used to reset the clock divider of CHANNEL4."
            },
            {
                "name": "RX_REF_CNT_RST_CH5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "This register is used to reset the clock divider of CHANNEL5."
            },
            {
                "name": "RX_REF_CNT_RST_CH6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "This register is used to reset the clock divider of CHANNEL6."
            },
            {
                "name": "RX_REF_CNT_RST_CH7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "This register is used to reset the clock divider of CHANNEL7."
            }
        ]
    },
    "1343045836": {
        "name": "DATE",
        "address": 1343045836,
        "size": 32,
        "access": "",
        "desc": "RMT version register",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "This is the version register."
            }
        ]
    },
    "1342775296": {
        "name": "M_MEM[%s]",
        "address": 1342775296,
        "size": 32,
        "access": "",
        "desc": "Represents M",
        "fields": []
    },
    "1342775808": {
        "name": "Z_MEM[%s]",
        "address": 1342775808,
        "size": 32,
        "access": "",
        "desc": "Represents Z",
        "fields": []
    },
    "1342776320": {
        "name": "Y_MEM[%s]",
        "address": 1342776320,
        "size": 32,
        "access": "",
        "desc": "Represents Y",
        "fields": []
    },
    "1342776832": {
        "name": "X_MEM[%s]",
        "address": 1342776832,
        "size": 32,
        "access": "",
        "desc": "Represents X",
        "fields": []
    },
    "1342777344": {
        "name": "M_PRIME",
        "address": 1342777344,
        "size": 32,
        "access": "",
        "desc": "Represents M\u2019",
        "fields": [
            {
                "name": "M_PRIME",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Represents M\u2019"
            }
        ]
    },
    "1342777348": {
        "name": "MODE",
        "address": 1342777348,
        "size": 32,
        "access": "",
        "desc": "Configures RSA length",
        "fields": [
            {
                "name": "MODE",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Configures the RSA length."
            }
        ]
    },
    "1342777352": {
        "name": "QUERY_CLEAN",
        "address": 1342777352,
        "size": 32,
        "access": "",
        "desc": "RSA clean register",
        "fields": [
            {
                "name": "QUERY_CLEAN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Represents whether or not the RSA memory completes initialization.\n\n0: Not complete\n\n1: Completed"
            }
        ]
    },
    "1342777356": {
        "name": "SET_START_MODEXP",
        "address": 1342777356,
        "size": 32,
        "access": "",
        "desc": "Starts modular exponentiation",
        "fields": [
            {
                "name": "SET_START_MODEXP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configure whether or not to start the modular exponentiation.\n\n0: No effect\n\n1: Start"
            }
        ]
    },
    "1342777360": {
        "name": "SET_START_MODMULT",
        "address": 1342777360,
        "size": 32,
        "access": "",
        "desc": "Starts modular multiplication",
        "fields": [
            {
                "name": "SET_START_MODMULT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configure whether or not to start the modular multiplication.\n\n0: No effect\n\n1: Start"
            }
        ]
    },
    "1342777364": {
        "name": "SET_START_MULT",
        "address": 1342777364,
        "size": 32,
        "access": "",
        "desc": "Starts multiplication",
        "fields": [
            {
                "name": "SET_START_MULT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configure whether or not to start the multiplication.\n\n0: No effect\n\n1: Start"
            }
        ]
    },
    "1342777368": {
        "name": "QUERY_IDLE",
        "address": 1342777368,
        "size": 32,
        "access": "",
        "desc": "Represents the RSA status",
        "fields": [
            {
                "name": "QUERY_IDLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Represents the RSA status.\n\n0: Busy\n\n1: Idle"
            }
        ]
    },
    "1342777372": {
        "name": "INT_CLR",
        "address": 1342777372,
        "size": 32,
        "access": "",
        "desc": "Clears RSA interrupt",
        "fields": [
            {
                "name": "CLEAR_INTERRUPT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Write 1 to clear the RSA interrupt."
            }
        ]
    },
    "1342777376": {
        "name": "CONSTANT_TIME",
        "address": 1342777376,
        "size": 32,
        "access": "",
        "desc": "Configures the constant_time option",
        "fields": [
            {
                "name": "CONSTANT_TIME",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configures the constant_time option. \n\n0: Acceleration\n\n1: No acceleration (default)"
            }
        ]
    },
    "1342777380": {
        "name": "SEARCH_ENABLE",
        "address": 1342777380,
        "size": 32,
        "access": "",
        "desc": "Configures the search option",
        "fields": [
            {
                "name": "SEARCH_ENABLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configure the search option. \n\n0: No acceleration (default)\n\n1: Acceleration\n\nThis option should be used together with RSA_SEARCH_POS."
            }
        ]
    },
    "1342777384": {
        "name": "SEARCH_POS",
        "address": 1342777384,
        "size": 32,
        "access": "",
        "desc": "Configures the search position",
        "fields": [
            {
                "name": "SEARCH_POS",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Configures the starting address to start search. This field should be used together with RSA_SEARCH_ENABLE. The field is only valid when RSA_SEARCH_ENABLE is high."
            }
        ]
    },
    "1342777388": {
        "name": "INT_ENA",
        "address": 1342777388,
        "size": 32,
        "access": "",
        "desc": "Enables the RSA interrupt",
        "fields": [
            {
                "name": "INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Write 1 to enable the RSA interrupt."
            }
        ]
    },
    "1342777392": {
        "name": "DATE",
        "address": 1342777392,
        "size": 32,
        "access": "",
        "desc": "Version control register",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 30,
                "desc": "Version control register."
            }
        ]
    },
    "1343385600": {
        "name": "READER1_CTRL",
        "address": 1343385600,
        "size": 32,
        "access": "",
        "desc": "Control the read operation of ADC1.",
        "fields": [
            {
                "name": "SAR1_CLK_DIV",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Clock divider."
            },
            {
                "name": "SAR1_CLK_GATED",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "N/A"
            },
            {
                "name": "SAR1_SAMPLE_NUM",
                "bitOffset": 19,
                "bitWidth": 8,
                "desc": "N/A"
            },
            {
                "name": "SAR1_DATA_INV",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Invert SAR ADC1 data."
            },
            {
                "name": "SAR1_INT_EN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Enable saradc1 to send out interrupt."
            },
            {
                "name": "SAR1_EN_PAD_FORCE_ENABLE",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Force enable adc en_pad to analog circuit 2'b11: force enable ."
            }
        ]
    },
    "1343385604": {
        "name": "READER1_STATUS",
        "address": 1343385604,
        "size": 32,
        "access": "",
        "desc": "N/A",
        "fields": [
            {
                "name": "SAR1_READER_STATUS",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "N/A"
            }
        ]
    },
    "1343385608": {
        "name": "MEAS1_CTRL1",
        "address": 1343385608,
        "size": 32,
        "access": "",
        "desc": "N/A",
        "fields": [
            {
                "name": "FORCE_XPD_AMP",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "N/A"
            },
            {
                "name": "AMP_RST_FB_FORCE",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "N/A"
            },
            {
                "name": "AMP_SHORT_REF_FORCE",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "N/A"
            },
            {
                "name": "AMP_SHORT_REF_GND_FORCE",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "N/A"
            }
        ]
    },
    "1343385612": {
        "name": "MEAS1_CTRL2",
        "address": 1343385612,
        "size": 32,
        "access": "",
        "desc": "ADC1 configuration registers.",
        "fields": [
            {
                "name": "MEAS1_DATA_SAR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "SAR ADC1 data."
            },
            {
                "name": "MEAS1_DONE_SAR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SAR ADC1 conversion done indication."
            },
            {
                "name": "MEAS1_START_SAR",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "SAR ADC1 controller (in RTC) starts conversion."
            },
            {
                "name": "MEAS1_START_FORCE",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "1: SAR ADC1 controller (in RTC) is started by SW."
            },
            {
                "name": "SAR1_EN_PAD",
                "bitOffset": 19,
                "bitWidth": 12,
                "desc": "SAR ADC1 pad enable bitmap."
            },
            {
                "name": "SAR1_EN_PAD_FORCE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "1: SAR ADC1 pad enable bitmap is controlled by SW."
            }
        ]
    },
    "1343385616": {
        "name": "MEAS1_MUX",
        "address": 1343385616,
        "size": 32,
        "access": "",
        "desc": "SAR ADC1 MUX register.",
        "fields": [
            {
                "name": "SAR1_DIG_FORCE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "1: SAR ADC1 controlled by DIG ADC1 CTRL."
            }
        ]
    },
    "1343385620": {
        "name": "ATTEN1",
        "address": 1343385620,
        "size": 32,
        "access": "",
        "desc": "ADC1 attenuation registers.",
        "fields": [
            {
                "name": "SAR1_ATTEN",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "2-bit attenuation for each pad."
            }
        ]
    },
    "1343385624": {
        "name": "AMP_CTRL1",
        "address": 1343385624,
        "size": 32,
        "access": "",
        "desc": "N/A",
        "fields": [
            {
                "name": "SAR_AMP_WAIT1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "N/A"
            },
            {
                "name": "SAR_AMP_WAIT2",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "N/A"
            }
        ]
    },
    "1343385628": {
        "name": "AMP_CTRL2",
        "address": 1343385628,
        "size": 32,
        "access": "",
        "desc": "N/A",
        "fields": [
            {
                "name": "SAR1_DAC_XPD_FSM_IDLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "N/A"
            },
            {
                "name": "XPD_SAR_AMP_FSM_IDLE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "N/A"
            },
            {
                "name": "AMP_RST_FB_FSM_IDLE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "N/A"
            },
            {
                "name": "AMP_SHORT_REF_FSM_IDLE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "N/A"
            },
            {
                "name": "AMP_SHORT_REF_GND_FSM_IDLE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "N/A"
            },
            {
                "name": "XPD_SAR_FSM_IDLE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "N/A"
            },
            {
                "name": "SAR_RSTB_FSM_IDLE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "N/A"
            },
            {
                "name": "SAR_AMP_WAIT3",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "N/A"
            }
        ]
    },
    "1343385632": {
        "name": "AMP_CTRL3",
        "address": 1343385632,
        "size": 32,
        "access": "",
        "desc": "N/A",
        "fields": [
            {
                "name": "SAR1_DAC_XPD_FSM",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "N/A"
            },
            {
                "name": "XPD_SAR_AMP_FSM",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "N/A"
            },
            {
                "name": "AMP_RST_FB_FSM",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "N/A"
            },
            {
                "name": "AMP_SHORT_REF_FSM",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "N/A"
            },
            {
                "name": "AMP_SHORT_REF_GND_FSM",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "N/A"
            },
            {
                "name": "XPD_SAR_FSM",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "N/A"
            },
            {
                "name": "SAR_RSTB_FSM",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "N/A"
            }
        ]
    },
    "1343385636": {
        "name": "READER2_CTRL",
        "address": 1343385636,
        "size": 32,
        "access": "",
        "desc": "Control the read operation of ADC2.",
        "fields": [
            {
                "name": "SAR2_CLK_DIV",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Clock divider."
            },
            {
                "name": "SAR2_WAIT_ARB_CYCLE",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Wait arbit stable after sar_done."
            },
            {
                "name": "SAR2_CLK_GATED",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "N/A"
            },
            {
                "name": "SAR2_SAMPLE_NUM",
                "bitOffset": 19,
                "bitWidth": 8,
                "desc": "N/A"
            },
            {
                "name": "SAR2_EN_PAD_FORCE_ENABLE",
                "bitOffset": 27,
                "bitWidth": 2,
                "desc": "Force enable adc en_pad to analog circuit 2'b11: force enable ."
            },
            {
                "name": "SAR2_DATA_INV",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Invert SAR ADC2 data."
            },
            {
                "name": "SAR2_INT_EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Enable saradc2 to send out interrupt."
            }
        ]
    },
    "1343385640": {
        "name": "READER2_STATUS",
        "address": 1343385640,
        "size": 32,
        "access": "",
        "desc": "N/A",
        "fields": [
            {
                "name": "SAR2_READER_STATUS",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "N/A"
            }
        ]
    },
    "1343385644": {
        "name": "MEAS2_CTRL1",
        "address": 1343385644,
        "size": 32,
        "access": "",
        "desc": "ADC2 configuration registers.",
        "fields": [
            {
                "name": "SAR2_CNTL_STATE",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "saradc2_cntl_fsm."
            },
            {
                "name": "SAR2_PWDET_CAL_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "RTC control pwdet enable."
            },
            {
                "name": "SAR2_PKDET_CAL_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "RTC control pkdet enable."
            },
            {
                "name": "SAR2_EN_TEST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "SAR2_EN_TEST."
            },
            {
                "name": "SAR2_RSTB_FORCE",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "N/A"
            },
            {
                "name": "SAR2_STANDBY_WAIT",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "N/A"
            },
            {
                "name": "SAR2_RSTB_WAIT",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "N/A"
            },
            {
                "name": "SAR2_XPD_WAIT",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "N/A"
            }
        ]
    },
    "1343385648": {
        "name": "MEAS2_CTRL2",
        "address": 1343385648,
        "size": 32,
        "access": "",
        "desc": "ADC2 configuration registers.",
        "fields": [
            {
                "name": "MEAS2_DATA_SAR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "SAR ADC2 data."
            },
            {
                "name": "MEAS2_DONE_SAR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SAR ADC2 conversion done indication."
            },
            {
                "name": "MEAS2_START_SAR",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "SAR ADC2 controller (in RTC) starts conversion."
            },
            {
                "name": "MEAS2_START_FORCE",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "1: SAR ADC2 controller (in RTC) is started by SW."
            },
            {
                "name": "SAR2_EN_PAD",
                "bitOffset": 19,
                "bitWidth": 12,
                "desc": "SAR ADC2 pad enable bitmap."
            },
            {
                "name": "SAR2_EN_PAD_FORCE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "1: SAR ADC2 pad enable bitmap is controlled by SW."
            }
        ]
    },
    "1343385652": {
        "name": "MEAS2_MUX",
        "address": 1343385652,
        "size": 32,
        "access": "",
        "desc": "SAR ADC2 MUX register.",
        "fields": [
            {
                "name": "SAR2_PWDET_CCT",
                "bitOffset": 28,
                "bitWidth": 3,
                "desc": "SAR2_PWDET_CCT."
            },
            {
                "name": "SAR2_RTC_FORCE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "In sleep, force to use rtc to control ADC."
            }
        ]
    },
    "1343385656": {
        "name": "ATTEN2",
        "address": 1343385656,
        "size": 32,
        "access": "",
        "desc": "ADC1 attenuation registers.",
        "fields": [
            {
                "name": "SAR2_ATTEN",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "2-bit attenuation for each pad."
            }
        ]
    },
    "1343385660": {
        "name": "FORCE_WPD_SAR",
        "address": 1343385660,
        "size": 32,
        "access": "",
        "desc": "In sleep, force to use rtc to control ADC",
        "fields": [
            {
                "name": "FORCE_XPD_SAR1",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "2'b11:software control, force on. 2'b10:software control, force off. 2'b0x:hardware control."
            },
            {
                "name": "FORCE_XPD_SAR2",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "2'b11:software control, force on. 2'b10:software control, force off. 2'b0x:hardware control."
            }
        ]
    },
    "1343385664": {
        "name": "MEAS_STATUS",
        "address": 1343385664,
        "size": 32,
        "access": "",
        "desc": "N/A",
        "fields": [
            {
                "name": "SARADC_MEAS_STATUS",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "N/A"
            }
        ]
    },
    "1343385668": {
        "name": "REG_CLKEN",
        "address": 1343385668,
        "size": 32,
        "access": "",
        "desc": "N/A",
        "fields": [
            {
                "name": "CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "N/A"
            }
        ]
    },
    "1343385672": {
        "name": "COCPU_INT_RAW",
        "address": 1343385672,
        "size": 32,
        "access": "",
        "desc": "Interrupt raw registers.",
        "fields": [
            {
                "name": "COCPU_SARADC1_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ADC1 Conversion is done, int raw."
            },
            {
                "name": "COCPU_SARADC2_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ADC2 Conversion is done, int raw."
            },
            {
                "name": "COCPU_SARADC1_ERROR_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "An errro occurs from ADC1, int raw."
            },
            {
                "name": "COCPU_SARADC2_ERROR_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "An errro occurs from ADC2, int raw."
            },
            {
                "name": "COCPU_SARADC1_WAKE_INT_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "A wakeup event is triggered from ADC1, int raw."
            },
            {
                "name": "COCPU_SARADC2_WAKE_INT_RAW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "A wakeup event is triggered from ADC2, int raw."
            }
        ]
    },
    "1343385676": {
        "name": "INT_ENA",
        "address": 1343385676,
        "size": 32,
        "access": "",
        "desc": "Interrupt enable registers.",
        "fields": [
            {
                "name": "COCPU_SARADC1_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ADC1 Conversion is done, int enable."
            },
            {
                "name": "COCPU_SARADC2_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ADC2 Conversion is done, int enable."
            },
            {
                "name": "COCPU_SARADC1_ERROR_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "An errro occurs from ADC1, int enable."
            },
            {
                "name": "COCPU_SARADC2_ERROR_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "An errro occurs from ADC2, int enable."
            },
            {
                "name": "COCPU_SARADC1_WAKE_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "A wakeup event is triggered from ADC1, int enable."
            },
            {
                "name": "COCPU_SARADC2_WAKE_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "A wakeup event is triggered from ADC2, int enable."
            }
        ]
    },
    "1343385680": {
        "name": "INT_ST",
        "address": 1343385680,
        "size": 32,
        "access": "",
        "desc": "Interrupt status registers.",
        "fields": [
            {
                "name": "COCPU_SARADC1_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ADC1 Conversion is done, int status."
            },
            {
                "name": "COCPU_SARADC2_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ADC2 Conversion is done, int status."
            },
            {
                "name": "COCPU_SARADC1_ERROR_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "An errro occurs from ADC1, int status."
            },
            {
                "name": "COCPU_SARADC2_ERROR_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "An errro occurs from ADC2, int status."
            },
            {
                "name": "COCPU_SARADC1_WAKE_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "A wakeup event is triggered from ADC1, int status."
            },
            {
                "name": "COCPU_SARADC2_WAKE_INT_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "A wakeup event is triggered from ADC2, int status."
            }
        ]
    },
    "1343385684": {
        "name": "INT_CLR",
        "address": 1343385684,
        "size": 32,
        "access": "",
        "desc": "Interrupt clear registers.",
        "fields": [
            {
                "name": "COCPU_SARADC1_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ADC1 Conversion is done, int clear."
            },
            {
                "name": "COCPU_SARADC2_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ADC2 Conversion is done, int clear."
            },
            {
                "name": "COCPU_SARADC1_ERROR_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "An errro occurs from ADC1, int clear."
            },
            {
                "name": "COCPU_SARADC2_ERROR_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "An errro occurs from ADC2, int clear."
            },
            {
                "name": "COCPU_SARADC1_WAKE_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "A wakeup event is triggered from ADC1, int clear."
            },
            {
                "name": "COCPU_SARADC2_WAKE_INT_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "A wakeup event is triggered from ADC2, int clear."
            }
        ]
    },
    "1343385688": {
        "name": "INT_ENA_W1TS",
        "address": 1343385688,
        "size": 32,
        "access": "",
        "desc": "Interrupt enable assert registers.",
        "fields": [
            {
                "name": "COCPU_SARADC1_INT_ENA_W1TS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ADC1 Conversion is done, write 1 to assert int enable."
            },
            {
                "name": "COCPU_SARADC2_INT_ENA_W1TS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ADC2 Conversion is done, write 1 to assert int enable."
            },
            {
                "name": "COCPU_SARADC1_ERROR_INT_ENA_W1TS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "An errro occurs from ADC1, write 1 to assert int enable."
            },
            {
                "name": "COCPU_SARADC2_ERROR_INT_ENA_W1TS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "An errro occurs from ADC2, write 1 to assert int enable."
            },
            {
                "name": "COCPU_SARADC1_WAKE_INT_ENA_W1TS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "A wakeup event is triggered from ADC1, write 1 to assert int enable."
            },
            {
                "name": "COCPU_SARADC2_WAKE_INT_ENA_W1TS",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "A wakeup event is triggered from ADC2, write 1 to assert int enable."
            }
        ]
    },
    "1343385692": {
        "name": "INT_ENA_W1TC",
        "address": 1343385692,
        "size": 32,
        "access": "",
        "desc": "Interrupt enable deassert registers.",
        "fields": [
            {
                "name": "COCPU_SARADC1_INT_ENA_W1TC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ADC1 Conversion is done, write 1 to deassert int enable."
            },
            {
                "name": "COCPU_SARADC2_INT_ENA_W1TC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ADC2 Conversion is done, write 1 to deassert int enable."
            },
            {
                "name": "COCPU_SARADC1_ERROR_INT_ENA_W1TC",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "An errro occurs from ADC1, write 1 to deassert int enable."
            },
            {
                "name": "COCPU_SARADC2_ERROR_INT_ENA_W1TC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "An errro occurs from ADC2, write 1 to deassert int enable."
            },
            {
                "name": "COCPU_SARADC1_WAKE_INT_ENA_W1TC",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "A wakeup event is triggered from ADC1, write 1 to deassert int enable."
            },
            {
                "name": "COCPU_SARADC2_WAKE_INT_ENA_W1TC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "A wakeup event is triggered from ADC2, write 1 to deassert int enable."
            }
        ]
    },
    "1343385696": {
        "name": "WAKEUP1",
        "address": 1343385696,
        "size": 32,
        "access": "",
        "desc": "ADC1 wakeup configuration registers.",
        "fields": [
            {
                "name": "SAR1_WAKEUP_TH_LOW",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Lower threshold."
            },
            {
                "name": "SAR1_WAKEUP_TH_HIGH",
                "bitOffset": 14,
                "bitWidth": 12,
                "desc": "Upper threshold."
            },
            {
                "name": "SAR1_WAKEUP_OVER_UPPER_TH",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Indicates that this wakeup event arose from exceeding upper threshold."
            },
            {
                "name": "SAR1_WAKEUP_EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Wakeup function enable."
            },
            {
                "name": "SAR1_WAKEUP_MODE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "0:absolute value comparison mode. 1: relative value comparison mode."
            }
        ]
    },
    "1343385700": {
        "name": "WAKEUP2",
        "address": 1343385700,
        "size": 32,
        "access": "",
        "desc": "ADC2 wakeup configuration registers.",
        "fields": [
            {
                "name": "SAR2_WAKEUP_TH_LOW",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Lower threshold."
            },
            {
                "name": "SAR2_WAKEUP_TH_HIGH",
                "bitOffset": 14,
                "bitWidth": 12,
                "desc": "Upper threshold."
            },
            {
                "name": "SAR2_WAKEUP_OVER_UPPER_TH",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Indicates that this wakeup event arose from exceeding upper threshold."
            },
            {
                "name": "SAR2_WAKEUP_EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Wakeup function enable."
            },
            {
                "name": "SAR2_WAKEUP_MODE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "0:absolute value comparison mode. 1: relative value comparison mode."
            }
        ]
    },
    "1343385704": {
        "name": "WAKEUP_SEL",
        "address": 1343385704,
        "size": 32,
        "access": "",
        "desc": "Wakeup source select register.",
        "fields": [
            {
                "name": "SAR_WAKEUP_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "0: ADC1. 1: ADC2."
            }
        ]
    },
    "1343385708": {
        "name": "SAR1_HW_WAKEUP",
        "address": 1343385708,
        "size": 32,
        "access": "",
        "desc": "Hardware automatic sampling registers for wakeup function.",
        "fields": [
            {
                "name": "ADC1_HW_READ_EN_I",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Enable hardware automatic sampling."
            },
            {
                "name": "ADC1_HW_READ_RATE_I",
                "bitOffset": 1,
                "bitWidth": 16,
                "desc": "Hardware automatic sampling rate."
            }
        ]
    },
    "1343385712": {
        "name": "SAR2_HW_WAKEUP",
        "address": 1343385712,
        "size": 32,
        "access": "",
        "desc": "Hardware automatic sampling registers for wakeup function.",
        "fields": [
            {
                "name": "ADC2_HW_READ_EN_I",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Enable hardware automatic sampling."
            },
            {
                "name": "ADC2_HW_READ_RATE_I",
                "bitOffset": 1,
                "bitWidth": 16,
                "desc": "Hardware automatic sampling rate."
            }
        ]
    },
    "1343385716": {
        "name": "RND_ECO_LOW",
        "address": 1343385716,
        "size": 32,
        "access": "",
        "desc": "N/A",
        "fields": [
            {
                "name": "RND_ECO_LOW",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "N/A"
            }
        ]
    },
    "1343385720": {
        "name": "RND_ECO_HIGH",
        "address": 1343385720,
        "size": 32,
        "access": "",
        "desc": "N/A",
        "fields": [
            {
                "name": "RND_ECO_HIGH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "N/A"
            }
        ]
    },
    "1343385724": {
        "name": "RND_ECO_CS",
        "address": 1343385724,
        "size": 32,
        "access": "",
        "desc": "N/A",
        "fields": [
            {
                "name": "RND_ECO_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "N/A"
            },
            {
                "name": "RND_ECO_RESULT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "N/A"
            }
        ]
    },
    "1343299584": {
        "name": "TAR0_LOW",
        "address": 1343299584,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "MAIN_TIMER_TAR_LOW0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343299588": {
        "name": "TAR0_HIGH",
        "address": 1343299588,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "MAIN_TIMER_TAR_HIGH0",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "need_des"
            },
            {
                "name": "MAIN_TIMER_TAR_EN0",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343299592": {
        "name": "TAR1_LOW",
        "address": 1343299592,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "MAIN_TIMER_TAR_LOW1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343299596": {
        "name": "TAR1_HIGH",
        "address": 1343299596,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "MAIN_TIMER_TAR_HIGH1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "need_des"
            },
            {
                "name": "MAIN_TIMER_TAR_EN1",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343299600": {
        "name": "UPDATE",
        "address": 1343299600,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "MAIN_TIMER_UPDATE",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "MAIN_TIMER_XTAL_OFF",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "MAIN_TIMER_SYS_STALL",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "MAIN_TIMER_SYS_RST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343299604": {
        "name": "MAIN_BUF0_LOW",
        "address": 1343299604,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "MAIN_TIMER_BUF0_LOW",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343299608": {
        "name": "MAIN_BUF0_HIGH",
        "address": 1343299608,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "MAIN_TIMER_BUF0_HIGH",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "need_des"
            }
        ]
    },
    "1343299612": {
        "name": "MAIN_BUF1_LOW",
        "address": 1343299612,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "MAIN_TIMER_BUF1_LOW",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343299616": {
        "name": "MAIN_BUF1_HIGH",
        "address": 1343299616,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "MAIN_TIMER_BUF1_HIGH",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "need_des"
            }
        ]
    },
    "1343299620": {
        "name": "MAIN_OVERFLOW",
        "address": 1343299620,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "MAIN_TIMER_ALARM_LOAD",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343299624": {
        "name": "INT_RAW",
        "address": 1343299624,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "OVERFLOW_RAW",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SOC_WAKEUP_INT_RAW",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343299628": {
        "name": "INT_ST",
        "address": 1343299628,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "OVERFLOW_ST",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SOC_WAKEUP_INT_ST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343299632": {
        "name": "INT_ENA",
        "address": 1343299632,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "OVERFLOW_ENA",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SOC_WAKEUP_INT_ENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343299636": {
        "name": "INT_CLR",
        "address": 1343299636,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "OVERFLOW_CLR",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SOC_WAKEUP_INT_CLR",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343299640": {
        "name": "LP_INT_RAW",
        "address": 1343299640,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "MAIN_TIMER_OVERFLOW_LP_INT_RAW",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "MAIN_TIMER_LP_INT_RAW",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343299644": {
        "name": "LP_INT_ST",
        "address": 1343299644,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "MAIN_TIMER_OVERFLOW_LP_INT_ST",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "MAIN_TIMER_LP_INT_ST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343299648": {
        "name": "LP_INT_ENA",
        "address": 1343299648,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "MAIN_TIMER_OVERFLOW_LP_INT_ENA",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "MAIN_TIMER_LP_INT_ENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343299652": {
        "name": "LP_INT_CLR",
        "address": 1343299652,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "MAIN_TIMER_OVERFLOW_LP_INT_CLR",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "MAIN_TIMER_LP_INT_CLR",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343300604": {
        "name": "DATE",
        "address": 1343300604,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 31,
                "desc": "need_des"
            },
            {
                "name": "CLK_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343389696": {
        "name": "INT_RAW",
        "address": 1343389696,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "SCAN_DONE_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "DONE_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "ACTIVE_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "INACTIVE_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "TIMEOUT_INT_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "APPROACH_LOOP_DONE_INT_RAW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343389700": {
        "name": "INT_ST",
        "address": 1343389700,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "SCAN_DONE_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "DONE_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "ACTIVE_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "INACTIVE_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "TIMEOUT_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "APPROACH_LOOP_DONE_INT_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343389704": {
        "name": "INT_ENA",
        "address": 1343389704,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "SCAN_DONE_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "DONE_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "ACTIVE_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "INACTIVE_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "TIMEOUT_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "APPROACH_LOOP_DONE_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343389708": {
        "name": "INT_CLR",
        "address": 1343389708,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "SCAN_DONE_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "DONE_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "ACTIVE_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "INACTIVE_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "TIMEOUT_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "APPROACH_LOOP_DONE_INT_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343389712": {
        "name": "CHN_STATUS",
        "address": 1343389712,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "PAD_ACTIVE",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "need_des"
            },
            {
                "name": "MEAS_DONE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SCAN_CURR",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "need_des"
            }
        ]
    },
    "1343389716": {
        "name": "STATUS_0",
        "address": 1343389716,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "PAD0_DATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "need_des"
            },
            {
                "name": "PAD0_DEBOUNCE_CNT",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "PAD0_NEG_NOISE_CNT",
                "bitOffset": 19,
                "bitWidth": 4,
                "desc": "need_des"
            }
        ]
    },
    "1343389720": {
        "name": "STATUS_1",
        "address": 1343389720,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "PAD1_DATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "need_des"
            },
            {
                "name": "PAD1_DEBOUNCE_CNT",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "PAD1_NEG_NOISE_CNT",
                "bitOffset": 19,
                "bitWidth": 4,
                "desc": "need_des"
            }
        ]
    },
    "1343389724": {
        "name": "STATUS_2",
        "address": 1343389724,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "PAD2_DATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "need_des"
            },
            {
                "name": "PAD2_DEBOUNCE_CNT",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "PAD2_NEG_NOISE_CNT",
                "bitOffset": 19,
                "bitWidth": 4,
                "desc": "need_des"
            }
        ]
    },
    "1343389728": {
        "name": "STATUS_3",
        "address": 1343389728,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "PAD3_DATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "need_des"
            },
            {
                "name": "PAD3_DEBOUNCE_CNT",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "PAD3_NEG_NOISE_CNT",
                "bitOffset": 19,
                "bitWidth": 4,
                "desc": "need_des"
            }
        ]
    },
    "1343389732": {
        "name": "STATUS_4",
        "address": 1343389732,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "PAD4_DATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "need_des"
            },
            {
                "name": "PAD4_DEBOUNCE_CNT",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "PAD4_NEG_NOISE_CNT",
                "bitOffset": 19,
                "bitWidth": 4,
                "desc": "need_des"
            }
        ]
    },
    "1343389736": {
        "name": "STATUS_5",
        "address": 1343389736,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "PAD5_DATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "need_des"
            },
            {
                "name": "PAD5_DEBOUNCE_CNT",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "PAD5_NEG_NOISE_CNT",
                "bitOffset": 19,
                "bitWidth": 4,
                "desc": "need_des"
            }
        ]
    },
    "1343389740": {
        "name": "STATUS_6",
        "address": 1343389740,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "PAD6_DATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "need_des"
            },
            {
                "name": "PAD6_DEBOUNCE_CNT",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "PAD6_NEG_NOISE_CNT",
                "bitOffset": 19,
                "bitWidth": 4,
                "desc": "need_des"
            }
        ]
    },
    "1343389744": {
        "name": "STATUS_7",
        "address": 1343389744,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "PAD7_DATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "need_des"
            },
            {
                "name": "PAD7_DEBOUNCE_CNT",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "PAD7_NEG_NOISE_CNT",
                "bitOffset": 19,
                "bitWidth": 4,
                "desc": "need_des"
            }
        ]
    },
    "1343389748": {
        "name": "STATUS_8",
        "address": 1343389748,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "PAD8_DATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "need_des"
            },
            {
                "name": "PAD8_DEBOUNCE_CNT",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "PAD8_NEG_NOISE_CNT",
                "bitOffset": 19,
                "bitWidth": 4,
                "desc": "need_des"
            }
        ]
    },
    "1343389752": {
        "name": "STATUS_9",
        "address": 1343389752,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "PAD9_DATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "need_des"
            },
            {
                "name": "PAD9_DEBOUNCE_CNT",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "PAD9_NEG_NOISE_CNT",
                "bitOffset": 19,
                "bitWidth": 4,
                "desc": "need_des"
            }
        ]
    },
    "1343389756": {
        "name": "STATUS_10",
        "address": 1343389756,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "PAD10_DATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "need_des"
            },
            {
                "name": "PAD10_DEBOUNCE_CNT",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "PAD10_NEG_NOISE_CNT",
                "bitOffset": 19,
                "bitWidth": 4,
                "desc": "need_des"
            }
        ]
    },
    "1343389760": {
        "name": "STATUS_11",
        "address": 1343389760,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "PAD11_DATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "need_des"
            },
            {
                "name": "PAD11_DEBOUNCE_CNT",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "PAD11_NEG_NOISE_CNT",
                "bitOffset": 19,
                "bitWidth": 4,
                "desc": "need_des"
            }
        ]
    },
    "1343389764": {
        "name": "STATUS_12",
        "address": 1343389764,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "PAD12_DATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "need_des"
            },
            {
                "name": "PAD12_DEBOUNCE_CNT",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "PAD12_NEG_NOISE_CNT",
                "bitOffset": 19,
                "bitWidth": 4,
                "desc": "need_des"
            }
        ]
    },
    "1343389768": {
        "name": "STATUS_13",
        "address": 1343389768,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "PAD13_DATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "need_des"
            },
            {
                "name": "PAD13_DEBOUNCE_CNT",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "PAD13_NEG_NOISE_CNT",
                "bitOffset": 19,
                "bitWidth": 4,
                "desc": "need_des"
            }
        ]
    },
    "1343389772": {
        "name": "STATUS_14",
        "address": 1343389772,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "PAD14_DATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "need_des"
            },
            {
                "name": "PAD14_DEBOUNCE_CNT",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "PAD14_NEG_NOISE_CNT",
                "bitOffset": 19,
                "bitWidth": 4,
                "desc": "need_des"
            }
        ]
    },
    "1343389776": {
        "name": "STATUS_15",
        "address": 1343389776,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "SLP_DATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "need_des"
            },
            {
                "name": "SLP_DEBOUNCE_CNT",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "SLP_NEG_NOISE_CNT",
                "bitOffset": 19,
                "bitWidth": 4,
                "desc": "need_des"
            }
        ]
    },
    "1343389780": {
        "name": "STATUS_16",
        "address": 1343389780,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "APPROACH_PAD2_CNT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "need_des"
            },
            {
                "name": "APPROACH_PAD1_CNT",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "need_des"
            },
            {
                "name": "APPROACH_PAD0_CNT",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "need_des"
            },
            {
                "name": "SLP_APPROACH_CNT",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "need_des"
            }
        ]
    },
    "1343389784": {
        "name": "STATUS_17",
        "address": 1343389784,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "DCAP_LPF",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Reserved"
            },
            {
                "name": "DRES_LPF",
                "bitOffset": 7,
                "bitWidth": 2,
                "desc": "need_des"
            },
            {
                "name": "DRV_LS",
                "bitOffset": 9,
                "bitWidth": 4,
                "desc": "need_des"
            },
            {
                "name": "DRV_HS",
                "bitOffset": 13,
                "bitWidth": 5,
                "desc": "need_des"
            },
            {
                "name": "DBIAS",
                "bitOffset": 18,
                "bitWidth": 5,
                "desc": "need_des"
            },
            {
                "name": "RTC_FREQ_SCAN_CNT",
                "bitOffset": 23,
                "bitWidth": 2,
                "desc": "need_des"
            }
        ]
    },
    "1343389788": {
        "name": "CHN_TMP_STATUS",
        "address": 1343389788,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "PAD_INACTIVE_STATUS",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "need_des"
            },
            {
                "name": "PAD_ACTIVE_STATUS",
                "bitOffset": 15,
                "bitWidth": 15,
                "desc": "need_des"
            }
        ]
    },
    "1343389952": {
        "name": "DATE",
        "address": 1343389952,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "RTC_DATE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "need_des"
            },
            {
                "name": "RTC_CLK_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343315968": {
        "name": "CONFIG0",
        "address": 1343315968,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "WDT_CHIP_RESET_WIDTH",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "need_des"
            },
            {
                "name": "WDT_CHIP_RESET_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "WDT_PAUSE_IN_SLP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "WDT_APPCPU_RESET_EN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "WDT_PROCPU_RESET_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "WDT_FLASHBOOT_MOD_EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "WDT_SYS_RESET_LENGTH",
                "bitOffset": 13,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "WDT_CPU_RESET_LENGTH",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "WDT_STG3",
                "bitOffset": 19,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "WDT_STG2",
                "bitOffset": 22,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "WDT_STG1",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "WDT_STG0",
                "bitOffset": 28,
                "bitWidth": 3,
                "desc": "need_des"
            },
            {
                "name": "WDT_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343315972": {
        "name": "CONFIG1",
        "address": 1343315972,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "WDT_STG0_HOLD",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343315976": {
        "name": "CONFIG2",
        "address": 1343315976,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "WDT_STG1_HOLD",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343315980": {
        "name": "CONFIG3",
        "address": 1343315980,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "WDT_STG2_HOLD",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343315984": {
        "name": "CONFIG4",
        "address": 1343315984,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "WDT_STG3_HOLD",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343315988": {
        "name": "FEED",
        "address": 1343315988,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "FEED",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343315992": {
        "name": "WPROTECT",
        "address": 1343315992,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "WDT_WKEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343315996": {
        "name": "SWD_CONFIG",
        "address": 1343315996,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "SWD_RESET_FLAG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SWD_AUTO_FEED_EN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SWD_RST_FLAG_CLR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SWD_SIGNAL_WIDTH",
                "bitOffset": 20,
                "bitWidth": 10,
                "desc": "need_des"
            },
            {
                "name": "SWD_DISABLE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "SWD_FEED",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343316000": {
        "name": "SWD_WPROTECT",
        "address": 1343316000,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "SWD_WKEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "need_des"
            }
        ]
    },
    "1343316004": {
        "name": "INT_RAW",
        "address": 1343316004,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "SUPER_WDT_INT_RAW",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_WDT_INT_RAW",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343316008": {
        "name": "INT_ST",
        "address": 1343316008,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "SUPER_WDT_INT_ST",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_WDT_INT_ST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343316012": {
        "name": "INT_ENA",
        "address": 1343316012,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "SUPER_WDT_INT_ENA",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_WDT_INT_ENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343316016": {
        "name": "INT_CLR",
        "address": 1343316016,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "SUPER_WDT_INT_CLR",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "need_des"
            },
            {
                "name": "LP_WDT_INT_CLR",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1343316988": {
        "name": "DATE",
        "address": 1343316988,
        "size": 32,
        "access": "",
        "desc": "need_des",
        "fields": [
            {
                "name": "LP_WDT_DATE",
                "bitOffset": 0,
                "bitWidth": 31,
                "desc": "need_des"
            },
            {
                "name": "CLK_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "need_des"
            }
        ]
    },
    "1342713856": {
        "name": "CTRL",
        "address": 1342713856,
        "size": 32,
        "access": "",
        "desc": "Control register",
        "fields": [
            {
                "name": "CONTROLLER_RESET",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "To reset controller, firmware should set this bit. This bit is auto-cleared after two AHB and two sdhost_cclk_in clock cycles."
            },
            {
                "name": "FIFO_RESET",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "To reset FIFO, firmware should set bit to 1. This bit is auto-cleared after completion of reset operation.\nNote: FIFO pointers will be out of reset after 2 cycles of system clocks in addition to synchronization delay (2 cycles of card clock), after the fifo_reset is cleared."
            },
            {
                "name": "DMA_RESET",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "To reset DMA interface, firmware should set bit to 1. This bit is auto-cleared after two AHB clocks."
            },
            {
                "name": "INT_ENABLE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Global interrupt enable/disable bit. 0: Disable; 1: Enable."
            },
            {
                "name": "READ_WAIT",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "For sending read-wait to SDIO cards."
            },
            {
                "name": "SEND_IRQ_RESPONSE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Bit automatically clears once response is sent. To wait for MMC card interrupts, host issues CMD40 and waits for interrupt response from MMC card(s). In the meantime, if host wants SD/MMC to exit waiting for interrupt state, it can set this bit, at which time SD/MMC command state-machine sends CMD40 response on bus and returns to idle state."
            },
            {
                "name": "ABORT_READ_DATA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "After a suspend-command is issued during a read-operation, software polls the card to find when the suspend-event occurred. Once the suspend-event has occurred, software sets the bit which will reset the data state machine that is waiting for the next block of data. This bit is automatically cleared once the data state machine is reset to idle."
            },
            {
                "name": "SEND_CCSD",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "When set, SD/MMC sends CCSD to the CE-ATA device. Software sets this bit only if the current command is expecting CCS (that is, RW_BLK), and if interrupts are enabled for the CE-ATA device. Once the CCSD pattern is sent to the device, SD/MMC automatically clears the SDHOST_SEND_CCSD bit. It also sets the Command Done (CD) bit  in the SDHOST_RINTSTS_REG register, and generates an interrupt for the host, in case the Command Done interrupt is not masked. \nNOTE: Once the SDHOST_SEND_CCSD bit is set, it takes two card clock cycles to drive the CCSD on the CMD line. Due to this, within the boundary conditions the CCSD may be sent to the CE-ATA device, even if the device has signalled CCS."
            },
            {
                "name": "SEND_AUTO_STOP_CCSD",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Always Set SDHOST_SEND_AUTO_STOP_CCSD and SDHOST_SEND_CCSD bits together; SDHOST_SEND_AUTO_STOP_CCSD should not be set independently of send_ccsd. When set, SD/MMC automatically sends an internally-generated STOP command (CMD12) to the CE-ATA device. After sending this internally-generated STOP command, the Auto Command Done (ACD) bit in SDHOST_RINTSTS_REG is set and an interrupt is generated for the host, in case the ACD interrupt is not masked. After sending the Command Completion Signal Disable (CCSD), SD/MMC automatically clears the  SDHOST_SEND_AUTO_STOP_CCSD bit."
            },
            {
                "name": "CEATA_DEVICE_INTERRUPT_STATUS",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Software should appropriately write to this bit after the power-on reset or any other reset to the CE-ATA device. After reset, the CE-ATA device's interrupt is usually disabled (nIEN = 1). If the host enables the CE-ATA device's interrupt, then software should set this bit."
            }
        ]
    },
    "1342713864": {
        "name": "CLKDIV",
        "address": 1342713864,
        "size": 32,
        "access": "",
        "desc": "Clock divider configuration register",
        "fields": [
            {
                "name": "CLK_DIVIDER0",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Clock divider0 value. Clock divisor is 2*n, where n = 0 bypasses the divider (divisor of 1). For example, a value of 1 means divided by 2*1 = 2, a value of 0xFF means divided by 2*255 = 510, and so on."
            },
            {
                "name": "CLK_DIVIDER1",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Clock divider1 value. Clock divisor is 2*n, where n = 0 bypasses the divider (divisor of 1). For example, a value of 1 means divided by 2*1 = 2, a value of 0xFF means divided by 2*255 = 510, and so on."
            },
            {
                "name": "CLK_DIVIDER2",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Clock divider2 value. Clock divisor is 2*n, where n = 0 bypasses the divider (divisor of 1). For example, a value of 1 means divided by 2*1 = 2, a value of 0xFF means divided by 2*255 = 510, and so on."
            },
            {
                "name": "CLK_DIVIDER3",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Clock divider3 value. Clock divisor is 2*n, where n = 0 bypasses the divider (divisor of 1). For example, a value of 1 means divided by 2*1 = 2, a value of 0xFF means divided by 2*255 = 510, and so on."
            }
        ]
    },
    "1342713868": {
        "name": "CLKSRC",
        "address": 1342713868,
        "size": 32,
        "access": "",
        "desc": "Clock source selection register",
        "fields": [
            {
                "name": "CLKSRC",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Clock divider source for two SD cards is supported. Each card has two bits assigned to it. For example, bit[1:0] are assigned for card 0, bit[3:2] are assigned for card 1. Card 0 maps and internally routes clock divider[0:3] outputs to cclk_out[1:0] pins, depending on bit value.\n00 : Clock divider 0;\n01 : Clock divider 1;\n10 : Clock divider 2;\n11 : Clock divider 3."
            }
        ]
    },
    "1342713872": {
        "name": "CLKENA",
        "address": 1342713872,
        "size": 32,
        "access": "",
        "desc": "Clock enable register",
        "fields": [
            {
                "name": "CCLK_ENABLE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Clock-enable control for two SD card clocks and one MMC card clock is supported. One bit per card.\n0: Clock disabled;\n1: Clock enabled."
            },
            {
                "name": "LP_ENABLE",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Disable clock when the card is in IDLE state. One bit per card.\n0: clock disabled;\n1: clock enabled."
            }
        ]
    },
    "1342713876": {
        "name": "TMOUT",
        "address": 1342713876,
        "size": 32,
        "access": "",
        "desc": "Data and response timeout configuration register",
        "fields": [
            {
                "name": "RESPONSE_TIMEOUT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Response timeout value. Value is specified in terms of number of card output clocks, i.e., sdhost_cclk_out."
            },
            {
                "name": "DATA_TIMEOUT",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "Value for card data read timeout. This value is also used for data starvation by host timeout. The timeout counter is started only after the card clock is stopped. This value is specified in number of card output clocks, i.e. sdhost_cclk_out of the selected card.\nNOTE: The software timer should be used if the timeout value is in the order of 100 ms. In this case, read data timeout interrupt needs to be disabled."
            }
        ]
    },
    "1342713880": {
        "name": "CTYPE",
        "address": 1342713880,
        "size": 32,
        "access": "",
        "desc": "Card bus width configuration register",
        "fields": [
            {
                "name": "CARD_WIDTH4",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "One bit per card indicates if card is 1-bit or 4-bit mode.\n0: 1-bit mode;\n1: 4-bit mode.\nBit[1:0] correspond to card[1:0] respectively."
            },
            {
                "name": "CARD_WIDTH8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "One bit per card indicates if card is in 8-bit mode.\n0: Non 8-bit mode;\n1: 8-bit mode.\nBit[17:16] correspond to card[1:0] respectively."
            }
        ]
    },
    "1342713884": {
        "name": "BLKSIZ",
        "address": 1342713884,
        "size": 32,
        "access": "",
        "desc": "Card data block size configuration register",
        "fields": [
            {
                "name": "BLOCK_SIZE",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Block size."
            }
        ]
    },
    "1342713888": {
        "name": "BYTCNT",
        "address": 1342713888,
        "size": 32,
        "access": "",
        "desc": "Data transfer length configuration register",
        "fields": [
            {
                "name": "BYTE_COUNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Number of bytes to be transferred, should be an integral multiple of Block Size for block transfers. For data transfers of undefined byte lengths, byte count should be set to 0. When byte count is set to 0, it is the responsibility of host to explicitly send stop/abort command to terminate data transfer."
            }
        ]
    },
    "1342713892": {
        "name": "INTMASK",
        "address": 1342713892,
        "size": 32,
        "access": "",
        "desc": "SDIO interrupt mask register",
        "fields": [
            {
                "name": "INT_MASK",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "These bits used to mask unwanted interrupts. A value of 0 masks interrupt, and a value of 1 enables the interrupt.\nBit 15 (EBE): End-bit error/no CRC error;\nBit 14 (ACD): Auto command done;\nBit 13 (SBE/BCI): Rx Start Bit Error;\nBit 12 (HLE): Hardware locked write error;\nBit 11 (FRUN): FIFO underrun/overrun error;\nBit 10 (HTO): Data starvation-by-host timeout;\nBit 9 (DRTO): Data read timeout;\nBit 8 (RTO): Response timeout; \nBit 7 (DCRC): Data CRC error; \nBit 6 (RCRC): Response CRC error; \nBit 5 (RXDR): Receive FIFO data request; \nBit 4 (TXDR): Transmit FIFO data request; \nBit 3 (DTO): Data transfer over; \nBit 2 (CD): Command done; \nBit 1 (RE): Response error;\nBit 0 (CD): Card detect."
            },
            {
                "name": "SDIO_INT_MASK",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "SDIO interrupt mask, one bit for each card. Bit[17:16] correspond to card[15:0] respectively. When masked, SDIO interrupt detection for that card is disabled. 0 masks an interrupt, and 1 enables an interrupt."
            }
        ]
    },
    "1342713896": {
        "name": "CMDARG",
        "address": 1342713896,
        "size": 32,
        "access": "",
        "desc": "Command argument data register",
        "fields": [
            {
                "name": "CMDARG",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Value indicates command argument to be passed to the card."
            }
        ]
    },
    "1342713900": {
        "name": "CMD",
        "address": 1342713900,
        "size": 32,
        "access": "",
        "desc": "Command and boot configuration register",
        "fields": [
            {
                "name": "INDEX",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Command index."
            },
            {
                "name": "RESPONSE_EXPECT",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "0: No response expected from card; 1: Response expected from card."
            },
            {
                "name": "RESPONSE_LENGTH",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "0: Short response expected from card; 1: Long response expected from card."
            },
            {
                "name": "CHECK_RESPONSE_CRC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "0: Do not check; 1: Check response CRC.\nSome of command responses do not return valid CRC bits. Software should disable CRC checks for those commands in order to disable CRC checking by controller."
            },
            {
                "name": "DATA_EXPECTED",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "0: No data transfer expected; 1: Data transfer expected."
            },
            {
                "name": "READ_WRITE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "0: Read from card; 1: Write to card.\nDon't care if no data is expected from card."
            },
            {
                "name": "TRANSFER_MODE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "0: Block data transfer command; 1: Stream data transfer command.\nDon't care if no data expected."
            },
            {
                "name": "SEND_AUTO_STOP",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "0: No stop command is sent at the end of data transfer; 1: Send stop command at the end of data transfer."
            },
            {
                "name": "WAIT_PRVDATA_COMPLETE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "0: Send command at once, even if previous data transfer has not completed; 1: Wait for previous data transfer to complete before sending Command.\nThe SDHOST_WAIT_PRVDATA_COMPLETE] = 0 option is typically used to query status of card during data transfer or to stop current data transfer. SDHOST_CARD_NUMBERr should be same as in previous command."
            },
            {
                "name": "STOP_ABORT_CMD",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "0: Neither stop nor abort command can stop current data transfer. If abort is sent to function-number currently selected or not in data-transfer mode, then bit should be set to 0; 1: Stop or abort command intended to stop current data transfer in progress.\nWhen open-ended or predefined data transfer is in progress, and host issues stop or abort command to stop data transfer, bit should be set so that command/data state-machines of CIU can return correctly to idle state."
            },
            {
                "name": "SEND_INITIALIZATION",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "0: Do not send initialization sequence (80 clocks of 1) before sending this command; 1: Send initialization sequence before sending this command.\nAfter powered on, 80 clocks must be sent to card for initialization before sending any commands to card. Bit should be set while sending first command to card so that controller will initialize clocks before sending command to card."
            },
            {
                "name": "CARD_NUMBER",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "Card number in use. Represents physical slot number of card being accessed. In SD-only mode, up to two cards are supported."
            },
            {
                "name": "UPDATE_CLOCK_REGISTERS_ONLY",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "0: Normal command sequence; 1: Do not send commands, just update clock register value into card clock domain.\nFollowing register values are transferred into card clock domain: CLKDIV, CLRSRC, and CLKENA.\nChanges card clocks (change frequency, truncate off or on, and set low-frequency mode). This is provided in order to change clock frequency or stop clock without having to send command to cards. During normal command sequence, when sdhost_update_clock_registers_only = 0, following control registers are transferred from BIU to CIU: CMD, CMDARG, TMOUT, CTYPE, BLKSIZ, and BYTCNT. CIU uses new register values for new command sequence to card(s). When bit is set, there are no Command Done interrupts because no command is sent to SD_MMC_CEATA cards."
            },
            {
                "name": "READ_CEATA_DEVICE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Read access flag.\n0: Host is not performing read access (RW_REG or RW_BLK)towards CE-ATA device;\n1: Host is performing read access (RW_REG or RW_BLK) towards CE-ATA device.\nSoftware should set this bit to indicate that CE-ATA device is being accessed for read transfer. This bit is used to disable read data timeout indication while performing CE-ATA read transfers. Maximum value of I/O transmission delay can be no less than 10 seconds. SD/MMC should not indicate read data timeout while waiting for data from CE-ATA device."
            },
            {
                "name": "CCS_EXPECTED",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Expected Command Completion Signal (CCS) configuration.\n0: Interrupts are not enabled in CE-ATA device (nIEN = 1 in ATA control register), or command does not expect CCS from device;\n1: Interrupts are enabled in CE-ATA device (nIEN = 0), and RW_BLK command expects command completion signal from CE-ATA device. \nIf the command expects Command Completion Signal (CCS) from the CE-ATA device, the software should set this control bit. SD/MMC sets Data Transfer Over (DTO) bit in RINTSTS register and generates interrupt to host if Data Transfer Over interrupt is not masked."
            },
            {
                "name": "USE_HOLE",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Use Hold Register.\n0: CMD and DATA sent to card bypassing HOLD Register;\n1: CMD and DATA sent to card through the HOLD Register."
            },
            {
                "name": "START_CMD",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Start command. Once command is served by the CIU, this bit is automatically cleared. When this bit is set, host should not attempt to write to any command registers. If a write is attempted, hardware lock error is set in raw interrupt register. Once command is sent and a response is received from SD_MMC_CEATA cards, Command Done bit is set in the raw interrupt Register."
            }
        ]
    },
    "1342713904": {
        "name": "RESP0",
        "address": 1342713904,
        "size": 32,
        "access": "",
        "desc": "Response data register",
        "fields": [
            {
                "name": "RESPONSE0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Bit[31:0] of response."
            }
        ]
    },
    "1342713908": {
        "name": "RESP1",
        "address": 1342713908,
        "size": 32,
        "access": "",
        "desc": "Long response data register",
        "fields": [
            {
                "name": "RESPONSE1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Bit[63:32] of long response."
            }
        ]
    },
    "1342713912": {
        "name": "RESP2",
        "address": 1342713912,
        "size": 32,
        "access": "",
        "desc": "Long response data register",
        "fields": [
            {
                "name": "RESPONSE2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Bit[95:64] of long response."
            }
        ]
    },
    "1342713916": {
        "name": "RESP3",
        "address": 1342713916,
        "size": 32,
        "access": "",
        "desc": "Long response data register",
        "fields": [
            {
                "name": "RESPONSE3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Bit[127:96] of long response."
            }
        ]
    },
    "1342713920": {
        "name": "MINTSTS",
        "address": 1342713920,
        "size": 32,
        "access": "",
        "desc": "Masked interrupt status register",
        "fields": [
            {
                "name": "INT_STATUS_MSK",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Interrupt enabled only if corresponding bit in interrupt mask register is set.\nBit 15 (EBE): End-bit error/no CRC error;\nBit 14 (ACD): Auto command done;\nBit 13 (SBE/BCI): RX Start Bit Error;\nBit 12 (HLE): Hardware locked write error; \nBit 11 (FRUN): FIFO underrun/overrun error;\nBit 10 (HTO): Data starvation by host timeout (HTO);\nBit 9 (DTRO): Data read timeout; \nBit 8 (RTO): Response timeout; \nBit 7 (DCRC): Data CRC error; \nBit 6 (RCRC): Response CRC error; \nBit 5 (RXDR): Receive FIFO data request; \nBit 4 (TXDR): Transmit FIFO data request;\nBit 3 (DTO): Data transfer over; \nBit 2 (CD): Command done; \nBit 1 (RE): Response error;\nBit 0 (CD): Card detect."
            },
            {
                "name": "SDIO_INTERRUPT_MSK",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Interrupt from SDIO card, one bit for each card. Bit[17:16] correspond to card1 and card0, respectively. SDIO interrupt for card is enabled only if corresponding sdhost_sdio_int_mask bit is set in Interrupt mask register (Setting mask bit enables interrupt)."
            }
        ]
    },
    "1342713924": {
        "name": "RINTSTS",
        "address": 1342713924,
        "size": 32,
        "access": "",
        "desc": "Raw interrupt status register",
        "fields": [
            {
                "name": "INT_STATUS_RAW",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Setting a bit clears the corresponding interrupt and writing 0 has no effect. Bits are logged regardless of interrupt mask status.\nBit 15 (EBE): End-bit error/no CRC error;\nBit 14 (ACD): Auto command done;\nBit 13 (SBE/BCI): RX Start Bit Error;\nBit 12 (HLE): Hardware locked write error; \nBit 11 (FRUN): FIFO underrun/overrun error;\nBit 10 (HTO): Data starvation by host timeout (HTO);\nBit 9 (DTRO): Data read timeout; \nBit 8 (RTO): Response timeout; \nBit 7 (DCRC): Data CRC error; \nBit 6 (RCRC): Response CRC error; \nBit 5 (RXDR): Receive FIFO data request; \nBit 4 (TXDR): Transmit FIFO data request;\nBit 3 (DTO): Data transfer over; \nBit 2 (CD): Command done; \nBit 1 (RE): Response error;\nBit 0 (CD): Card detect."
            },
            {
                "name": "SDIO_INTERRUPT_RAW",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Interrupt from SDIO card, one bit for each card. Bit[17:16] correspond to card1 and card0, respectively. Setting a bit clears the corresponding interrupt bit and writing 0 has no effect.\n0: No SDIO interrupt from card;\n1: SDIO interrupt from card."
            }
        ]
    },
    "1342713928": {
        "name": "STATUS",
        "address": 1342713928,
        "size": 32,
        "access": "",
        "desc": "SD/MMC status register",
        "fields": [
            {
                "name": "FIFO_RX_WATERMARK",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "FIFO reached Receive watermark level, not qualified with data transfer."
            },
            {
                "name": "FIFO_TX_WATERMARK",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "FIFO reached Transmit watermark level, not qualified with data transfer."
            },
            {
                "name": "FIFO_EMPTY",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "FIFO is empty status."
            },
            {
                "name": "FIFO_FULL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "FIFO is full status."
            },
            {
                "name": "COMMAND_FSM_STATES",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Command FSM states.\n0: Idle;\n1: Send init sequence; \n2: Send cmd start bit; \n3: Send cmd tx bit;\n4: Send cmd index + arg;\n5: Send cmd crc7;\n6: Send cmd end bit;\n7: Receive resp start bit;\n8: Receive resp IRQ response;\n9: Receive resp tx bit;\n10: Receive resp cmd idx;\n11: Receive resp data;\n12: Receive resp crc7;\n13: Receive resp end bit;\n14: Cmd path wait NCC;\n15: Wait, cmd-to-response turnaround."
            },
            {
                "name": "DATA_3_STATUS",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Raw selected sdhost_card_data[3], checks whether card is present.\n0: card not present;\n1: card present."
            },
            {
                "name": "DATA_BUSY",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Inverted version of raw selected sdhost_card_data[0].\n0: Card data not busy;\n1: Card data busy."
            },
            {
                "name": "DATA_STATE_MC_BUSY",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data transmit or receive state-machine is busy."
            },
            {
                "name": "RESPONSE_INDEX",
                "bitOffset": 11,
                "bitWidth": 6,
                "desc": "Index of previous response, including any auto-stop sent by core."
            },
            {
                "name": "FIFO_COUNT",
                "bitOffset": 17,
                "bitWidth": 13,
                "desc": "FIFO count, number of filled locations in FIFO."
            }
        ]
    },
    "1342713932": {
        "name": "FIFOTH",
        "address": 1342713932,
        "size": 32,
        "access": "",
        "desc": "FIFO configuration register",
        "fields": [
            {
                "name": "TX_WMARK",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "FIFO threshold watermark level when transmitting data to card. When FIFO data count is less than or equal to this number, DMA/FIFO request is raised. If Interrupt is enabled, then interrupt  occurs. During end of packet, request or interrupt is generated, regardless of threshold programming.In non-DMA mode, when transmit FIFO threshold (TXDR) interrupt is enabled, then interrupt is generated instead of DMA request. During end of packet, on last interrupt, host is responsible for filling FIFO with only required remaining bytes (not before FIFO is full or after CIU completes data transfers, because FIFO may not be empty).  In DMA mode, at end of packet, if last transfer is less than burst  size, DMA controller does single cycles until required bytes are  transferred."
            },
            {
                "name": "RX_WMARK",
                "bitOffset": 16,
                "bitWidth": 11,
                "desc": "FIFO threshold watermark level when receiving data to card.When FIFO data count reaches greater than this number , DMA/FIFO request is raised. During end of packet, request is generated regardless of threshold programming in order to complete any remaining data.In non-DMA mode, when receiver FIFO threshold (RXDR) interrupt is enabled, then interrupt is generated instead of DMA request.During end of packet, interrupt is not generated if threshold programming is larger than any remaining data. It is responsibility of host to read remaining bytes on seeing Data Transfer Done interrupt.In DMA mode, at end of packet, even if remaining bytes are less than threshold, DMA request does single transfers to flush out any remaining bytes before Data Transfer Done interrupt is set."
            },
            {
                "name": "DMA_MULTIPLE_TRANSACTION_SIZE",
                "bitOffset": 28,
                "bitWidth": 3,
                "desc": "Burst size of multiple transaction, should be programmed same as DMA controller multiple-transaction-size SDHOST_SRC/DEST_MSIZE.\n000: 1-byte transfer; \n001: 4-byte transfer; \n010: 8-byte transfer; \n011: 16-byte transfer; \n100: 32-byte transfer; \n101: 64-byte transfer; \n110: 128-byte transfer; \n111: 256-byte transfer."
            }
        ]
    },
    "1342713936": {
        "name": "CDETECT",
        "address": 1342713936,
        "size": 32,
        "access": "",
        "desc": "Card detect register",
        "fields": [
            {
                "name": "CARD_DETECT_N",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Value on sdhost_card_detect_n input ports (1 bit per card), read-only bits. 0 represents presence of card. Only NUM_CARDS number of bits are implemented."
            }
        ]
    },
    "1342713940": {
        "name": "WRTPRT",
        "address": 1342713940,
        "size": 32,
        "access": "",
        "desc": "Card write protection (WP) status register",
        "fields": [
            {
                "name": "WRITE_PROTECT",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Value on sdhost_card_write_prt input ports (1 bit per card). 1 represents write protection. Only NUM_CARDS number of bits are implemented."
            }
        ]
    },
    "1342713948": {
        "name": "TCBCNT",
        "address": 1342713948,
        "size": 32,
        "access": "",
        "desc": "Transferred byte count register",
        "fields": [
            {
                "name": "TCBCNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Number of bytes transferred by CIU unit to card."
            }
        ]
    },
    "1342713952": {
        "name": "TBBCNT",
        "address": 1342713952,
        "size": 32,
        "access": "",
        "desc": "Transferred byte count register",
        "fields": [
            {
                "name": "TBBCNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Number of bytes transferred between Host/DMA memory and BIU FIFO."
            }
        ]
    },
    "1342713956": {
        "name": "DEBNCE",
        "address": 1342713956,
        "size": 32,
        "access": "",
        "desc": "Debounce filter time configuration register",
        "fields": [
            {
                "name": "DEBOUNCE_COUNT",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "Number of host clocks (clk) used by debounce filter logic. The typical debounce time is 5 \\verb+~+ 25 ms to prevent the card instability when the card is inserted or removed."
            }
        ]
    },
    "1342713960": {
        "name": "USRID",
        "address": 1342713960,
        "size": 32,
        "access": "",
        "desc": "User ID (scratchpad) register",
        "fields": [
            {
                "name": "USRID",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "User identification register, value set by user. Can also be used as a scratchpad register by user."
            }
        ]
    },
    "1342713964": {
        "name": "VERID",
        "address": 1342713964,
        "size": 32,
        "access": "",
        "desc": "Version ID (scratchpad) register",
        "fields": [
            {
                "name": "VERSIONID",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Hardware version register. Can also be read by fireware."
            }
        ]
    },
    "1342713968": {
        "name": "HCON",
        "address": 1342713968,
        "size": 32,
        "access": "",
        "desc": "Hardware feature register",
        "fields": [
            {
                "name": "CARD_TYPE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Hardware support SDIO and MMC."
            },
            {
                "name": "CARD_NUM",
                "bitOffset": 1,
                "bitWidth": 5,
                "desc": "Support card number is 2."
            },
            {
                "name": "BUS_TYPE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Register config is APB bus."
            },
            {
                "name": "DATA_WIDTH",
                "bitOffset": 7,
                "bitWidth": 3,
                "desc": "Regisger data widht is 32."
            },
            {
                "name": "ADDR_WIDTH",
                "bitOffset": 10,
                "bitWidth": 6,
                "desc": "Register address width is 32."
            },
            {
                "name": "DMA_WIDTH",
                "bitOffset": 18,
                "bitWidth": 3,
                "desc": "DMA data witdth is 32."
            },
            {
                "name": "RAM_INDISE",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Inside RAM in SDMMC module."
            },
            {
                "name": "HOLD",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Have a hold regiser in data path ."
            },
            {
                "name": "NUM_CLK_DIV",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Have 4 clk divider in design ."
            }
        ]
    },
    "1342713972": {
        "name": "UHS",
        "address": 1342713972,
        "size": 32,
        "access": "",
        "desc": "UHS-1 register",
        "fields": [
            {
                "name": "DDR",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "DDR mode selecton,1 bit for each card.\n0-Non-DDR mdoe.\n1-DDR mdoe."
            }
        ]
    },
    "1342713976": {
        "name": "RST_N",
        "address": 1342713976,
        "size": 32,
        "access": "",
        "desc": "Card reset register",
        "fields": [
            {
                "name": "CARD_RESET",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Hardware reset.\n1: Active mode; \n0: Reset. \nThese bits cause the cards to enter pre-idle state, which requires them to be re-initialized. SDHOST_RST_CARD_RESET[0] should be set to 1'b0 to reset card0, SDHOST_RST_CARD_RESET[1] should be set to 1'b0 to reset card1."
            }
        ]
    },
    "1342713984": {
        "name": "BMOD",
        "address": 1342713984,
        "size": 32,
        "access": "",
        "desc": "Burst mode transfer configuration register",
        "fields": [
            {
                "name": "SWR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Software Reset. When set, the DMA Controller resets all its internal registers. It is automatically cleared after one clock cycle."
            },
            {
                "name": "FB",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Fixed Burst. Controls whether the AHB Master interface performs fixed burst transfers or not. When set, the AHB will use only SINGLE, INCR4, INCR8 or INCR16 during start of normal burst transfers. When reset, the AHB will use SINGLE and INCR burst transfer operations."
            },
            {
                "name": "DE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "IDMAC Enable. When set, the IDMAC is enabled."
            },
            {
                "name": "PBL",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Programmable Burst Length. These bits indicate the maximum number of beats to be performed in one IDMAC???Internal DMA Control???transaction. The IDMAC will always attempt to burst as specified in PBL each time it starts a burst transfer on the host bus. The permissible values are 1, 4, 8, 16, 32, 64, 128 and 256. This value is the mirror of MSIZE of FIFOTH register. In order to change this value, write the required value to FIFOTH register. This is an encode value as follows:\n000: 1-byte transfer; \n001: 4-byte transfer; \n010: 8-byte transfer; \n011: 16-byte transfer; \n100: 32-byte transfer; \n101: 64-byte transfer; \n110: 128-byte transfer; \n111: 256-byte transfer.\nPBL is a read-only value and is applicable only for data access, it does not apply to descriptor access."
            }
        ]
    },
    "1342713988": {
        "name": "PLDMND",
        "address": 1342713988,
        "size": 32,
        "access": "",
        "desc": "Poll demand configuration register",
        "fields": [
            {
                "name": "PD",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Poll Demand. If the OWNER bit of a descriptor is not set, the FSM goes to the Suspend state. The host needs to write any value into this register for the IDMAC FSM to resume normal descriptor fetch operation. This is a write only ."
            }
        ]
    },
    "1342713992": {
        "name": "DBADDR",
        "address": 1342713992,
        "size": 32,
        "access": "",
        "desc": "Descriptor base address register",
        "fields": [
            {
                "name": "DBADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Start of Descriptor List. Contains the base address of the First Descriptor. The LSB bits [1:0] are ignored and taken as all-zero by the IDMAC internally. Hence these LSB bits may be treated as read-only."
            }
        ]
    },
    "1342713996": {
        "name": "IDSTS",
        "address": 1342713996,
        "size": 32,
        "access": "",
        "desc": "IDMAC status register",
        "fields": [
            {
                "name": "TI",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transmit Interrupt. Indicates that data transmission is finished for a descriptor. Writing 1 clears this bit."
            },
            {
                "name": "RI",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Receive Interrupt. Indicates the completion of data reception for a descriptor. Writing 1 clears this bit."
            },
            {
                "name": "FBE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Fatal Bus Error Interrupt. Indicates that a Bus Error occurred (IDSTS[12:10]) . When this bit is set, the DMA disables all its bus accesses. Writing 1 clears this bit."
            },
            {
                "name": "DU",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Descriptor Unavailable Interrupt. This bit is set when the descriptor is unavailable due to OWNER bit = 0 (DES0[31] = 0). Writing 1 clears this bit."
            },
            {
                "name": "CES",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Card Error Summary. Indicates the status of the transaction to/from the card, also present in RINTSTS. Indicates the logical OR of the following bits:\nEBE : End Bit Error; \nRTO : Response Timeout/Boot Ack Timeout; \nRCRC : Response CRC; \nSBE : Start Bit Error; \nDRTO : Data Read Timeout/BDS timeout; \nDCRC : Data CRC for Receive; \nRE : Response Error.\nWriting 1 clears this bit. The abort condition of the IDMAC depends on the setting of this CES bit. If the CES bit is enabled, then the IDMAC aborts on a response error."
            },
            {
                "name": "NIS",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Normal Interrupt Summary. Logical OR of the following: IDSTS[0] : Transmit Interrupt, IDSTS[1] : Receive Interrupt. Only unmasked bits affect this bit. This is a sticky bit and must be cleared each time a corresponding bit that causes NIS to be set is cleared. Writing 1 clears this bit."
            },
            {
                "name": "AIS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Abnormal Interrupt Summary. Logical OR of the following: IDSTS[2] : Fatal Bus Interrupt, IDSTS[4] : DU bit Interrupt. Only unmasked bits affect this bit. This is a sticky bit and must be cleared each time a corresponding bit that causes AIS to be set is cleared. Writing 1 clears this bit."
            },
            {
                "name": "FBE_CODE",
                "bitOffset": 10,
                "bitWidth": 3,
                "desc": "Fatal Bus Error Code. Indicates the type of error that caused a Bus Error. Valid only when the Fatal Bus Error bit IDSTS[2] is set. This field does not generate an interrupt.\n001: Host Abort received during transmission;\n010: Host Abort received during reception;\nOthers: Reserved."
            },
            {
                "name": "FSM",
                "bitOffset": 13,
                "bitWidth": 4,
                "desc": "DMAC FSM present state.\n0: DMA_IDLE (idle state); \n1: DMA_SUSPEND (suspend state); \n2: DESC_RD (descriptor reading state); \n3: DESC_CHK (descriptor checking state); \n4: DMA_RD_REQ_WAIT (read-data request waiting state);\n5: DMA_WR_REQ_WAIT (write-data request waiting state); \n6: DMA_RD (data-read state); \n7: DMA_WR (data-write state); \n8: DESC_CLOSE (descriptor close state)."
            }
        ]
    },
    "1342714000": {
        "name": "IDINTEN",
        "address": 1342714000,
        "size": 32,
        "access": "",
        "desc": "IDMAC interrupt enable register",
        "fields": [
            {
                "name": "TI",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transmit Interrupt Enable. When set with Normal Interrupt Summary Enable, Transmit Interrupt is enabled. When reset, Transmit Interrupt is disabled."
            },
            {
                "name": "RI",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Receive Interrupt Enable. When set with Normal Interrupt Summary Enable, Receive Interrupt is enabled. When reset, Receive Interrupt is disabled."
            },
            {
                "name": "FBE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Fatal Bus Error Enable. When set with Abnormal Interrupt Summary Enable, the Fatal Bus Error Interrupt is enabled. When reset, Fatal Bus Error Enable Interrupt is disabled."
            },
            {
                "name": "DU",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Descriptor Unavailable Interrupt. When set along with Abnormal Interrupt Summary Enable, the DU interrupt is enabled."
            },
            {
                "name": "CES",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Card Error summary Interrupt Enable. When set, it enables the Card Interrupt summary."
            },
            {
                "name": "NI",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Normal Interrupt Summary Enable. When set, a normal interrupt is enabled. When reset, a normal interrupt is disabled. This bit enables the following bits:\nIDINTEN[0]: Transmit Interrupt;\nIDINTEN[1]: Receive Interrupt."
            },
            {
                "name": "AI",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Abnormal Interrupt Summary Enable. When set, an abnormal interrupt is enabled. This bit enables the following bits:\nIDINTEN[2]: Fatal Bus Error Interrupt;\nIDINTEN[4]: DU Interrupt."
            }
        ]
    },
    "1342714004": {
        "name": "DSCADDR",
        "address": 1342714004,
        "size": 32,
        "access": "",
        "desc": "Host descriptor address pointer",
        "fields": [
            {
                "name": "DSCADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Host Descriptor Address Pointer, updated by IDMAC during operation and cleared on reset. This register points to the start address of the current descriptor read by the IDMAC."
            }
        ]
    },
    "1342714008": {
        "name": "BUFADDR",
        "address": 1342714008,
        "size": 32,
        "access": "",
        "desc": "Host buffer address pointer register",
        "fields": [
            {
                "name": "BUFADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Host Buffer Address Pointer, updated by IDMAC during operation and cleared on reset. This register points to the current Data Buffer Address being accessed by the IDMAC."
            }
        ]
    },
    "1342714112": {
        "name": "CARDTHRCTL",
        "address": 1342714112,
        "size": 32,
        "access": "",
        "desc": "Card Threshold Control register",
        "fields": [
            {
                "name": "CARDRDTHREN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Card read threshold enable.\n1'b0-Card read threshold disabled.\n1'b1-Card read threshold enabled."
            },
            {
                "name": "CARDCLRINTEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Busy clear interrupt generation:\n1'b0-Busy clear interrypt disabled.\n1'b1-Busy clear interrypt enabled."
            },
            {
                "name": "CARDWRTHREN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Applicable when HS400 mode is enabled.\n1'b0-Card write Threshold disabled.\n1'b1-Card write Threshold enabled."
            },
            {
                "name": "CARDTHRESHOLD",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "The inside FIFO size is 512,This register is applicable when SDHOST_CARDERTHREN_REG is set to 1 or SDHOST_CARDRDTHREN_REG set to 1."
            }
        ]
    },
    "1342714124": {
        "name": "EMMCDDR",
        "address": 1342714124,
        "size": 32,
        "access": "",
        "desc": "eMMC DDR register",
        "fields": [
            {
                "name": "HALFSTARTBIT",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Control for start bit detection mechanism duration of start bit.Each bit refers to one slot.Set this bit to 1 for eMMC4.5 and above,set to 0 for SD applications.For eMMC4.5,start bit can be:\n1'b0-Full cycle.\n1'b1-less than one full cycle."
            },
            {
                "name": "HS400_MODE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Set 1 to enable HS400 mode."
            }
        ]
    },
    "1342714128": {
        "name": "ENSHIFT",
        "address": 1342714128,
        "size": 32,
        "access": "",
        "desc": "Enable Phase Shift register",
        "fields": [
            {
                "name": "ENABLE_SHIFT",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Control for the amount of phase shift provided on the default enables in the design.Two bits assigned for each card.\n2'b00-Default phase shift.\n2'b01-Enables shifted to next immediate positive edge.\n2'b10-Enables shifted to next immediate negative edge.\n2'b11-Reserved."
            }
        ]
    },
    "1342714368": {
        "name": "BUFFIFO",
        "address": 1342714368,
        "size": 32,
        "access": "",
        "desc": "CPU write and read transmit data by FIFO",
        "fields": [
            {
                "name": "BUFFIFO",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CPU write and read transmit data by FIFO. This register points to the current Data FIFO ."
            }
        ]
    },
    "1342715904": {
        "name": "CLK_EDGE_SEL",
        "address": 1342715904,
        "size": 32,
        "access": "",
        "desc": "SDIO control register.",
        "fields": [
            {
                "name": "CCLKIN_EDGE_DRV_SEL",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "It's used to select the clock phase of the output signal from phase 0, phase 90, phase 180, phase 270."
            },
            {
                "name": "CCLKIN_EDGE_SAM_SEL",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "It's used to select the clock phase of the input signal from phase 0, phase 90, phase 180, phase 270."
            },
            {
                "name": "CCLKIN_EDGE_SLF_SEL",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "It's used to select the clock phase of the internal signal from phase 0, phase 90, phase 180, phase 270."
            },
            {
                "name": "CCLLKIN_EDGE_H",
                "bitOffset": 9,
                "bitWidth": 4,
                "desc": "The high level of the divider clock. The value should be smaller than CCLKIN_EDGE_L."
            },
            {
                "name": "CCLLKIN_EDGE_L",
                "bitOffset": 13,
                "bitWidth": 4,
                "desc": "The low level of the divider clock. The value should be larger than CCLKIN_EDGE_H."
            },
            {
                "name": "CCLLKIN_EDGE_N",
                "bitOffset": 17,
                "bitWidth": 4,
                "desc": "The clock division of cclk_in."
            },
            {
                "name": "ESDIO_MODE",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Enable esdio mode."
            },
            {
                "name": "ESD_MODE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Enable esd mode."
            },
            {
                "name": "CCLK_EN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Sdio clock enable."
            },
            {
                "name": "ULTRA_HIGH_SPEED_MODE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Enable ultra high speed mode, use dll to generate clk."
            }
        ]
    },
    "1342715908": {
        "name": "RAW_INTS",
        "address": 1342715908,
        "size": 32,
        "access": "",
        "desc": "SDIO raw ints register.",
        "fields": [
            {
                "name": "RAW_INTS",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "It indicates raw ints."
            }
        ]
    },
    "1342715912": {
        "name": "DLL_CLK_CONF",
        "address": 1342715912,
        "size": 32,
        "access": "",
        "desc": "SDIO DLL clock control register.",
        "fields": [
            {
                "name": "DLL_CCLK_IN_SLF_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clock enable of cclk_in_slf when ULTRA_HIGH_SPEED_MODE==1."
            },
            {
                "name": "DLL_CCLK_IN_DRV_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clock enable of cclk_in_drv when ULTRA_HIGH_SPEED_MODE==1."
            },
            {
                "name": "DLL_CCLK_IN_SAM_EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Clock enable of cclk_in_sam when ULTRA_HIGH_SPEED_MODE==1."
            },
            {
                "name": "DLL_CCLK_IN_SLF_PHASE",
                "bitOffset": 3,
                "bitWidth": 6,
                "desc": "It's used to control the phase of cclk_in_slf when ULTRA_HIGH_SPEED_MODE==1."
            },
            {
                "name": "DLL_CCLK_IN_DRV_PHASE",
                "bitOffset": 9,
                "bitWidth": 6,
                "desc": "It's used to control the phase of cclk_in_drv when ULTRA_HIGH_SPEED_MODE==1."
            },
            {
                "name": "DLL_CCLK_IN_SAM_PHASE",
                "bitOffset": 15,
                "bitWidth": 6,
                "desc": "It's used to control the phase of cclk_in_sam when ULTRA_HIGH_SPEED_MODE==1."
            }
        ]
    },
    "1342715916": {
        "name": "DLL_CONF",
        "address": 1342715916,
        "size": 32,
        "access": "",
        "desc": "SDIO DLL configuration register.",
        "fields": [
            {
                "name": "DLL_CAL_STOP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set 1 to stop calibration."
            },
            {
                "name": "DLL_CAL_END",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "1 means calibration finished."
            }
        ]
    },
    "1342771200": {
        "name": "MODE",
        "address": 1342771200,
        "size": 32,
        "access": "",
        "desc": "Initial configuration register.",
        "fields": [
            {
                "name": "MODE",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Sha mode."
            }
        ]
    },
    "1342771204": {
        "name": "T_STRING",
        "address": 1342771204,
        "size": 32,
        "access": "",
        "desc": "SHA 512/t configuration register 0.",
        "fields": [
            {
                "name": "T_STRING",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Sha t_string (used if and only if mode == SHA_512/t)."
            }
        ]
    },
    "1342771208": {
        "name": "T_LENGTH",
        "address": 1342771208,
        "size": 32,
        "access": "",
        "desc": "SHA 512/t configuration register 1.",
        "fields": [
            {
                "name": "T_LENGTH",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Sha t_length (used if and only if mode == SHA_512/t)."
            }
        ]
    },
    "1342771212": {
        "name": "DMA_BLOCK_NUM",
        "address": 1342771212,
        "size": 32,
        "access": "",
        "desc": "DMA configuration register 0.",
        "fields": [
            {
                "name": "DMA_BLOCK_NUM",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Dma-sha block number."
            }
        ]
    },
    "1342771216": {
        "name": "START",
        "address": 1342771216,
        "size": 32,
        "access": "",
        "desc": "Typical SHA configuration register 0.",
        "fields": [
            {
                "name": "START",
                "bitOffset": 1,
                "bitWidth": 31,
                "desc": "Reserved."
            }
        ]
    },
    "1342771220": {
        "name": "CONTINUE",
        "address": 1342771220,
        "size": 32,
        "access": "",
        "desc": "Typical SHA configuration register 1.",
        "fields": [
            {
                "name": "CONTINUE",
                "bitOffset": 1,
                "bitWidth": 31,
                "desc": "Reserved."
            }
        ]
    },
    "1342771224": {
        "name": "BUSY",
        "address": 1342771224,
        "size": 32,
        "access": "",
        "desc": "Busy register.",
        "fields": [
            {
                "name": "STATE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Sha busy state. 1'b0: idle. 1'b1: busy."
            }
        ]
    },
    "1342771228": {
        "name": "DMA_START",
        "address": 1342771228,
        "size": 32,
        "access": "",
        "desc": "DMA configuration register 1.",
        "fields": [
            {
                "name": "DMA_START",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Start dma-sha."
            }
        ]
    },
    "1342771232": {
        "name": "DMA_CONTINUE",
        "address": 1342771232,
        "size": 32,
        "access": "",
        "desc": "DMA configuration register 2.",
        "fields": [
            {
                "name": "DMA_CONTINUE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Continue dma-sha."
            }
        ]
    },
    "1342771236": {
        "name": "CLEAR_IRQ",
        "address": 1342771236,
        "size": 32,
        "access": "",
        "desc": "Interrupt clear register.",
        "fields": [
            {
                "name": "CLEAR_INTERRUPT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clear sha interrupt."
            }
        ]
    },
    "1342771240": {
        "name": "IRQ_ENA",
        "address": 1342771240,
        "size": 32,
        "access": "",
        "desc": "Interrupt enable register.",
        "fields": [
            {
                "name": "INTERRUPT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Sha interrupt enable register. 1'b0: disable(default). 1'b1: enable."
            }
        ]
    },
    "1342771244": {
        "name": "DATE",
        "address": 1342771244,
        "size": 32,
        "access": "",
        "desc": "Date register.",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 30,
                "desc": "Sha date information/ sha version information."
            }
        ]
    },
    "1342771264": {
        "name": "H_MEM[%s]",
        "address": 1342771264,
        "size": 32,
        "access": "",
        "desc": "Sha H memory which contains intermediate hash or finial hash.",
        "fields": []
    },
    "1342771328": {
        "name": "M_MEM[%s]",
        "address": 1342771328,
        "size": 32,
        "access": "",
        "desc": "Sha M memory which contains message.",
        "fields": []
    },
    "1343049728": {
        "name": "CH_ENA_AD0",
        "address": 1343049728,
        "size": 32,
        "access": "",
        "desc": "Channel enable status register",
        "fields": [
            {
                "name": "CH_ENA0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Represents ch0 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Represents ch1 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Represents ch2 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Represents ch3 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Represents ch4 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Represents ch5 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Represents ch6 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Represents ch7 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Represents ch8 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Represents ch9 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Represents ch10 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Represents ch11 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Represents ch12 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Represents ch13 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Represents ch14 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Represents ch15 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Represents ch16 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Represents ch17 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Represents ch18 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Represents ch19 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Represents ch20 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Represents ch21 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Represents ch22 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Represents ch23 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Represents ch24 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Represents ch25 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Represents ch26 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Represents ch27 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Represents ch28 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Represents ch29 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Represents ch30 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Represents ch31 enable status.\\\\0: Disable\\\\1: Enable"
            }
        ]
    },
    "1343049732": {
        "name": "CH_ENA_AD0_SET",
        "address": 1343049732,
        "size": 32,
        "access": "",
        "desc": "Channel enable set register",
        "fields": [
            {
                "name": "CH_SET0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch0.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch1.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch2.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch3.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch4.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch5.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch6.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch7.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch8.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch9.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch10.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch11.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch12.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch13.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch14.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch15.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch16.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch17.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch18.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch19.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch20.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch21.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch22.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch23.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch24.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch25.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch26.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch27.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch28.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch29.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch30.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch31.\\\\0: Invalid, No effect\\\\1: Enable"
            }
        ]
    },
    "1343049736": {
        "name": "CH_ENA_AD0_CLR",
        "address": 1343049736,
        "size": 32,
        "access": "",
        "desc": "Channel enable clear register",
        "fields": [
            {
                "name": "CH_CLR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch0 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch1 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch2 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch3 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch4 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch5 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch6 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch7 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch8 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch9 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch10 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch11 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch12 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch13 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch14 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch15 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch16 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch17 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch18 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch19 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch20 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch21 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch22 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch23 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch24 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch25 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch26 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch27 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch28 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch29 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch30 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch31 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            }
        ]
    },
    "1343049740": {
        "name": "CH_ENA_AD1",
        "address": 1343049740,
        "size": 32,
        "access": "",
        "desc": "Channel enable status register",
        "fields": [
            {
                "name": "CH_ENA32",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Represents ch32 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA33",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Represents ch33 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA34",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Represents ch34 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA35",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Represents ch35 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA36",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Represents ch36 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA37",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Represents ch37 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA38",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Represents ch38 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA39",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Represents ch39 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA40",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Represents ch40 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA41",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Represents ch41 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA42",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Represents ch42 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA43",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Represents ch43 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA44",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Represents ch44 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA45",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Represents ch45 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA46",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Represents ch46 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA47",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Represents ch47 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA48",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Represents ch48 enable status.\\\\0: Disable\\\\1: Enable"
            },
            {
                "name": "CH_ENA49",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Represents ch49 enable status.\\\\0: Disable\\\\1: Enable"
            }
        ]
    },
    "1343049744": {
        "name": "CH_ENA_AD1_SET",
        "address": 1343049744,
        "size": 32,
        "access": "",
        "desc": "Channel enable set register",
        "fields": [
            {
                "name": "CH_SET32",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch32.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET33",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch33.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET34",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch34.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET35",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch35.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET36",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch36.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET37",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch37.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET38",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch38.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET39",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch39.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET40",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch40.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET41",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch41.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET42",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch42.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET43",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch43.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET44",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch44.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET45",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch45.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET46",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch46.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET47",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch47.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET48",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch48.\\\\0: Invalid, No effect\\\\1: Enable"
            },
            {
                "name": "CH_SET49",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Configures whether or not to enable ch49.\\\\0: Invalid, No effect\\\\1: Enable"
            }
        ]
    },
    "1343049748": {
        "name": "CH_ENA_AD1_CLR",
        "address": 1343049748,
        "size": 32,
        "access": "",
        "desc": "Channel enable clear register",
        "fields": [
            {
                "name": "CH_CLR32",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch32 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR33",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch33 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR34",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch34 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR35",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch35 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR36",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch36 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR37",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch37 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR38",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch38 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR39",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch39 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR40",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch40 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR41",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch41 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR42",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch42 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR43",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch43 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR44",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch44 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR45",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch45 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR46",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch46 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR47",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch47 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR48",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch48 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "CH_CLR49",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ch49 enable.\\\\0: Invalid, No effect\\\\1: Clear"
            }
        ]
    },
    "1343049752": {
        "name": "CH0_EVT_ID",
        "address": 1343049752,
        "size": 32,
        "access": "",
        "desc": "Channel0 event id register",
        "fields": [
            {
                "name": "CH0_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch0_evt_id"
            }
        ]
    },
    "1343049756": {
        "name": "CH0_TASK_ID",
        "address": 1343049756,
        "size": 32,
        "access": "",
        "desc": "Channel0 task id register",
        "fields": [
            {
                "name": "CH0_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch0_task_id"
            }
        ]
    },
    "1343049760": {
        "name": "CH1_EVT_ID",
        "address": 1343049760,
        "size": 32,
        "access": "",
        "desc": "Channel1 event id register",
        "fields": [
            {
                "name": "CH1_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch1_evt_id"
            }
        ]
    },
    "1343049764": {
        "name": "CH1_TASK_ID",
        "address": 1343049764,
        "size": 32,
        "access": "",
        "desc": "Channel1 task id register",
        "fields": [
            {
                "name": "CH1_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch1_task_id"
            }
        ]
    },
    "1343049768": {
        "name": "CH2_EVT_ID",
        "address": 1343049768,
        "size": 32,
        "access": "",
        "desc": "Channel2 event id register",
        "fields": [
            {
                "name": "CH2_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch2_evt_id"
            }
        ]
    },
    "1343049772": {
        "name": "CH2_TASK_ID",
        "address": 1343049772,
        "size": 32,
        "access": "",
        "desc": "Channel2 task id register",
        "fields": [
            {
                "name": "CH2_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch2_task_id"
            }
        ]
    },
    "1343049776": {
        "name": "CH3_EVT_ID",
        "address": 1343049776,
        "size": 32,
        "access": "",
        "desc": "Channel3 event id register",
        "fields": [
            {
                "name": "CH3_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch3_evt_id"
            }
        ]
    },
    "1343049780": {
        "name": "CH3_TASK_ID",
        "address": 1343049780,
        "size": 32,
        "access": "",
        "desc": "Channel3 task id register",
        "fields": [
            {
                "name": "CH3_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch3_task_id"
            }
        ]
    },
    "1343049784": {
        "name": "CH4_EVT_ID",
        "address": 1343049784,
        "size": 32,
        "access": "",
        "desc": "Channel4 event id register",
        "fields": [
            {
                "name": "CH4_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch4_evt_id"
            }
        ]
    },
    "1343049788": {
        "name": "CH4_TASK_ID",
        "address": 1343049788,
        "size": 32,
        "access": "",
        "desc": "Channel4 task id register",
        "fields": [
            {
                "name": "CH4_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch4_task_id"
            }
        ]
    },
    "1343049792": {
        "name": "CH5_EVT_ID",
        "address": 1343049792,
        "size": 32,
        "access": "",
        "desc": "Channel5 event id register",
        "fields": [
            {
                "name": "CH5_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch5_evt_id"
            }
        ]
    },
    "1343049796": {
        "name": "CH5_TASK_ID",
        "address": 1343049796,
        "size": 32,
        "access": "",
        "desc": "Channel5 task id register",
        "fields": [
            {
                "name": "CH5_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch5_task_id"
            }
        ]
    },
    "1343049800": {
        "name": "CH6_EVT_ID",
        "address": 1343049800,
        "size": 32,
        "access": "",
        "desc": "Channel6 event id register",
        "fields": [
            {
                "name": "CH6_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch6_evt_id"
            }
        ]
    },
    "1343049804": {
        "name": "CH6_TASK_ID",
        "address": 1343049804,
        "size": 32,
        "access": "",
        "desc": "Channel6 task id register",
        "fields": [
            {
                "name": "CH6_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch6_task_id"
            }
        ]
    },
    "1343049808": {
        "name": "CH7_EVT_ID",
        "address": 1343049808,
        "size": 32,
        "access": "",
        "desc": "Channel7 event id register",
        "fields": [
            {
                "name": "CH7_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch7_evt_id"
            }
        ]
    },
    "1343049812": {
        "name": "CH7_TASK_ID",
        "address": 1343049812,
        "size": 32,
        "access": "",
        "desc": "Channel7 task id register",
        "fields": [
            {
                "name": "CH7_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch7_task_id"
            }
        ]
    },
    "1343049816": {
        "name": "CH8_EVT_ID",
        "address": 1343049816,
        "size": 32,
        "access": "",
        "desc": "Channel8 event id register",
        "fields": [
            {
                "name": "CH8_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch8_evt_id"
            }
        ]
    },
    "1343049820": {
        "name": "CH8_TASK_ID",
        "address": 1343049820,
        "size": 32,
        "access": "",
        "desc": "Channel8 task id register",
        "fields": [
            {
                "name": "CH8_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch8_task_id"
            }
        ]
    },
    "1343049824": {
        "name": "CH9_EVT_ID",
        "address": 1343049824,
        "size": 32,
        "access": "",
        "desc": "Channel9 event id register",
        "fields": [
            {
                "name": "CH9_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch9_evt_id"
            }
        ]
    },
    "1343049828": {
        "name": "CH9_TASK_ID",
        "address": 1343049828,
        "size": 32,
        "access": "",
        "desc": "Channel9 task id register",
        "fields": [
            {
                "name": "CH9_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch9_task_id"
            }
        ]
    },
    "1343049832": {
        "name": "CH10_EVT_ID",
        "address": 1343049832,
        "size": 32,
        "access": "",
        "desc": "Channel10 event id register",
        "fields": [
            {
                "name": "CH10_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch10_evt_id"
            }
        ]
    },
    "1343049836": {
        "name": "CH10_TASK_ID",
        "address": 1343049836,
        "size": 32,
        "access": "",
        "desc": "Channel10 task id register",
        "fields": [
            {
                "name": "CH10_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch10_task_id"
            }
        ]
    },
    "1343049840": {
        "name": "CH11_EVT_ID",
        "address": 1343049840,
        "size": 32,
        "access": "",
        "desc": "Channel11 event id register",
        "fields": [
            {
                "name": "CH11_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch11_evt_id"
            }
        ]
    },
    "1343049844": {
        "name": "CH11_TASK_ID",
        "address": 1343049844,
        "size": 32,
        "access": "",
        "desc": "Channel11 task id register",
        "fields": [
            {
                "name": "CH11_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch11_task_id"
            }
        ]
    },
    "1343049848": {
        "name": "CH12_EVT_ID",
        "address": 1343049848,
        "size": 32,
        "access": "",
        "desc": "Channel12 event id register",
        "fields": [
            {
                "name": "CH12_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch12_evt_id"
            }
        ]
    },
    "1343049852": {
        "name": "CH12_TASK_ID",
        "address": 1343049852,
        "size": 32,
        "access": "",
        "desc": "Channel12 task id register",
        "fields": [
            {
                "name": "CH12_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch12_task_id"
            }
        ]
    },
    "1343049856": {
        "name": "CH13_EVT_ID",
        "address": 1343049856,
        "size": 32,
        "access": "",
        "desc": "Channel13 event id register",
        "fields": [
            {
                "name": "CH13_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch13_evt_id"
            }
        ]
    },
    "1343049860": {
        "name": "CH13_TASK_ID",
        "address": 1343049860,
        "size": 32,
        "access": "",
        "desc": "Channel13 task id register",
        "fields": [
            {
                "name": "CH13_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch13_task_id"
            }
        ]
    },
    "1343049864": {
        "name": "CH14_EVT_ID",
        "address": 1343049864,
        "size": 32,
        "access": "",
        "desc": "Channel14 event id register",
        "fields": [
            {
                "name": "CH14_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch14_evt_id"
            }
        ]
    },
    "1343049868": {
        "name": "CH14_TASK_ID",
        "address": 1343049868,
        "size": 32,
        "access": "",
        "desc": "Channel14 task id register",
        "fields": [
            {
                "name": "CH14_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch14_task_id"
            }
        ]
    },
    "1343049872": {
        "name": "CH15_EVT_ID",
        "address": 1343049872,
        "size": 32,
        "access": "",
        "desc": "Channel15 event id register",
        "fields": [
            {
                "name": "CH15_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch15_evt_id"
            }
        ]
    },
    "1343049876": {
        "name": "CH15_TASK_ID",
        "address": 1343049876,
        "size": 32,
        "access": "",
        "desc": "Channel15 task id register",
        "fields": [
            {
                "name": "CH15_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch15_task_id"
            }
        ]
    },
    "1343049880": {
        "name": "CH16_EVT_ID",
        "address": 1343049880,
        "size": 32,
        "access": "",
        "desc": "Channel16 event id register",
        "fields": [
            {
                "name": "CH16_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch16_evt_id"
            }
        ]
    },
    "1343049884": {
        "name": "CH16_TASK_ID",
        "address": 1343049884,
        "size": 32,
        "access": "",
        "desc": "Channel16 task id register",
        "fields": [
            {
                "name": "CH16_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch16_task_id"
            }
        ]
    },
    "1343049888": {
        "name": "CH17_EVT_ID",
        "address": 1343049888,
        "size": 32,
        "access": "",
        "desc": "Channel17 event id register",
        "fields": [
            {
                "name": "CH17_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch17_evt_id"
            }
        ]
    },
    "1343049892": {
        "name": "CH17_TASK_ID",
        "address": 1343049892,
        "size": 32,
        "access": "",
        "desc": "Channel17 task id register",
        "fields": [
            {
                "name": "CH17_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch17_task_id"
            }
        ]
    },
    "1343049896": {
        "name": "CH18_EVT_ID",
        "address": 1343049896,
        "size": 32,
        "access": "",
        "desc": "Channel18 event id register",
        "fields": [
            {
                "name": "CH18_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch18_evt_id"
            }
        ]
    },
    "1343049900": {
        "name": "CH18_TASK_ID",
        "address": 1343049900,
        "size": 32,
        "access": "",
        "desc": "Channel18 task id register",
        "fields": [
            {
                "name": "CH18_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch18_task_id"
            }
        ]
    },
    "1343049904": {
        "name": "CH19_EVT_ID",
        "address": 1343049904,
        "size": 32,
        "access": "",
        "desc": "Channel19 event id register",
        "fields": [
            {
                "name": "CH19_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch19_evt_id"
            }
        ]
    },
    "1343049908": {
        "name": "CH19_TASK_ID",
        "address": 1343049908,
        "size": 32,
        "access": "",
        "desc": "Channel19 task id register",
        "fields": [
            {
                "name": "CH19_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch19_task_id"
            }
        ]
    },
    "1343049912": {
        "name": "CH20_EVT_ID",
        "address": 1343049912,
        "size": 32,
        "access": "",
        "desc": "Channel20 event id register",
        "fields": [
            {
                "name": "CH20_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch20_evt_id"
            }
        ]
    },
    "1343049916": {
        "name": "CH20_TASK_ID",
        "address": 1343049916,
        "size": 32,
        "access": "",
        "desc": "Channel20 task id register",
        "fields": [
            {
                "name": "CH20_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch20_task_id"
            }
        ]
    },
    "1343049920": {
        "name": "CH21_EVT_ID",
        "address": 1343049920,
        "size": 32,
        "access": "",
        "desc": "Channel21 event id register",
        "fields": [
            {
                "name": "CH21_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch21_evt_id"
            }
        ]
    },
    "1343049924": {
        "name": "CH21_TASK_ID",
        "address": 1343049924,
        "size": 32,
        "access": "",
        "desc": "Channel21 task id register",
        "fields": [
            {
                "name": "CH21_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch21_task_id"
            }
        ]
    },
    "1343049928": {
        "name": "CH22_EVT_ID",
        "address": 1343049928,
        "size": 32,
        "access": "",
        "desc": "Channel22 event id register",
        "fields": [
            {
                "name": "CH22_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch22_evt_id"
            }
        ]
    },
    "1343049932": {
        "name": "CH22_TASK_ID",
        "address": 1343049932,
        "size": 32,
        "access": "",
        "desc": "Channel22 task id register",
        "fields": [
            {
                "name": "CH22_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch22_task_id"
            }
        ]
    },
    "1343049936": {
        "name": "CH23_EVT_ID",
        "address": 1343049936,
        "size": 32,
        "access": "",
        "desc": "Channel23 event id register",
        "fields": [
            {
                "name": "CH23_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch23_evt_id"
            }
        ]
    },
    "1343049940": {
        "name": "CH23_TASK_ID",
        "address": 1343049940,
        "size": 32,
        "access": "",
        "desc": "Channel23 task id register",
        "fields": [
            {
                "name": "CH23_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch23_task_id"
            }
        ]
    },
    "1343049944": {
        "name": "CH24_EVT_ID",
        "address": 1343049944,
        "size": 32,
        "access": "",
        "desc": "Channel24 event id register",
        "fields": [
            {
                "name": "CH24_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch24_evt_id"
            }
        ]
    },
    "1343049948": {
        "name": "CH24_TASK_ID",
        "address": 1343049948,
        "size": 32,
        "access": "",
        "desc": "Channel24 task id register",
        "fields": [
            {
                "name": "CH24_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch24_task_id"
            }
        ]
    },
    "1343049952": {
        "name": "CH25_EVT_ID",
        "address": 1343049952,
        "size": 32,
        "access": "",
        "desc": "Channel25 event id register",
        "fields": [
            {
                "name": "CH25_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch25_evt_id"
            }
        ]
    },
    "1343049956": {
        "name": "CH25_TASK_ID",
        "address": 1343049956,
        "size": 32,
        "access": "",
        "desc": "Channel25 task id register",
        "fields": [
            {
                "name": "CH25_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch25_task_id"
            }
        ]
    },
    "1343049960": {
        "name": "CH26_EVT_ID",
        "address": 1343049960,
        "size": 32,
        "access": "",
        "desc": "Channel26 event id register",
        "fields": [
            {
                "name": "CH26_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch26_evt_id"
            }
        ]
    },
    "1343049964": {
        "name": "CH26_TASK_ID",
        "address": 1343049964,
        "size": 32,
        "access": "",
        "desc": "Channel26 task id register",
        "fields": [
            {
                "name": "CH26_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch26_task_id"
            }
        ]
    },
    "1343049968": {
        "name": "CH27_EVT_ID",
        "address": 1343049968,
        "size": 32,
        "access": "",
        "desc": "Channel27 event id register",
        "fields": [
            {
                "name": "CH27_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch27_evt_id"
            }
        ]
    },
    "1343049972": {
        "name": "CH27_TASK_ID",
        "address": 1343049972,
        "size": 32,
        "access": "",
        "desc": "Channel27 task id register",
        "fields": [
            {
                "name": "CH27_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch27_task_id"
            }
        ]
    },
    "1343049976": {
        "name": "CH28_EVT_ID",
        "address": 1343049976,
        "size": 32,
        "access": "",
        "desc": "Channel28 event id register",
        "fields": [
            {
                "name": "CH28_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch28_evt_id"
            }
        ]
    },
    "1343049980": {
        "name": "CH28_TASK_ID",
        "address": 1343049980,
        "size": 32,
        "access": "",
        "desc": "Channel28 task id register",
        "fields": [
            {
                "name": "CH28_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch28_task_id"
            }
        ]
    },
    "1343049984": {
        "name": "CH29_EVT_ID",
        "address": 1343049984,
        "size": 32,
        "access": "",
        "desc": "Channel29 event id register",
        "fields": [
            {
                "name": "CH29_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch29_evt_id"
            }
        ]
    },
    "1343049988": {
        "name": "CH29_TASK_ID",
        "address": 1343049988,
        "size": 32,
        "access": "",
        "desc": "Channel29 task id register",
        "fields": [
            {
                "name": "CH29_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch29_task_id"
            }
        ]
    },
    "1343049992": {
        "name": "CH30_EVT_ID",
        "address": 1343049992,
        "size": 32,
        "access": "",
        "desc": "Channel30 event id register",
        "fields": [
            {
                "name": "CH30_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch30_evt_id"
            }
        ]
    },
    "1343049996": {
        "name": "CH30_TASK_ID",
        "address": 1343049996,
        "size": 32,
        "access": "",
        "desc": "Channel30 task id register",
        "fields": [
            {
                "name": "CH30_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch30_task_id"
            }
        ]
    },
    "1343050000": {
        "name": "CH31_EVT_ID",
        "address": 1343050000,
        "size": 32,
        "access": "",
        "desc": "Channel31 event id register",
        "fields": [
            {
                "name": "CH31_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch31_evt_id"
            }
        ]
    },
    "1343050004": {
        "name": "CH31_TASK_ID",
        "address": 1343050004,
        "size": 32,
        "access": "",
        "desc": "Channel31 task id register",
        "fields": [
            {
                "name": "CH31_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch31_task_id"
            }
        ]
    },
    "1343050008": {
        "name": "CH32_EVT_ID",
        "address": 1343050008,
        "size": 32,
        "access": "",
        "desc": "Channel32 event id register",
        "fields": [
            {
                "name": "CH32_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch32_evt_id"
            }
        ]
    },
    "1343050012": {
        "name": "CH32_TASK_ID",
        "address": 1343050012,
        "size": 32,
        "access": "",
        "desc": "Channel32 task id register",
        "fields": [
            {
                "name": "CH32_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch32_task_id"
            }
        ]
    },
    "1343050016": {
        "name": "CH33_EVT_ID",
        "address": 1343050016,
        "size": 32,
        "access": "",
        "desc": "Channel33 event id register",
        "fields": [
            {
                "name": "CH33_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch33_evt_id"
            }
        ]
    },
    "1343050020": {
        "name": "CH33_TASK_ID",
        "address": 1343050020,
        "size": 32,
        "access": "",
        "desc": "Channel33 task id register",
        "fields": [
            {
                "name": "CH33_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch33_task_id"
            }
        ]
    },
    "1343050024": {
        "name": "CH34_EVT_ID",
        "address": 1343050024,
        "size": 32,
        "access": "",
        "desc": "Channel34 event id register",
        "fields": [
            {
                "name": "CH34_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch34_evt_id"
            }
        ]
    },
    "1343050028": {
        "name": "CH34_TASK_ID",
        "address": 1343050028,
        "size": 32,
        "access": "",
        "desc": "Channel34 task id register",
        "fields": [
            {
                "name": "CH34_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch34_task_id"
            }
        ]
    },
    "1343050032": {
        "name": "CH35_EVT_ID",
        "address": 1343050032,
        "size": 32,
        "access": "",
        "desc": "Channel35 event id register",
        "fields": [
            {
                "name": "CH35_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch35_evt_id"
            }
        ]
    },
    "1343050036": {
        "name": "CH35_TASK_ID",
        "address": 1343050036,
        "size": 32,
        "access": "",
        "desc": "Channel35 task id register",
        "fields": [
            {
                "name": "CH35_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch35_task_id"
            }
        ]
    },
    "1343050040": {
        "name": "CH36_EVT_ID",
        "address": 1343050040,
        "size": 32,
        "access": "",
        "desc": "Channel36 event id register",
        "fields": [
            {
                "name": "CH36_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch36_evt_id"
            }
        ]
    },
    "1343050044": {
        "name": "CH36_TASK_ID",
        "address": 1343050044,
        "size": 32,
        "access": "",
        "desc": "Channel36 task id register",
        "fields": [
            {
                "name": "CH36_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch36_task_id"
            }
        ]
    },
    "1343050048": {
        "name": "CH37_EVT_ID",
        "address": 1343050048,
        "size": 32,
        "access": "",
        "desc": "Channel37 event id register",
        "fields": [
            {
                "name": "CH37_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch37_evt_id"
            }
        ]
    },
    "1343050052": {
        "name": "CH37_TASK_ID",
        "address": 1343050052,
        "size": 32,
        "access": "",
        "desc": "Channel37 task id register",
        "fields": [
            {
                "name": "CH37_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch37_task_id"
            }
        ]
    },
    "1343050056": {
        "name": "CH38_EVT_ID",
        "address": 1343050056,
        "size": 32,
        "access": "",
        "desc": "Channel38 event id register",
        "fields": [
            {
                "name": "CH38_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch38_evt_id"
            }
        ]
    },
    "1343050060": {
        "name": "CH38_TASK_ID",
        "address": 1343050060,
        "size": 32,
        "access": "",
        "desc": "Channel38 task id register",
        "fields": [
            {
                "name": "CH38_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch38_task_id"
            }
        ]
    },
    "1343050064": {
        "name": "CH39_EVT_ID",
        "address": 1343050064,
        "size": 32,
        "access": "",
        "desc": "Channel39 event id register",
        "fields": [
            {
                "name": "CH39_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch39_evt_id"
            }
        ]
    },
    "1343050068": {
        "name": "CH39_TASK_ID",
        "address": 1343050068,
        "size": 32,
        "access": "",
        "desc": "Channel39 task id register",
        "fields": [
            {
                "name": "CH39_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch39_task_id"
            }
        ]
    },
    "1343050072": {
        "name": "CH40_EVT_ID",
        "address": 1343050072,
        "size": 32,
        "access": "",
        "desc": "Channel40 event id register",
        "fields": [
            {
                "name": "CH40_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch40_evt_id"
            }
        ]
    },
    "1343050076": {
        "name": "CH40_TASK_ID",
        "address": 1343050076,
        "size": 32,
        "access": "",
        "desc": "Channel40 task id register",
        "fields": [
            {
                "name": "CH40_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch40_task_id"
            }
        ]
    },
    "1343050080": {
        "name": "CH41_EVT_ID",
        "address": 1343050080,
        "size": 32,
        "access": "",
        "desc": "Channel41 event id register",
        "fields": [
            {
                "name": "CH41_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch41_evt_id"
            }
        ]
    },
    "1343050084": {
        "name": "CH41_TASK_ID",
        "address": 1343050084,
        "size": 32,
        "access": "",
        "desc": "Channel41 task id register",
        "fields": [
            {
                "name": "CH41_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch41_task_id"
            }
        ]
    },
    "1343050088": {
        "name": "CH42_EVT_ID",
        "address": 1343050088,
        "size": 32,
        "access": "",
        "desc": "Channel42 event id register",
        "fields": [
            {
                "name": "CH42_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch42_evt_id"
            }
        ]
    },
    "1343050092": {
        "name": "CH42_TASK_ID",
        "address": 1343050092,
        "size": 32,
        "access": "",
        "desc": "Channel42 task id register",
        "fields": [
            {
                "name": "CH42_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch42_task_id"
            }
        ]
    },
    "1343050096": {
        "name": "CH43_EVT_ID",
        "address": 1343050096,
        "size": 32,
        "access": "",
        "desc": "Channel43 event id register",
        "fields": [
            {
                "name": "CH43_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch43_evt_id"
            }
        ]
    },
    "1343050100": {
        "name": "CH43_TASK_ID",
        "address": 1343050100,
        "size": 32,
        "access": "",
        "desc": "Channel43 task id register",
        "fields": [
            {
                "name": "CH43_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch43_task_id"
            }
        ]
    },
    "1343050104": {
        "name": "CH44_EVT_ID",
        "address": 1343050104,
        "size": 32,
        "access": "",
        "desc": "Channel44 event id register",
        "fields": [
            {
                "name": "CH44_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch44_evt_id"
            }
        ]
    },
    "1343050108": {
        "name": "CH44_TASK_ID",
        "address": 1343050108,
        "size": 32,
        "access": "",
        "desc": "Channel44 task id register",
        "fields": [
            {
                "name": "CH44_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch44_task_id"
            }
        ]
    },
    "1343050112": {
        "name": "CH45_EVT_ID",
        "address": 1343050112,
        "size": 32,
        "access": "",
        "desc": "Channel45 event id register",
        "fields": [
            {
                "name": "CH45_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch45_evt_id"
            }
        ]
    },
    "1343050116": {
        "name": "CH45_TASK_ID",
        "address": 1343050116,
        "size": 32,
        "access": "",
        "desc": "Channel45 task id register",
        "fields": [
            {
                "name": "CH45_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch45_task_id"
            }
        ]
    },
    "1343050120": {
        "name": "CH46_EVT_ID",
        "address": 1343050120,
        "size": 32,
        "access": "",
        "desc": "Channel46 event id register",
        "fields": [
            {
                "name": "CH46_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch46_evt_id"
            }
        ]
    },
    "1343050124": {
        "name": "CH46_TASK_ID",
        "address": 1343050124,
        "size": 32,
        "access": "",
        "desc": "Channel46 task id register",
        "fields": [
            {
                "name": "CH46_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch46_task_id"
            }
        ]
    },
    "1343050128": {
        "name": "CH47_EVT_ID",
        "address": 1343050128,
        "size": 32,
        "access": "",
        "desc": "Channel47 event id register",
        "fields": [
            {
                "name": "CH47_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch47_evt_id"
            }
        ]
    },
    "1343050132": {
        "name": "CH47_TASK_ID",
        "address": 1343050132,
        "size": 32,
        "access": "",
        "desc": "Channel47 task id register",
        "fields": [
            {
                "name": "CH47_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch47_task_id"
            }
        ]
    },
    "1343050136": {
        "name": "CH48_EVT_ID",
        "address": 1343050136,
        "size": 32,
        "access": "",
        "desc": "Channel48 event id register",
        "fields": [
            {
                "name": "CH48_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch48_evt_id"
            }
        ]
    },
    "1343050140": {
        "name": "CH48_TASK_ID",
        "address": 1343050140,
        "size": 32,
        "access": "",
        "desc": "Channel48 task id register",
        "fields": [
            {
                "name": "CH48_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch48_task_id"
            }
        ]
    },
    "1343050144": {
        "name": "CH49_EVT_ID",
        "address": 1343050144,
        "size": 32,
        "access": "",
        "desc": "Channel49 event id register",
        "fields": [
            {
                "name": "CH49_EVT_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch49_evt_id"
            }
        ]
    },
    "1343050148": {
        "name": "CH49_TASK_ID",
        "address": 1343050148,
        "size": 32,
        "access": "",
        "desc": "Channel49 task id register",
        "fields": [
            {
                "name": "CH49_TASK_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures ch49_task_id"
            }
        ]
    },
    "1343050152": {
        "name": "EVT_ST0",
        "address": 1343050152,
        "size": 32,
        "access": "",
        "desc": "Events trigger status register",
        "fields": [
            {
                "name": "GPIO_EVT_CH0_RISE_EDGE_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Represents GPIO_evt_ch0_rise_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_EVT_CH1_RISE_EDGE_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Represents GPIO_evt_ch1_rise_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_EVT_CH2_RISE_EDGE_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Represents GPIO_evt_ch2_rise_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_EVT_CH3_RISE_EDGE_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Represents GPIO_evt_ch3_rise_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_EVT_CH4_RISE_EDGE_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Represents GPIO_evt_ch4_rise_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_EVT_CH5_RISE_EDGE_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Represents GPIO_evt_ch5_rise_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_EVT_CH6_RISE_EDGE_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Represents GPIO_evt_ch6_rise_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_EVT_CH7_RISE_EDGE_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Represents GPIO_evt_ch7_rise_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_EVT_CH0_FALL_EDGE_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Represents GPIO_evt_ch0_fall_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_EVT_CH1_FALL_EDGE_ST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Represents GPIO_evt_ch1_fall_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_EVT_CH2_FALL_EDGE_ST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Represents GPIO_evt_ch2_fall_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_EVT_CH3_FALL_EDGE_ST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Represents GPIO_evt_ch3_fall_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_EVT_CH4_FALL_EDGE_ST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Represents GPIO_evt_ch4_fall_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_EVT_CH5_FALL_EDGE_ST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Represents GPIO_evt_ch5_fall_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_EVT_CH6_FALL_EDGE_ST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Represents GPIO_evt_ch6_fall_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_EVT_CH7_FALL_EDGE_ST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Represents GPIO_evt_ch7_fall_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_EVT_CH0_ANY_EDGE_ST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Represents GPIO_evt_ch0_any_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_EVT_CH1_ANY_EDGE_ST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Represents GPIO_evt_ch1_any_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_EVT_CH2_ANY_EDGE_ST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Represents GPIO_evt_ch2_any_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_EVT_CH3_ANY_EDGE_ST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Represents GPIO_evt_ch3_any_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_EVT_CH4_ANY_EDGE_ST",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Represents GPIO_evt_ch4_any_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_EVT_CH5_ANY_EDGE_ST",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Represents GPIO_evt_ch5_any_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_EVT_CH6_ANY_EDGE_ST",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Represents GPIO_evt_ch6_any_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_EVT_CH7_ANY_EDGE_ST",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Represents GPIO_evt_ch7_any_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_EVT_ZERO_DET_POS0_ST",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Represents GPIO_evt_zero_det_pos0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_EVT_ZERO_DET_NEG0_ST",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Represents GPIO_evt_zero_det_neg0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_EVT_ZERO_DET_POS1_ST",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Represents GPIO_evt_zero_det_pos1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_EVT_ZERO_DET_NEG1_ST",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Represents GPIO_evt_zero_det_neg1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_EVT_DUTY_CHNG_END_CH0_ST",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Represents LEDC_evt_duty_chng_end_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_EVT_DUTY_CHNG_END_CH1_ST",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Represents LEDC_evt_duty_chng_end_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_EVT_DUTY_CHNG_END_CH2_ST",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Represents LEDC_evt_duty_chng_end_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_EVT_DUTY_CHNG_END_CH3_ST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Represents LEDC_evt_duty_chng_end_ch3 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            }
        ]
    },
    "1343050156": {
        "name": "EVT_ST0_CLR",
        "address": 1343050156,
        "size": 32,
        "access": "",
        "desc": "Events trigger status clear register",
        "fields": [
            {
                "name": "GPIO_EVT_CH0_RISE_EDGE_ST_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_evt_ch0_rise_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_EVT_CH1_RISE_EDGE_ST_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_evt_ch1_rise_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_EVT_CH2_RISE_EDGE_ST_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_evt_ch2_rise_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_EVT_CH3_RISE_EDGE_ST_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_evt_ch3_rise_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_EVT_CH4_RISE_EDGE_ST_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_evt_ch4_rise_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_EVT_CH5_RISE_EDGE_ST_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_evt_ch5_rise_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_EVT_CH6_RISE_EDGE_ST_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_evt_ch6_rise_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_EVT_CH7_RISE_EDGE_ST_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_evt_ch7_rise_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_EVT_CH0_FALL_EDGE_ST_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_evt_ch0_fall_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_EVT_CH1_FALL_EDGE_ST_CLR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_evt_ch1_fall_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_EVT_CH2_FALL_EDGE_ST_CLR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_evt_ch2_fall_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_EVT_CH3_FALL_EDGE_ST_CLR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_evt_ch3_fall_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_EVT_CH4_FALL_EDGE_ST_CLR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_evt_ch4_fall_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_EVT_CH5_FALL_EDGE_ST_CLR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_evt_ch5_fall_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_EVT_CH6_FALL_EDGE_ST_CLR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_evt_ch6_fall_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_EVT_CH7_FALL_EDGE_ST_CLR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_evt_ch7_fall_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_EVT_CH0_ANY_EDGE_ST_CLR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_evt_ch0_any_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_EVT_CH1_ANY_EDGE_ST_CLR",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_evt_ch1_any_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_EVT_CH2_ANY_EDGE_ST_CLR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_evt_ch2_any_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_EVT_CH3_ANY_EDGE_ST_CLR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_evt_ch3_any_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_EVT_CH4_ANY_EDGE_ST_CLR",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_evt_ch4_any_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_EVT_CH5_ANY_EDGE_ST_CLR",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_evt_ch5_any_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_EVT_CH6_ANY_EDGE_ST_CLR",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_evt_ch6_any_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_EVT_CH7_ANY_EDGE_ST_CLR",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_evt_ch7_any_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_EVT_ZERO_DET_POS0_ST_CLR",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_evt_zero_det_pos0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_EVT_ZERO_DET_NEG0_ST_CLR",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_evt_zero_det_neg0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_EVT_ZERO_DET_POS1_ST_CLR",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_evt_zero_det_pos1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_EVT_ZERO_DET_NEG1_ST_CLR",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_evt_zero_det_neg1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_EVT_DUTY_CHNG_END_CH0_ST_CLR",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_evt_duty_chng_end_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_EVT_DUTY_CHNG_END_CH1_ST_CLR",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_evt_duty_chng_end_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_EVT_DUTY_CHNG_END_CH2_ST_CLR",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_evt_duty_chng_end_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_EVT_DUTY_CHNG_END_CH3_ST_CLR",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_evt_duty_chng_end_ch3 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            }
        ]
    },
    "1343050160": {
        "name": "EVT_ST1",
        "address": 1343050160,
        "size": 32,
        "access": "",
        "desc": "Events trigger status register",
        "fields": [
            {
                "name": "LEDC_EVT_DUTY_CHNG_END_CH4_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Represents LEDC_evt_duty_chng_end_ch4 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_EVT_DUTY_CHNG_END_CH5_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Represents LEDC_evt_duty_chng_end_ch5 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_EVT_DUTY_CHNG_END_CH6_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Represents LEDC_evt_duty_chng_end_ch6 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_EVT_DUTY_CHNG_END_CH7_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Represents LEDC_evt_duty_chng_end_ch7 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_EVT_OVF_CNT_PLS_CH0_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Represents LEDC_evt_ovf_cnt_pls_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_EVT_OVF_CNT_PLS_CH1_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Represents LEDC_evt_ovf_cnt_pls_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_EVT_OVF_CNT_PLS_CH2_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Represents LEDC_evt_ovf_cnt_pls_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_EVT_OVF_CNT_PLS_CH3_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Represents LEDC_evt_ovf_cnt_pls_ch3 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_EVT_OVF_CNT_PLS_CH4_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Represents LEDC_evt_ovf_cnt_pls_ch4 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_EVT_OVF_CNT_PLS_CH5_ST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Represents LEDC_evt_ovf_cnt_pls_ch5 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_EVT_OVF_CNT_PLS_CH6_ST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Represents LEDC_evt_ovf_cnt_pls_ch6 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_EVT_OVF_CNT_PLS_CH7_ST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Represents LEDC_evt_ovf_cnt_pls_ch7 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_EVT_TIME_OVF_TIMER0_ST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Represents LEDC_evt_time_ovf_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_EVT_TIME_OVF_TIMER1_ST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Represents LEDC_evt_time_ovf_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_EVT_TIME_OVF_TIMER2_ST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Represents LEDC_evt_time_ovf_timer2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_EVT_TIME_OVF_TIMER3_ST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Represents LEDC_evt_time_ovf_timer3 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_EVT_TIMER0_CMP_ST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Represents LEDC_evt_timer0_cmp trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_EVT_TIMER1_CMP_ST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Represents LEDC_evt_timer1_cmp trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_EVT_TIMER2_CMP_ST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Represents LEDC_evt_timer2_cmp trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_EVT_TIMER3_CMP_ST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Represents LEDC_evt_timer3_cmp trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "TG0_EVT_CNT_CMP_TIMER0_ST",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Represents TG0_evt_cnt_cmp_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "TG0_EVT_CNT_CMP_TIMER1_ST",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Represents TG0_evt_cnt_cmp_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "TG1_EVT_CNT_CMP_TIMER0_ST",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Represents TG1_evt_cnt_cmp_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "TG1_EVT_CNT_CMP_TIMER1_ST",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Represents TG1_evt_cnt_cmp_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "SYSTIMER_EVT_CNT_CMP0_ST",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Represents SYSTIMER_evt_cnt_cmp0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "SYSTIMER_EVT_CNT_CMP1_ST",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Represents SYSTIMER_evt_cnt_cmp1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "SYSTIMER_EVT_CNT_CMP2_ST",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Represents SYSTIMER_evt_cnt_cmp2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_EVT_TIMER0_STOP_ST",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_evt_timer0_stop trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_EVT_TIMER1_STOP_ST",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_evt_timer1_stop trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_EVT_TIMER2_STOP_ST",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_evt_timer2_stop trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_EVT_TIMER0_TEZ_ST",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_evt_timer0_tez trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_EVT_TIMER1_TEZ_ST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_evt_timer1_tez trigger status.\\\\0: Not triggered\\\\1: Triggered"
            }
        ]
    },
    "1343050164": {
        "name": "EVT_ST1_CLR",
        "address": 1343050164,
        "size": 32,
        "access": "",
        "desc": "Events trigger status clear register",
        "fields": [
            {
                "name": "LEDC_EVT_DUTY_CHNG_END_CH4_ST_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_evt_duty_chng_end_ch4 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_EVT_DUTY_CHNG_END_CH5_ST_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_evt_duty_chng_end_ch5 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_EVT_DUTY_CHNG_END_CH6_ST_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_evt_duty_chng_end_ch6 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_EVT_DUTY_CHNG_END_CH7_ST_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_evt_duty_chng_end_ch7 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_EVT_OVF_CNT_PLS_CH0_ST_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_evt_ovf_cnt_pls_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_EVT_OVF_CNT_PLS_CH1_ST_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_evt_ovf_cnt_pls_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_EVT_OVF_CNT_PLS_CH2_ST_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_evt_ovf_cnt_pls_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_EVT_OVF_CNT_PLS_CH3_ST_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_evt_ovf_cnt_pls_ch3 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_EVT_OVF_CNT_PLS_CH4_ST_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_evt_ovf_cnt_pls_ch4 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_EVT_OVF_CNT_PLS_CH5_ST_CLR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_evt_ovf_cnt_pls_ch5 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_EVT_OVF_CNT_PLS_CH6_ST_CLR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_evt_ovf_cnt_pls_ch6 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_EVT_OVF_CNT_PLS_CH7_ST_CLR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_evt_ovf_cnt_pls_ch7 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_EVT_TIME_OVF_TIMER0_ST_CLR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_evt_time_ovf_timer0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_EVT_TIME_OVF_TIMER1_ST_CLR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_evt_time_ovf_timer1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_EVT_TIME_OVF_TIMER2_ST_CLR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_evt_time_ovf_timer2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_EVT_TIME_OVF_TIMER3_ST_CLR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_evt_time_ovf_timer3 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_EVT_TIMER0_CMP_ST_CLR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_evt_timer0_cmp trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_EVT_TIMER1_CMP_ST_CLR",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_evt_timer1_cmp trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_EVT_TIMER2_CMP_ST_CLR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_evt_timer2_cmp trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_EVT_TIMER3_CMP_ST_CLR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_evt_timer3_cmp trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "TG0_EVT_CNT_CMP_TIMER0_ST_CLR",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear TG0_evt_cnt_cmp_timer0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "TG0_EVT_CNT_CMP_TIMER1_ST_CLR",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear TG0_evt_cnt_cmp_timer1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "TG1_EVT_CNT_CMP_TIMER0_ST_CLR",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear TG1_evt_cnt_cmp_timer0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "TG1_EVT_CNT_CMP_TIMER1_ST_CLR",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear TG1_evt_cnt_cmp_timer1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "SYSTIMER_EVT_CNT_CMP0_ST_CLR",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear SYSTIMER_evt_cnt_cmp0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "SYSTIMER_EVT_CNT_CMP1_ST_CLR",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear SYSTIMER_evt_cnt_cmp1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "SYSTIMER_EVT_CNT_CMP2_ST_CLR",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear SYSTIMER_evt_cnt_cmp2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_EVT_TIMER0_STOP_ST_CLR",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_evt_timer0_stop trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_EVT_TIMER1_STOP_ST_CLR",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_evt_timer1_stop trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_EVT_TIMER2_STOP_ST_CLR",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_evt_timer2_stop trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_EVT_TIMER0_TEZ_ST_CLR",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_evt_timer0_tez trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_EVT_TIMER1_TEZ_ST_CLR",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_evt_timer1_tez trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            }
        ]
    },
    "1343050168": {
        "name": "EVT_ST2",
        "address": 1343050168,
        "size": 32,
        "access": "",
        "desc": "Events trigger status register",
        "fields": [
            {
                "name": "MCPWM0_EVT_TIMER2_TEZ_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_evt_timer2_tez trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_EVT_TIMER0_TEP_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_evt_timer0_tep trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_EVT_TIMER1_TEP_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_evt_timer1_tep trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_EVT_TIMER2_TEP_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_evt_timer2_tep trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_EVT_OP0_TEA_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_evt_op0_tea trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_EVT_OP1_TEA_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_evt_op1_tea trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_EVT_OP2_TEA_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_evt_op2_tea trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_EVT_OP0_TEB_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_evt_op0_teb trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_EVT_OP1_TEB_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_evt_op1_teb trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_EVT_OP2_TEB_ST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_evt_op2_teb trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_EVT_F0_ST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_evt_f0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_EVT_F1_ST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_evt_f1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_EVT_F2_ST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_evt_f2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_EVT_F0_CLR_ST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_evt_f0_clr trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_EVT_F1_CLR_ST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_evt_f1_clr trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_EVT_F2_CLR_ST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_evt_f2_clr trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_EVT_TZ0_CBC_ST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_evt_tz0_cbc trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_EVT_TZ1_CBC_ST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_evt_tz1_cbc trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_EVT_TZ2_CBC_ST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_evt_tz2_cbc trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_EVT_TZ0_OST_ST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_evt_tz0_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_EVT_TZ1_OST_ST",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_evt_tz1_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_EVT_TZ2_OST_ST",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_evt_tz2_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_EVT_CAP0_ST",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_evt_cap0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_EVT_CAP1_ST",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_evt_cap1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_EVT_CAP2_ST",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_evt_cap2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_EVT_OP0_TEE1_ST",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_evt_op0_tee1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_EVT_OP1_TEE1_ST",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_evt_op1_tee1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_EVT_OP2_TEE1_ST",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_evt_op2_tee1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_EVT_OP0_TEE2_ST",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_evt_op0_tee2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_EVT_OP1_TEE2_ST",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_evt_op1_tee2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_EVT_OP2_TEE2_ST",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_evt_op2_tee2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_EVT_TIMER0_STOP_ST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_evt_timer0_stop trigger status.\\\\0: Not triggered\\\\1: Triggered"
            }
        ]
    },
    "1343050172": {
        "name": "EVT_ST2_CLR",
        "address": 1343050172,
        "size": 32,
        "access": "",
        "desc": "Events trigger status clear register",
        "fields": [
            {
                "name": "MCPWM0_EVT_TIMER2_TEZ_ST_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_evt_timer2_tez trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_EVT_TIMER0_TEP_ST_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_evt_timer0_tep trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_EVT_TIMER1_TEP_ST_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_evt_timer1_tep trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_EVT_TIMER2_TEP_ST_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_evt_timer2_tep trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_EVT_OP0_TEA_ST_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_evt_op0_tea trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_EVT_OP1_TEA_ST_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_evt_op1_tea trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_EVT_OP2_TEA_ST_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_evt_op2_tea trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_EVT_OP0_TEB_ST_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_evt_op0_teb trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_EVT_OP1_TEB_ST_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_evt_op1_teb trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_EVT_OP2_TEB_ST_CLR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_evt_op2_teb trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_EVT_F0_ST_CLR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_evt_f0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_EVT_F1_ST_CLR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_evt_f1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_EVT_F2_ST_CLR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_evt_f2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_EVT_F0_CLR_ST_CLR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_evt_f0_clr trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_EVT_F1_CLR_ST_CLR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_evt_f1_clr trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_EVT_F2_CLR_ST_CLR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_evt_f2_clr trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_EVT_TZ0_CBC_ST_CLR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_evt_tz0_cbc trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_EVT_TZ1_CBC_ST_CLR",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_evt_tz1_cbc trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_EVT_TZ2_CBC_ST_CLR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_evt_tz2_cbc trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_EVT_TZ0_OST_ST_CLR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_evt_tz0_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_EVT_TZ1_OST_ST_CLR",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_evt_tz1_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_EVT_TZ2_OST_ST_CLR",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_evt_tz2_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_EVT_CAP0_ST_CLR",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_evt_cap0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_EVT_CAP1_ST_CLR",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_evt_cap1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_EVT_CAP2_ST_CLR",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_evt_cap2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_EVT_OP0_TEE1_ST_CLR",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_evt_op0_tee1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_EVT_OP1_TEE1_ST_CLR",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_evt_op1_tee1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_EVT_OP2_TEE1_ST_CLR",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_evt_op2_tee1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_EVT_OP0_TEE2_ST_CLR",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_evt_op0_tee2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_EVT_OP1_TEE2_ST_CLR",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_evt_op1_tee2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_EVT_OP2_TEE2_ST_CLR",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_evt_op2_tee2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_EVT_TIMER0_STOP_ST_CLR",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_evt_timer0_stop trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            }
        ]
    },
    "1343050176": {
        "name": "EVT_ST3",
        "address": 1343050176,
        "size": 32,
        "access": "",
        "desc": "Events trigger status register",
        "fields": [
            {
                "name": "MCPWM1_EVT_TIMER1_STOP_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_evt_timer1_stop trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_EVT_TIMER2_STOP_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_evt_timer2_stop trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_EVT_TIMER0_TEZ_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_evt_timer0_tez trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_EVT_TIMER1_TEZ_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_evt_timer1_tez trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_EVT_TIMER2_TEZ_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_evt_timer2_tez trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_EVT_TIMER0_TEP_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_evt_timer0_tep trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_EVT_TIMER1_TEP_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_evt_timer1_tep trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_EVT_TIMER2_TEP_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_evt_timer2_tep trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_EVT_OP0_TEA_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_evt_op0_tea trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_EVT_OP1_TEA_ST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_evt_op1_tea trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_EVT_OP2_TEA_ST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_evt_op2_tea trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_EVT_OP0_TEB_ST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_evt_op0_teb trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_EVT_OP1_TEB_ST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_evt_op1_teb trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_EVT_OP2_TEB_ST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_evt_op2_teb trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_EVT_F0_ST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_evt_f0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_EVT_F1_ST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_evt_f1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_EVT_F2_ST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_evt_f2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_EVT_F0_CLR_ST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_evt_f0_clr trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_EVT_F1_CLR_ST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_evt_f1_clr trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_EVT_F2_CLR_ST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_evt_f2_clr trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_EVT_TZ0_CBC_ST",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_evt_tz0_cbc trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_EVT_TZ1_CBC_ST",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_evt_tz1_cbc trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_EVT_TZ2_CBC_ST",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_evt_tz2_cbc trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_EVT_TZ0_OST_ST",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_evt_tz0_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_EVT_TZ1_OST_ST",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_evt_tz1_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_EVT_TZ2_OST_ST",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_evt_tz2_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_EVT_CAP0_ST",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_evt_cap0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_EVT_CAP1_ST",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_evt_cap1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_EVT_CAP2_ST",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_evt_cap2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_EVT_OP0_TEE1_ST",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_evt_op0_tee1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_EVT_OP1_TEE1_ST",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_evt_op1_tee1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_EVT_OP2_TEE1_ST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_evt_op2_tee1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            }
        ]
    },
    "1343050180": {
        "name": "EVT_ST3_CLR",
        "address": 1343050180,
        "size": 32,
        "access": "",
        "desc": "Events trigger status clear register",
        "fields": [
            {
                "name": "MCPWM1_EVT_TIMER1_STOP_ST_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_evt_timer1_stop trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_EVT_TIMER2_STOP_ST_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_evt_timer2_stop trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_EVT_TIMER0_TEZ_ST_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_evt_timer0_tez trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_EVT_TIMER1_TEZ_ST_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_evt_timer1_tez trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_EVT_TIMER2_TEZ_ST_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_evt_timer2_tez trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_EVT_TIMER0_TEP_ST_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_evt_timer0_tep trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_EVT_TIMER1_TEP_ST_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_evt_timer1_tep trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_EVT_TIMER2_TEP_ST_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_evt_timer2_tep trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_EVT_OP0_TEA_ST_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_evt_op0_tea trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_EVT_OP1_TEA_ST_CLR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_evt_op1_tea trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_EVT_OP2_TEA_ST_CLR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_evt_op2_tea trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_EVT_OP0_TEB_ST_CLR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_evt_op0_teb trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_EVT_OP1_TEB_ST_CLR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_evt_op1_teb trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_EVT_OP2_TEB_ST_CLR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_evt_op2_teb trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_EVT_F0_ST_CLR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_evt_f0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_EVT_F1_ST_CLR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_evt_f1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_EVT_F2_ST_CLR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_evt_f2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_EVT_F0_CLR_ST_CLR",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_evt_f0_clr trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_EVT_F1_CLR_ST_CLR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_evt_f1_clr trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_EVT_F2_CLR_ST_CLR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_evt_f2_clr trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_EVT_TZ0_CBC_ST_CLR",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_evt_tz0_cbc trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_EVT_TZ1_CBC_ST_CLR",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_evt_tz1_cbc trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_EVT_TZ2_CBC_ST_CLR",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_evt_tz2_cbc trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_EVT_TZ0_OST_ST_CLR",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_evt_tz0_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_EVT_TZ1_OST_ST_CLR",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_evt_tz1_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_EVT_TZ2_OST_ST_CLR",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_evt_tz2_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_EVT_CAP0_ST_CLR",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_evt_cap0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_EVT_CAP1_ST_CLR",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_evt_cap1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_EVT_CAP2_ST_CLR",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_evt_cap2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_EVT_OP0_TEE1_ST_CLR",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_evt_op0_tee1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_EVT_OP1_TEE1_ST_CLR",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_evt_op1_tee1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_EVT_OP2_TEE1_ST_CLR",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_evt_op2_tee1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            }
        ]
    },
    "1343050184": {
        "name": "EVT_ST4",
        "address": 1343050184,
        "size": 32,
        "access": "",
        "desc": "Events trigger status register",
        "fields": [
            {
                "name": "MCPWM1_EVT_OP0_TEE2_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_evt_op0_tee2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_EVT_OP1_TEE2_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_evt_op1_tee2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_EVT_OP2_TEE2_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_evt_op2_tee2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "ADC_EVT_CONV_CMPLT0_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Represents ADC_evt_conv_cmplt0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "ADC_EVT_EQ_ABOVE_THRESH0_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Represents ADC_evt_eq_above_thresh0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "ADC_EVT_EQ_ABOVE_THRESH1_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Represents ADC_evt_eq_above_thresh1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "ADC_EVT_EQ_BELOW_THRESH0_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Represents ADC_evt_eq_below_thresh0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "ADC_EVT_EQ_BELOW_THRESH1_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Represents ADC_evt_eq_below_thresh1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "ADC_EVT_RESULT_DONE0_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Represents ADC_evt_result_done0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "ADC_EVT_STOPPED0_ST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Represents ADC_evt_stopped0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "ADC_EVT_STARTED0_ST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Represents ADC_evt_started0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "REGDMA_EVT_DONE0_ST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Represents REGDMA_evt_done0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "REGDMA_EVT_DONE1_ST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Represents REGDMA_evt_done1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "REGDMA_EVT_DONE2_ST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Represents REGDMA_evt_done2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "REGDMA_EVT_DONE3_ST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Represents REGDMA_evt_done3 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "REGDMA_EVT_ERR0_ST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Represents REGDMA_evt_err0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "REGDMA_EVT_ERR1_ST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Represents REGDMA_evt_err1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "REGDMA_EVT_ERR2_ST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Represents REGDMA_evt_err2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "REGDMA_EVT_ERR3_ST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Represents REGDMA_evt_err3 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "TMPSNSR_EVT_OVER_LIMIT_ST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Represents TMPSNSR_evt_over_limit trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "I2S0_EVT_RX_DONE_ST",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Represents I2S0_evt_rx_done trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "I2S0_EVT_TX_DONE_ST",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Represents I2S0_evt_tx_done trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "I2S0_EVT_X_WORDS_RECEIVED_ST",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Represents I2S0_evt_x_words_received trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "I2S0_EVT_X_WORDS_SENT_ST",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Represents I2S0_evt_x_words_sent trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "I2S1_EVT_RX_DONE_ST",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Represents I2S1_evt_rx_done trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "I2S1_EVT_TX_DONE_ST",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Represents I2S1_evt_tx_done trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "I2S1_EVT_X_WORDS_RECEIVED_ST",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Represents I2S1_evt_x_words_received trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "I2S1_EVT_X_WORDS_SENT_ST",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Represents I2S1_evt_x_words_sent trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "I2S2_EVT_RX_DONE_ST",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Represents I2S2_evt_rx_done trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "I2S2_EVT_TX_DONE_ST",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Represents I2S2_evt_tx_done trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "I2S2_EVT_X_WORDS_RECEIVED_ST",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Represents I2S2_evt_x_words_received trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "I2S2_EVT_X_WORDS_SENT_ST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Represents I2S2_evt_x_words_sent trigger status.\\\\0: Not triggered\\\\1: Triggered"
            }
        ]
    },
    "1343050188": {
        "name": "EVT_ST4_CLR",
        "address": 1343050188,
        "size": 32,
        "access": "",
        "desc": "Events trigger status clear register",
        "fields": [
            {
                "name": "MCPWM1_EVT_OP0_TEE2_ST_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_evt_op0_tee2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_EVT_OP1_TEE2_ST_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_evt_op1_tee2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_EVT_OP2_TEE2_ST_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_evt_op2_tee2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "ADC_EVT_CONV_CMPLT0_ST_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ADC_evt_conv_cmplt0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "ADC_EVT_EQ_ABOVE_THRESH0_ST_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ADC_evt_eq_above_thresh0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "ADC_EVT_EQ_ABOVE_THRESH1_ST_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ADC_evt_eq_above_thresh1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "ADC_EVT_EQ_BELOW_THRESH0_ST_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ADC_evt_eq_below_thresh0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "ADC_EVT_EQ_BELOW_THRESH1_ST_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ADC_evt_eq_below_thresh1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "ADC_EVT_RESULT_DONE0_ST_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ADC_evt_result_done0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "ADC_EVT_STOPPED0_ST_CLR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ADC_evt_stopped0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "ADC_EVT_STARTED0_ST_CLR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ADC_evt_started0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "REGDMA_EVT_DONE0_ST_CLR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear REGDMA_evt_done0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "REGDMA_EVT_DONE1_ST_CLR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear REGDMA_evt_done1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "REGDMA_EVT_DONE2_ST_CLR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear REGDMA_evt_done2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "REGDMA_EVT_DONE3_ST_CLR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear REGDMA_evt_done3 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "REGDMA_EVT_ERR0_ST_CLR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear REGDMA_evt_err0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "REGDMA_EVT_ERR1_ST_CLR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear REGDMA_evt_err1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "REGDMA_EVT_ERR2_ST_CLR",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear REGDMA_evt_err2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "REGDMA_EVT_ERR3_ST_CLR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear REGDMA_evt_err3 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "TMPSNSR_EVT_OVER_LIMIT_ST_CLR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear TMPSNSR_evt_over_limit trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "I2S0_EVT_RX_DONE_ST_CLR",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear I2S0_evt_rx_done trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "I2S0_EVT_TX_DONE_ST_CLR",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear I2S0_evt_tx_done trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "I2S0_EVT_X_WORDS_RECEIVED_ST_CLR",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear I2S0_evt_x_words_received trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "I2S0_EVT_X_WORDS_SENT_ST_CLR",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear I2S0_evt_x_words_sent trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "I2S1_EVT_RX_DONE_ST_CLR",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear I2S1_evt_rx_done trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "I2S1_EVT_TX_DONE_ST_CLR",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear I2S1_evt_tx_done trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "I2S1_EVT_X_WORDS_RECEIVED_ST_CLR",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear I2S1_evt_x_words_received trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "I2S1_EVT_X_WORDS_SENT_ST_CLR",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear I2S1_evt_x_words_sent trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "I2S2_EVT_RX_DONE_ST_CLR",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear I2S2_evt_rx_done trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "I2S2_EVT_TX_DONE_ST_CLR",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear I2S2_evt_tx_done trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "I2S2_EVT_X_WORDS_RECEIVED_ST_CLR",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear I2S2_evt_x_words_received trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "I2S2_EVT_X_WORDS_SENT_ST_CLR",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear I2S2_evt_x_words_sent trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            }
        ]
    },
    "1343050192": {
        "name": "EVT_ST5",
        "address": 1343050192,
        "size": 32,
        "access": "",
        "desc": "Events trigger status register",
        "fields": [
            {
                "name": "ULP_EVT_ERR_INTR_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Represents ULP_evt_err_intr trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "ULP_EVT_HALT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Represents ULP_evt_halt trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "ULP_EVT_START_INTR_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Represents ULP_evt_start_intr trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "RTC_EVT_TICK_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Represents RTC_evt_tick trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "RTC_EVT_OVF_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Represents RTC_evt_ovf trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "RTC_EVT_CMP_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Represents RTC_evt_cmp trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AHB_EVT_IN_DONE_CH0_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Represents PDMA_AHB_evt_in_done_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AHB_EVT_IN_DONE_CH1_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Represents PDMA_AHB_evt_in_done_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AHB_EVT_IN_DONE_CH2_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Represents PDMA_AHB_evt_in_done_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AHB_EVT_IN_SUC_EOF_CH0_ST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Represents PDMA_AHB_evt_in_suc_eof_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AHB_EVT_IN_SUC_EOF_CH1_ST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Represents PDMA_AHB_evt_in_suc_eof_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AHB_EVT_IN_SUC_EOF_CH2_ST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Represents PDMA_AHB_evt_in_suc_eof_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AHB_EVT_IN_FIFO_EMPTY_CH0_ST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Represents PDMA_AHB_evt_in_fifo_empty_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AHB_EVT_IN_FIFO_EMPTY_CH1_ST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Represents PDMA_AHB_evt_in_fifo_empty_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AHB_EVT_IN_FIFO_EMPTY_CH2_ST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Represents PDMA_AHB_evt_in_fifo_empty_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AHB_EVT_IN_FIFO_FULL_CH0_ST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Represents PDMA_AHB_evt_in_fifo_full_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AHB_EVT_IN_FIFO_FULL_CH1_ST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Represents PDMA_AHB_evt_in_fifo_full_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AHB_EVT_IN_FIFO_FULL_CH2_ST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Represents PDMA_AHB_evt_in_fifo_full_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AHB_EVT_OUT_DONE_CH0_ST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Represents PDMA_AHB_evt_out_done_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AHB_EVT_OUT_DONE_CH1_ST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Represents PDMA_AHB_evt_out_done_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AHB_EVT_OUT_DONE_CH2_ST",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Represents PDMA_AHB_evt_out_done_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AHB_EVT_OUT_EOF_CH0_ST",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Represents PDMA_AHB_evt_out_eof_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AHB_EVT_OUT_EOF_CH1_ST",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Represents PDMA_AHB_evt_out_eof_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AHB_EVT_OUT_EOF_CH2_ST",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Represents PDMA_AHB_evt_out_eof_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AHB_EVT_OUT_TOTAL_EOF_CH0_ST",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Represents PDMA_AHB_evt_out_total_eof_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AHB_EVT_OUT_TOTAL_EOF_CH1_ST",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Represents PDMA_AHB_evt_out_total_eof_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AHB_EVT_OUT_TOTAL_EOF_CH2_ST",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Represents PDMA_AHB_evt_out_total_eof_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AHB_EVT_OUT_FIFO_EMPTY_CH0_ST",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Represents PDMA_AHB_evt_out_fifo_empty_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AHB_EVT_OUT_FIFO_EMPTY_CH1_ST",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Represents PDMA_AHB_evt_out_fifo_empty_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AHB_EVT_OUT_FIFO_EMPTY_CH2_ST",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Represents PDMA_AHB_evt_out_fifo_empty_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AHB_EVT_OUT_FIFO_FULL_CH0_ST",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Represents PDMA_AHB_evt_out_fifo_full_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AHB_EVT_OUT_FIFO_FULL_CH1_ST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Represents PDMA_AHB_evt_out_fifo_full_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            }
        ]
    },
    "1343050196": {
        "name": "EVT_ST5_CLR",
        "address": 1343050196,
        "size": 32,
        "access": "",
        "desc": "Events trigger status clear register",
        "fields": [
            {
                "name": "ULP_EVT_ERR_INTR_ST_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ULP_evt_err_intr trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "ULP_EVT_HALT_ST_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ULP_evt_halt trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "ULP_EVT_START_INTR_ST_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ULP_evt_start_intr trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "RTC_EVT_TICK_ST_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear RTC_evt_tick trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "RTC_EVT_OVF_ST_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear RTC_evt_ovf trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "RTC_EVT_CMP_ST_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear RTC_evt_cmp trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AHB_EVT_IN_DONE_CH0_ST_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AHB_evt_in_done_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AHB_EVT_IN_DONE_CH1_ST_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AHB_evt_in_done_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AHB_EVT_IN_DONE_CH2_ST_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AHB_evt_in_done_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AHB_EVT_IN_SUC_EOF_CH0_ST_CLR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AHB_evt_in_suc_eof_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AHB_EVT_IN_SUC_EOF_CH1_ST_CLR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AHB_evt_in_suc_eof_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AHB_EVT_IN_SUC_EOF_CH2_ST_CLR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AHB_evt_in_suc_eof_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AHB_EVT_IN_FIFO_EMPTY_CH0_ST_CLR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AHB_evt_in_fifo_empty_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AHB_EVT_IN_FIFO_EMPTY_CH1_ST_CLR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AHB_evt_in_fifo_empty_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AHB_EVT_IN_FIFO_EMPTY_CH2_ST_CLR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AHB_evt_in_fifo_empty_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AHB_EVT_IN_FIFO_FULL_CH0_ST_CLR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AHB_evt_in_fifo_full_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AHB_EVT_IN_FIFO_FULL_CH1_ST_CLR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AHB_evt_in_fifo_full_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AHB_EVT_IN_FIFO_FULL_CH2_ST_CLR",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AHB_evt_in_fifo_full_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AHB_EVT_OUT_DONE_CH0_ST_CLR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AHB_evt_out_done_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AHB_EVT_OUT_DONE_CH1_ST_CLR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AHB_evt_out_done_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AHB_EVT_OUT_DONE_CH2_ST_CLR",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AHB_evt_out_done_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AHB_EVT_OUT_EOF_CH0_ST_CLR",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AHB_evt_out_eof_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AHB_EVT_OUT_EOF_CH1_ST_CLR",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AHB_evt_out_eof_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AHB_EVT_OUT_EOF_CH2_ST_CLR",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AHB_evt_out_eof_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AHB_EVT_OUT_TOTAL_EOF_CH0_ST_CLR",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AHB_evt_out_total_eof_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AHB_EVT_OUT_TOTAL_EOF_CH1_ST_CLR",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AHB_evt_out_total_eof_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AHB_EVT_OUT_TOTAL_EOF_CH2_ST_CLR",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AHB_evt_out_total_eof_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AHB_EVT_OUT_FIFO_EMPTY_CH0_ST_CLR",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AHB_evt_out_fifo_empty_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AHB_EVT_OUT_FIFO_EMPTY_CH1_ST_CLR",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AHB_evt_out_fifo_empty_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AHB_EVT_OUT_FIFO_EMPTY_CH2_ST_CLR",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AHB_evt_out_fifo_empty_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AHB_EVT_OUT_FIFO_FULL_CH0_ST_CLR",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AHB_evt_out_fifo_full_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AHB_EVT_OUT_FIFO_FULL_CH1_ST_CLR",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AHB_evt_out_fifo_full_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            }
        ]
    },
    "1343050200": {
        "name": "EVT_ST6",
        "address": 1343050200,
        "size": 32,
        "access": "",
        "desc": "Events trigger status register",
        "fields": [
            {
                "name": "PDMA_AHB_EVT_OUT_FIFO_FULL_CH2_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Represents PDMA_AHB_evt_out_fifo_full_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AXI_EVT_IN_DONE_CH0_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Represents PDMA_AXI_evt_in_done_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AXI_EVT_IN_DONE_CH1_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Represents PDMA_AXI_evt_in_done_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AXI_EVT_IN_DONE_CH2_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Represents PDMA_AXI_evt_in_done_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AXI_EVT_IN_SUC_EOF_CH0_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Represents PDMA_AXI_evt_in_suc_eof_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AXI_EVT_IN_SUC_EOF_CH1_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Represents PDMA_AXI_evt_in_suc_eof_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AXI_EVT_IN_SUC_EOF_CH2_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Represents PDMA_AXI_evt_in_suc_eof_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AXI_EVT_IN_FIFO_EMPTY_CH0_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Represents PDMA_AXI_evt_in_fifo_empty_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AXI_EVT_IN_FIFO_EMPTY_CH1_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Represents PDMA_AXI_evt_in_fifo_empty_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AXI_EVT_IN_FIFO_EMPTY_CH2_ST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Represents PDMA_AXI_evt_in_fifo_empty_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AXI_EVT_IN_FIFO_FULL_CH0_ST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Represents PDMA_AXI_evt_in_fifo_full_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AXI_EVT_IN_FIFO_FULL_CH1_ST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Represents PDMA_AXI_evt_in_fifo_full_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AXI_EVT_IN_FIFO_FULL_CH2_ST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Represents PDMA_AXI_evt_in_fifo_full_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AXI_EVT_OUT_DONE_CH0_ST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Represents PDMA_AXI_evt_out_done_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AXI_EVT_OUT_DONE_CH1_ST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Represents PDMA_AXI_evt_out_done_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AXI_EVT_OUT_DONE_CH2_ST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Represents PDMA_AXI_evt_out_done_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AXI_EVT_OUT_EOF_CH0_ST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Represents PDMA_AXI_evt_out_eof_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AXI_EVT_OUT_EOF_CH1_ST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Represents PDMA_AXI_evt_out_eof_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AXI_EVT_OUT_EOF_CH2_ST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Represents PDMA_AXI_evt_out_eof_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AXI_EVT_OUT_TOTAL_EOF_CH0_ST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Represents PDMA_AXI_evt_out_total_eof_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AXI_EVT_OUT_TOTAL_EOF_CH1_ST",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Represents PDMA_AXI_evt_out_total_eof_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AXI_EVT_OUT_TOTAL_EOF_CH2_ST",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Represents PDMA_AXI_evt_out_total_eof_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AXI_EVT_OUT_FIFO_EMPTY_CH0_ST",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Represents PDMA_AXI_evt_out_fifo_empty_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AXI_EVT_OUT_FIFO_EMPTY_CH1_ST",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Represents PDMA_AXI_evt_out_fifo_empty_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AXI_EVT_OUT_FIFO_EMPTY_CH2_ST",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Represents PDMA_AXI_evt_out_fifo_empty_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AXI_EVT_OUT_FIFO_FULL_CH0_ST",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Represents PDMA_AXI_evt_out_fifo_full_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AXI_EVT_OUT_FIFO_FULL_CH1_ST",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Represents PDMA_AXI_evt_out_fifo_full_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AXI_EVT_OUT_FIFO_FULL_CH2_ST",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Represents PDMA_AXI_evt_out_fifo_full_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PMU_EVT_SLEEP_WEEKUP_ST",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Represents PMU_evt_sleep_weekup trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "DMA2D_EVT_IN_DONE_CH0_ST",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Represents DMA2D_evt_in_done_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "DMA2D_EVT_IN_DONE_CH1_ST",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Represents DMA2D_evt_in_done_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "DMA2D_EVT_IN_SUC_EOF_CH0_ST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Represents DMA2D_evt_in_suc_eof_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            }
        ]
    },
    "1343050204": {
        "name": "EVT_ST6_CLR",
        "address": 1343050204,
        "size": 32,
        "access": "",
        "desc": "Events trigger status clear register",
        "fields": [
            {
                "name": "PDMA_AHB_EVT_OUT_FIFO_FULL_CH2_ST_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AHB_evt_out_fifo_full_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AXI_EVT_IN_DONE_CH0_ST_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AXI_evt_in_done_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AXI_EVT_IN_DONE_CH1_ST_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AXI_evt_in_done_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AXI_EVT_IN_DONE_CH2_ST_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AXI_evt_in_done_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AXI_EVT_IN_SUC_EOF_CH0_ST_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AXI_evt_in_suc_eof_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AXI_EVT_IN_SUC_EOF_CH1_ST_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AXI_evt_in_suc_eof_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AXI_EVT_IN_SUC_EOF_CH2_ST_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AXI_evt_in_suc_eof_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AXI_EVT_IN_FIFO_EMPTY_CH0_ST_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AXI_evt_in_fifo_empty_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AXI_EVT_IN_FIFO_EMPTY_CH1_ST_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AXI_evt_in_fifo_empty_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AXI_EVT_IN_FIFO_EMPTY_CH2_ST_CLR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AXI_evt_in_fifo_empty_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AXI_EVT_IN_FIFO_FULL_CH0_ST_CLR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AXI_evt_in_fifo_full_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AXI_EVT_IN_FIFO_FULL_CH1_ST_CLR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AXI_evt_in_fifo_full_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AXI_EVT_IN_FIFO_FULL_CH2_ST_CLR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AXI_evt_in_fifo_full_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AXI_EVT_OUT_DONE_CH0_ST_CLR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AXI_evt_out_done_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AXI_EVT_OUT_DONE_CH1_ST_CLR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AXI_evt_out_done_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AXI_EVT_OUT_DONE_CH2_ST_CLR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AXI_evt_out_done_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AXI_EVT_OUT_EOF_CH0_ST_CLR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AXI_evt_out_eof_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AXI_EVT_OUT_EOF_CH1_ST_CLR",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AXI_evt_out_eof_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AXI_EVT_OUT_EOF_CH2_ST_CLR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AXI_evt_out_eof_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AXI_EVT_OUT_TOTAL_EOF_CH0_ST_CLR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AXI_evt_out_total_eof_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AXI_EVT_OUT_TOTAL_EOF_CH1_ST_CLR",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AXI_evt_out_total_eof_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AXI_EVT_OUT_TOTAL_EOF_CH2_ST_CLR",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AXI_evt_out_total_eof_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AXI_EVT_OUT_FIFO_EMPTY_CH0_ST_CLR",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AXI_evt_out_fifo_empty_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AXI_EVT_OUT_FIFO_EMPTY_CH1_ST_CLR",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AXI_evt_out_fifo_empty_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AXI_EVT_OUT_FIFO_EMPTY_CH2_ST_CLR",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AXI_evt_out_fifo_empty_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AXI_EVT_OUT_FIFO_FULL_CH0_ST_CLR",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AXI_evt_out_fifo_full_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AXI_EVT_OUT_FIFO_FULL_CH1_ST_CLR",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AXI_evt_out_fifo_full_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AXI_EVT_OUT_FIFO_FULL_CH2_ST_CLR",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AXI_evt_out_fifo_full_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PMU_EVT_SLEEP_WEEKUP_ST_CLR",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PMU_evt_sleep_weekup trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "DMA2D_EVT_IN_DONE_CH0_ST_CLR",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear DMA2D_evt_in_done_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "DMA2D_EVT_IN_DONE_CH1_ST_CLR",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear DMA2D_evt_in_done_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "DMA2D_EVT_IN_SUC_EOF_CH0_ST_CLR",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear DMA2D_evt_in_suc_eof_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            }
        ]
    },
    "1343050208": {
        "name": "EVT_ST7",
        "address": 1343050208,
        "size": 32,
        "access": "",
        "desc": "Events trigger status register",
        "fields": [
            {
                "name": "DMA2D_EVT_IN_SUC_EOF_CH1_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Represents DMA2D_evt_in_suc_eof_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "DMA2D_EVT_OUT_DONE_CH0_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Represents DMA2D_evt_out_done_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "DMA2D_EVT_OUT_DONE_CH1_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Represents DMA2D_evt_out_done_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "DMA2D_EVT_OUT_DONE_CH2_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Represents DMA2D_evt_out_done_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "DMA2D_EVT_OUT_EOF_CH0_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Represents DMA2D_evt_out_eof_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "DMA2D_EVT_OUT_EOF_CH1_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Represents DMA2D_evt_out_eof_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "DMA2D_EVT_OUT_EOF_CH2_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Represents DMA2D_evt_out_eof_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "DMA2D_EVT_OUT_TOTAL_EOF_CH0_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Represents DMA2D_evt_out_total_eof_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "DMA2D_EVT_OUT_TOTAL_EOF_CH1_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Represents DMA2D_evt_out_total_eof_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "DMA2D_EVT_OUT_TOTAL_EOF_CH2_ST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Represents DMA2D_evt_out_total_eof_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            }
        ]
    },
    "1343050212": {
        "name": "EVT_ST7_CLR",
        "address": 1343050212,
        "size": 32,
        "access": "",
        "desc": "Events trigger status clear register",
        "fields": [
            {
                "name": "DMA2D_EVT_IN_SUC_EOF_CH1_ST_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear DMA2D_evt_in_suc_eof_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "DMA2D_EVT_OUT_DONE_CH0_ST_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear DMA2D_evt_out_done_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "DMA2D_EVT_OUT_DONE_CH1_ST_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear DMA2D_evt_out_done_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "DMA2D_EVT_OUT_DONE_CH2_ST_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear DMA2D_evt_out_done_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "DMA2D_EVT_OUT_EOF_CH0_ST_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear DMA2D_evt_out_eof_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "DMA2D_EVT_OUT_EOF_CH1_ST_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear DMA2D_evt_out_eof_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "DMA2D_EVT_OUT_EOF_CH2_ST_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear DMA2D_evt_out_eof_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "DMA2D_EVT_OUT_TOTAL_EOF_CH0_ST_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear DMA2D_evt_out_total_eof_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "DMA2D_EVT_OUT_TOTAL_EOF_CH1_ST_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear DMA2D_evt_out_total_eof_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "DMA2D_EVT_OUT_TOTAL_EOF_CH2_ST_CLR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear DMA2D_evt_out_total_eof_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            }
        ]
    },
    "1343050216": {
        "name": "TASK_ST0",
        "address": 1343050216,
        "size": 32,
        "access": "",
        "desc": "Tasks trigger status register",
        "fields": [
            {
                "name": "GPIO_TASK_CH0_SET_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Represents GPIO_task_ch0_set trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_TASK_CH1_SET_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Represents GPIO_task_ch1_set trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_TASK_CH2_SET_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Represents GPIO_task_ch2_set trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_TASK_CH3_SET_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Represents GPIO_task_ch3_set trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_TASK_CH4_SET_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Represents GPIO_task_ch4_set trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_TASK_CH5_SET_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Represents GPIO_task_ch5_set trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_TASK_CH6_SET_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Represents GPIO_task_ch6_set trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_TASK_CH7_SET_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Represents GPIO_task_ch7_set trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_TASK_CH0_CLEAR_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Represents GPIO_task_ch0_clear trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_TASK_CH1_CLEAR_ST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Represents GPIO_task_ch1_clear trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_TASK_CH2_CLEAR_ST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Represents GPIO_task_ch2_clear trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_TASK_CH3_CLEAR_ST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Represents GPIO_task_ch3_clear trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_TASK_CH4_CLEAR_ST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Represents GPIO_task_ch4_clear trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_TASK_CH5_CLEAR_ST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Represents GPIO_task_ch5_clear trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_TASK_CH6_CLEAR_ST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Represents GPIO_task_ch6_clear trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_TASK_CH7_CLEAR_ST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Represents GPIO_task_ch7_clear trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_TASK_CH0_TOGGLE_ST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Represents GPIO_task_ch0_toggle trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_TASK_CH1_TOGGLE_ST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Represents GPIO_task_ch1_toggle trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_TASK_CH2_TOGGLE_ST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Represents GPIO_task_ch2_toggle trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_TASK_CH3_TOGGLE_ST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Represents GPIO_task_ch3_toggle trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_TASK_CH4_TOGGLE_ST",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Represents GPIO_task_ch4_toggle trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_TASK_CH5_TOGGLE_ST",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Represents GPIO_task_ch5_toggle trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_TASK_CH6_TOGGLE_ST",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Represents GPIO_task_ch6_toggle trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "GPIO_TASK_CH7_TOGGLE_ST",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Represents GPIO_task_ch7_toggle trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_TIMER0_RES_UPDATE_ST",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_timer0_res_update trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_TIMER1_RES_UPDATE_ST",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_timer1_res_update trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_TIMER2_RES_UPDATE_ST",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_timer2_res_update trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_TIMER3_RES_UPDATE_ST",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_timer3_res_update trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_DUTY_SCALE_UPDATE_CH0_ST",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_duty_scale_update_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_DUTY_SCALE_UPDATE_CH1_ST",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_duty_scale_update_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_DUTY_SCALE_UPDATE_CH2_ST",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_duty_scale_update_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_DUTY_SCALE_UPDATE_CH3_ST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_duty_scale_update_ch3 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            }
        ]
    },
    "1343050220": {
        "name": "TASK_ST0_CLR",
        "address": 1343050220,
        "size": 32,
        "access": "",
        "desc": "Tasks trigger status clear register",
        "fields": [
            {
                "name": "GPIO_TASK_CH0_SET_ST_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_task_ch0_set trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_TASK_CH1_SET_ST_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_task_ch1_set trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_TASK_CH2_SET_ST_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_task_ch2_set trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_TASK_CH3_SET_ST_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_task_ch3_set trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_TASK_CH4_SET_ST_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_task_ch4_set trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_TASK_CH5_SET_ST_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_task_ch5_set trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_TASK_CH6_SET_ST_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_task_ch6_set trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_TASK_CH7_SET_ST_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_task_ch7_set trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_TASK_CH0_CLEAR_ST_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_task_ch0_clear trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_TASK_CH1_CLEAR_ST_CLR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_task_ch1_clear trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_TASK_CH2_CLEAR_ST_CLR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_task_ch2_clear trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_TASK_CH3_CLEAR_ST_CLR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_task_ch3_clear trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_TASK_CH4_CLEAR_ST_CLR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_task_ch4_clear trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_TASK_CH5_CLEAR_ST_CLR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_task_ch5_clear trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_TASK_CH6_CLEAR_ST_CLR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_task_ch6_clear trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_TASK_CH7_CLEAR_ST_CLR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_task_ch7_clear trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_TASK_CH0_TOGGLE_ST_CLR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_task_ch0_toggle trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_TASK_CH1_TOGGLE_ST_CLR",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_task_ch1_toggle trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_TASK_CH2_TOGGLE_ST_CLR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_task_ch2_toggle trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_TASK_CH3_TOGGLE_ST_CLR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_task_ch3_toggle trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_TASK_CH4_TOGGLE_ST_CLR",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_task_ch4_toggle trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_TASK_CH5_TOGGLE_ST_CLR",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_task_ch5_toggle trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_TASK_CH6_TOGGLE_ST_CLR",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_task_ch6_toggle trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "GPIO_TASK_CH7_TOGGLE_ST_CLR",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear GPIO_task_ch7_toggle trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_TIMER0_RES_UPDATE_ST_CLR",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_timer0_res_update trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_TIMER1_RES_UPDATE_ST_CLR",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_timer1_res_update trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_TIMER2_RES_UPDATE_ST_CLR",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_timer2_res_update trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_TIMER3_RES_UPDATE_ST_CLR",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_timer3_res_update trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_DUTY_SCALE_UPDATE_CH0_ST_CLR",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_duty_scale_update_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_DUTY_SCALE_UPDATE_CH1_ST_CLR",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_duty_scale_update_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_DUTY_SCALE_UPDATE_CH2_ST_CLR",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_duty_scale_update_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_DUTY_SCALE_UPDATE_CH3_ST_CLR",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_duty_scale_update_ch3 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            }
        ]
    },
    "1343050224": {
        "name": "TASK_ST1",
        "address": 1343050224,
        "size": 32,
        "access": "",
        "desc": "Tasks trigger status register",
        "fields": [
            {
                "name": "LEDC_TASK_DUTY_SCALE_UPDATE_CH4_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_duty_scale_update_ch4 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_DUTY_SCALE_UPDATE_CH5_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_duty_scale_update_ch5 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_DUTY_SCALE_UPDATE_CH6_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_duty_scale_update_ch6 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_DUTY_SCALE_UPDATE_CH7_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_duty_scale_update_ch7 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_TIMER0_CAP_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_timer0_cap trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_TIMER1_CAP_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_timer1_cap trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_TIMER2_CAP_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_timer2_cap trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_TIMER3_CAP_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_timer3_cap trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_SIG_OUT_DIS_CH0_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_sig_out_dis_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_SIG_OUT_DIS_CH1_ST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_sig_out_dis_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_SIG_OUT_DIS_CH2_ST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_sig_out_dis_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_SIG_OUT_DIS_CH3_ST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_sig_out_dis_ch3 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_SIG_OUT_DIS_CH4_ST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_sig_out_dis_ch4 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_SIG_OUT_DIS_CH5_ST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_sig_out_dis_ch5 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_SIG_OUT_DIS_CH6_ST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_sig_out_dis_ch6 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_SIG_OUT_DIS_CH7_ST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_sig_out_dis_ch7 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_OVF_CNT_RST_CH0_ST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_ovf_cnt_rst_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_OVF_CNT_RST_CH1_ST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_ovf_cnt_rst_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_OVF_CNT_RST_CH2_ST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_ovf_cnt_rst_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_OVF_CNT_RST_CH3_ST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_ovf_cnt_rst_ch3 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_OVF_CNT_RST_CH4_ST",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_ovf_cnt_rst_ch4 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_OVF_CNT_RST_CH5_ST",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_ovf_cnt_rst_ch5 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_OVF_CNT_RST_CH6_ST",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_ovf_cnt_rst_ch6 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_OVF_CNT_RST_CH7_ST",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_ovf_cnt_rst_ch7 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_TIMER0_RST_ST",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_timer0_rst trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_TIMER1_RST_ST",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_timer1_rst trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_TIMER2_RST_ST",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_timer2_rst trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_TIMER3_RST_ST",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_timer3_rst trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_TIMER0_RESUME_ST",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_timer0_resume trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_TIMER1_RESUME_ST",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_timer1_resume trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_TIMER2_RESUME_ST",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_timer2_resume trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_TIMER3_RESUME_ST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_timer3_resume trigger status.\\\\0: Not triggered\\\\1: Triggered"
            }
        ]
    },
    "1343050228": {
        "name": "TASK_ST1_CLR",
        "address": 1343050228,
        "size": 32,
        "access": "",
        "desc": "Tasks trigger status clear register",
        "fields": [
            {
                "name": "LEDC_TASK_DUTY_SCALE_UPDATE_CH4_ST_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_duty_scale_update_ch4 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_DUTY_SCALE_UPDATE_CH5_ST_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_duty_scale_update_ch5 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_DUTY_SCALE_UPDATE_CH6_ST_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_duty_scale_update_ch6 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_DUTY_SCALE_UPDATE_CH7_ST_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_duty_scale_update_ch7 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_TIMER0_CAP_ST_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_timer0_cap trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_TIMER1_CAP_ST_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_timer1_cap trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_TIMER2_CAP_ST_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_timer2_cap trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_TIMER3_CAP_ST_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_timer3_cap trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_SIG_OUT_DIS_CH0_ST_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_sig_out_dis_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_SIG_OUT_DIS_CH1_ST_CLR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_sig_out_dis_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_SIG_OUT_DIS_CH2_ST_CLR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_sig_out_dis_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_SIG_OUT_DIS_CH3_ST_CLR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_sig_out_dis_ch3 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_SIG_OUT_DIS_CH4_ST_CLR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_sig_out_dis_ch4 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_SIG_OUT_DIS_CH5_ST_CLR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_sig_out_dis_ch5 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_SIG_OUT_DIS_CH6_ST_CLR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_sig_out_dis_ch6 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_SIG_OUT_DIS_CH7_ST_CLR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_sig_out_dis_ch7 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_OVF_CNT_RST_CH0_ST_CLR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_ovf_cnt_rst_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_OVF_CNT_RST_CH1_ST_CLR",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_ovf_cnt_rst_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_OVF_CNT_RST_CH2_ST_CLR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_ovf_cnt_rst_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_OVF_CNT_RST_CH3_ST_CLR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_ovf_cnt_rst_ch3 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_OVF_CNT_RST_CH4_ST_CLR",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_ovf_cnt_rst_ch4 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_OVF_CNT_RST_CH5_ST_CLR",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_ovf_cnt_rst_ch5 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_OVF_CNT_RST_CH6_ST_CLR",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_ovf_cnt_rst_ch6 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_OVF_CNT_RST_CH7_ST_CLR",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_ovf_cnt_rst_ch7 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_TIMER0_RST_ST_CLR",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_timer0_rst trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_TIMER1_RST_ST_CLR",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_timer1_rst trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_TIMER2_RST_ST_CLR",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_timer2_rst trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_TIMER3_RST_ST_CLR",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_timer3_rst trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_TIMER0_RESUME_ST_CLR",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_timer0_resume trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_TIMER1_RESUME_ST_CLR",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_timer1_resume trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_TIMER2_RESUME_ST_CLR",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_timer2_resume trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_TIMER3_RESUME_ST_CLR",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_timer3_resume trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            }
        ]
    },
    "1343050232": {
        "name": "TASK_ST2",
        "address": 1343050232,
        "size": 32,
        "access": "",
        "desc": "Tasks trigger status register",
        "fields": [
            {
                "name": "LEDC_TASK_TIMER0_PAUSE_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_timer0_pause trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_TIMER1_PAUSE_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_timer1_pause trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_TIMER2_PAUSE_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_timer2_pause trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_TIMER3_PAUSE_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_timer3_pause trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_GAMMA_RESTART_CH0_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_gamma_restart_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_GAMMA_RESTART_CH1_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_gamma_restart_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_GAMMA_RESTART_CH2_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_gamma_restart_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_GAMMA_RESTART_CH3_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_gamma_restart_ch3 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_GAMMA_RESTART_CH4_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_gamma_restart_ch4 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_GAMMA_RESTART_CH5_ST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_gamma_restart_ch5 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_GAMMA_RESTART_CH6_ST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_gamma_restart_ch6 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_GAMMA_RESTART_CH7_ST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_gamma_restart_ch7 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_GAMMA_PAUSE_CH0_ST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_gamma_pause_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_GAMMA_PAUSE_CH1_ST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_gamma_pause_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_GAMMA_PAUSE_CH2_ST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_gamma_pause_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_GAMMA_PAUSE_CH3_ST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_gamma_pause_ch3 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_GAMMA_PAUSE_CH4_ST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_gamma_pause_ch4 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_GAMMA_PAUSE_CH5_ST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_gamma_pause_ch5 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_GAMMA_PAUSE_CH6_ST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_gamma_pause_ch6 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_GAMMA_PAUSE_CH7_ST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_gamma_pause_ch7 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_GAMMA_RESUME_CH0_ST",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_gamma_resume_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_GAMMA_RESUME_CH1_ST",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_gamma_resume_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_GAMMA_RESUME_CH2_ST",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_gamma_resume_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_GAMMA_RESUME_CH3_ST",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_gamma_resume_ch3 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_GAMMA_RESUME_CH4_ST",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_gamma_resume_ch4 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_GAMMA_RESUME_CH5_ST",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_gamma_resume_ch5 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_GAMMA_RESUME_CH6_ST",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_gamma_resume_ch6 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "LEDC_TASK_GAMMA_RESUME_CH7_ST",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Represents LEDC_task_gamma_resume_ch7 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "TG0_TASK_CNT_START_TIMER0_ST",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Represents TG0_task_cnt_start_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "TG0_TASK_ALARM_START_TIMER0_ST",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Represents TG0_task_alarm_start_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "TG0_TASK_CNT_STOP_TIMER0_ST",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Represents TG0_task_cnt_stop_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "TG0_TASK_CNT_RELOAD_TIMER0_ST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Represents TG0_task_cnt_reload_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            }
        ]
    },
    "1343050236": {
        "name": "TASK_ST2_CLR",
        "address": 1343050236,
        "size": 32,
        "access": "",
        "desc": "Tasks trigger status clear register",
        "fields": [
            {
                "name": "LEDC_TASK_TIMER0_PAUSE_ST_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_timer0_pause trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_TIMER1_PAUSE_ST_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_timer1_pause trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_TIMER2_PAUSE_ST_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_timer2_pause trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_TIMER3_PAUSE_ST_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_timer3_pause trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_GAMMA_RESTART_CH0_ST_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_gamma_restart_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_GAMMA_RESTART_CH1_ST_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_gamma_restart_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_GAMMA_RESTART_CH2_ST_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_gamma_restart_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_GAMMA_RESTART_CH3_ST_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_gamma_restart_ch3 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_GAMMA_RESTART_CH4_ST_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_gamma_restart_ch4 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_GAMMA_RESTART_CH5_ST_CLR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_gamma_restart_ch5 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_GAMMA_RESTART_CH6_ST_CLR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_gamma_restart_ch6 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_GAMMA_RESTART_CH7_ST_CLR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_gamma_restart_ch7 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_GAMMA_PAUSE_CH0_ST_CLR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_gamma_pause_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_GAMMA_PAUSE_CH1_ST_CLR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_gamma_pause_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_GAMMA_PAUSE_CH2_ST_CLR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_gamma_pause_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_GAMMA_PAUSE_CH3_ST_CLR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_gamma_pause_ch3 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_GAMMA_PAUSE_CH4_ST_CLR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_gamma_pause_ch4 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_GAMMA_PAUSE_CH5_ST_CLR",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_gamma_pause_ch5 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_GAMMA_PAUSE_CH6_ST_CLR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_gamma_pause_ch6 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_GAMMA_PAUSE_CH7_ST_CLR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_gamma_pause_ch7 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_GAMMA_RESUME_CH0_ST_CLR",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_gamma_resume_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_GAMMA_RESUME_CH1_ST_CLR",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_gamma_resume_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_GAMMA_RESUME_CH2_ST_CLR",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_gamma_resume_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_GAMMA_RESUME_CH3_ST_CLR",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_gamma_resume_ch3 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_GAMMA_RESUME_CH4_ST_CLR",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_gamma_resume_ch4 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_GAMMA_RESUME_CH5_ST_CLR",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_gamma_resume_ch5 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_GAMMA_RESUME_CH6_ST_CLR",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_gamma_resume_ch6 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "LEDC_TASK_GAMMA_RESUME_CH7_ST_CLR",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear LEDC_task_gamma_resume_ch7 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "TG0_TASK_CNT_START_TIMER0_ST_CLR",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear TG0_task_cnt_start_timer0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "TG0_TASK_ALARM_START_TIMER0_ST_CLR",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear TG0_task_alarm_start_timer0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "TG0_TASK_CNT_STOP_TIMER0_ST_CLR",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear TG0_task_cnt_stop_timer0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "TG0_TASK_CNT_RELOAD_TIMER0_ST_CLR",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear TG0_task_cnt_reload_timer0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            }
        ]
    },
    "1343050240": {
        "name": "TASK_ST3",
        "address": 1343050240,
        "size": 32,
        "access": "",
        "desc": "Tasks trigger status register",
        "fields": [
            {
                "name": "TG0_TASK_CNT_CAP_TIMER0_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Represents TG0_task_cnt_cap_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "TG0_TASK_CNT_START_TIMER1_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Represents TG0_task_cnt_start_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "TG0_TASK_ALARM_START_TIMER1_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Represents TG0_task_alarm_start_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "TG0_TASK_CNT_STOP_TIMER1_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Represents TG0_task_cnt_stop_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "TG0_TASK_CNT_RELOAD_TIMER1_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Represents TG0_task_cnt_reload_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "TG0_TASK_CNT_CAP_TIMER1_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Represents TG0_task_cnt_cap_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "TG1_TASK_CNT_START_TIMER0_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Represents TG1_task_cnt_start_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "TG1_TASK_ALARM_START_TIMER0_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Represents TG1_task_alarm_start_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "TG1_TASK_CNT_STOP_TIMER0_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Represents TG1_task_cnt_stop_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "TG1_TASK_CNT_RELOAD_TIMER0_ST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Represents TG1_task_cnt_reload_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "TG1_TASK_CNT_CAP_TIMER0_ST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Represents TG1_task_cnt_cap_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "TG1_TASK_CNT_START_TIMER1_ST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Represents TG1_task_cnt_start_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "TG1_TASK_ALARM_START_TIMER1_ST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Represents TG1_task_alarm_start_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "TG1_TASK_CNT_STOP_TIMER1_ST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Represents TG1_task_cnt_stop_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "TG1_TASK_CNT_RELOAD_TIMER1_ST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Represents TG1_task_cnt_reload_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "TG1_TASK_CNT_CAP_TIMER1_ST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Represents TG1_task_cnt_cap_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_TASK_CMPR0_A_UP_ST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_task_cmpr0_a_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_TASK_CMPR1_A_UP_ST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_task_cmpr1_a_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_TASK_CMPR2_A_UP_ST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_task_cmpr2_a_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_TASK_CMPR0_B_UP_ST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_task_cmpr0_b_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_TASK_CMPR1_B_UP_ST",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_task_cmpr1_b_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_TASK_CMPR2_B_UP_ST",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_task_cmpr2_b_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_TASK_GEN_STOP_ST",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_task_gen_stop trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_TASK_TIMER0_SYN_ST",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_task_timer0_syn trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_TASK_TIMER1_SYN_ST",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_task_timer1_syn trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_TASK_TIMER2_SYN_ST",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_task_timer2_syn trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_TASK_TIMER0_PERIOD_UP_ST",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_task_timer0_period_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_TASK_TIMER1_PERIOD_UP_ST",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_task_timer1_period_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_TASK_TIMER2_PERIOD_UP_ST",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_task_timer2_period_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_TASK_TZ0_OST_ST",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_task_tz0_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_TASK_TZ1_OST_ST",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_task_tz1_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_TASK_TZ2_OST_ST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_task_tz2_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
            }
        ]
    },
    "1343050244": {
        "name": "TASK_ST3_CLR",
        "address": 1343050244,
        "size": 32,
        "access": "",
        "desc": "Tasks trigger status clear register",
        "fields": [
            {
                "name": "TG0_TASK_CNT_CAP_TIMER0_ST_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear TG0_task_cnt_cap_timer0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "TG0_TASK_CNT_START_TIMER1_ST_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear TG0_task_cnt_start_timer1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "TG0_TASK_ALARM_START_TIMER1_ST_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear TG0_task_alarm_start_timer1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "TG0_TASK_CNT_STOP_TIMER1_ST_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear TG0_task_cnt_stop_timer1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "TG0_TASK_CNT_RELOAD_TIMER1_ST_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear TG0_task_cnt_reload_timer1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "TG0_TASK_CNT_CAP_TIMER1_ST_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear TG0_task_cnt_cap_timer1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "TG1_TASK_CNT_START_TIMER0_ST_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear TG1_task_cnt_start_timer0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "TG1_TASK_ALARM_START_TIMER0_ST_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear TG1_task_alarm_start_timer0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "TG1_TASK_CNT_STOP_TIMER0_ST_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear TG1_task_cnt_stop_timer0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "TG1_TASK_CNT_RELOAD_TIMER0_ST_CLR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear TG1_task_cnt_reload_timer0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "TG1_TASK_CNT_CAP_TIMER0_ST_CLR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear TG1_task_cnt_cap_timer0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "TG1_TASK_CNT_START_TIMER1_ST_CLR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear TG1_task_cnt_start_timer1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "TG1_TASK_ALARM_START_TIMER1_ST_CLR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear TG1_task_alarm_start_timer1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "TG1_TASK_CNT_STOP_TIMER1_ST_CLR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear TG1_task_cnt_stop_timer1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "TG1_TASK_CNT_RELOAD_TIMER1_ST_CLR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear TG1_task_cnt_reload_timer1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "TG1_TASK_CNT_CAP_TIMER1_ST_CLR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear TG1_task_cnt_cap_timer1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_TASK_CMPR0_A_UP_ST_CLR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_task_cmpr0_a_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_TASK_CMPR1_A_UP_ST_CLR",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_task_cmpr1_a_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_TASK_CMPR2_A_UP_ST_CLR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_task_cmpr2_a_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_TASK_CMPR0_B_UP_ST_CLR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_task_cmpr0_b_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_TASK_CMPR1_B_UP_ST_CLR",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_task_cmpr1_b_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_TASK_CMPR2_B_UP_ST_CLR",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_task_cmpr2_b_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_TASK_GEN_STOP_ST_CLR",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_task_gen_stop trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_TASK_TIMER0_SYN_ST_CLR",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_task_timer0_syn trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_TASK_TIMER1_SYN_ST_CLR",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_task_timer1_syn trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_TASK_TIMER2_SYN_ST_CLR",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_task_timer2_syn trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_TASK_TIMER0_PERIOD_UP_ST_CLR",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_task_timer0_period_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_TASK_TIMER1_PERIOD_UP_ST_CLR",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_task_timer1_period_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_TASK_TIMER2_PERIOD_UP_ST_CLR",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_task_timer2_period_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_TASK_TZ0_OST_ST_CLR",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_task_tz0_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_TASK_TZ1_OST_ST_CLR",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_task_tz1_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_TASK_TZ2_OST_ST_CLR",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_task_tz2_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            }
        ]
    },
    "1343050248": {
        "name": "TASK_ST4",
        "address": 1343050248,
        "size": 32,
        "access": "",
        "desc": "Tasks trigger status register",
        "fields": [
            {
                "name": "MCPWM0_TASK_CLR0_OST_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_task_clr0_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_TASK_CLR1_OST_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_task_clr1_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_TASK_CLR2_OST_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_task_clr2_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_TASK_CAP0_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_task_cap0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_TASK_CAP1_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_task_cap1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM0_TASK_CAP2_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Represents MCPWM0_task_cap2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_TASK_CMPR0_A_UP_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_task_cmpr0_a_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_TASK_CMPR1_A_UP_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_task_cmpr1_a_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_TASK_CMPR2_A_UP_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_task_cmpr2_a_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_TASK_CMPR0_B_UP_ST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_task_cmpr0_b_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_TASK_CMPR1_B_UP_ST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_task_cmpr1_b_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_TASK_CMPR2_B_UP_ST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_task_cmpr2_b_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_TASK_GEN_STOP_ST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_task_gen_stop trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_TASK_TIMER0_SYN_ST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_task_timer0_syn trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_TASK_TIMER1_SYN_ST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_task_timer1_syn trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_TASK_TIMER2_SYN_ST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_task_timer2_syn trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_TASK_TIMER0_PERIOD_UP_ST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_task_timer0_period_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_TASK_TIMER1_PERIOD_UP_ST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_task_timer1_period_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_TASK_TIMER2_PERIOD_UP_ST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_task_timer2_period_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_TASK_TZ0_OST_ST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_task_tz0_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_TASK_TZ1_OST_ST",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_task_tz1_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_TASK_TZ2_OST_ST",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_task_tz2_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_TASK_CLR0_OST_ST",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_task_clr0_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_TASK_CLR1_OST_ST",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_task_clr1_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_TASK_CLR2_OST_ST",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_task_clr2_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_TASK_CAP0_ST",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_task_cap0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_TASK_CAP1_ST",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_task_cap1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "MCPWM1_TASK_CAP2_ST",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Represents MCPWM1_task_cap2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "ADC_TASK_SAMPLE0_ST",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Represents ADC_task_sample0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "ADC_TASK_SAMPLE1_ST",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Represents ADC_task_sample1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "ADC_TASK_START0_ST",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Represents ADC_task_start0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "ADC_TASK_STOP0_ST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Represents ADC_task_stop0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            }
        ]
    },
    "1343050252": {
        "name": "TASK_ST4_CLR",
        "address": 1343050252,
        "size": 32,
        "access": "",
        "desc": "Tasks trigger status clear register",
        "fields": [
            {
                "name": "MCPWM0_TASK_CLR0_OST_ST_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_task_clr0_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_TASK_CLR1_OST_ST_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_task_clr1_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_TASK_CLR2_OST_ST_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_task_clr2_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_TASK_CAP0_ST_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_task_cap0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_TASK_CAP1_ST_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_task_cap1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM0_TASK_CAP2_ST_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM0_task_cap2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_TASK_CMPR0_A_UP_ST_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_task_cmpr0_a_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_TASK_CMPR1_A_UP_ST_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_task_cmpr1_a_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_TASK_CMPR2_A_UP_ST_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_task_cmpr2_a_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_TASK_CMPR0_B_UP_ST_CLR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_task_cmpr0_b_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_TASK_CMPR1_B_UP_ST_CLR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_task_cmpr1_b_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_TASK_CMPR2_B_UP_ST_CLR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_task_cmpr2_b_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_TASK_GEN_STOP_ST_CLR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_task_gen_stop trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_TASK_TIMER0_SYN_ST_CLR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_task_timer0_syn trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_TASK_TIMER1_SYN_ST_CLR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_task_timer1_syn trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_TASK_TIMER2_SYN_ST_CLR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_task_timer2_syn trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_TASK_TIMER0_PERIOD_UP_ST_CLR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_task_timer0_period_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_TASK_TIMER1_PERIOD_UP_ST_CLR",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_task_timer1_period_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_TASK_TIMER2_PERIOD_UP_ST_CLR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_task_timer2_period_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_TASK_TZ0_OST_ST_CLR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_task_tz0_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_TASK_TZ1_OST_ST_CLR",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_task_tz1_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_TASK_TZ2_OST_ST_CLR",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_task_tz2_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_TASK_CLR0_OST_ST_CLR",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_task_clr0_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_TASK_CLR1_OST_ST_CLR",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_task_clr1_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_TASK_CLR2_OST_ST_CLR",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_task_clr2_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_TASK_CAP0_ST_CLR",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_task_cap0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_TASK_CAP1_ST_CLR",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_task_cap1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "MCPWM1_TASK_CAP2_ST_CLR",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear MCPWM1_task_cap2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "ADC_TASK_SAMPLE0_ST_CLR",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ADC_task_sample0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "ADC_TASK_SAMPLE1_ST_CLR",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ADC_task_sample1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "ADC_TASK_START0_ST_CLR",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ADC_task_start0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "ADC_TASK_STOP0_ST_CLR",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ADC_task_stop0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            }
        ]
    },
    "1343050256": {
        "name": "TASK_ST5",
        "address": 1343050256,
        "size": 32,
        "access": "",
        "desc": "Tasks trigger status register",
        "fields": [
            {
                "name": "REGDMA_TASK_START0_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Represents REGDMA_task_start0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "REGDMA_TASK_START1_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Represents REGDMA_task_start1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "REGDMA_TASK_START2_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Represents REGDMA_task_start2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "REGDMA_TASK_START3_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Represents REGDMA_task_start3 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "TMPSNSR_TASK_START_SAMPLE_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Represents TMPSNSR_task_start_sample trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "TMPSNSR_TASK_STOP_SAMPLE_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Represents TMPSNSR_task_stop_sample trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "I2S0_TASK_START_RX_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Represents I2S0_task_start_rx trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "I2S0_TASK_START_TX_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Represents I2S0_task_start_tx trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "I2S0_TASK_STOP_RX_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Represents I2S0_task_stop_rx trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "I2S0_TASK_STOP_TX_ST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Represents I2S0_task_stop_tx trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "I2S1_TASK_START_RX_ST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Represents I2S1_task_start_rx trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "I2S1_TASK_START_TX_ST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Represents I2S1_task_start_tx trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "I2S1_TASK_STOP_RX_ST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Represents I2S1_task_stop_rx trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "I2S1_TASK_STOP_TX_ST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Represents I2S1_task_stop_tx trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "I2S2_TASK_START_RX_ST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Represents I2S2_task_start_rx trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "I2S2_TASK_START_TX_ST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Represents I2S2_task_start_tx trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "I2S2_TASK_STOP_RX_ST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Represents I2S2_task_stop_rx trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "I2S2_TASK_STOP_TX_ST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Represents I2S2_task_stop_tx trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "ULP_TASK_WAKEUP_CPU_ST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Represents ULP_task_wakeup_cpu trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "ULP_TASK_INT_CPU_ST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Represents ULP_task_int_cpu trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "RTC_TASK_START_ST",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Represents RTC_task_start trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "RTC_TASK_STOP_ST",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Represents RTC_task_stop trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "RTC_TASK_CLR_ST",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Represents RTC_task_clr trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "RTC_TASK_TRIGGERFLW_ST",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Represents RTC_task_triggerflw trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AHB_TASK_IN_START_CH0_ST",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Represents PDMA_AHB_task_in_start_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AHB_TASK_IN_START_CH1_ST",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Represents PDMA_AHB_task_in_start_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AHB_TASK_IN_START_CH2_ST",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Represents PDMA_AHB_task_in_start_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AHB_TASK_OUT_START_CH0_ST",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Represents PDMA_AHB_task_out_start_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AHB_TASK_OUT_START_CH1_ST",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Represents PDMA_AHB_task_out_start_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AHB_TASK_OUT_START_CH2_ST",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Represents PDMA_AHB_task_out_start_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AXI_TASK_IN_START_CH0_ST",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Represents PDMA_AXI_task_in_start_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AXI_TASK_IN_START_CH1_ST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Represents PDMA_AXI_task_in_start_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            }
        ]
    },
    "1343050260": {
        "name": "TASK_ST5_CLR",
        "address": 1343050260,
        "size": 32,
        "access": "",
        "desc": "Tasks trigger status clear register",
        "fields": [
            {
                "name": "REGDMA_TASK_START0_ST_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear REGDMA_task_start0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "REGDMA_TASK_START1_ST_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear REGDMA_task_start1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "REGDMA_TASK_START2_ST_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear REGDMA_task_start2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "REGDMA_TASK_START3_ST_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear REGDMA_task_start3 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "TMPSNSR_TASK_START_SAMPLE_ST_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear TMPSNSR_task_start_sample trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "TMPSNSR_TASK_STOP_SAMPLE_ST_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear TMPSNSR_task_stop_sample trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "I2S0_TASK_START_RX_ST_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear I2S0_task_start_rx trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "I2S0_TASK_START_TX_ST_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear I2S0_task_start_tx trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "I2S0_TASK_STOP_RX_ST_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear I2S0_task_stop_rx trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "I2S0_TASK_STOP_TX_ST_CLR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear I2S0_task_stop_tx trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "I2S1_TASK_START_RX_ST_CLR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear I2S1_task_start_rx trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "I2S1_TASK_START_TX_ST_CLR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear I2S1_task_start_tx trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "I2S1_TASK_STOP_RX_ST_CLR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear I2S1_task_stop_rx trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "I2S1_TASK_STOP_TX_ST_CLR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear I2S1_task_stop_tx trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "I2S2_TASK_START_RX_ST_CLR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear I2S2_task_start_rx trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "I2S2_TASK_START_TX_ST_CLR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear I2S2_task_start_tx trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "I2S2_TASK_STOP_RX_ST_CLR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear I2S2_task_stop_rx trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "I2S2_TASK_STOP_TX_ST_CLR",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear I2S2_task_stop_tx trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "ULP_TASK_WAKEUP_CPU_ST_CLR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ULP_task_wakeup_cpu trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "ULP_TASK_INT_CPU_ST_CLR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear ULP_task_int_cpu trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "RTC_TASK_START_ST_CLR",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear RTC_task_start trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "RTC_TASK_STOP_ST_CLR",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear RTC_task_stop trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "RTC_TASK_CLR_ST_CLR",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear RTC_task_clr trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "RTC_TASK_TRIGGERFLW_ST_CLR",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear RTC_task_triggerflw trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AHB_TASK_IN_START_CH0_ST_CLR",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AHB_task_in_start_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AHB_TASK_IN_START_CH1_ST_CLR",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AHB_task_in_start_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AHB_TASK_IN_START_CH2_ST_CLR",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AHB_task_in_start_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AHB_TASK_OUT_START_CH0_ST_CLR",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AHB_task_out_start_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AHB_TASK_OUT_START_CH1_ST_CLR",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AHB_task_out_start_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AHB_TASK_OUT_START_CH2_ST_CLR",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AHB_task_out_start_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AXI_TASK_IN_START_CH0_ST_CLR",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AXI_task_in_start_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AXI_TASK_IN_START_CH1_ST_CLR",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AXI_task_in_start_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            }
        ]
    },
    "1343050264": {
        "name": "TASK_ST6",
        "address": 1343050264,
        "size": 32,
        "access": "",
        "desc": "Tasks trigger status register",
        "fields": [
            {
                "name": "PDMA_AXI_TASK_IN_START_CH2_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Represents PDMA_AXI_task_in_start_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AXI_TASK_OUT_START_CH0_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Represents PDMA_AXI_task_out_start_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AXI_TASK_OUT_START_CH1_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Represents PDMA_AXI_task_out_start_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PDMA_AXI_TASK_OUT_START_CH2_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Represents PDMA_AXI_task_out_start_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "PMU_TASK_SLEEP_REQ_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Represents PMU_task_sleep_req trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "DMA2D_TASK_IN_START_CH0_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Represents DMA2D_task_in_start_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "DMA2D_TASK_IN_START_CH1_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Represents DMA2D_task_in_start_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "DMA2D_TASK_IN_DSCR_READY_CH0_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Represents DMA2D_task_in_dscr_ready_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "DMA2D_TASK_IN_DSCR_READY_CH1_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Represents DMA2D_task_in_dscr_ready_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "DMA2D_TASK_OUT_START_CH0_ST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Represents DMA2D_task_out_start_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "DMA2D_TASK_OUT_START_CH1_ST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Represents DMA2D_task_out_start_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "DMA2D_TASK_OUT_START_CH2_ST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Represents DMA2D_task_out_start_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "DMA2D_TASK_OUT_DSCR_READY_CH0_ST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Represents DMA2D_task_out_dscr_ready_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "DMA2D_TASK_OUT_DSCR_READY_CH1_ST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Represents DMA2D_task_out_dscr_ready_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            },
            {
                "name": "DMA2D_TASK_OUT_DSCR_READY_CH2_ST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Represents DMA2D_task_out_dscr_ready_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
            }
        ]
    },
    "1343050268": {
        "name": "TASK_ST6_CLR",
        "address": 1343050268,
        "size": 32,
        "access": "",
        "desc": "Tasks trigger status clear register",
        "fields": [
            {
                "name": "PDMA_AXI_TASK_IN_START_CH2_ST_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AXI_task_in_start_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AXI_TASK_OUT_START_CH0_ST_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AXI_task_out_start_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AXI_TASK_OUT_START_CH1_ST_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AXI_task_out_start_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PDMA_AXI_TASK_OUT_START_CH2_ST_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PDMA_AXI_task_out_start_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "PMU_TASK_SLEEP_REQ_ST_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear PMU_task_sleep_req trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "DMA2D_TASK_IN_START_CH0_ST_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear DMA2D_task_in_start_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "DMA2D_TASK_IN_START_CH1_ST_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear DMA2D_task_in_start_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "DMA2D_TASK_IN_DSCR_READY_CH0_ST_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear DMA2D_task_in_dscr_ready_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "DMA2D_TASK_IN_DSCR_READY_CH1_ST_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear DMA2D_task_in_dscr_ready_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "DMA2D_TASK_OUT_START_CH0_ST_CLR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear DMA2D_task_out_start_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "DMA2D_TASK_OUT_START_CH1_ST_CLR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear DMA2D_task_out_start_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "DMA2D_TASK_OUT_START_CH2_ST_CLR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear DMA2D_task_out_start_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "DMA2D_TASK_OUT_DSCR_READY_CH0_ST_CLR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear DMA2D_task_out_dscr_ready_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "DMA2D_TASK_OUT_DSCR_READY_CH1_ST_CLR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear DMA2D_task_out_dscr_ready_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            },
            {
                "name": "DMA2D_TASK_OUT_DSCR_READY_CH2_ST_CLR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Configures whether or not to clear DMA2D_task_out_dscr_ready_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
            }
        ]
    },
    "1343050272": {
        "name": "CLK_EN",
        "address": 1343050272,
        "size": 32,
        "access": "",
        "desc": "ETM clock enable register",
        "fields": [
            {
                "name": "CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configures whether or not to open register clock gate.\\\\0: Open the clock gate only when application writes registers\\\\1: Force open the clock gate for register"
            }
        ]
    },
    "1343050276": {
        "name": "DATE",
        "address": 1343050276,
        "size": 32,
        "access": "",
        "desc": "ETM date register",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "Configures the version."
            }
        ]
    },
    "1342750720": {
        "name": "SPI_MEM_CMD",
        "address": 1342750720,
        "size": 32,
        "access": "",
        "desc": "SPI0 FSM status register",
        "fields": [
            {
                "name": "SPI_MEM_MST_ST",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "The current status of SPI0 master FSM: spi0_mst_st. 0: idle state, 1:SPI0_GRANT , 2: program/erase suspend state, 3: SPI0 read data state, 4: wait cache/EDMA sent data is stored in SPI0 TX FIFO, 5: SPI0 write data state."
            },
            {
                "name": "SPI_MEM_SLV_ST",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "The current status of SPI0 slave FSM: mspi_st. 0: idle state, 1: preparation state, 2: send command state, 3: send address state, 4: wait state, 5: read data state, 6:write data state, 7: done state, 8: read data end state."
            },
            {
                "name": "SPI_MEM_USR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "SPI0 USR_CMD start bit, only used when SPI_MEM_AXI_REQ_EN is cleared.  An operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
            }
        ]
    },
    "1342750728": {
        "name": "SPI_MEM_CTRL",
        "address": 1342750728,
        "size": 32,
        "access": "",
        "desc": "SPI0 control register.",
        "fields": [
            {
                "name": "SPI_MEM_WDUMMY_DQS_ALWAYS_OUT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "In the dummy phase of an MSPI write data transfer when accesses to flash, the level of SPI_DQS is output by the MSPI controller."
            },
            {
                "name": "SPI_MEM_WDUMMY_ALWAYS_OUT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "In the dummy phase of an MSPI write data transfer when accesses to flash, the level of SPI_IO[7:0] is output by the MSPI controller."
            },
            {
                "name": "SPI_MEM_FDUMMY_RIN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "In an MSPI read data transfer when accesses to flash, the level of SPI_IO[7:0] is output by the MSPI controller in the first half part of dummy phase. It is used to mask invalid SPI_DQS in the half part of dummy phase."
            },
            {
                "name": "SPI_MEM_FDUMMY_WOUT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "In an MSPI write data transfer when accesses to flash, the level of SPI_IO[7:0] is output by the MSPI controller in the second half part of dummy phase. It is used to pre-drive flash."
            },
            {
                "name": "SPI_MEM_FDOUT_OCT",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Apply 8 signals during write-data phase 1:enable 0: disable"
            },
            {
                "name": "SPI_MEM_FDIN_OCT",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Apply 8 signals during read-data phase 1:enable 0: disable"
            },
            {
                "name": "SPI_MEM_FADDR_OCT",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Apply 8 signals during address phase 1:enable 0: disable"
            },
            {
                "name": "SPI_MEM_FCMD_QUAD",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Apply 4 signals during command phase 1:enable 0: disable"
            },
            {
                "name": "SPI_MEM_FCMD_OCT",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Apply 8 signals during command phase 1:enable 0: disable"
            },
            {
                "name": "SPI_MEM_FASTRD_MODE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "This bit enable the bits: SPI_MEM_FREAD_QIO, SPI_MEM_FREAD_DIO, SPI_MEM_FREAD_QOUT and SPI_MEM_FREAD_DOUT. 1: enable 0: disable."
            },
            {
                "name": "SPI_MEM_FREAD_DUAL",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "In the read operations, read-data phase apply 2 signals. 1: enable 0: disable."
            },
            {
                "name": "SPI_MEM_Q_POL",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "The bit is used to set MISO line polarity, 1: high 0, low"
            },
            {
                "name": "SPI_MEM_D_POL",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "The bit is used to set MOSI line polarity, 1: high 0, low"
            },
            {
                "name": "SPI_MEM_FREAD_QUAD",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "In the read operations read-data phase apply 4 signals. 1: enable 0: disable."
            },
            {
                "name": "SPI_MEM_WP",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Write protect signal output when SPI is idle.  1: output high, 0: output low."
            },
            {
                "name": "SPI_MEM_FREAD_DIO",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "In the read operations address phase and read-data phase apply 2 signals. 1: enable 0: disable."
            },
            {
                "name": "SPI_MEM_FREAD_QIO",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "In the read operations address phase and read-data phase apply 4 signals. 1: enable 0: disable."
            },
            {
                "name": "SPI_MEM_DQS_IE_ALWAYS_ON",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "When accesses to flash, 1: the IE signals of pads connected to SPI_DQS are always 1. 0: Others."
            },
            {
                "name": "SPI_MEM_DATA_IE_ALWAYS_ON",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "When accesses to flash, 1: the IE signals of pads connected to SPI_IO[7:0] are always 1. 0: Others."
            }
        ]
    },
    "1342750732": {
        "name": "SPI_MEM_CTRL1",
        "address": 1342750732,
        "size": 32,
        "access": "",
        "desc": "SPI0 control1 register.",
        "fields": [
            {
                "name": "SPI_MEM_CLK_MODE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "SPI clock mode bits. 0: SPI clock is off when CS inactive 1: SPI clock is delayed one cycle after CS inactive 2: SPI clock is delayed two cycles after CS inactive 3: SPI clock is alwasy on."
            },
            {
                "name": "SPI_AR_SIZE0_1_SUPPORT_EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "1: MSPI supports ARSIZE 0~3. When ARSIZE =0~2, MSPI read address is 4*n and reply the real AXI read data back. 0: When ARSIZE 0~1, MSPI reply SLV_ERR."
            },
            {
                "name": "SPI_AW_SIZE0_1_SUPPORT_EN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "1: MSPI supports AWSIZE 0~3. 0: When AWSIZE 0~1, MSPI reply SLV_ERR."
            },
            {
                "name": "SPI_AXI_RDATA_BACK_FAST",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "1: Reply AXI read data to AXI bus when one AXI read beat data is available. 0: Reply AXI read data to AXI bus when all the read data is available."
            },
            {
                "name": "SPI_MEM_RRESP_ECC_ERR_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "1: RRESP is SLV_ERR when there is a ECC error in AXI read data. 0: RRESP is OKAY when there is a ECC error in AXI read data. The ECC error information is recorded in SPI_MEM_ECC_ERR_ADDR_REG."
            },
            {
                "name": "SPI_MEM_AR_SPLICE_EN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Set this bit to enable AXI Read Splice-transfer."
            },
            {
                "name": "SPI_MEM_AW_SPLICE_EN",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Set this bit to enable AXI Write Splice-transfer."
            },
            {
                "name": "SPI_MEM_RAM0_EN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "When SPI_MEM_DUAL_RAM_EN is 0 and SPI_MEM_RAM0_EN is 1, only EXT_RAM0 will be accessed. When SPI_MEM_DUAL_RAM_EN is 0 and SPI_MEM_RAM0_EN is 0, only EXT_RAM1 will be accessed. When SPI_MEM_DUAL_RAM_EN is 1,  EXT_RAM0 and EXT_RAM1 will be accessed at the same time."
            },
            {
                "name": "SPI_MEM_DUAL_RAM_EN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Set this bit to enable DUAL-RAM mode, EXT_RAM0 and EXT_RAM1 will be accessed at the same time."
            },
            {
                "name": "SPI_MEM_FAST_WRITE_EN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Set this bit to write data faster, do not wait write data has been stored in tx_bus_fifo_l2. It will wait 4*T_clk_ctrl to insure the write data has been stored in  tx_bus_fifo_l2."
            },
            {
                "name": "SPI_MEM_RXFIFO_RST",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "The synchronous reset signal for SPI0 RX AFIFO and all the AES_MSPI SYNC FIFO to receive signals from AXI.  Set this bit to reset these FIFO."
            },
            {
                "name": "SPI_MEM_TXFIFO_RST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "The synchronous reset signal for SPI0 TX AFIFO and all the AES_MSPI SYNC FIFO to send signals to AXI. Set this bit to reset these FIFO."
            }
        ]
    },
    "1342750736": {
        "name": "SPI_MEM_CTRL2",
        "address": 1342750736,
        "size": 32,
        "access": "",
        "desc": "SPI0 control2 register.",
        "fields": [
            {
                "name": "SPI_MEM_CS_SETUP_TIME",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "(cycles-1) of prepare phase by SPI Bus clock, this bits are combined with SPI_MEM_CS_SETUP bit."
            },
            {
                "name": "SPI_MEM_CS_HOLD_TIME",
                "bitOffset": 5,
                "bitWidth": 5,
                "desc": "SPI CS signal is delayed to inactive by SPI bus clock, this bits are combined with SPI_MEM_CS_HOLD bit."
            },
            {
                "name": "SPI_MEM_ECC_CS_HOLD_TIME",
                "bitOffset": 10,
                "bitWidth": 3,
                "desc": "SPI_MEM_CS_HOLD_TIME + SPI_MEM_ECC_CS_HOLD_TIME is the SPI0 CS hold cycle in ECC mode when accessed flash."
            },
            {
                "name": "SPI_MEM_ECC_SKIP_PAGE_CORNER",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "1: SPI0 and SPI1 skip page corner when accesses flash. 0: Not skip page corner when accesses flash."
            },
            {
                "name": "SPI_MEM_ECC_16TO18_BYTE_EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Set this bit to enable SPI0 and SPI1 ECC 16 bytes data with 2 ECC bytes mode when accesses flash."
            },
            {
                "name": "SPI_MEM_SPLIT_TRANS_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Set this bit to enable SPI0 split one AXI read flash transfer into two SPI transfers when one transfer will cross flash or EXT_RAM page corner, valid no matter whether there is an ECC region or not."
            },
            {
                "name": "SPI_MEM_CS_HOLD_DELAY",
                "bitOffset": 25,
                "bitWidth": 6,
                "desc": "These bits are used to set the minimum CS high time tSHSL between SPI burst transfer when accesses to flash. tSHSL is (SPI_MEM_CS_HOLD_DELAY[5:0] + 1) MSPI core clock cycles."
            },
            {
                "name": "SPI_MEM_SYNC_RESET",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "The spi0_mst_st and spi0_slv_st will be reset."
            }
        ]
    },
    "1342750740": {
        "name": "SPI_MEM_CLOCK",
        "address": 1342750740,
        "size": 32,
        "access": "",
        "desc": "SPI clock division control register.",
        "fields": [
            {
                "name": "SPI_MEM_CLKCNT_L",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "In the master mode it must be equal to spi_mem_clkcnt_N."
            },
            {
                "name": "SPI_MEM_CLKCNT_H",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "In the master mode it must be floor((spi_mem_clkcnt_N+1)/2-1)."
            },
            {
                "name": "SPI_MEM_CLKCNT_N",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "In the master mode it is the divider of spi_mem_clk. So spi_mem_clk frequency is system/(spi_mem_clkcnt_N+1)"
            },
            {
                "name": "SPI_MEM_CLK_EQU_SYSCLK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "1: 1-division mode, the frequency of SPI bus clock equals to that of MSPI module clock."
            }
        ]
    },
    "1342750744": {
        "name": "SPI_MEM_USER",
        "address": 1342750744,
        "size": 32,
        "access": "",
        "desc": "SPI0 user register.",
        "fields": [
            {
                "name": "SPI_MEM_CS_HOLD",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "spi cs keep low when spi is in  done  phase. 1: enable 0: disable."
            },
            {
                "name": "SPI_MEM_CS_SETUP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "spi cs is enable when spi is in  prepare  phase. 1: enable 0: disable."
            },
            {
                "name": "SPI_MEM_CK_OUT_EDGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The bit combined with SPI_MEM_CK_IDLE_EDGE bit to control SPI clock mode 0~3."
            },
            {
                "name": "SPI_MEM_USR_DUMMY_IDLE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "spi clock is disable in dummy phase when the bit is enable."
            },
            {
                "name": "SPI_MEM_USR_DUMMY",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "This bit enable the dummy phase of an operation."
            }
        ]
    },
    "1342750748": {
        "name": "SPI_MEM_USER1",
        "address": 1342750748,
        "size": 32,
        "access": "",
        "desc": "SPI0 user1 register.",
        "fields": [
            {
                "name": "SPI_MEM_USR_DUMMY_CYCLELEN",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "The length in spi_mem_clk cycles of dummy phase. The register value shall be (cycle_num-1)."
            },
            {
                "name": "SPI_MEM_USR_DBYTELEN",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "SPI0 USR_CMD read or write data byte length -1"
            },
            {
                "name": "SPI_MEM_USR_ADDR_BITLEN",
                "bitOffset": 26,
                "bitWidth": 6,
                "desc": "The length in bits of address phase. The register value shall be (bit_num-1)."
            }
        ]
    },
    "1342750752": {
        "name": "SPI_MEM_USER2",
        "address": 1342750752,
        "size": 32,
        "access": "",
        "desc": "SPI0 user2 register.",
        "fields": [
            {
                "name": "SPI_MEM_USR_COMMAND_VALUE",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "The value of  command."
            },
            {
                "name": "SPI_MEM_USR_COMMAND_BITLEN",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "The length in bits of command phase. The register value shall be (bit_num-1)"
            }
        ]
    },
    "1342750764": {
        "name": "SPI_MEM_RD_STATUS",
        "address": 1342750764,
        "size": 32,
        "access": "",
        "desc": "SPI0 read control register.",
        "fields": [
            {
                "name": "SPI_MEM_WB_MODE",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Mode bits in the flash fast read mode  it is combined with spi_mem_fastrd_mode bit."
            }
        ]
    },
    "1342750772": {
        "name": "SPI_MEM_MISC",
        "address": 1342750772,
        "size": 32,
        "access": "",
        "desc": "SPI0 misc register",
        "fields": [
            {
                "name": "SPI_MEM_FSUB_PIN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "For SPI0,  flash is connected to SUBPINs."
            },
            {
                "name": "SPI_MEM_SSUB_PIN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "For SPI0,  sram is connected to SUBPINs."
            },
            {
                "name": "SPI_MEM_CK_IDLE_EDGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "1: SPI_CLK line is high when idle     0: spi clk line is low when idle"
            },
            {
                "name": "SPI_MEM_CS_KEEP_ACTIVE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "SPI_CS line keep low when the bit is set."
            }
        ]
    },
    "1342750780": {
        "name": "SPI_MEM_CACHE_FCTRL",
        "address": 1342750780,
        "size": 32,
        "access": "",
        "desc": "SPI0 bit mode control register.",
        "fields": [
            {
                "name": "SPI_MEM_AXI_REQ_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "For SPI0, AXI master access enable, 1: enable, 0:disable."
            },
            {
                "name": "SPI_MEM_CACHE_USR_ADDR_4BYTE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "For SPI0,  cache  read flash with 4 bytes address, 1: enable, 0:disable."
            },
            {
                "name": "SPI_MEM_CACHE_FLASH_USR_CMD",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "For SPI0,  cache  read flash for user define command, 1: enable, 0:disable."
            },
            {
                "name": "SPI_MEM_FDIN_DUAL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "For SPI0 flash, din phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_dio."
            },
            {
                "name": "SPI_MEM_FDOUT_DUAL",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "For SPI0 flash, dout phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_dio."
            },
            {
                "name": "SPI_MEM_FADDR_DUAL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "For SPI0 flash, address phase apply 2 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_dio."
            },
            {
                "name": "SPI_MEM_FDIN_QUAD",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "For SPI0 flash, din phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio."
            },
            {
                "name": "SPI_MEM_FDOUT_QUAD",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "For SPI0 flash, dout phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio."
            },
            {
                "name": "SPI_MEM_FADDR_QUAD",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "For SPI0 flash, address phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio."
            },
            {
                "name": "SPI_SAME_AW_AR_ADDR_CHK_EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Set this bit to check AXI read/write the same address region."
            },
            {
                "name": "SPI_CLOSE_AXI_INF_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Set this bit to close AXI read/write transfer to MSPI, which means that only SLV_ERR will be replied to BRESP/RRESP."
            }
        ]
    },
    "1342750784": {
        "name": "SPI_MEM_CACHE_SCTRL",
        "address": 1342750784,
        "size": 32,
        "access": "",
        "desc": "SPI0 external RAM control register",
        "fields": [
            {
                "name": "SPI_MEM_CACHE_USR_SADDR_4BYTE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "For SPI0, In the external RAM mode, cache read flash with 4 bytes command, 1: enable, 0:disable."
            },
            {
                "name": "SPI_MEM_USR_SRAM_DIO",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "For SPI0, In the external RAM mode, spi dual I/O mode enable, 1: enable, 0:disable"
            },
            {
                "name": "SPI_MEM_USR_SRAM_QIO",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "For SPI0, In the external RAM mode, spi quad I/O mode enable, 1: enable, 0:disable"
            },
            {
                "name": "SPI_MEM_USR_WR_SRAM_DUMMY",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "For SPI0, In the external RAM mode, it is the enable bit of dummy phase for write operations."
            },
            {
                "name": "SPI_MEM_USR_RD_SRAM_DUMMY",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "For SPI0, In the external RAM mode, it is the enable bit of dummy phase for read operations."
            },
            {
                "name": "SPI_MEM_CACHE_SRAM_USR_RCMD",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "For SPI0, In the external RAM mode cache read external RAM for user define command."
            },
            {
                "name": "SPI_MEM_SRAM_RDUMMY_CYCLELEN",
                "bitOffset": 6,
                "bitWidth": 6,
                "desc": "For SPI0, In the external RAM mode, it is the length in bits of read dummy phase. The register value shall be (bit_num-1)."
            },
            {
                "name": "SPI_MEM_SRAM_ADDR_BITLEN",
                "bitOffset": 14,
                "bitWidth": 6,
                "desc": "For SPI0, In the external RAM mode, it is the length in bits of address phase. The register value shall be (bit_num-1)."
            },
            {
                "name": "SPI_MEM_CACHE_SRAM_USR_WCMD",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "For SPI0, In the external RAM mode cache write sram for user define command"
            },
            {
                "name": "SPI_MEM_SRAM_OCT",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "reserved"
            },
            {
                "name": "SPI_MEM_SRAM_WDUMMY_CYCLELEN",
                "bitOffset": 22,
                "bitWidth": 6,
                "desc": "For SPI0, In the external RAM mode, it is the length in bits of write dummy phase. The register value shall be (bit_num-1)."
            }
        ]
    },
    "1342750788": {
        "name": "SPI_MEM_SRAM_CMD",
        "address": 1342750788,
        "size": 32,
        "access": "",
        "desc": "SPI0 external RAM mode control register",
        "fields": [
            {
                "name": "SPI_MEM_SCLK_MODE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "SPI clock mode bits. 0: SPI clock is off when CS inactive 1: SPI clock is delayed one cycle after CS inactive 2: SPI clock is delayed two cycles after CS inactive 3: SPI clock is always on."
            },
            {
                "name": "SPI_MEM_SWB_MODE",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "Mode bits in the external RAM fast read mode  it is combined with spi_mem_fastrd_mode bit."
            },
            {
                "name": "SPI_MEM_SDIN_DUAL",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "For SPI0 external RAM , din phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_usr_sram_dio."
            },
            {
                "name": "SPI_MEM_SDOUT_DUAL",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "For SPI0 external RAM , dout phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_usr_sram_dio."
            },
            {
                "name": "SPI_MEM_SADDR_DUAL",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "For SPI0 external RAM , address phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_usr_sram_dio."
            },
            {
                "name": "SPI_MEM_SDIN_QUAD",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "For SPI0 external RAM , din phase apply 4 signals. 1: enable 0: disable. The bit is the same with spi_mem_usr_sram_qio."
            },
            {
                "name": "SPI_MEM_SDOUT_QUAD",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "For SPI0 external RAM , dout phase apply 4 signals. 1: enable 0: disable. The bit is the same with spi_mem_usr_sram_qio."
            },
            {
                "name": "SPI_MEM_SADDR_QUAD",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "For SPI0 external RAM , address phase apply 4 signals. 1: enable 0: disable. The bit is the same with spi_mem_usr_sram_qio."
            },
            {
                "name": "SPI_MEM_SCMD_QUAD",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "For SPI0 external RAM , cmd phase apply 4 signals. 1: enable 0: disable. The bit is the same with spi_mem_usr_sram_qio."
            },
            {
                "name": "SPI_MEM_SDIN_OCT",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "For SPI0 external RAM , din phase apply 8 signals. 1: enable 0: disable."
            },
            {
                "name": "SPI_MEM_SDOUT_OCT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "For SPI0 external RAM , dout phase apply 8 signals. 1: enable 0: disable."
            },
            {
                "name": "SPI_MEM_SADDR_OCT",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "For SPI0 external RAM , address phase apply 4 signals. 1: enable 0: disable."
            },
            {
                "name": "SPI_MEM_SCMD_OCT",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "For SPI0 external RAM , cmd phase apply 8 signals. 1: enable 0: disable."
            },
            {
                "name": "SPI_MEM_SDUMMY_RIN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "In the dummy phase of a MSPI read data transfer when accesses to external RAM, the signal level of SPI bus is output by the MSPI controller."
            },
            {
                "name": "SPI_MEM_SDUMMY_WOUT",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "In the dummy phase of a MSPI write data transfer when accesses to external RAM, the signal level of SPI bus is output by the MSPI controller."
            },
            {
                "name": "SPI_SMEM_WDUMMY_DQS_ALWAYS_OUT",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "In the dummy phase of an MSPI write data transfer when accesses to external RAM, the level of SPI_DQS is output by the MSPI controller."
            },
            {
                "name": "SPI_SMEM_WDUMMY_ALWAYS_OUT",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "In the dummy phase of an MSPI write data transfer when accesses to external RAM, the level of SPI_IO[7:0] is output by the MSPI controller."
            },
            {
                "name": "SPI_MEM_SDIN_HEX",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "For SPI0 external RAM , din phase apply 16 signals. 1: enable 0: disable."
            },
            {
                "name": "SPI_MEM_SDOUT_HEX",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "For SPI0 external RAM , dout phase apply 16 signals. 1: enable 0: disable."
            },
            {
                "name": "SPI_SMEM_DQS_IE_ALWAYS_ON",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "When accesses to external RAM, 1: the IE signals of pads connected to SPI_DQS are always 1. 0: Others."
            },
            {
                "name": "SPI_SMEM_DATA_IE_ALWAYS_ON",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "When accesses to external RAM, 1: the IE signals of pads connected to SPI_IO[7:0] are always 1. 0: Others."
            }
        ]
    },
    "1342750792": {
        "name": "SPI_MEM_SRAM_DRD_CMD",
        "address": 1342750792,
        "size": 32,
        "access": "",
        "desc": "SPI0 external RAM DDR read command control register",
        "fields": [
            {
                "name": "SPI_MEM_CACHE_SRAM_USR_RD_CMD_VALUE",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "For SPI0,When cache mode is enable it is the read command value of command phase for sram."
            },
            {
                "name": "SPI_MEM_CACHE_SRAM_USR_RD_CMD_BITLEN",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "For SPI0,When cache mode is enable it is the length in bits of command phase for sram. The register value shall be (bit_num-1)."
            }
        ]
    },
    "1342750796": {
        "name": "SPI_MEM_SRAM_DWR_CMD",
        "address": 1342750796,
        "size": 32,
        "access": "",
        "desc": "SPI0 external RAM DDR write command control register",
        "fields": [
            {
                "name": "SPI_MEM_CACHE_SRAM_USR_WR_CMD_VALUE",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "For SPI0,When cache mode is enable it is the write command value of command phase for sram."
            },
            {
                "name": "SPI_MEM_CACHE_SRAM_USR_WR_CMD_BITLEN",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "For SPI0,When cache mode is enable it is the in bits of command phase  for sram. The register value shall be (bit_num-1)."
            }
        ]
    },
    "1342750800": {
        "name": "SPI_MEM_SRAM_CLK",
        "address": 1342750800,
        "size": 32,
        "access": "",
        "desc": "SPI0 external RAM clock control register",
        "fields": [
            {
                "name": "SPI_MEM_SCLKCNT_L",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "For SPI0 external RAM  interface, it must be equal to spi_mem_clkcnt_N."
            },
            {
                "name": "SPI_MEM_SCLKCNT_H",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "For SPI0 external RAM  interface, it must be floor((spi_mem_clkcnt_N+1)/2-1)."
            },
            {
                "name": "SPI_MEM_SCLKCNT_N",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "For SPI0 external RAM  interface, it is the divider of spi_mem_clk. So spi_mem_clk frequency is system/(spi_mem_clkcnt_N+1)"
            },
            {
                "name": "SPI_MEM_SCLK_EQU_SYSCLK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "For SPI0 external RAM  interface, 1: spi_mem_clk is eqaul to system 0: spi_mem_clk is divided from system clock."
            }
        ]
    },
    "1342750804": {
        "name": "SPI_MEM_FSM",
        "address": 1342750804,
        "size": 32,
        "access": "",
        "desc": "SPI0 FSM status register",
        "fields": [
            {
                "name": "SPI_MEM_LOCK_DELAY_TIME",
                "bitOffset": 7,
                "bitWidth": 5,
                "desc": "The lock delay time of SPI0/1 arbiter by spi0_slv_st, after PER is sent by SPI1."
            }
        ]
    },
    "1342750912": {
        "name": "SPI_MEM_INT_ENA",
        "address": 1342750912,
        "size": 32,
        "access": "",
        "desc": "SPI0 interrupt enable register",
        "fields": [
            {
                "name": "SPI_MEM_SLV_ST_END_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_MEM_SLV_ST_END_INT interrupt."
            },
            {
                "name": "SPI_MEM_MST_ST_END_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_MEM_MST_ST_END_INT interrupt."
            },
            {
                "name": "SPI_MEM_ECC_ERR_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_MEM_ECC_ERR_INT interrupt."
            },
            {
                "name": "SPI_MEM_PMS_REJECT_INT_ENA",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_MEM_PMS_REJECT_INT interrupt."
            },
            {
                "name": "SPI_MEM_AXI_RADDR_ERR_INT_ENA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_MEM_AXI_RADDR_ERR_INT interrupt."
            },
            {
                "name": "SPI_MEM_AXI_WR_FLASH_ERR_INT_ENA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_MEM_AXI_WR_FALSH_ERR_INT interrupt."
            },
            {
                "name": "SPI_MEM_AXI_WADDR_ERR_INT__ENA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_MEM_AXI_WADDR_ERR_INT interrupt."
            },
            {
                "name": "SPI_MEM_DQS0_AFIFO_OVF_INT_ENA",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_MEM_DQS0_AFIFO_OVF_INT interrupt."
            },
            {
                "name": "SPI_MEM_DQS1_AFIFO_OVF_INT_ENA",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_MEM_DQS1_AFIFO_OVF_INT interrupt."
            },
            {
                "name": "SPI_MEM_BUS_FIFO1_UDF_INT_ENA",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_MEM_BUS_FIFO1_UDF_INT interrupt."
            },
            {
                "name": "SPI_MEM_BUS_FIFO0_UDF_INT_ENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_MEM_BUS_FIFO0_UDF_INT interrupt."
            }
        ]
    },
    "1342750916": {
        "name": "SPI_MEM_INT_CLR",
        "address": 1342750916,
        "size": 32,
        "access": "",
        "desc": "SPI0 interrupt clear register",
        "fields": [
            {
                "name": "SPI_MEM_SLV_ST_END_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_MEM_SLV_ST_END_INT interrupt."
            },
            {
                "name": "SPI_MEM_MST_ST_END_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_MEM_MST_ST_END_INT interrupt."
            },
            {
                "name": "SPI_MEM_ECC_ERR_INT_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_MEM_ECC_ERR_INT interrupt."
            },
            {
                "name": "SPI_MEM_PMS_REJECT_INT_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_MEM_PMS_REJECT_INT interrupt."
            },
            {
                "name": "SPI_MEM_AXI_RADDR_ERR_INT_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_MEM_AXI_RADDR_ERR_INT interrupt."
            },
            {
                "name": "SPI_MEM_AXI_WR_FLASH_ERR_INT_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_MEM_AXI_WR_FALSH_ERR_INT interrupt."
            },
            {
                "name": "SPI_MEM_AXI_WADDR_ERR_INT_CLR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_MEM_AXI_WADDR_ERR_INT interrupt."
            },
            {
                "name": "SPI_MEM_DQS0_AFIFO_OVF_INT_CLR",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_MEM_DQS0_AFIFO_OVF_INT interrupt."
            },
            {
                "name": "SPI_MEM_DQS1_AFIFO_OVF_INT_CLR",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_MEM_DQS1_AFIFO_OVF_INT interrupt."
            },
            {
                "name": "SPI_MEM_BUS_FIFO1_UDF_INT_CLR",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_MEM_BUS_FIFO1_UDF_INT interrupt."
            },
            {
                "name": "SPI_MEM_BUS_FIFO0_UDF_INT_CLR",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_MEM_BUS_FIFO0_UDF_INT interrupt."
            }
        ]
    },
    "1342750920": {
        "name": "SPI_MEM_INT_RAW",
        "address": 1342750920,
        "size": 32,
        "access": "",
        "desc": "SPI0 interrupt raw register",
        "fields": [
            {
                "name": "SPI_MEM_SLV_ST_END_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_MEM_SLV_ST_END_INT interrupt. 1: Triggered when spi0_slv_st is changed from non idle state to idle state. It means that SPI_CS raises high. 0: Others"
            },
            {
                "name": "SPI_MEM_MST_ST_END_INT_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_MEM_MST_ST_END_INT interrupt. 1: Triggered when spi0_mst_st is changed from non idle state to idle state. 0: Others."
            },
            {
                "name": "SPI_MEM_ECC_ERR_INT_RAW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_MEM_ECC_ERR_INT interrupt. When SPI_FMEM_ECC_ERR_INT_EN is set and  SPI_SMEM_ECC_ERR_INT_EN is cleared, this bit is triggered when the error times of SPI0/1 ECC read flash are equal or bigger than SPI_MEM_ECC_ERR_INT_NUM. When SPI_FMEM_ECC_ERR_INT_EN is cleared and  SPI_SMEM_ECC_ERR_INT_EN is set, this bit is triggered when the error times of SPI0/1 ECC read external RAM are equal or bigger than SPI_MEM_ECC_ERR_INT_NUM. When SPI_FMEM_ECC_ERR_INT_EN and  SPI_SMEM_ECC_ERR_INT_EN are set, this bit is triggered when the total error times of SPI0/1 ECC read external RAM and flash are equal or bigger than SPI_MEM_ECC_ERR_INT_NUM. When SPI_FMEM_ECC_ERR_INT_EN and  SPI_SMEM_ECC_ERR_INT_EN are cleared, this bit will not be triggered."
            },
            {
                "name": "SPI_MEM_PMS_REJECT_INT_RAW",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_MEM_PMS_REJECT_INT interrupt. 1: Triggered when SPI1 access is rejected. 0: Others."
            },
            {
                "name": "SPI_MEM_AXI_RADDR_ERR_INT_RAW",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_MEM_AXI_RADDR_ERR_INT interrupt. 1: Triggered when AXI read address is invalid by compared to MMU configuration. 0: Others."
            },
            {
                "name": "SPI_MEM_AXI_WR_FLASH_ERR_INT_RAW",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_MEM_AXI_WR_FALSH_ERR_INT interrupt. 1: Triggered when AXI write flash request is received. 0: Others."
            },
            {
                "name": "SPI_MEM_AXI_WADDR_ERR_INT_RAW",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_MEM_AXI_WADDR_ERR_INT interrupt. 1: Triggered when AXI write address is invalid by compared to MMU configuration. 0: Others."
            },
            {
                "name": "SPI_MEM_DQS0_AFIFO_OVF_INT_RAW",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_MEM_DQS0_AFIFO_OVF_INT interrupt. 1: Triggered when the AFIFO connected to SPI_DQS1 is overflow."
            },
            {
                "name": "SPI_MEM_DQS1_AFIFO_OVF_INT_RAW",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_MEM_DQS1_AFIFO_OVF_INT interrupt. 1: Triggered when the AFIFO connected to SPI_DQS is overflow."
            },
            {
                "name": "SPI_MEM_BUS_FIFO1_UDF_INT_RAW",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_MEM_BUS_FIFO1_UDF_INT interrupt. 1: Triggered when BUS1 FIFO is underflow."
            },
            {
                "name": "SPI_MEM_BUS_FIFO0_UDF_INT_RAW",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_MEM_BUS_FIFO0_UDF_INT interrupt. 1: Triggered when BUS0 FIFO is underflow."
            }
        ]
    },
    "1342750924": {
        "name": "SPI_MEM_INT_ST",
        "address": 1342750924,
        "size": 32,
        "access": "",
        "desc": "SPI0 interrupt status register",
        "fields": [
            {
                "name": "SPI_MEM_SLV_ST_END_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The status bit for SPI_MEM_SLV_ST_END_INT interrupt."
            },
            {
                "name": "SPI_MEM_MST_ST_END_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The status bit for SPI_MEM_MST_ST_END_INT interrupt."
            },
            {
                "name": "SPI_MEM_ECC_ERR_INT_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The status bit for SPI_MEM_ECC_ERR_INT interrupt."
            },
            {
                "name": "SPI_MEM_PMS_REJECT_INT_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The status bit for SPI_MEM_PMS_REJECT_INT interrupt."
            },
            {
                "name": "SPI_MEM_AXI_RADDR_ERR_INT_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_MEM_AXI_RADDR_ERR_INT interrupt."
            },
            {
                "name": "SPI_MEM_AXI_WR_FLASH_ERR_INT_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_MEM_AXI_WR_FALSH_ERR_INT interrupt."
            },
            {
                "name": "SPI_MEM_AXI_WADDR_ERR_INT_ST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_MEM_AXI_WADDR_ERR_INT interrupt."
            },
            {
                "name": "SPI_MEM_DQS0_AFIFO_OVF_INT_ST",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "The status bit for SPI_MEM_DQS0_AFIFO_OVF_INT interrupt."
            },
            {
                "name": "SPI_MEM_DQS1_AFIFO_OVF_INT_ST",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "The status bit for SPI_MEM_DQS1_AFIFO_OVF_INT interrupt."
            },
            {
                "name": "SPI_MEM_BUS_FIFO1_UDF_INT_ST",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "The status bit for SPI_MEM_BUS_FIFO1_UDF_INT interrupt."
            },
            {
                "name": "SPI_MEM_BUS_FIFO0_UDF_INT_ST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "The status bit for SPI_MEM_BUS_FIFO0_UDF_INT interrupt."
            }
        ]
    },
    "1342750932": {
        "name": "SPI_MEM_DDR",
        "address": 1342750932,
        "size": 32,
        "access": "",
        "desc": "SPI0 flash DDR mode control register",
        "fields": [
            {
                "name": "SPI_FMEM_DDR_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "1: in DDR mode,  0 in SDR mode"
            },
            {
                "name": "SPI_FMEM_VAR_DUMMY",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set the bit to enable variable dummy cycle in spi DDR mode."
            },
            {
                "name": "SPI_FMEM_DDR_RDAT_SWP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set the bit to reorder rx data of the word in spi DDR mode."
            },
            {
                "name": "SPI_FMEM_DDR_WDAT_SWP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set the bit to reorder tx data of the word in spi DDR mode."
            },
            {
                "name": "SPI_FMEM_DDR_CMD_DIS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "the bit is used to disable dual edge in command phase when DDR mode."
            },
            {
                "name": "SPI_FMEM_OUTMINBYTELEN",
                "bitOffset": 5,
                "bitWidth": 7,
                "desc": "It is the minimum output data length in the panda device."
            },
            {
                "name": "SPI_FMEM_TX_DDR_MSK_EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Set this bit to mask the first or the last byte in SPI0 ECC DDR write mode, when accesses to flash."
            },
            {
                "name": "SPI_FMEM_RX_DDR_MSK_EN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Set this bit to mask the first or the last byte in SPI0 ECC DDR read mode, when accesses to flash."
            },
            {
                "name": "SPI_FMEM_USR_DDR_DQS_THD",
                "bitOffset": 14,
                "bitWidth": 7,
                "desc": "The delay number of data strobe which from memory based on SPI clock."
            },
            {
                "name": "SPI_FMEM_DDR_DQS_LOOP",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "1: Do not need the input of SPI_DQS signal, SPI0 starts to receive data when spi0_slv_st is in SPI_MEM_DIN state. It is used when there is no SPI_DQS signal or SPI_DQS signal is not stable. 0: SPI0 starts to store data at the positive and negative edge of SPI_DQS."
            },
            {
                "name": "SPI_FMEM_CLK_DIFF_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Set this bit to enable the differential SPI_CLK#."
            },
            {
                "name": "SPI_FMEM_DQS_CA_IN",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Set this bit to enable the input of SPI_DQS signal in SPI phases of CMD and ADDR."
            },
            {
                "name": "SPI_FMEM_HYPERBUS_DUMMY_2X",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Set this bit to enable the vary dummy function in SPI HyperBus mode, when SPI0 accesses flash or SPI1 accesses flash or sram."
            },
            {
                "name": "SPI_FMEM_CLK_DIFF_INV",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Set this bit to invert SPI_DIFF when accesses to flash. ."
            },
            {
                "name": "SPI_FMEM_OCTA_RAM_ADDR",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Set this bit to enable octa_ram address out when accesses to flash, which means ADDR_OUT[31:0] = {spi_usr_addr_value[25:4], 6'd0, spi_usr_addr_value[3:1], 1'b0}."
            },
            {
                "name": "SPI_FMEM_HYPERBUS_CA",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Set this bit to enable HyperRAM address out when accesses to flash, which means ADDR_OUT[31:0] = {spi_usr_addr_value[19:4], 13'd0, spi_usr_addr_value[3:1]}."
            }
        ]
    },
    "1342750936": {
        "name": "SPI_SMEM_DDR",
        "address": 1342750936,
        "size": 32,
        "access": "",
        "desc": "SPI0 external RAM DDR mode control register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "1: in DDR mode,  0 in SDR mode"
            },
            {
                "name": "SPI_SMEM_VAR_DUMMY",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set the bit to enable variable dummy cycle in spi DDR mode."
            },
            {
                "name": "RDAT_SWP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set the bit to reorder rx data of the word in spi DDR mode."
            },
            {
                "name": "WDAT_SWP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set the bit to reorder tx data of the word in spi DDR mode."
            },
            {
                "name": "CMD_DIS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "the bit is used to disable dual edge in command phase when DDR mode."
            },
            {
                "name": "SPI_SMEM_OUTMINBYTELEN",
                "bitOffset": 5,
                "bitWidth": 7,
                "desc": "It is the minimum output data length in the DDR psram."
            },
            {
                "name": "SPI_SMEM_TX_DDR_MSK_EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Set this bit to mask the first or the last byte in SPI0 ECC DDR write mode, when accesses to external RAM."
            },
            {
                "name": "SPI_SMEM_RX_DDR_MSK_EN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Set this bit to mask the first or the last byte in SPI0 ECC DDR read mode, when accesses to external RAM."
            },
            {
                "name": "SPI_SMEM_USR_DDR_DQS_THD",
                "bitOffset": 14,
                "bitWidth": 7,
                "desc": "The delay number of data strobe which from memory based on SPI clock."
            },
            {
                "name": "DQS_LOOP",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "1: Do not need the input of SPI_DQS signal, SPI0 starts to receive data when spi0_slv_st is in SPI_MEM_DIN state. It is used when there is no SPI_DQS signal or SPI_DQS signal is not stable. 0: SPI0 starts to store data at the positive and negative edge of SPI_DQS."
            },
            {
                "name": "SPI_SMEM_CLK_DIFF_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Set this bit to enable the differential SPI_CLK#."
            },
            {
                "name": "SPI_SMEM_DQS_CA_IN",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Set this bit to enable the input of SPI_DQS signal in SPI phases of CMD and ADDR."
            },
            {
                "name": "SPI_SMEM_HYPERBUS_DUMMY_2X",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Set this bit to enable the vary dummy function in SPI HyperBus mode, when SPI0 accesses flash or SPI1 accesses flash or sram."
            },
            {
                "name": "SPI_SMEM_CLK_DIFF_INV",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Set this bit to invert SPI_DIFF when accesses to external RAM. ."
            },
            {
                "name": "SPI_SMEM_OCTA_RAM_ADDR",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Set this bit to enable octa_ram address out when accesses to external RAM, which means ADDR_OUT[31:0] = {spi_usr_addr_value[25:4], 6'd0, spi_usr_addr_value[3:1], 1'b0}."
            },
            {
                "name": "SPI_SMEM_HYPERBUS_CA",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Set this bit to enable HyperRAM address out when accesses to external RAM, which means ADDR_OUT[31:0] = {spi_usr_addr_value[19:4], 13'd0, spi_usr_addr_value[3:1]}."
            }
        ]
    },
    "1342750976": {
        "name": "SPI_FMEM_PMS%s_ATTR",
        "address": 1342750976,
        "size": 32,
        "access": "",
        "desc": "MSPI flash PMS section %s attribute register",
        "fields": [
            {
                "name": "SPI_FMEM_PMS_RD_ATTR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "1: SPI1 flash PMS section %s read accessible. 0: Not allowed."
            },
            {
                "name": "SPI_FMEM_PMS_WR_ATTR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "1: SPI1 flash PMS section %s write accessible. 0: Not allowed."
            },
            {
                "name": "SPI_FMEM_PMS_ECC",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "SPI1 flash PMS section %s ECC mode, 1: enable ECC mode. 0: Disable it. The flash PMS section %s is configured by registers SPI_FMEM_PMS%s_ADDR_REG and SPI_FMEM_PMS%s_SIZE_REG."
            }
        ]
    },
    "1342750992": {
        "name": "SPI_FMEM_PMS%s_ADDR",
        "address": 1342750992,
        "size": 32,
        "access": "",
        "desc": "SPI1 flash PMS section %s start address register",
        "fields": [
            {
                "name": "S",
                "bitOffset": 0,
                "bitWidth": 27,
                "desc": "SPI1 flash PMS section %s start address value"
            }
        ]
    },
    "1342751008": {
        "name": "SPI_FMEM_PMS%s_SIZE",
        "address": 1342751008,
        "size": 32,
        "access": "",
        "desc": "SPI1 flash PMS section %s start address register",
        "fields": [
            {
                "name": "SPI_FMEM_PMS_SIZE",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "SPI1 flash PMS section %s address region is (SPI_FMEM_PMS%s_ADDR_S, SPI_FMEM_PMS%s_ADDR_S + SPI_FMEM_PMS%s_SIZE)"
            }
        ]
    },
    "1342751024": {
        "name": "SPI_SMEM_PMS%s_ATTR",
        "address": 1342751024,
        "size": 32,
        "access": "",
        "desc": "SPI1 flash PMS section %s start address register",
        "fields": [
            {
                "name": "SPI_SMEM_PMS_RD_ATTR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "1: SPI1 external RAM PMS section %s read accessible. 0: Not allowed."
            },
            {
                "name": "SPI_SMEM_PMS_WR_ATTR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "1: SPI1 external RAM PMS section %s write accessible. 0: Not allowed."
            },
            {
                "name": "SPI_SMEM_PMS_ECC",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "SPI1 external RAM PMS section %s ECC mode, 1: enable ECC mode. 0: Disable it. The external RAM PMS section %s is configured by registers SPI_SMEM_PMS%s_ADDR_REG and SPI_SMEM_PMS%s_SIZE_REG."
            }
        ]
    },
    "1342751040": {
        "name": "SPI_SMEM_PMS%s_ADDR",
        "address": 1342751040,
        "size": 32,
        "access": "",
        "desc": "SPI1 external RAM PMS section %s start address register",
        "fields": [
            {
                "name": "S",
                "bitOffset": 0,
                "bitWidth": 27,
                "desc": "SPI1 external RAM PMS section %s start address value"
            }
        ]
    },
    "1342751056": {
        "name": "SPI_SMEM_PMS%s_SIZE",
        "address": 1342751056,
        "size": 32,
        "access": "",
        "desc": "SPI1 external RAM PMS section %s start address register",
        "fields": [
            {
                "name": "SPI_SMEM_PMS_SIZE",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "SPI1 external RAM PMS section %s address region is (SPI_SMEM_PMS%s_ADDR_S, SPI_SMEM_PMS%s_ADDR_S + SPI_SMEM_PMS%s_SIZE)"
            }
        ]
    },
    "1342751076": {
        "name": "SPI_MEM_PMS_REJECT",
        "address": 1342751076,
        "size": 32,
        "access": "",
        "desc": "SPI1 access reject register",
        "fields": [
            {
                "name": "SPI_MEM_REJECT_ADDR",
                "bitOffset": 0,
                "bitWidth": 27,
                "desc": "This bits show the first SPI1 access error address. It is cleared by when  SPI_MEM_PMS_REJECT_INT_CLR bit is set."
            },
            {
                "name": "SPI_MEM_PM_EN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Set this bit to enable SPI0/1 transfer permission control function."
            },
            {
                "name": "SPI_MEM_PMS_LD",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "1: SPI1 write access error. 0: No write access error. It is cleared by when  SPI_MEM_PMS_REJECT_INT_CLR bit is set."
            },
            {
                "name": "SPI_MEM_PMS_ST",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "1: SPI1 read access error. 0: No read access error. It is cleared by when  SPI_MEM_PMS_REJECT_INT_CLR bit is set."
            },
            {
                "name": "SPI_MEM_PMS_MULTI_HIT",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "1: SPI1 access is rejected because of address miss. 0: No address miss error. It is cleared by when  SPI_MEM_PMS_REJECT_INT_CLR bit is set."
            },
            {
                "name": "SPI_MEM_PMS_IVD",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "1: SPI1 access is rejected because of address multi-hit. 0: No address multi-hit error. It is cleared by when  SPI_MEM_PMS_REJECT_INT_CLR bit is set."
            }
        ]
    },
    "1342751080": {
        "name": "SPI_MEM_ECC_CTRL",
        "address": 1342751080,
        "size": 32,
        "access": "",
        "desc": "MSPI ECC control register",
        "fields": [
            {
                "name": "SPI_MEM_ECC_ERR_CNT",
                "bitOffset": 5,
                "bitWidth": 6,
                "desc": "This bits show the error times of MSPI ECC read. It is cleared by when  SPI_MEM_ECC_ERR_INT_CLR bit is set."
            },
            {
                "name": "SPI_FMEM_ECC_ERR_INT_NUM",
                "bitOffset": 11,
                "bitWidth": 6,
                "desc": "Set the error times of MSPI ECC read to generate MSPI SPI_MEM_ECC_ERR_INT interrupt."
            },
            {
                "name": "SPI_FMEM_ECC_ERR_INT_EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Set this bit to calculate the error times of MSPI ECC read when accesses to flash."
            },
            {
                "name": "SPI_FMEM_PAGE_SIZE",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Set the page size of the flash accessed by MSPI. 0: 256 bytes. 1: 512 bytes. 2: 1024 bytes. 3: 2048 bytes."
            },
            {
                "name": "SPI_FMEM_ECC_ADDR_EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Set this bit to enable MSPI ECC address conversion, no matter MSPI accesses to the ECC region or non-ECC region of flash. If there is no ECC region in flash, this bit should be 0. Otherwise, this bit should be 1."
            },
            {
                "name": "SPI_MEM_USR_ECC_ADDR_EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Set this bit to enable ECC address convert in SPI0/1 USR_CMD transfer."
            },
            {
                "name": "SPI_MEM_ECC_CONTINUE_RECORD_ERR_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "1: The error information in SPI_MEM_ECC_ERR_BITS and SPI_MEM_ECC_ERR_ADDR is updated when there is an ECC error. 0: SPI_MEM_ECC_ERR_BITS and SPI_MEM_ECC_ERR_ADDR record the first ECC error information."
            },
            {
                "name": "SPI_MEM_ECC_ERR_BITS",
                "bitOffset": 25,
                "bitWidth": 7,
                "desc": "Records the first ECC error bit number in the 16 bytes(From 0~127, corresponding to byte 0 bit 0 to byte 15 bit 7)"
            }
        ]
    },
    "1342751084": {
        "name": "SPI_MEM_ECC_ERR_ADDR",
        "address": 1342751084,
        "size": 32,
        "access": "",
        "desc": "MSPI ECC error address register",
        "fields": [
            {
                "name": "SPI_MEM_ECC_ERR_ADDR",
                "bitOffset": 0,
                "bitWidth": 27,
                "desc": "This bits show the first MSPI ECC error address. It is cleared by when  SPI_MEM_ECC_ERR_INT_CLR bit is set."
            }
        ]
    },
    "1342751088": {
        "name": "SPI_MEM_AXI_ERR_ADDR",
        "address": 1342751088,
        "size": 32,
        "access": "",
        "desc": "SPI0 AXI request error address.",
        "fields": [
            {
                "name": "SPI_MEM_AXI_ERR_ADDR",
                "bitOffset": 0,
                "bitWidth": 27,
                "desc": "This bits show the first AXI write/read invalid error or AXI write flash error address. It is cleared by when SPI_MEM_AXI_WADDR_ERR_INT_CLR, SPI_MEM_AXI_WR_FLASH_ERR_IN_CLR or SPI_MEM_AXI_RADDR_ERR_IN_CLR bit is set."
            }
        ]
    },
    "1342751092": {
        "name": "SPI_SMEM_ECC_CTRL",
        "address": 1342751092,
        "size": 32,
        "access": "",
        "desc": "MSPI ECC control register",
        "fields": [
            {
                "name": "SPI_SMEM_ECC_ERR_INT_EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Set this bit to calculate the error times of MSPI ECC read when accesses to external RAM."
            },
            {
                "name": "SPI_SMEM_PAGE_SIZE",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Set the page size of the external RAM accessed by MSPI. 0: 256 bytes. 1: 512 bytes. 2: 1024 bytes. 3: 2048 bytes."
            },
            {
                "name": "SPI_SMEM_ECC_ADDR_EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Set this bit to enable MSPI ECC address conversion, no matter MSPI accesses to the ECC region or non-ECC region of external RAM. If there is no ECC region in external RAM, this bit should be 0. Otherwise, this bit should be 1."
            }
        ]
    },
    "1342751096": {
        "name": "SPI_SMEM_AXI_ADDR_CTRL",
        "address": 1342751096,
        "size": 32,
        "access": "",
        "desc": "SPI0 AXI address control register",
        "fields": [
            {
                "name": "SPI_MEM_ALL_FIFO_EMPTY",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "The empty status of all AFIFO and SYNC_FIFO in MSPI module. 1: All AXI transfers and SPI0 transfers are done. 0: Others."
            },
            {
                "name": "SPI_RDATA_AFIFO_REMPTY",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "1: RDATA_AFIFO is empty. 0: At least one AXI read transfer is pending."
            },
            {
                "name": "SPI_RADDR_AFIFO_REMPTY",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "1: AXI_RADDR_CTL_AFIFO is empty. 0: At least one AXI read transfer is pending."
            },
            {
                "name": "SPI_WDATA_AFIFO_REMPTY",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "1: WDATA_AFIFO is empty. 0: At least one AXI write transfer is pending."
            },
            {
                "name": "SPI_WBLEN_AFIFO_REMPTY",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "1: WBLEN_AFIFO is empty. 0: At least one AXI write transfer is pending."
            },
            {
                "name": "SPI_ALL_AXI_TRANS_AFIFO_EMPTY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "This bit is set when WADDR_AFIFO, WBLEN_AFIFO, WDATA_AFIFO, AXI_RADDR_CTL_AFIFO and RDATA_AFIFO are empty and spi0_mst_st is IDLE."
            }
        ]
    },
    "1342751100": {
        "name": "SPI_MEM_AXI_ERR_RESP_EN",
        "address": 1342751100,
        "size": 32,
        "access": "",
        "desc": "SPI0 AXI error response enable register",
        "fields": [
            {
                "name": "SPI_MEM_AW_RESP_EN_MMU_VLD",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit  to enable AXI response function for mmu valid err in axi write trans."
            },
            {
                "name": "SPI_MEM_AW_RESP_EN_MMU_GID",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit  to enable AXI response function for mmu gid err in axi write trans."
            },
            {
                "name": "SPI_MEM_AW_RESP_EN_AXI_SIZE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit  to enable AXI response function for axi size err in axi write trans."
            },
            {
                "name": "SPI_MEM_AW_RESP_EN_AXI_FLASH",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit  to enable AXI response function for axi flash err in axi write trans."
            },
            {
                "name": "SPI_MEM_AW_RESP_EN_MMU_ECC",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit  to enable AXI response function for mmu ecc err in axi write trans."
            },
            {
                "name": "SPI_MEM_AW_RESP_EN_MMU_SENS",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Set this bit  to enable AXI response function for mmu sens in err axi write trans."
            },
            {
                "name": "SPI_MEM_AW_RESP_EN_AXI_WSTRB",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Set this bit  to enable AXI response function for axi wstrb err in axi write trans."
            },
            {
                "name": "SPI_MEM_AR_RESP_EN_MMU_VLD",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Set this bit  to enable AXI response function for mmu valid err in axi read trans."
            },
            {
                "name": "SPI_MEM_AR_RESP_EN_MMU_GID",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Set this bit  to enable AXI response function for mmu gid err in axi read trans."
            },
            {
                "name": "SPI_MEM_AR_RESP_EN_MMU_ECC",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Set this bit  to enable AXI response function for mmu ecc err in axi read trans."
            },
            {
                "name": "SPI_MEM_AR_RESP_EN_MMU_SENS",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Set this bit  to enable AXI response function for mmu sensitive err in axi read trans."
            },
            {
                "name": "SPI_MEM_AR_RESP_EN_AXI_SIZE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Set this bit  to enable AXI response function for axi size err in axi read trans."
            }
        ]
    },
    "1342751104": {
        "name": "SPI_MEM_TIMING_CALI",
        "address": 1342751104,
        "size": 32,
        "access": "",
        "desc": "SPI0 flash timing calibration register",
        "fields": [
            {
                "name": "SPI_MEM_TIMING_CLK_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to enable timing adjust clock for all reading operations."
            },
            {
                "name": "SPI_MEM_TIMING_CALI",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to enable timing auto-calibration for all reading operations."
            },
            {
                "name": "SPI_MEM_EXTRA_DUMMY_CYCLELEN",
                "bitOffset": 2,
                "bitWidth": 3,
                "desc": "add extra dummy spi clock cycle length for spi clock calibration."
            },
            {
                "name": "SPI_MEM_DLL_TIMING_CALI",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Set this bit to enable DLL for timing calibration in DDR mode when accessed to flash."
            },
            {
                "name": "UPDATE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Set this bit to update delay mode, delay num and extra dummy in MSPI."
            }
        ]
    },
    "1342751108": {
        "name": "SPI_MEM_DIN_MODE",
        "address": 1342751108,
        "size": 32,
        "access": "",
        "desc": "MSPI flash input timing delay mode control register",
        "fields": [
            {
                "name": "SPI_MEM_DIN0_MODE",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
            },
            {
                "name": "SPI_MEM_DIN1_MODE",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
            },
            {
                "name": "SPI_MEM_DIN2_MODE",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
            },
            {
                "name": "SPI_MEM_DIN3_MODE",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
            },
            {
                "name": "SPI_MEM_DIN4_MODE",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk"
            },
            {
                "name": "SPI_MEM_DIN5_MODE",
                "bitOffset": 15,
                "bitWidth": 3,
                "desc": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk"
            },
            {
                "name": "SPI_MEM_DIN6_MODE",
                "bitOffset": 18,
                "bitWidth": 3,
                "desc": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk"
            },
            {
                "name": "SPI_MEM_DIN7_MODE",
                "bitOffset": 21,
                "bitWidth": 3,
                "desc": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk"
            },
            {
                "name": "SPI_MEM_DINS_MODE",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk"
            }
        ]
    },
    "1342751112": {
        "name": "SPI_MEM_DIN_NUM",
        "address": 1342751112,
        "size": 32,
        "access": "",
        "desc": "MSPI flash input timing delay number control register",
        "fields": [
            {
                "name": "SPI_MEM_DIN0_NUM",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
            },
            {
                "name": "SPI_MEM_DIN1_NUM",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
            },
            {
                "name": "SPI_MEM_DIN2_NUM",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
            },
            {
                "name": "SPI_MEM_DIN3_NUM",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
            },
            {
                "name": "SPI_MEM_DIN4_NUM",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
            },
            {
                "name": "SPI_MEM_DIN5_NUM",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
            },
            {
                "name": "SPI_MEM_DIN6_NUM",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
            },
            {
                "name": "SPI_MEM_DIN7_NUM",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
            },
            {
                "name": "SPI_MEM_DINS_NUM",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
            }
        ]
    },
    "1342751116": {
        "name": "SPI_MEM_DOUT_MODE",
        "address": 1342751116,
        "size": 32,
        "access": "",
        "desc": "MSPI flash output timing adjustment control register",
        "fields": [
            {
                "name": "SPI_MEM_DOUT0_MODE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
            },
            {
                "name": "SPI_MEM_DOUT1_MODE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
            },
            {
                "name": "SPI_MEM_DOUT2_MODE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
            },
            {
                "name": "SPI_MEM_DOUT3_MODE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
            },
            {
                "name": "SPI_MEM_DOUT4_MODE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk"
            },
            {
                "name": "SPI_MEM_DOUT5_MODE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk"
            },
            {
                "name": "SPI_MEM_DOUT6_MODE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk"
            },
            {
                "name": "SPI_MEM_DOUT7_MODE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk"
            },
            {
                "name": "SPI_MEM_DOUTS_MODE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk"
            }
        ]
    },
    "1342751120": {
        "name": "SPI_SMEM_TIMING_CALI",
        "address": 1342751120,
        "size": 32,
        "access": "",
        "desc": "MSPI external RAM timing calibration register",
        "fields": [
            {
                "name": "SPI_SMEM_TIMING_CLK_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "For sram, the bit is used to enable timing adjust clock for all reading operations."
            },
            {
                "name": "SPI_SMEM_TIMING_CALI",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "For sram, the bit is used to enable timing auto-calibration for all reading operations."
            },
            {
                "name": "SPI_SMEM_EXTRA_DUMMY_CYCLELEN",
                "bitOffset": 2,
                "bitWidth": 3,
                "desc": "For sram, add extra dummy spi clock cycle length for spi clock calibration."
            },
            {
                "name": "SPI_SMEM_DLL_TIMING_CALI",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Set this bit to enable DLL for timing calibration in DDR mode when accessed to EXT_RAM."
            }
        ]
    },
    "1342751124": {
        "name": "SPI_SMEM_DIN_MODE",
        "address": 1342751124,
        "size": 32,
        "access": "",
        "desc": "MSPI external RAM input timing delay mode control register",
        "fields": [
            {
                "name": "SPI_SMEM_DIN0_MODE",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
            },
            {
                "name": "SPI_SMEM_DIN1_MODE",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
            },
            {
                "name": "SPI_SMEM_DIN2_MODE",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
            },
            {
                "name": "SPI_SMEM_DIN3_MODE",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
            },
            {
                "name": "SPI_SMEM_DIN4_MODE",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
            },
            {
                "name": "SPI_SMEM_DIN5_MODE",
                "bitOffset": 15,
                "bitWidth": 3,
                "desc": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
            },
            {
                "name": "SPI_SMEM_DIN6_MODE",
                "bitOffset": 18,
                "bitWidth": 3,
                "desc": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
            },
            {
                "name": "SPI_SMEM_DIN7_MODE",
                "bitOffset": 21,
                "bitWidth": 3,
                "desc": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
            },
            {
                "name": "SPI_SMEM_DINS_MODE",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
            }
        ]
    },
    "1342751128": {
        "name": "SPI_SMEM_DIN_NUM",
        "address": 1342751128,
        "size": 32,
        "access": "",
        "desc": "MSPI external RAM input timing delay number control register",
        "fields": [
            {
                "name": "SPI_SMEM_DIN0_NUM",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
            },
            {
                "name": "SPI_SMEM_DIN1_NUM",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
            },
            {
                "name": "SPI_SMEM_DIN2_NUM",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
            },
            {
                "name": "SPI_SMEM_DIN3_NUM",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
            },
            {
                "name": "SPI_SMEM_DIN4_NUM",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
            },
            {
                "name": "SPI_SMEM_DIN5_NUM",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
            },
            {
                "name": "SPI_SMEM_DIN6_NUM",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
            },
            {
                "name": "SPI_SMEM_DIN7_NUM",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
            },
            {
                "name": "SPI_SMEM_DINS_NUM",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
            }
        ]
    },
    "1342751132": {
        "name": "SPI_SMEM_DOUT_MODE",
        "address": 1342751132,
        "size": 32,
        "access": "",
        "desc": "MSPI external RAM output timing adjustment control register",
        "fields": [
            {
                "name": "SPI_SMEM_DOUT0_MODE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
            },
            {
                "name": "SPI_SMEM_DOUT1_MODE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
            },
            {
                "name": "SPI_SMEM_DOUT2_MODE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
            },
            {
                "name": "SPI_SMEM_DOUT3_MODE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
            },
            {
                "name": "SPI_SMEM_DOUT4_MODE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
            },
            {
                "name": "SPI_SMEM_DOUT5_MODE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
            },
            {
                "name": "SPI_SMEM_DOUT6_MODE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
            },
            {
                "name": "SPI_SMEM_DOUT7_MODE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
            },
            {
                "name": "SPI_SMEM_DOUTS_MODE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
            }
        ]
    },
    "1342751136": {
        "name": "SPI_SMEM_AC",
        "address": 1342751136,
        "size": 32,
        "access": "",
        "desc": "MSPI external RAM ECC and SPI CS timing control register",
        "fields": [
            {
                "name": "SPI_SMEM_CS_SETUP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "For SPI0 and SPI1, spi cs is enable when spi is in prepare phase. 1: enable 0: disable."
            },
            {
                "name": "SPI_SMEM_CS_HOLD",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "For SPI0 and SPI1, spi cs keep low when spi is in done phase. 1: enable 0: disable."
            },
            {
                "name": "SPI_SMEM_CS_SETUP_TIME",
                "bitOffset": 2,
                "bitWidth": 5,
                "desc": "For spi0, (cycles-1) of prepare phase by spi clock this bits are combined with spi_mem_cs_setup bit."
            },
            {
                "name": "SPI_SMEM_CS_HOLD_TIME",
                "bitOffset": 7,
                "bitWidth": 5,
                "desc": "For SPI0 and SPI1, spi cs signal is delayed to inactive by spi clock this bits are combined with spi_mem_cs_hold bit."
            },
            {
                "name": "SPI_SMEM_ECC_CS_HOLD_TIME",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "SPI_SMEM_CS_HOLD_TIME + SPI_SMEM_ECC_CS_HOLD_TIME is the SPI0 and SPI1 CS hold cycles in ECC mode when accessed external RAM."
            },
            {
                "name": "SPI_SMEM_ECC_SKIP_PAGE_CORNER",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "1: SPI0 skips page corner when accesses external RAM. 0: Not skip page corner when accesses external RAM."
            },
            {
                "name": "SPI_SMEM_ECC_16TO18_BYTE_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Set this bit to enable SPI0 and SPI1 ECC 16 bytes data with 2 ECC bytes mode when accesses external RAM."
            },
            {
                "name": "SPI_SMEM_CS_HOLD_DELAY",
                "bitOffset": 25,
                "bitWidth": 6,
                "desc": "These bits are used to set the minimum CS high time tSHSL between SPI burst transfer when accesses to external RAM. tSHSL is (SPI_SMEM_CS_HOLD_DELAY[5:0] + 1) MSPI core clock cycles."
            },
            {
                "name": "SPI_SMEM_SPLIT_TRANS_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Set this bit to enable SPI0 split one AXI accesses EXT_RAM transfer into two SPI transfers when one transfer will cross flash/EXT_RAM page corner, valid no matter whether there is an ECC region or not."
            }
        ]
    },
    "1342751140": {
        "name": "SPI_SMEM_DIN_HEX_MODE",
        "address": 1342751140,
        "size": 32,
        "access": "",
        "desc": "MSPI 16x external RAM input timing delay mode control register",
        "fields": [
            {
                "name": "SPI_SMEM_DIN08_MODE",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
            },
            {
                "name": "SPI_SMEM_DIN09_MODE",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
            },
            {
                "name": "SPI_SMEM_DIN10_MODE",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
            },
            {
                "name": "SPI_SMEM_DIN11_MODE",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
            },
            {
                "name": "SPI_SMEM_DIN12_MODE",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
            },
            {
                "name": "SPI_SMEM_DIN13_MODE",
                "bitOffset": 15,
                "bitWidth": 3,
                "desc": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
            },
            {
                "name": "SPI_SMEM_DIN14_MODE",
                "bitOffset": 18,
                "bitWidth": 3,
                "desc": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
            },
            {
                "name": "SPI_SMEM_DIN15_MODE",
                "bitOffset": 21,
                "bitWidth": 3,
                "desc": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
            },
            {
                "name": "SPI_SMEM_DINS_HEX_MODE",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
            }
        ]
    },
    "1342751144": {
        "name": "SPI_SMEM_DIN_HEX_NUM",
        "address": 1342751144,
        "size": 32,
        "access": "",
        "desc": "MSPI 16x external RAM input timing delay number control register",
        "fields": [
            {
                "name": "SPI_SMEM_DIN08_NUM",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
            },
            {
                "name": "SPI_SMEM_DIN09_NUM",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
            },
            {
                "name": "SPI_SMEM_DIN10_NUM",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
            },
            {
                "name": "SPI_SMEM_DIN11_NUM",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
            },
            {
                "name": "SPI_SMEM_DIN12_NUM",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
            },
            {
                "name": "SPI_SMEM_DIN13_NUM",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
            },
            {
                "name": "SPI_SMEM_DIN14_NUM",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
            },
            {
                "name": "SPI_SMEM_DIN15_NUM",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
            },
            {
                "name": "SPI_SMEM_DINS_HEX_NUM",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
            }
        ]
    },
    "1342751148": {
        "name": "SPI_SMEM_DOUT_HEX_MODE",
        "address": 1342751148,
        "size": 32,
        "access": "",
        "desc": "MSPI 16x external RAM output timing adjustment control register",
        "fields": [
            {
                "name": "SPI_SMEM_DOUT08_MODE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
            },
            {
                "name": "SPI_SMEM_DOUT09_MODE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
            },
            {
                "name": "SPI_SMEM_DOUT10_MODE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
            },
            {
                "name": "SPI_SMEM_DOUT11_MODE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
            },
            {
                "name": "SPI_SMEM_DOUT12_MODE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
            },
            {
                "name": "SPI_SMEM_DOUT13_MODE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
            },
            {
                "name": "SPI_SMEM_DOUT14_MODE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
            },
            {
                "name": "SPI_SMEM_DOUT15_MODE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
            },
            {
                "name": "SPI_SMEM_DOUTS_HEX_MODE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
            }
        ]
    },
    "1342751232": {
        "name": "SPI_MEM_CLOCK_GATE",
        "address": 1342751232,
        "size": 32,
        "access": "",
        "desc": "SPI0 clock gate register",
        "fields": [
            {
                "name": "SPI_CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Register clock gate enable signal. 1: Enable. 0: Disable."
            }
        ]
    },
    "1342751488": {
        "name": "SPI_MEM_XTS_PLAIN_BASE",
        "address": 1342751488,
        "size": 32,
        "access": "",
        "desc": "The base address of the memory that stores plaintext in Manual Encryption",
        "fields": [
            {
                "name": "SPI_XTS_PLAIN",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This field is only used to generate include file in c case. This field is useless. Please do not use this field."
            }
        ]
    },
    "1342751552": {
        "name": "SPI_MEM_XTS_LINESIZE",
        "address": 1342751552,
        "size": 32,
        "access": "",
        "desc": "Manual Encryption Line-Size register",
        "fields": [
            {
                "name": "SPI_XTS_LINESIZE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "This bits stores the line-size parameter which will be used in manual encryption calculation. It decides how many bytes will be encrypted one time. 0: 16-bytes, 1: 32-bytes, 2: 64-bytes, 3:reserved."
            }
        ]
    },
    "1342751556": {
        "name": "SPI_MEM_XTS_DESTINATION",
        "address": 1342751556,
        "size": 32,
        "access": "",
        "desc": "Manual Encryption destination register",
        "fields": [
            {
                "name": "SPI_XTS_DESTINATION",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "This bit stores the destination parameter which will be used in manual encryption calculation. 0: flash(default), 1: psram(reserved). Only default value can be used."
            }
        ]
    },
    "1342751560": {
        "name": "SPI_MEM_XTS_PHYSICAL_ADDRESS",
        "address": 1342751560,
        "size": 32,
        "access": "",
        "desc": "Manual Encryption physical address register",
        "fields": [
            {
                "name": "SPI_XTS_PHYSICAL_ADDRESS",
                "bitOffset": 0,
                "bitWidth": 26,
                "desc": "This bits stores the physical-address parameter which will be used in manual encryption calculation. This value should aligned with byte number decided by line-size parameter."
            }
        ]
    },
    "1342751564": {
        "name": "SPI_MEM_XTS_TRIGGER",
        "address": 1342751564,
        "size": 32,
        "access": "",
        "desc": "Manual Encryption physical address register",
        "fields": [
            {
                "name": "SPI_XTS_TRIGGER",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to trigger the process of manual encryption calculation. This action should only be asserted when manual encryption status is 0. After this action, manual encryption status becomes 1. After calculation is done, manual encryption status becomes 2."
            }
        ]
    },
    "1342751568": {
        "name": "SPI_MEM_XTS_RELEASE",
        "address": 1342751568,
        "size": 32,
        "access": "",
        "desc": "Manual Encryption physical address register",
        "fields": [
            {
                "name": "SPI_XTS_RELEASE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to release encrypted result to mspi. This action should only be asserted when manual encryption status is 2. After this action, manual encryption status will become 3."
            }
        ]
    },
    "1342751572": {
        "name": "SPI_MEM_XTS_DESTROY",
        "address": 1342751572,
        "size": 32,
        "access": "",
        "desc": "Manual Encryption physical address register",
        "fields": [
            {
                "name": "SPI_XTS_DESTROY",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to destroy encrypted result. This action should be asserted only when manual encryption status is 3. After this action, manual encryption status will become 0."
            }
        ]
    },
    "1342751576": {
        "name": "SPI_MEM_XTS_STATE",
        "address": 1342751576,
        "size": 32,
        "access": "",
        "desc": "Manual Encryption physical address register",
        "fields": [
            {
                "name": "SPI_XTS_STATE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "This bits stores the status of manual encryption. 0: idle, 1: busy of encryption calculation, 2: encryption calculation is done but the encrypted result is invisible to mspi, 3: the encrypted result is visible to mspi."
            }
        ]
    },
    "1342751580": {
        "name": "SPI_MEM_XTS_DATE",
        "address": 1342751580,
        "size": 32,
        "access": "",
        "desc": "Manual Encryption version register",
        "fields": [
            {
                "name": "SPI_XTS_DATE",
                "bitOffset": 0,
                "bitWidth": 30,
                "desc": "This bits stores the last modified-time of manual encryption feature."
            }
        ]
    },
    "1342751612": {
        "name": "SPI_MEM_MMU_ITEM_CONTENT",
        "address": 1342751612,
        "size": 32,
        "access": "",
        "desc": "MSPI-MMU item content register",
        "fields": [
            {
                "name": "SPI_MMU_ITEM_CONTENT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "MSPI-MMU item content"
            }
        ]
    },
    "1342751616": {
        "name": "SPI_MEM_MMU_ITEM_INDEX",
        "address": 1342751616,
        "size": 32,
        "access": "",
        "desc": "MSPI-MMU item index register",
        "fields": [
            {
                "name": "SPI_MMU_ITEM_INDEX",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "MSPI-MMU item index"
            }
        ]
    },
    "1342751620": {
        "name": "SPI_MEM_MMU_POWER_CTRL",
        "address": 1342751620,
        "size": 32,
        "access": "",
        "desc": "MSPI MMU power control register",
        "fields": [
            {
                "name": "SPI_MMU_MEM_FORCE_ON",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to enable mmu-memory clock force on"
            },
            {
                "name": "SPI_MMU_MEM_FORCE_PD",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to force mmu-memory powerdown"
            },
            {
                "name": "SPI_MMU_MEM_FORCE_PU",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to force mmu-memory powerup, in this case, the power should also be controlled by rtc."
            },
            {
                "name": "SPI_MEM_AUX_CTRL",
                "bitOffset": 16,
                "bitWidth": 14,
                "desc": "MMU PSRAM aux control register"
            },
            {
                "name": "SPI_MEM_RDN_ENA",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "ECO register enable bit"
            },
            {
                "name": "SPI_MEM_RDN_RESULT",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "MSPI module clock domain and AXI clock domain ECO register result register"
            }
        ]
    },
    "1342751624": {
        "name": "SPI_MEM_DPA_CTRL",
        "address": 1342751624,
        "size": 32,
        "access": "",
        "desc": "SPI memory cryption DPA register",
        "fields": [
            {
                "name": "SPI_CRYPT_SECURITY_LEVEL",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Set the security level of spi mem cryption. 0: Shut off cryption DPA funtion. 1-7: The bigger the number is, the more secure the cryption is. (Note that the performance of cryption will decrease together with this number increasing)"
            },
            {
                "name": "SPI_CRYPT_CALC_D_DPA_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Only available when SPI_CRYPT_SECURITY_LEVEL is not 0. 1: Enable DPA in the calculation that using key 1 or key 2. 0: Enable DPA only in the calculation that using key 1."
            },
            {
                "name": "SPI_CRYPT_DPA_SELECT_REGISTER",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "1: MSPI XTS DPA clock gate is controlled by SPI_CRYPT_CALC_D_DPA_EN and SPI_CRYPT_SECURITY_LEVEL. 0: Controlled by efuse bits."
            }
        ]
    },
    "1342751728": {
        "name": "SPI_MEM_REGISTERRND_ECO_HIGH",
        "address": 1342751728,
        "size": 32,
        "access": "",
        "desc": "MSPI ECO high register",
        "fields": [
            {
                "name": "SPI_MEM_REGISTERRND_ECO_HIGH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "ECO high register"
            }
        ]
    },
    "1342751732": {
        "name": "SPI_MEM_REGISTERRND_ECO_LOW",
        "address": 1342751732,
        "size": 32,
        "access": "",
        "desc": "MSPI ECO low register",
        "fields": [
            {
                "name": "SPI_MEM_REGISTERRND_ECO_LOW",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "ECO low register"
            }
        ]
    },
    "1342751740": {
        "name": "SPI_MEM_DATE",
        "address": 1342751740,
        "size": 32,
        "access": "",
        "desc": "SPI0 version control register",
        "fields": [
            {
                "name": "SPI_MEM_DATE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "SPI0 register version."
            }
        ]
    },
    "1342754816": {
        "name": "SPI_MEM_CMD",
        "address": 1342754816,
        "size": 32,
        "access": "",
        "desc": "SPI1 memory command register",
        "fields": [
            {
                "name": "SPI_MEM_MST_ST",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "The current status of SPI1 master FSM."
            },
            {
                "name": "SPI_MEM_SLV_ST",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "The current status of SPI1 slave FSM: mspi_st. 0: idle state, 1: preparation state, 2: send command state, 3: send address state, 4: wait state, 5: read data state, 6:write data state, 7: done state, 8: read data end state."
            },
            {
                "name": "SPI_MEM_FLASH_PE",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "In user mode, it is set to indicate that program/erase operation will be triggered. The bit is combined with spi_mem_usr bit. The bit will be cleared once the operation done.1: enable 0: disable."
            },
            {
                "name": "SPI_MEM_USR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "User define command enable.  An operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
            },
            {
                "name": "SPI_MEM_FLASH_HPM",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Drive Flash into high performance mode.  The bit will be cleared once the operation done.1: enable 0: disable."
            },
            {
                "name": "SPI_MEM_FLASH_RES",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "This bit combined with reg_resandres bit releases Flash from the power-down state or high performance mode and obtains the devices ID. The bit will be cleared once the operation done.1: enable 0: disable."
            },
            {
                "name": "SPI_MEM_FLASH_DP",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Drive Flash into power down.  An operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
            },
            {
                "name": "SPI_MEM_FLASH_CE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Chip erase enable. Chip erase operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
            },
            {
                "name": "SPI_MEM_FLASH_BE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Block erase enable(32KB) .  Block erase operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
            },
            {
                "name": "SPI_MEM_FLASH_SE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Sector erase enable(4KB). Sector erase operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
            },
            {
                "name": "SPI_MEM_FLASH_PP",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Page program enable(1 byte ~256 bytes data to be programmed). Page program operation  will be triggered when the bit is set. The bit will be cleared once the operation done .1: enable 0: disable."
            },
            {
                "name": "SPI_MEM_FLASH_WRSR",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Write status register enable.   Write status operation  will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
            },
            {
                "name": "SPI_MEM_FLASH_RDSR",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Read status register-1.  Read status operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
            },
            {
                "name": "SPI_MEM_FLASH_RDID",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Read JEDEC ID . Read ID command will be sent when the bit is set. The bit will be cleared once the operation done. 1: enable 0: disable."
            },
            {
                "name": "SPI_MEM_FLASH_WRDI",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Write flash disable. Write disable command will be sent when the bit is set. The bit will be cleared once the operation done. 1: enable 0: disable."
            },
            {
                "name": "SPI_MEM_FLASH_WREN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Write flash enable.  Write enable command will be sent when the bit is set. The bit will be cleared once the operation done. 1: enable 0: disable."
            },
            {
                "name": "SPI_MEM_FLASH_READ",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Read flash enable. Read flash operation will be triggered when the bit is set. The bit will be cleared once the operation done. 1: enable 0: disable."
            }
        ]
    },
    "1342754820": {
        "name": "SPI_MEM_ADDR",
        "address": 1342754820,
        "size": 32,
        "access": "",
        "desc": "SPI1 address register",
        "fields": [
            {
                "name": "SPI_MEM_USR_ADDR_VALUE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "In user mode, it is the memory address. other then the bit0-bit23 is the memory address, the bit24-bit31 are the byte length of a transfer."
            }
        ]
    },
    "1342754824": {
        "name": "SPI_MEM_CTRL",
        "address": 1342754824,
        "size": 32,
        "access": "",
        "desc": "SPI1 control register.",
        "fields": [
            {
                "name": "SPI_MEM_FDUMMY_RIN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "In the dummy phase of a MSPI read data transfer when accesses to flash, the signal level of SPI bus is output by the MSPI controller."
            },
            {
                "name": "SPI_MEM_FDUMMY_WOUT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "In the dummy phase of a MSPI write data transfer when accesses to flash, the signal level of SPI bus is output by the MSPI controller."
            },
            {
                "name": "SPI_MEM_FDOUT_OCT",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Apply 8 signals during write-data phase 1:enable 0: disable"
            },
            {
                "name": "SPI_MEM_FDIN_OCT",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Apply 8 signals during read-data phase 1:enable 0: disable"
            },
            {
                "name": "SPI_MEM_FADDR_OCT",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Apply 8 signals during address phase 1:enable 0: disable"
            },
            {
                "name": "SPI_MEM_FCMD_QUAD",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Apply 4 signals during command phase 1:enable 0: disable"
            },
            {
                "name": "SPI_MEM_FCMD_OCT",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Apply 8 signals during command phase 1:enable 0: disable"
            },
            {
                "name": "SPI_MEM_FCS_CRC_EN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "For SPI1,  initialize crc32 module before writing encrypted data to flash. Active low."
            },
            {
                "name": "SPI_MEM_TX_CRC_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "For SPI1,  enable crc32 when writing encrypted data to flash. 1: enable 0:disable"
            },
            {
                "name": "SPI_MEM_FASTRD_MODE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "This bit enable the bits: spi_mem_fread_qio, spi_mem_fread_dio, spi_mem_fread_qout and spi_mem_fread_dout. 1: enable 0: disable."
            },
            {
                "name": "SPI_MEM_FREAD_DUAL",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "In the read operations, read-data phase apply 2 signals. 1: enable 0: disable."
            },
            {
                "name": "SPI_MEM_RESANDRES",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "The Device ID is read out to SPI_MEM_RD_STATUS register,  this bit combine with spi_mem_flash_res bit. 1: enable 0: disable."
            },
            {
                "name": "SPI_MEM_Q_POL",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "The bit is used to set MISO line polarity, 1: high 0, low"
            },
            {
                "name": "SPI_MEM_D_POL",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "The bit is used to set MOSI line polarity, 1: high 0, low"
            },
            {
                "name": "SPI_MEM_FREAD_QUAD",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "In the read operations read-data phase apply 4 signals. 1: enable 0: disable."
            },
            {
                "name": "SPI_MEM_WP",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Write protect signal output when SPI is idle.  1: output high, 0: output low."
            },
            {
                "name": "SPI_MEM_WRSR_2B",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "two bytes data will be written to status register when it is set. 1: enable 0: disable."
            },
            {
                "name": "SPI_MEM_FREAD_DIO",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "In the read operations address phase and read-data phase apply 2 signals. 1: enable 0: disable."
            },
            {
                "name": "SPI_MEM_FREAD_QIO",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "In the read operations address phase and read-data phase apply 4 signals. 1: enable 0: disable."
            }
        ]
    },
    "1342754828": {
        "name": "SPI_MEM_CTRL1",
        "address": 1342754828,
        "size": 32,
        "access": "",
        "desc": "SPI1 control1 register.",
        "fields": [
            {
                "name": "SPI_MEM_CLK_MODE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "SPI clock mode bits. 0: SPI clock is off when CS inactive 1: SPI clock is delayed one cycle after CS inactive 2: SPI clock is delayed two cycles after CS inactive 3: SPI clock is alwasy on."
            },
            {
                "name": "SPI_MEM_CS_HOLD_DLY_RES",
                "bitOffset": 2,
                "bitWidth": 10,
                "desc": "After RES/DP/HPM command is sent, SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 512) SPI_CLK cycles."
            }
        ]
    },
    "1342754832": {
        "name": "SPI_MEM_CTRL2",
        "address": 1342754832,
        "size": 32,
        "access": "",
        "desc": "SPI1 control2 register.",
        "fields": [
            {
                "name": "SPI_MEM_SYNC_RESET",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "The FSM will be reset."
            }
        ]
    },
    "1342754836": {
        "name": "SPI_MEM_CLOCK",
        "address": 1342754836,
        "size": 32,
        "access": "",
        "desc": "SPI1 clock division control register.",
        "fields": [
            {
                "name": "SPI_MEM_CLKCNT_L",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "In the master mode it must be equal to spi_mem_clkcnt_N."
            },
            {
                "name": "SPI_MEM_CLKCNT_H",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "In the master mode it must be floor((spi_mem_clkcnt_N+1)/2-1)."
            },
            {
                "name": "SPI_MEM_CLKCNT_N",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "In the master mode it is the divider of spi_mem_clk. So spi_mem_clk frequency is system/(spi_mem_clkcnt_N+1)"
            },
            {
                "name": "SPI_MEM_CLK_EQU_SYSCLK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "reserved"
            }
        ]
    },
    "1342754840": {
        "name": "SPI_MEM_USER",
        "address": 1342754840,
        "size": 32,
        "access": "",
        "desc": "SPI1 user register.",
        "fields": [
            {
                "name": "SPI_MEM_CK_OUT_EDGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "the bit combined with spi_mem_mosi_delay_mode bits to set mosi signal delay mode."
            },
            {
                "name": "SPI_MEM_FWRITE_DUAL",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "In the write operations read-data phase apply 2 signals"
            },
            {
                "name": "SPI_MEM_FWRITE_QUAD",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "In the write operations read-data phase apply 4 signals"
            },
            {
                "name": "SPI_MEM_FWRITE_DIO",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "In the write operations address phase and read-data phase apply 2 signals."
            },
            {
                "name": "SPI_MEM_FWRITE_QIO",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "In the write operations address phase and read-data phase apply 4 signals."
            },
            {
                "name": "SPI_MEM_USR_MISO_HIGHPART",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "read-data phase only access to high-part of the buffer spi_mem_w8~spi_mem_w15. 1: enable 0: disable."
            },
            {
                "name": "SPI_MEM_USR_MOSI_HIGHPART",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "write-data phase only access to high-part of the buffer spi_mem_w8~spi_mem_w15. 1: enable 0: disable."
            },
            {
                "name": "SPI_MEM_USR_DUMMY_IDLE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "SPI clock is disable in dummy phase when the bit is enable."
            },
            {
                "name": "SPI_MEM_USR_MOSI",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "This bit enable the write-data phase of an operation."
            },
            {
                "name": "SPI_MEM_USR_MISO",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "This bit enable the read-data phase of an operation."
            },
            {
                "name": "SPI_MEM_USR_DUMMY",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "This bit enable the dummy phase of an operation."
            },
            {
                "name": "SPI_MEM_USR_ADDR",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "This bit enable the address phase of an operation."
            },
            {
                "name": "SPI_MEM_USR_COMMAND",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "This bit enable the command phase of an operation."
            }
        ]
    },
    "1342754844": {
        "name": "SPI_MEM_USER1",
        "address": 1342754844,
        "size": 32,
        "access": "",
        "desc": "SPI1 user1 register.",
        "fields": [
            {
                "name": "SPI_MEM_USR_DUMMY_CYCLELEN",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "The length in spi_mem_clk cycles of dummy phase. The register value shall be (cycle_num-1)."
            },
            {
                "name": "SPI_MEM_USR_ADDR_BITLEN",
                "bitOffset": 26,
                "bitWidth": 6,
                "desc": "The length in bits of address phase. The register value shall be (bit_num-1)."
            }
        ]
    },
    "1342754848": {
        "name": "SPI_MEM_USER2",
        "address": 1342754848,
        "size": 32,
        "access": "",
        "desc": "SPI1 user2 register.",
        "fields": [
            {
                "name": "SPI_MEM_USR_COMMAND_VALUE",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "The value of  command."
            },
            {
                "name": "SPI_MEM_USR_COMMAND_BITLEN",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "The length in bits of command phase. The register value shall be (bit_num-1)"
            }
        ]
    },
    "1342754852": {
        "name": "SPI_MEM_MOSI_DLEN",
        "address": 1342754852,
        "size": 32,
        "access": "",
        "desc": "SPI1 send data bit length control register.",
        "fields": [
            {
                "name": "SPI_MEM_USR_MOSI_DBITLEN",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "The length in bits of write-data. The register value shall be (bit_num-1)."
            }
        ]
    },
    "1342754856": {
        "name": "SPI_MEM_MISO_DLEN",
        "address": 1342754856,
        "size": 32,
        "access": "",
        "desc": "SPI1 receive data bit length control register.",
        "fields": [
            {
                "name": "SPI_MEM_USR_MISO_DBITLEN",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "The length in bits of  read-data. The register value shall be (bit_num-1)."
            }
        ]
    },
    "1342754860": {
        "name": "SPI_MEM_RD_STATUS",
        "address": 1342754860,
        "size": 32,
        "access": "",
        "desc": "SPI1 status register.",
        "fields": [
            {
                "name": "SPI_MEM_STATUS",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "The value is stored when set spi_mem_flash_rdsr bit and spi_mem_flash_res bit."
            },
            {
                "name": "SPI_MEM_WB_MODE",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Mode bits in the flash fast read mode  it is combined with spi_mem_fastrd_mode bit."
            }
        ]
    },
    "1342754868": {
        "name": "SPI_MEM_MISC",
        "address": 1342754868,
        "size": 32,
        "access": "",
        "desc": "SPI1 misc register",
        "fields": [
            {
                "name": "SPI_MEM_CS0_DIS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SPI_CS0 pin enable, 1: disable SPI_CS0, 0: SPI_CS0 pin is active to select SPI device, such as flash, external RAM and so on."
            },
            {
                "name": "SPI_MEM_CS1_DIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SPI_CS1 pin enable, 1: disable SPI_CS1, 0: SPI_CS1 pin is active to select SPI device, such as flash, external RAM and so on."
            },
            {
                "name": "SPI_MEM_CK_IDLE_EDGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "1: spi clk line is high when idle     0: spi clk line is low when idle"
            },
            {
                "name": "SPI_MEM_CS_KEEP_ACTIVE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "spi cs line keep low when the bit is set."
            }
        ]
    },
    "1342754872": {
        "name": "SPI_MEM_TX_CRC",
        "address": 1342754872,
        "size": 32,
        "access": "",
        "desc": "SPI1 TX CRC data register.",
        "fields": [
            {
                "name": "DATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "For SPI1, the value of crc32."
            }
        ]
    },
    "1342754876": {
        "name": "SPI_MEM_CACHE_FCTRL",
        "address": 1342754876,
        "size": 32,
        "access": "",
        "desc": "SPI1 bit mode control register.",
        "fields": [
            {
                "name": "SPI_MEM_CACHE_USR_ADDR_4BYTE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "For SPI1,  cache  read flash with 4 bytes address, 1: enable, 0:disable."
            },
            {
                "name": "SPI_MEM_FDIN_DUAL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "For SPI1, din phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_dio."
            },
            {
                "name": "SPI_MEM_FDOUT_DUAL",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "For SPI1, dout phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_dio."
            },
            {
                "name": "SPI_MEM_FADDR_DUAL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "For SPI1, address phase apply 2 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_dio."
            },
            {
                "name": "SPI_MEM_FDIN_QUAD",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "For SPI1, din phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio."
            },
            {
                "name": "SPI_MEM_FDOUT_QUAD",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "For SPI1, dout phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio."
            },
            {
                "name": "SPI_MEM_FADDR_QUAD",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "For SPI1, address phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio."
            }
        ]
    },
    "1342754904": {
        "name": "SPI_MEM_W0",
        "address": 1342754904,
        "size": 32,
        "access": "",
        "desc": "SPI1 memory data buffer0",
        "fields": [
            {
                "name": "SPI_MEM_BUF0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1342754908": {
        "name": "SPI_MEM_W1",
        "address": 1342754908,
        "size": 32,
        "access": "",
        "desc": "SPI1 memory data buffer1",
        "fields": [
            {
                "name": "SPI_MEM_BUF1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1342754912": {
        "name": "SPI_MEM_W2",
        "address": 1342754912,
        "size": 32,
        "access": "",
        "desc": "SPI1 memory data buffer2",
        "fields": [
            {
                "name": "SPI_MEM_BUF2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1342754916": {
        "name": "SPI_MEM_W3",
        "address": 1342754916,
        "size": 32,
        "access": "",
        "desc": "SPI1 memory data buffer3",
        "fields": [
            {
                "name": "SPI_MEM_BUF3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1342754920": {
        "name": "SPI_MEM_W4",
        "address": 1342754920,
        "size": 32,
        "access": "",
        "desc": "SPI1 memory data buffer4",
        "fields": [
            {
                "name": "SPI_MEM_BUF4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1342754924": {
        "name": "SPI_MEM_W5",
        "address": 1342754924,
        "size": 32,
        "access": "",
        "desc": "SPI1 memory data buffer5",
        "fields": [
            {
                "name": "SPI_MEM_BUF5",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1342754928": {
        "name": "SPI_MEM_W6",
        "address": 1342754928,
        "size": 32,
        "access": "",
        "desc": "SPI1 memory data buffer6",
        "fields": [
            {
                "name": "SPI_MEM_BUF6",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1342754932": {
        "name": "SPI_MEM_W7",
        "address": 1342754932,
        "size": 32,
        "access": "",
        "desc": "SPI1 memory data buffer7",
        "fields": [
            {
                "name": "SPI_MEM_BUF7",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1342754936": {
        "name": "SPI_MEM_W8",
        "address": 1342754936,
        "size": 32,
        "access": "",
        "desc": "SPI1 memory data buffer8",
        "fields": [
            {
                "name": "SPI_MEM_BUF8",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1342754940": {
        "name": "SPI_MEM_W9",
        "address": 1342754940,
        "size": 32,
        "access": "",
        "desc": "SPI1 memory data buffer9",
        "fields": [
            {
                "name": "SPI_MEM_BUF9",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1342754944": {
        "name": "SPI_MEM_W10",
        "address": 1342754944,
        "size": 32,
        "access": "",
        "desc": "SPI1 memory data buffer10",
        "fields": [
            {
                "name": "SPI_MEM_BUF10",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1342754948": {
        "name": "SPI_MEM_W11",
        "address": 1342754948,
        "size": 32,
        "access": "",
        "desc": "SPI1 memory data buffer11",
        "fields": [
            {
                "name": "SPI_MEM_BUF11",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1342754952": {
        "name": "SPI_MEM_W12",
        "address": 1342754952,
        "size": 32,
        "access": "",
        "desc": "SPI1 memory data buffer12",
        "fields": [
            {
                "name": "SPI_MEM_BUF12",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1342754956": {
        "name": "SPI_MEM_W13",
        "address": 1342754956,
        "size": 32,
        "access": "",
        "desc": "SPI1 memory data buffer13",
        "fields": [
            {
                "name": "SPI_MEM_BUF13",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1342754960": {
        "name": "SPI_MEM_W14",
        "address": 1342754960,
        "size": 32,
        "access": "",
        "desc": "SPI1 memory data buffer14",
        "fields": [
            {
                "name": "SPI_MEM_BUF14",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1342754964": {
        "name": "SPI_MEM_W15",
        "address": 1342754964,
        "size": 32,
        "access": "",
        "desc": "SPI1 memory data buffer15",
        "fields": [
            {
                "name": "SPI_MEM_BUF15",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1342754968": {
        "name": "SPI_MEM_FLASH_WAITI_CTRL",
        "address": 1342754968,
        "size": 32,
        "access": "",
        "desc": "SPI1 wait idle control register",
        "fields": [
            {
                "name": "SPI_MEM_WAITI_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "1: The hardware will wait idle after SE/PP/WRSR automatically, and hardware auto Suspend/Resume can be enabled. 0: The functions of hardware wait idle and auto Suspend/Resume are not supported."
            },
            {
                "name": "SPI_MEM_WAITI_DUMMY",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The dummy phase enable when wait flash idle (RDSR)"
            },
            {
                "name": "SPI_MEM_WAITI_ADDR_EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "1: Output  address 0 in RDSR or read SUS command transfer. 0: Do not send out address in RDSR or read SUS command transfer."
            },
            {
                "name": "SPI_MEM_WAITI_ADDR_CYCLELEN",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "When SPI_MEM_WAITI_ADDR_EN is set, the  cycle length of sent out address is (SPI_MEM_WAITI_ADDR_CYCLELEN[1:0] + 1) SPI  bus clock cycles. It is not active when SPI_MEM_WAITI_ADDR_EN is cleared."
            },
            {
                "name": "SPI_MEM_WAITI_CMD_2B",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "1:The wait idle command bit length is 16. 0: The wait idle command bit length is 8."
            },
            {
                "name": "SPI_MEM_WAITI_DUMMY_CYCLELEN",
                "bitOffset": 10,
                "bitWidth": 6,
                "desc": "The dummy cycle length when wait flash idle(RDSR)."
            },
            {
                "name": "SPI_MEM_WAITI_CMD",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "The command value to wait flash idle(RDSR)."
            }
        ]
    },
    "1342754972": {
        "name": "SPI_MEM_FLASH_SUS_CTRL",
        "address": 1342754972,
        "size": 32,
        "access": "",
        "desc": "SPI1 flash suspend control register",
        "fields": [
            {
                "name": "SPI_MEM_FLASH_PER",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "program erase resume bit, program erase suspend operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
            },
            {
                "name": "SPI_MEM_FLASH_PES",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "program erase suspend bit, program erase suspend operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
            },
            {
                "name": "SPI_MEM_FLASH_PER_WAIT_EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4 or *128) SPI_CLK cycles after program erase resume command is sent. 0: SPI1 does not wait after program erase resume command is sent."
            },
            {
                "name": "SPI_MEM_FLASH_PES_WAIT_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4 or *128) SPI_CLK cycles after program erase suspend command is sent. 0: SPI1 does not wait after program erase suspend command is sent."
            },
            {
                "name": "SPI_MEM_PES_PER_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to enable PES end triggers PER transfer option. If this bit is 0, application should send PER after PES is done."
            },
            {
                "name": "SPI_MEM_FLASH_PES_EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Set this bit to enable Auto-suspending function."
            },
            {
                "name": "SPI_MEM_PESR_END_MSK",
                "bitOffset": 6,
                "bitWidth": 16,
                "desc": "The mask value when check SUS/SUS1/SUS2 status bit. If the read status value is status_in[15:0](only status_in[7:0] is valid when only one byte of data is read out, status_in[15:0] is valid when two bytes of data are read out), SUS/SUS1/SUS2 = status_in[15:0]^ SPI_MEM_PESR_END_MSK[15:0]."
            },
            {
                "name": "SPI_FMEM_RD_SUS_2B",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "1: Read two bytes when check flash SUS/SUS1/SUS2 status bit. 0:  Read one byte when check flash SUS/SUS1/SUS2 status bit"
            },
            {
                "name": "SPI_MEM_PER_END_EN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "1: Both WIP and SUS/SUS1/SUS2 bits should be checked to insure the resume status of flash. 0: Only need to check WIP is 0."
            },
            {
                "name": "SPI_MEM_PES_END_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "1: Both WIP and SUS/SUS1/SUS2 bits should be checked to insure the suspend status of flash. 0: Only need to check WIP is 0."
            },
            {
                "name": "SPI_MEM_SUS_TIMEOUT_CNT",
                "bitOffset": 25,
                "bitWidth": 7,
                "desc": "When SPI1 checks SUS/SUS1/SUS2 bits fail for SPI_MEM_SUS_TIMEOUT_CNT[6:0] times, it will be treated as check pass."
            }
        ]
    },
    "1342754976": {
        "name": "SPI_MEM_FLASH_SUS_CMD",
        "address": 1342754976,
        "size": 32,
        "access": "",
        "desc": "SPI1 flash suspend command register",
        "fields": [
            {
                "name": "SPI_MEM_FLASH_PES_COMMAND",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Program/Erase suspend command."
            },
            {
                "name": "SPI_MEM_WAIT_PESR_COMMAND",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Flash SUS/SUS1/SUS2 status bit read command. The command should be sent when SUS/SUS1/SUS2 bit should be checked to insure the suspend or resume status of flash."
            }
        ]
    },
    "1342754980": {
        "name": "SPI_MEM_SUS_STATUS",
        "address": 1342754980,
        "size": 32,
        "access": "",
        "desc": "SPI1 flash suspend status register",
        "fields": [
            {
                "name": "SPI_MEM_FLASH_SUS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The status of flash suspend, only used in SPI1."
            },
            {
                "name": "SPI_MEM_WAIT_PESR_CMD_2B",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "1: SPI1 sends out SPI_MEM_WAIT_PESR_COMMAND[15:0] to check SUS/SUS1/SUS2 bit. 0: SPI1 sends out SPI_MEM_WAIT_PESR_COMMAND[7:0] to check SUS/SUS1/SUS2 bit."
            },
            {
                "name": "SPI_MEM_FLASH_HPM_DLY_128",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 128) SPI_CLK cycles after HPM command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4) SPI_CLK cycles after HPM command is sent."
            },
            {
                "name": "SPI_MEM_FLASH_RES_DLY_128",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 128) SPI_CLK cycles after RES command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4) SPI_CLK cycles after RES command is sent."
            },
            {
                "name": "SPI_MEM_FLASH_DP_DLY_128",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 128) SPI_CLK cycles after DP command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4) SPI_CLK cycles after DP command is sent."
            },
            {
                "name": "SPI_MEM_FLASH_PER_DLY_128",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Valid when SPI_MEM_FLASH_PER_WAIT_EN is 1. 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 128) SPI_CLK cycles after PER command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4) SPI_CLK cycles after PER command is sent."
            },
            {
                "name": "SPI_MEM_FLASH_PES_DLY_128",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Valid when SPI_MEM_FLASH_PES_WAIT_EN is 1. 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 128) SPI_CLK cycles after PES command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4) SPI_CLK cycles after PES command is sent."
            },
            {
                "name": "SPI_MEM_SPI0_LOCK_EN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "1: Enable SPI0 lock SPI0/1 arbiter option. 0: Disable it."
            },
            {
                "name": "SPI_MEM_FLASH_PESR_CMD_2B",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "1: The bit length of Program/Erase Suspend/Resume command is 16. 0: The bit length of Program/Erase Suspend/Resume command is 8."
            },
            {
                "name": "SPI_MEM_FLASH_PER_COMMAND",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Program/Erase resume command."
            }
        ]
    },
    "1342755008": {
        "name": "SPI_MEM_INT_ENA",
        "address": 1342755008,
        "size": 32,
        "access": "",
        "desc": "SPI1 interrupt enable register",
        "fields": [
            {
                "name": "SPI_MEM_PER_END_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_MEM_PER_END_INT interrupt."
            },
            {
                "name": "SPI_MEM_PES_END_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_MEM_PES_END_INT interrupt."
            },
            {
                "name": "SPI_MEM_WPE_END_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_MEM_WPE_END_INT interrupt."
            },
            {
                "name": "SPI_MEM_SLV_ST_END_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_MEM_SLV_ST_END_INT interrupt."
            },
            {
                "name": "SPI_MEM_MST_ST_END_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_MEM_MST_ST_END_INT interrupt."
            },
            {
                "name": "SPI_MEM_BROWN_OUT_INT_ENA",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_MEM_BROWN_OUT_INT interrupt."
            }
        ]
    },
    "1342755012": {
        "name": "SPI_MEM_INT_CLR",
        "address": 1342755012,
        "size": 32,
        "access": "",
        "desc": "SPI1 interrupt clear register",
        "fields": [
            {
                "name": "SPI_MEM_PER_END_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_MEM_PER_END_INT interrupt."
            },
            {
                "name": "SPI_MEM_PES_END_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_MEM_PES_END_INT interrupt."
            },
            {
                "name": "SPI_MEM_WPE_END_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_MEM_WPE_END_INT interrupt."
            },
            {
                "name": "SPI_MEM_SLV_ST_END_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_MEM_SLV_ST_END_INT interrupt."
            },
            {
                "name": "SPI_MEM_MST_ST_END_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_MEM_MST_ST_END_INT interrupt."
            },
            {
                "name": "SPI_MEM_BROWN_OUT_INT_CLR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The status bit for SPI_MEM_BROWN_OUT_INT interrupt."
            }
        ]
    },
    "1342755016": {
        "name": "SPI_MEM_INT_RAW",
        "address": 1342755016,
        "size": 32,
        "access": "",
        "desc": "SPI1 interrupt raw register",
        "fields": [
            {
                "name": "SPI_MEM_PER_END_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_MEM_PER_END_INT interrupt. 1: Triggered when Auto Resume command (0x7A) is sent and flash is resumed successfully. 0: Others."
            },
            {
                "name": "SPI_MEM_PES_END_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_MEM_PES_END_INT interrupt.1: Triggered when Auto Suspend command (0x75) is sent and flash is suspended successfully. 0: Others."
            },
            {
                "name": "SPI_MEM_WPE_END_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_MEM_WPE_END_INT interrupt. 1: Triggered when WRSR/PP/SE/BE/CE is sent and flash is already idle. 0: Others."
            },
            {
                "name": "SPI_MEM_SLV_ST_END_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_MEM_SLV_ST_END_INT interrupt. 1: Triggered when spi1_slv_st is changed from non idle state to idle state. It means that SPI_CS raises high. 0: Others"
            },
            {
                "name": "SPI_MEM_MST_ST_END_INT_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_MEM_MST_ST_END_INT interrupt. 1: Triggered when spi1_mst_st is changed from non idle state to idle state. 0: Others."
            },
            {
                "name": "SPI_MEM_BROWN_OUT_INT_RAW",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_MEM_BROWN_OUT_INT interrupt. 1: Triggered condition is that chip is loosing power and RTC module sends out brown out close flash request to SPI1. After SPI1 sends out suspend command to flash, this interrupt is triggered and MSPI returns to idle state. 0: Others."
            }
        ]
    },
    "1342755020": {
        "name": "SPI_MEM_INT_ST",
        "address": 1342755020,
        "size": 32,
        "access": "",
        "desc": "SPI1 interrupt status register",
        "fields": [
            {
                "name": "SPI_MEM_PER_END_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The status bit for SPI_MEM_PER_END_INT interrupt."
            },
            {
                "name": "SPI_MEM_PES_END_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The status bit for SPI_MEM_PES_END_INT interrupt."
            },
            {
                "name": "SPI_MEM_WPE_END_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The status bit for SPI_MEM_WPE_END_INT interrupt."
            },
            {
                "name": "SPI_MEM_SLV_ST_END_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The status bit for SPI_MEM_SLV_ST_END_INT interrupt."
            },
            {
                "name": "SPI_MEM_MST_ST_END_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The status bit for SPI_MEM_MST_ST_END_INT interrupt."
            },
            {
                "name": "SPI_MEM_BROWN_OUT_INT_ST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The status bit for SPI_MEM_BROWN_OUT_INT interrupt."
            }
        ]
    },
    "1342755028": {
        "name": "SPI_MEM_DDR",
        "address": 1342755028,
        "size": 32,
        "access": "",
        "desc": "SPI1 DDR control register",
        "fields": [
            {
                "name": "SPI_FMEM_DDR_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "1: in ddr mode,  0 in sdr mode"
            },
            {
                "name": "SPI_FMEM_VAR_DUMMY",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set the bit to enable variable dummy cycle in spi ddr mode."
            },
            {
                "name": "SPI_FMEM_DDR_RDAT_SWP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set the bit to reorder rx data of the word in spi ddr mode."
            },
            {
                "name": "SPI_FMEM_DDR_WDAT_SWP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set the bit to reorder tx data of the word in spi ddr mode."
            },
            {
                "name": "SPI_FMEM_DDR_CMD_DIS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "the bit is used to disable dual edge in command phase when ddr mode."
            },
            {
                "name": "SPI_FMEM_OUTMINBYTELEN",
                "bitOffset": 5,
                "bitWidth": 7,
                "desc": "It is the minimum output data length in the panda device."
            },
            {
                "name": "SPI_FMEM_USR_DDR_DQS_THD",
                "bitOffset": 14,
                "bitWidth": 7,
                "desc": "The delay number of data strobe which from memory based on SPI clock."
            },
            {
                "name": "SPI_FMEM_DDR_DQS_LOOP",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "1: Do not need the input of SPI_DQS signal, SPI0 starts to receive data when spi0_slv_st is in SPI_MEM_DIN state. It is used when there is no SPI_DQS signal or SPI_DQS signal is not stable. 0: SPI0 starts to store data at the positive and negative edge of SPI_DQS."
            },
            {
                "name": "SPI_FMEM_CLK_DIFF_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Set this bit to enable the differential SPI_CLK#."
            },
            {
                "name": "SPI_FMEM_DQS_CA_IN",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Set this bit to enable the input of SPI_DQS signal in SPI phases of CMD and ADDR."
            },
            {
                "name": "SPI_FMEM_HYPERBUS_DUMMY_2X",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Set this bit to enable the vary dummy function in SPI HyperBus mode, when SPI0 accesses flash or SPI1 accesses flash or sram."
            },
            {
                "name": "SPI_FMEM_CLK_DIFF_INV",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Set this bit to invert SPI_DIFF when accesses to flash. ."
            },
            {
                "name": "SPI_FMEM_OCTA_RAM_ADDR",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Set this bit to enable octa_ram address out when accesses to flash, which means ADDR_OUT[31:0] = {spi_usr_addr_value[25:4], 6'd0, spi_usr_addr_value[3:1], 1'b0}."
            },
            {
                "name": "SPI_FMEM_HYPERBUS_CA",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Set this bit to enable HyperRAM address out when accesses to flash, which means ADDR_OUT[31:0] = {spi_usr_addr_value[19:4], 13'd0, spi_usr_addr_value[3:1]}."
            }
        ]
    },
    "1342755200": {
        "name": "SPI_MEM_TIMING_CALI",
        "address": 1342755200,
        "size": 32,
        "access": "",
        "desc": "SPI1 timing control register",
        "fields": [
            {
                "name": "SPI_MEM_TIMING_CALI",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to enable timing auto-calibration for all reading operations."
            },
            {
                "name": "SPI_MEM_EXTRA_DUMMY_CYCLELEN",
                "bitOffset": 2,
                "bitWidth": 3,
                "desc": "add extra dummy spi clock cycle length for spi clock calibration."
            }
        ]
    },
    "1342755328": {
        "name": "SPI_MEM_CLOCK_GATE",
        "address": 1342755328,
        "size": 32,
        "access": "",
        "desc": "SPI1 clk_gate register",
        "fields": [
            {
                "name": "SPI_MEM_CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Register clock gate enable signal. 1: Enable. 0: Disable."
            }
        ]
    },
    "1342755836": {
        "name": "SPI_MEM_DATE",
        "address": 1342755836,
        "size": 32,
        "access": "",
        "desc": "Version control register",
        "fields": [
            {
                "name": "SPI_MEM_DATE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "Version control register"
            }
        ]
    },
    "1343029248": {
        "name": "SPI_CMD",
        "address": 1343029248,
        "size": 32,
        "access": "",
        "desc": "Command control register",
        "fields": [
            {
                "name": "SPI_CONF_BITLEN",
                "bitOffset": 0,
                "bitWidth": 18,
                "desc": "Define the APB cycles of  SPI_CONF state. Can be configured in CONF state."
            },
            {
                "name": "SPI_UPDATE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Set this bit to synchronize SPI registers from APB clock domain into SPI module clock domain, which is only used in SPI master mode."
            },
            {
                "name": "SPI_USR",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "User define command enable.  An operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable. Can not be changed by CONF_buf."
            }
        ]
    },
    "1343029252": {
        "name": "SPI_ADDR",
        "address": 1343029252,
        "size": 32,
        "access": "",
        "desc": "Address value register",
        "fields": [
            {
                "name": "SPI_USR_ADDR_VALUE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Address to slave. Can be configured in CONF state."
            }
        ]
    },
    "1343029256": {
        "name": "SPI_CTRL",
        "address": 1343029256,
        "size": 32,
        "access": "",
        "desc": "SPI control register",
        "fields": [
            {
                "name": "SPI_DUMMY_OUT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "0: In the dummy phase, the FSPI bus signals are not output. 1: In the dummy phase, the FSPI bus signals are output. Can be configured in CONF state."
            },
            {
                "name": "SPI_FADDR_DUAL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Apply 2 signals during addr phase 1:enable 0: disable. Can be configured in CONF state."
            },
            {
                "name": "SPI_FADDR_QUAD",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Apply 4 signals during addr phase 1:enable 0: disable. Can be configured in CONF state."
            },
            {
                "name": "SPI_FADDR_OCT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Apply 8 signals during addr phase 1:enable 0: disable. Can be configured in CONF state."
            },
            {
                "name": "SPI_FCMD_DUAL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Apply 2 signals during command phase 1:enable 0: disable. Can be configured in CONF state."
            },
            {
                "name": "SPI_FCMD_QUAD",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Apply 4 signals during command phase 1:enable 0: disable. Can be configured in CONF state."
            },
            {
                "name": "SPI_FCMD_OCT",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Apply 8 signals during command phase 1:enable 0: disable. Can be configured in CONF state."
            },
            {
                "name": "SPI_FREAD_DUAL",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "In the read operations, read-data phase apply 2 signals. 1: enable 0: disable. Can be configured in CONF state."
            },
            {
                "name": "SPI_FREAD_QUAD",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "In the read operations read-data phase apply 4 signals. 1: enable 0: disable.  Can be configured in CONF state."
            },
            {
                "name": "SPI_FREAD_OCT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "In the read operations read-data phase apply 8 signals. 1: enable 0: disable.  Can be configured in CONF state."
            },
            {
                "name": "SPI_Q_POL",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "The bit is used to set MISO line polarity, 1: high 0, low. Can be configured in CONF state."
            },
            {
                "name": "SPI_D_POL",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "The bit is used to set MOSI line polarity, 1: high 0, low. Can be configured in CONF state."
            },
            {
                "name": "SPI_HOLD_POL",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "SPI_HOLD output value when SPI is idle. 1: output high, 0: output low. Can be configured in CONF state."
            },
            {
                "name": "SPI_WP_POL",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Write protect signal output when SPI is idle.  1: output high, 0: output low.  Can be configured in CONF state."
            },
            {
                "name": "SPI_RD_BIT_ORDER",
                "bitOffset": 23,
                "bitWidth": 2,
                "desc": "In read-data (MISO) phase 1: LSB first 0: MSB first. Can be configured in CONF state."
            },
            {
                "name": "SPI_WR_BIT_ORDER",
                "bitOffset": 25,
                "bitWidth": 2,
                "desc": "In command address write-data (MOSI) phases 1: LSB firs 0: MSB first. Can be configured in CONF state."
            }
        ]
    },
    "1343029260": {
        "name": "SPI_CLOCK",
        "address": 1343029260,
        "size": 32,
        "access": "",
        "desc": "SPI clock control register",
        "fields": [
            {
                "name": "SPI_CLKCNT_L",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "In the master mode it must be equal to spi_clkcnt_N. In the slave mode it must be 0. Can be configured in CONF state."
            },
            {
                "name": "SPI_CLKCNT_H",
                "bitOffset": 6,
                "bitWidth": 6,
                "desc": "In the master mode it must be floor((spi_clkcnt_N+1)/2-1). In the slave mode it must be 0. Can be configured in CONF state."
            },
            {
                "name": "SPI_CLKCNT_N",
                "bitOffset": 12,
                "bitWidth": 6,
                "desc": "In the master mode it is the divider of spi_clk. So spi_clk frequency is system/(spi_clkdiv_pre+1)/(spi_clkcnt_N+1). Can be configured in CONF state."
            },
            {
                "name": "SPI_CLKDIV_PRE",
                "bitOffset": 18,
                "bitWidth": 4,
                "desc": "In the master mode it is pre-divider of spi_clk.  Can be configured in CONF state."
            },
            {
                "name": "SPI_CLK_EQU_SYSCLK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "In the master mode 1: spi_clk is eqaul to system 0: spi_clk is divided from system clock. Can be configured in CONF state."
            }
        ]
    },
    "1343029264": {
        "name": "SPI_USER",
        "address": 1343029264,
        "size": 32,
        "access": "",
        "desc": "SPI USER control register",
        "fields": [
            {
                "name": "SPI_DOUTDIN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set the bit to enable full duplex communication. 1: enable 0: disable. Can be configured in CONF state."
            },
            {
                "name": "SPI_QPI_MODE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Both for master mode and slave mode. 1: spi controller is in QPI mode. 0: others. Can be configured in CONF state."
            },
            {
                "name": "SPI_OPI_MODE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Just for master mode. 1: spi controller is in OPI mode (all in 8-b-m). 0: others. Can be configured in CONF state."
            },
            {
                "name": "SPI_TSCK_I_EDGE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "In the slave mode, this bit can be used to change the polarity of tsck. 0: tsck = spi_ck_i. 1:tsck = !spi_ck_i."
            },
            {
                "name": "SPI_CS_HOLD",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "spi cs keep low when spi is in  done  phase. 1: enable 0: disable. Can be configured in CONF state."
            },
            {
                "name": "SPI_CS_SETUP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "spi cs is enable when spi is in  prepare  phase. 1: enable 0: disable. Can be configured in CONF state."
            },
            {
                "name": "SPI_RSCK_I_EDGE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "In the slave mode, this bit can be used to change the polarity of rsck. 0: rsck = !spi_ck_i. 1:rsck = spi_ck_i."
            },
            {
                "name": "SPI_CK_OUT_EDGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "the bit combined with spi_mosi_delay_mode bits to set mosi signal delay mode. Can be configured in CONF state."
            },
            {
                "name": "SPI_FWRITE_DUAL",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "In the write operations read-data phase apply 2 signals. Can be configured in CONF state."
            },
            {
                "name": "SPI_FWRITE_QUAD",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "In the write operations read-data phase apply 4 signals. Can be configured in CONF state."
            },
            {
                "name": "SPI_FWRITE_OCT",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "In the write operations read-data phase apply 8 signals. Can be configured in CONF state."
            },
            {
                "name": "SPI_USR_CONF_NXT",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "1: Enable the DMA CONF phase of next seg-trans operation, which means seg-trans will continue. 0: The seg-trans will end after the current SPI seg-trans or this is not seg-trans mode. Can be configured in CONF state."
            },
            {
                "name": "SPI_SIO",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Set the bit to enable 3-line half duplex communication mosi and miso signals share the same pin. 1: enable 0: disable. Can be configured in CONF state."
            },
            {
                "name": "SPI_USR_MISO_HIGHPART",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "read-data phase only access to high-part of the buffer spi_w8~spi_w15. 1: enable 0: disable. Can be configured in CONF state."
            },
            {
                "name": "SPI_USR_MOSI_HIGHPART",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "write-data phase only access to high-part of the buffer spi_w8~spi_w15. 1: enable 0: disable.  Can be configured in CONF state."
            },
            {
                "name": "SPI_USR_DUMMY_IDLE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "spi clock is disable in dummy phase when the bit is enable. Can be configured in CONF state."
            },
            {
                "name": "SPI_USR_MOSI",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "This bit enable the write-data phase of an operation. Can be configured in CONF state."
            },
            {
                "name": "SPI_USR_MISO",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "This bit enable the read-data phase of an operation. Can be configured in CONF state."
            },
            {
                "name": "SPI_USR_DUMMY",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "This bit enable the dummy phase of an operation. Can be configured in CONF state."
            },
            {
                "name": "SPI_USR_ADDR",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "This bit enable the address phase of an operation. Can be configured in CONF state."
            },
            {
                "name": "SPI_USR_COMMAND",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "This bit enable the command phase of an operation. Can be configured in CONF state."
            }
        ]
    },
    "1343029268": {
        "name": "SPI_USER1",
        "address": 1343029268,
        "size": 32,
        "access": "",
        "desc": "SPI USER control register 1",
        "fields": [
            {
                "name": "SPI_USR_DUMMY_CYCLELEN",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "The length in spi_clk cycles of dummy phase. The register value shall be (cycle_num-1). Can be configured in CONF state."
            },
            {
                "name": "SPI_MST_WFULL_ERR_END_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "1: SPI transfer is ended when SPI RX AFIFO wfull error is valid in GP-SPI master FD/HD-mode. 0: SPI transfer is not ended when SPI RX AFIFO wfull error is valid in GP-SPI master FD/HD-mode."
            },
            {
                "name": "SPI_CS_SETUP_TIME",
                "bitOffset": 17,
                "bitWidth": 5,
                "desc": "(cycles+1) of prepare phase by spi clock this bits are combined with spi_cs_setup bit. Can be configured in CONF state."
            },
            {
                "name": "SPI_CS_HOLD_TIME",
                "bitOffset": 22,
                "bitWidth": 5,
                "desc": "delay cycles of cs pin by spi clock this bits are combined with spi_cs_hold bit. Can be configured in CONF state."
            },
            {
                "name": "SPI_USR_ADDR_BITLEN",
                "bitOffset": 27,
                "bitWidth": 5,
                "desc": "The length in bits of address phase. The register value shall be (bit_num-1). Can be configured in CONF state."
            }
        ]
    },
    "1343029272": {
        "name": "SPI_USER2",
        "address": 1343029272,
        "size": 32,
        "access": "",
        "desc": "SPI USER control register 2",
        "fields": [
            {
                "name": "SPI_USR_COMMAND_VALUE",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "The value of  command. Can be configured in CONF state."
            },
            {
                "name": "SPI_MST_REMPTY_ERR_END_EN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "1: SPI transfer is ended when SPI TX AFIFO read empty error is valid in GP-SPI master FD/HD-mode. 0: SPI transfer is not ended when SPI TX AFIFO read empty error is valid in GP-SPI master FD/HD-mode."
            },
            {
                "name": "SPI_USR_COMMAND_BITLEN",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "The length in bits of command phase. The register value shall be (bit_num-1). Can be configured in CONF state."
            }
        ]
    },
    "1343029276": {
        "name": "SPI_MS_DLEN",
        "address": 1343029276,
        "size": 32,
        "access": "",
        "desc": "SPI data bit length control register",
        "fields": [
            {
                "name": "SPI_MS_DATA_BITLEN",
                "bitOffset": 0,
                "bitWidth": 18,
                "desc": "The value of these bits is the configured SPI transmission data bit length in master mode DMA controlled transfer or CPU controlled transfer. The value is also the configured bit length in slave mode DMA RX controlled transfer. The register value shall be (bit_num-1). Can be configured in CONF state."
            }
        ]
    },
    "1343029280": {
        "name": "SPI_MISC",
        "address": 1343029280,
        "size": 32,
        "access": "",
        "desc": "SPI misc register",
        "fields": [
            {
                "name": "SPI_CS0_DIS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SPI CS0 pin enable, 1: disable CS0, 0: spi_cs0 signal is from/to CS0 pin. Can be configured in CONF state."
            },
            {
                "name": "SPI_CS1_DIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SPI CS1 pin enable, 1: disable CS1, 0: spi_cs1 signal is from/to CS1 pin. Can be configured in CONF state."
            },
            {
                "name": "SPI_CS2_DIS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "SPI CS2 pin enable, 1: disable CS2, 0: spi_cs2 signal is from/to CS2 pin. Can be configured in CONF state."
            },
            {
                "name": "SPI_CS3_DIS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "SPI CS3 pin enable, 1: disable CS3, 0: spi_cs3 signal is from/to CS3 pin. Can be configured in CONF state."
            },
            {
                "name": "SPI_CS4_DIS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "SPI CS4 pin enable, 1: disable CS4, 0: spi_cs4 signal is from/to CS4 pin. Can be configured in CONF state."
            },
            {
                "name": "SPI_CS5_DIS",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "SPI CS5 pin enable, 1: disable CS5, 0: spi_cs5 signal is from/to CS5 pin. Can be configured in CONF state."
            },
            {
                "name": "SPI_CK_DIS",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "1: spi clk out disable,  0: spi clk out enable. Can be configured in CONF state."
            },
            {
                "name": "SPI_MASTER_CS_POL",
                "bitOffset": 7,
                "bitWidth": 6,
                "desc": "In the master mode the bits are the polarity of spi cs line, the value is equivalent to spi_cs ^ spi_master_cs_pol. Can be configured in CONF state."
            },
            {
                "name": "SPI_CLK_DATA_DTR_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "1: SPI master DTR mode is applied to SPI clk, data and spi_dqs.  0: SPI master DTR mode is  only applied to spi_dqs. This bit should be used with bit 17/18/19."
            },
            {
                "name": "SPI_DATA_DTR_EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "1: SPI clk and data of SPI_DOUT and SPI_DIN state are in DTR mode, including master 1/2/4/8-bm.  0:  SPI clk and data of SPI_DOUT and SPI_DIN state are in STR mode. Can be configured in CONF state."
            },
            {
                "name": "SPI_ADDR_DTR_EN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "1: SPI clk and data of SPI_SEND_ADDR state are in DTR mode, including master 1/2/4/8-bm.  0:  SPI clk and data of SPI_SEND_ADDR state are in STR mode. Can be configured in CONF state."
            },
            {
                "name": "SPI_CMD_DTR_EN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "1: SPI clk and data of SPI_SEND_CMD state are in DTR mode, including master 1/2/4/8-bm. 0:  SPI clk and data of SPI_SEND_CMD state are in STR mode. Can be configured in CONF state."
            },
            {
                "name": "SPI_SLAVE_CS_POL",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "spi slave input cs polarity select. 1: inv  0: not change. Can be configured in CONF state."
            },
            {
                "name": "SPI_DQS_IDLE_EDGE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "The default value of spi_dqs. Can be configured in CONF state."
            },
            {
                "name": "SPI_CK_IDLE_EDGE",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "1: spi clk line is high when idle     0: spi clk line is low when idle. Can be configured in CONF state."
            },
            {
                "name": "SPI_CS_KEEP_ACTIVE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "spi cs line keep low when the bit is set. Can be configured in CONF state."
            },
            {
                "name": "SPI_QUAD_DIN_PIN_SWAP",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "1: SPI quad input swap enable, swap FSPID with FSPIQ, swap FSPIWP with FSPIHD. 0:  spi quad input swap disable. Can be configured in CONF state."
            }
        ]
    },
    "1343029284": {
        "name": "SPI_DIN_MODE",
        "address": 1343029284,
        "size": 32,
        "access": "",
        "desc": "SPI input delay mode configuration",
        "fields": [
            {
                "name": "SPI_DIN0_MODE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
            },
            {
                "name": "SPI_DIN1_MODE",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
            },
            {
                "name": "SPI_DIN2_MODE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
            },
            {
                "name": "SPI_DIN3_MODE",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
            },
            {
                "name": "SPI_DIN4_MODE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
            },
            {
                "name": "SPI_DIN5_MODE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
            },
            {
                "name": "SPI_DIN6_MODE",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
            },
            {
                "name": "SPI_DIN7_MODE",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
            },
            {
                "name": "SPI_TIMING_HCLK_ACTIVE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "1:enable hclk in SPI input timing module.  0: disable it. Can be configured in CONF state."
            }
        ]
    },
    "1343029288": {
        "name": "SPI_DIN_NUM",
        "address": 1343029288,
        "size": 32,
        "access": "",
        "desc": "SPI input delay number configuration",
        "fields": [
            {
                "name": "SPI_DIN0_NUM",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
            },
            {
                "name": "SPI_DIN1_NUM",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
            },
            {
                "name": "SPI_DIN2_NUM",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
            },
            {
                "name": "SPI_DIN3_NUM",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
            },
            {
                "name": "SPI_DIN4_NUM",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
            },
            {
                "name": "SPI_DIN5_NUM",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
            },
            {
                "name": "SPI_DIN6_NUM",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
            },
            {
                "name": "SPI_DIN7_NUM",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
            }
        ]
    },
    "1343029292": {
        "name": "SPI_DOUT_MODE",
        "address": 1343029292,
        "size": 32,
        "access": "",
        "desc": "SPI output delay mode configuration",
        "fields": [
            {
                "name": "SPI_DOUT0_MODE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The output signal 0 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
            },
            {
                "name": "SPI_DOUT1_MODE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The output signal 1 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
            },
            {
                "name": "SPI_DOUT2_MODE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The output signal 2 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
            },
            {
                "name": "SPI_DOUT3_MODE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The output signal 3 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
            },
            {
                "name": "SPI_DOUT4_MODE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The output signal 4 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
            },
            {
                "name": "SPI_DOUT5_MODE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The output signal 5 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
            },
            {
                "name": "SPI_DOUT6_MODE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The output signal 6 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
            },
            {
                "name": "SPI_DOUT7_MODE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The output signal 7 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
            },
            {
                "name": "SPI_D_DQS_MODE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The output signal SPI_DQS is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
            }
        ]
    },
    "1343029296": {
        "name": "SPI_DMA_CONF",
        "address": 1343029296,
        "size": 32,
        "access": "",
        "desc": "SPI DMA control register",
        "fields": [
            {
                "name": "SPI_DMA_OUTFIFO_EMPTY",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Records the status of DMA TX FIFO. 1: DMA TX FIFO is not ready for sending data. 0: DMA TX FIFO is ready for sending data."
            },
            {
                "name": "SPI_DMA_INFIFO_FULL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Records the status of DMA RX FIFO. 1: DMA RX FIFO is not ready for receiving data. 0: DMA RX FIFO is ready for receiving data."
            },
            {
                "name": "SPI_DMA_SLV_SEG_TRANS_EN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Enable dma segment transfer in spi dma half slave mode. 1: enable. 0: disable."
            },
            {
                "name": "SPI_SLV_RX_SEG_TRANS_CLR_EN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "1: spi_dma_infifo_full_vld is cleared by spi slave cmd 5. 0: spi_dma_infifo_full_vld is cleared by spi_trans_done."
            },
            {
                "name": "SPI_SLV_TX_SEG_TRANS_CLR_EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "1: spi_dma_outfifo_empty_vld is cleared by spi slave cmd 6. 0: spi_dma_outfifo_empty_vld is cleared by spi_trans_done."
            },
            {
                "name": "SPI_RX_EOF_EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "1: spi_dma_inlink_eof is set when the number of dma pushed data bytes is equal to the value of spi_slv/mst_dma_rd_bytelen[19:0] in spi dma transition.  0: spi_dma_inlink_eof is set by spi_trans_done in non-seg-trans or spi_dma_seg_trans_done in seg-trans."
            },
            {
                "name": "SPI_DMA_RX_ENA",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Set this bit to enable SPI DMA controlled receive data mode."
            },
            {
                "name": "SPI_DMA_TX_ENA",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Set this bit to enable SPI DMA controlled send data mode."
            },
            {
                "name": "SPI_RX_AFIFO_RST",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Set this bit to reset RX AFIFO, which is used to receive data in SPI master and slave mode transfer."
            },
            {
                "name": "SPI_BUF_AFIFO_RST",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Set this bit to reset BUF TX AFIFO, which is used send data out in SPI slave CPU controlled mode transfer and master mode transfer."
            },
            {
                "name": "SPI_DMA_AFIFO_RST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Set this bit to reset DMA TX AFIFO, which is used to send data out in SPI slave DMA controlled mode transfer."
            }
        ]
    },
    "1343029300": {
        "name": "SPI_DMA_INT_ENA",
        "address": 1343029300,
        "size": 32,
        "access": "",
        "desc": "SPI interrupt enable register",
        "fields": [
            {
                "name": "SPI_DMA_INFIFO_FULL_ERR_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_DMA_INFIFO_FULL_ERR_INT interrupt."
            },
            {
                "name": "SPI_DMA_OUTFIFO_EMPTY_ERR_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT interrupt."
            },
            {
                "name": "SPI_SLV_EX_QPI_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The enable bit for SPI slave Ex_QPI interrupt."
            },
            {
                "name": "SPI_SLV_EN_QPI_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The enable bit for SPI slave En_QPI interrupt."
            },
            {
                "name": "SPI_SLV_CMD7_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The enable bit for SPI slave CMD7 interrupt."
            },
            {
                "name": "SPI_SLV_CMD8_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The enable bit for SPI slave CMD8 interrupt."
            },
            {
                "name": "SPI_SLV_CMD9_INT_ENA",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The enable bit for SPI slave CMD9 interrupt."
            },
            {
                "name": "SPI_SLV_CMDA_INT_ENA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The enable bit for SPI slave CMDA interrupt."
            },
            {
                "name": "SPI_SLV_RD_DMA_DONE_INT_ENA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_SLV_RD_DMA_DONE_INT interrupt."
            },
            {
                "name": "SPI_SLV_WR_DMA_DONE_INT_ENA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_SLV_WR_DMA_DONE_INT interrupt."
            },
            {
                "name": "SPI_SLV_RD_BUF_DONE_INT_ENA",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_SLV_RD_BUF_DONE_INT interrupt."
            },
            {
                "name": "SPI_SLV_WR_BUF_DONE_INT_ENA",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_SLV_WR_BUF_DONE_INT interrupt."
            },
            {
                "name": "SPI_TRANS_DONE_INT_ENA",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_TRANS_DONE_INT interrupt."
            },
            {
                "name": "SPI_DMA_SEG_TRANS_DONE_INT_ENA",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt."
            },
            {
                "name": "SPI_SEG_MAGIC_ERR_INT_ENA",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_SEG_MAGIC_ERR_INT interrupt."
            },
            {
                "name": "SPI_SLV_BUF_ADDR_ERR_INT_ENA",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt."
            },
            {
                "name": "SPI_SLV_CMD_ERR_INT_ENA",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_SLV_CMD_ERR_INT interrupt."
            },
            {
                "name": "SPI_MST_RX_AFIFO_WFULL_ERR_INT_ENA",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt."
            },
            {
                "name": "SPI_MST_TX_AFIFO_REMPTY_ERR_INT_ENA",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt."
            },
            {
                "name": "SPI_APP2_INT_ENA",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_APP2_INT interrupt."
            },
            {
                "name": "SPI_APP1_INT_ENA",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_APP1_INT interrupt."
            }
        ]
    },
    "1343029304": {
        "name": "SPI_DMA_INT_CLR",
        "address": 1343029304,
        "size": 32,
        "access": "",
        "desc": "SPI interrupt clear register",
        "fields": [
            {
                "name": "SPI_DMA_INFIFO_FULL_ERR_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_DMA_INFIFO_FULL_ERR_INT interrupt."
            },
            {
                "name": "SPI_DMA_OUTFIFO_EMPTY_ERR_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT interrupt."
            },
            {
                "name": "SPI_SLV_EX_QPI_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The clear bit for SPI slave Ex_QPI interrupt."
            },
            {
                "name": "SPI_SLV_EN_QPI_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The clear bit for SPI slave En_QPI interrupt."
            },
            {
                "name": "SPI_SLV_CMD7_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The clear bit for SPI slave CMD7 interrupt."
            },
            {
                "name": "SPI_SLV_CMD8_INT_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The clear bit for SPI slave CMD8 interrupt."
            },
            {
                "name": "SPI_SLV_CMD9_INT_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The clear bit for SPI slave CMD9 interrupt."
            },
            {
                "name": "SPI_SLV_CMDA_INT_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The clear bit for SPI slave CMDA interrupt."
            },
            {
                "name": "SPI_SLV_RD_DMA_DONE_INT_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_SLV_RD_DMA_DONE_INT interrupt."
            },
            {
                "name": "SPI_SLV_WR_DMA_DONE_INT_CLR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_SLV_WR_DMA_DONE_INT interrupt."
            },
            {
                "name": "SPI_SLV_RD_BUF_DONE_INT_CLR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_SLV_RD_BUF_DONE_INT interrupt."
            },
            {
                "name": "SPI_SLV_WR_BUF_DONE_INT_CLR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_SLV_WR_BUF_DONE_INT interrupt."
            },
            {
                "name": "SPI_TRANS_DONE_INT_CLR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_TRANS_DONE_INT interrupt."
            },
            {
                "name": "SPI_DMA_SEG_TRANS_DONE_INT_CLR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt."
            },
            {
                "name": "SPI_SEG_MAGIC_ERR_INT_CLR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_SEG_MAGIC_ERR_INT interrupt."
            },
            {
                "name": "SPI_SLV_BUF_ADDR_ERR_INT_CLR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt."
            },
            {
                "name": "SPI_SLV_CMD_ERR_INT_CLR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_SLV_CMD_ERR_INT interrupt."
            },
            {
                "name": "SPI_MST_RX_AFIFO_WFULL_ERR_INT_CLR",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt."
            },
            {
                "name": "SPI_MST_TX_AFIFO_REMPTY_ERR_INT_CLR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt."
            },
            {
                "name": "SPI_APP2_INT_CLR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_APP2_INT interrupt."
            },
            {
                "name": "SPI_APP1_INT_CLR",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_APP1_INT interrupt."
            }
        ]
    },
    "1343029308": {
        "name": "SPI_DMA_INT_RAW",
        "address": 1343029308,
        "size": 32,
        "access": "",
        "desc": "SPI interrupt raw register",
        "fields": [
            {
                "name": "SPI_DMA_INFIFO_FULL_ERR_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "1: The current data rate of DMA Rx is smaller than that of SPI, which will lose the receive data.  0: Others."
            },
            {
                "name": "SPI_DMA_OUTFIFO_EMPTY_ERR_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "1: The current data rate of DMA TX is smaller than that of SPI. SPI will stop in master mode and send out all 0 in slave mode.  0: Others."
            },
            {
                "name": "SPI_SLV_EX_QPI_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw bit for SPI slave Ex_QPI interrupt. 1: SPI slave mode Ex_QPI transmission is ended. 0: Others."
            },
            {
                "name": "SPI_SLV_EN_QPI_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw bit for SPI slave En_QPI interrupt. 1: SPI slave mode En_QPI transmission is ended. 0: Others."
            },
            {
                "name": "SPI_SLV_CMD7_INT_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The raw bit for SPI slave CMD7 interrupt. 1: SPI slave mode CMD7 transmission is ended. 0: Others."
            },
            {
                "name": "SPI_SLV_CMD8_INT_RAW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The raw bit for SPI slave CMD8 interrupt. 1: SPI slave mode CMD8 transmission is ended. 0: Others."
            },
            {
                "name": "SPI_SLV_CMD9_INT_RAW",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The raw bit for SPI slave CMD9 interrupt. 1: SPI slave mode CMD9 transmission is ended. 0: Others."
            },
            {
                "name": "SPI_SLV_CMDA_INT_RAW",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The raw bit for SPI slave CMDA interrupt. 1: SPI slave mode CMDA transmission is ended. 0: Others."
            },
            {
                "name": "SPI_SLV_RD_DMA_DONE_INT_RAW",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_SLV_RD_DMA_DONE_INT interrupt. 1: SPI slave mode Rd_DMA transmission is ended. 0: Others."
            },
            {
                "name": "SPI_SLV_WR_DMA_DONE_INT_RAW",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_SLV_WR_DMA_DONE_INT interrupt. 1: SPI slave mode Wr_DMA transmission is ended. 0: Others."
            },
            {
                "name": "SPI_SLV_RD_BUF_DONE_INT_RAW",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_SLV_RD_BUF_DONE_INT interrupt. 1: SPI slave mode Rd_BUF transmission is ended. 0: Others."
            },
            {
                "name": "SPI_SLV_WR_BUF_DONE_INT_RAW",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_SLV_WR_BUF_DONE_INT interrupt. 1: SPI slave mode Wr_BUF transmission is ended. 0: Others."
            },
            {
                "name": "SPI_TRANS_DONE_INT_RAW",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_TRANS_DONE_INT interrupt. 1: SPI master mode transmission is ended. 0: others."
            },
            {
                "name": "SPI_DMA_SEG_TRANS_DONE_INT_RAW",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt. 1:  spi master DMA full-duplex/half-duplex seg-conf-trans ends or slave half-duplex seg-trans ends. And data has been pushed to corresponding memory.  0:  seg-conf-trans or seg-trans is not ended or not occurred."
            },
            {
                "name": "SPI_SEG_MAGIC_ERR_INT_RAW",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_SEG_MAGIC_ERR_INT interrupt. 1: The magic value in CONF buffer is error in the DMA seg-conf-trans. 0: others."
            },
            {
                "name": "SPI_SLV_BUF_ADDR_ERR_INT_RAW",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt. 1: The accessing data address of the current SPI slave mode CPU controlled FD, Wr_BUF or Rd_BUF transmission is bigger than 63. 0: Others."
            },
            {
                "name": "SPI_SLV_CMD_ERR_INT_RAW",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_SLV_CMD_ERR_INT interrupt. 1: The slave command value in the current SPI slave HD mode transmission is not supported. 0: Others."
            },
            {
                "name": "SPI_MST_RX_AFIFO_WFULL_ERR_INT_RAW",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt. 1: There is a RX AFIFO write-full error when SPI inputs data in master mode. 0: Others."
            },
            {
                "name": "SPI_MST_TX_AFIFO_REMPTY_ERR_INT_RAW",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt. 1: There is a TX BUF AFIFO read-empty error when SPI outputs data in master mode. 0: Others."
            },
            {
                "name": "SPI_APP2_INT_RAW",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_APP2_INT interrupt. The value is only controlled by software."
            },
            {
                "name": "SPI_APP1_INT_RAW",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_APP1_INT interrupt. The value is only controlled by software."
            }
        ]
    },
    "1343029312": {
        "name": "SPI_DMA_INT_ST",
        "address": 1343029312,
        "size": 32,
        "access": "",
        "desc": "SPI interrupt status register",
        "fields": [
            {
                "name": "SPI_DMA_INFIFO_FULL_ERR_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The status bit for SPI_DMA_INFIFO_FULL_ERR_INT interrupt."
            },
            {
                "name": "SPI_DMA_OUTFIFO_EMPTY_ERR_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The status bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT interrupt."
            },
            {
                "name": "SPI_SLV_EX_QPI_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The status bit for SPI slave Ex_QPI interrupt."
            },
            {
                "name": "SPI_SLV_EN_QPI_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The status bit for SPI slave En_QPI interrupt."
            },
            {
                "name": "SPI_SLV_CMD7_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The status bit for SPI slave CMD7 interrupt."
            },
            {
                "name": "SPI_SLV_CMD8_INT_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The status bit for SPI slave CMD8 interrupt."
            },
            {
                "name": "SPI_SLV_CMD9_INT_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The status bit for SPI slave CMD9 interrupt."
            },
            {
                "name": "SPI_SLV_CMDA_INT_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The status bit for SPI slave CMDA interrupt."
            },
            {
                "name": "SPI_SLV_RD_DMA_DONE_INT_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The status bit for SPI_SLV_RD_DMA_DONE_INT interrupt."
            },
            {
                "name": "SPI_SLV_WR_DMA_DONE_INT_ST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The status bit for SPI_SLV_WR_DMA_DONE_INT interrupt."
            },
            {
                "name": "SPI_SLV_RD_BUF_DONE_INT_ST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The status bit for SPI_SLV_RD_BUF_DONE_INT interrupt."
            },
            {
                "name": "SPI_SLV_WR_BUF_DONE_INT_ST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The status bit for SPI_SLV_WR_BUF_DONE_INT interrupt."
            },
            {
                "name": "SPI_TRANS_DONE_INT_ST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The status bit for SPI_TRANS_DONE_INT interrupt."
            },
            {
                "name": "SPI_DMA_SEG_TRANS_DONE_INT_ST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The status bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt."
            },
            {
                "name": "SPI_SEG_MAGIC_ERR_INT_ST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "The status bit for SPI_SEG_MAGIC_ERR_INT interrupt."
            },
            {
                "name": "SPI_SLV_BUF_ADDR_ERR_INT_ST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "The status bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt."
            },
            {
                "name": "SPI_SLV_CMD_ERR_INT_ST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "The status bit for SPI_SLV_CMD_ERR_INT interrupt."
            },
            {
                "name": "SPI_MST_RX_AFIFO_WFULL_ERR_INT_ST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "The status bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt."
            },
            {
                "name": "SPI_MST_TX_AFIFO_REMPTY_ERR_INT_ST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "The status bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt."
            },
            {
                "name": "SPI_APP2_INT_ST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "The status bit for SPI_APP2_INT interrupt."
            },
            {
                "name": "SPI_APP1_INT_ST",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "The status bit for SPI_APP1_INT interrupt."
            }
        ]
    },
    "1343029316": {
        "name": "SPI_DMA_INT_SET",
        "address": 1343029316,
        "size": 32,
        "access": "",
        "desc": "SPI interrupt software set register",
        "fields": [
            {
                "name": "SPI_DMA_INFIFO_FULL_ERR_INT_SET",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The software set bit for SPI_DMA_INFIFO_FULL_ERR_INT interrupt."
            },
            {
                "name": "SPI_DMA_OUTFIFO_EMPTY_ERR_INT_SET",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The software set bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT interrupt."
            },
            {
                "name": "SPI_SLV_EX_QPI_INT_SET",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The software set bit for SPI slave Ex_QPI interrupt."
            },
            {
                "name": "SPI_SLV_EN_QPI_INT_SET",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The software set bit for SPI slave En_QPI interrupt."
            },
            {
                "name": "SPI_SLV_CMD7_INT_SET",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The software set bit for SPI slave CMD7 interrupt."
            },
            {
                "name": "SPI_SLV_CMD8_INT_SET",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The software set bit for SPI slave CMD8 interrupt."
            },
            {
                "name": "SPI_SLV_CMD9_INT_SET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The software set bit for SPI slave CMD9 interrupt."
            },
            {
                "name": "SPI_SLV_CMDA_INT_SET",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The software set bit for SPI slave CMDA interrupt."
            },
            {
                "name": "SPI_SLV_RD_DMA_DONE_INT_SET",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The software set bit for SPI_SLV_RD_DMA_DONE_INT interrupt."
            },
            {
                "name": "SPI_SLV_WR_DMA_DONE_INT_SET",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The software set bit for SPI_SLV_WR_DMA_DONE_INT interrupt."
            },
            {
                "name": "SPI_SLV_RD_BUF_DONE_INT_SET",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The software set bit for SPI_SLV_RD_BUF_DONE_INT interrupt."
            },
            {
                "name": "SPI_SLV_WR_BUF_DONE_INT_SET",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The software set bit for SPI_SLV_WR_BUF_DONE_INT interrupt."
            },
            {
                "name": "SPI_TRANS_DONE_INT_SET",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The software set bit for SPI_TRANS_DONE_INT interrupt."
            },
            {
                "name": "SPI_DMA_SEG_TRANS_DONE_INT_SET",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The software set bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt."
            },
            {
                "name": "SPI_SEG_MAGIC_ERR_INT_SET",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "The software set bit for SPI_SEG_MAGIC_ERR_INT interrupt."
            },
            {
                "name": "SPI_SLV_BUF_ADDR_ERR_INT_SET",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "The software set bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt."
            },
            {
                "name": "SPI_SLV_CMD_ERR_INT_SET",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "The software set bit for SPI_SLV_CMD_ERR_INT interrupt."
            },
            {
                "name": "SPI_MST_RX_AFIFO_WFULL_ERR_INT_SET",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "The software set bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt."
            },
            {
                "name": "SPI_MST_TX_AFIFO_REMPTY_ERR_INT_SET",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "The software set bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt."
            },
            {
                "name": "SPI_APP2_INT_SET",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "The software set bit for SPI_APP2_INT interrupt."
            },
            {
                "name": "SPI_APP1_INT_SET",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "The software set bit for SPI_APP1_INT interrupt."
            }
        ]
    },
    "1343029400": {
        "name": "SPI_W0",
        "address": 1343029400,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer0",
        "fields": [
            {
                "name": "SPI_BUF0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1343029404": {
        "name": "SPI_W1",
        "address": 1343029404,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer1",
        "fields": [
            {
                "name": "SPI_BUF1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1343029408": {
        "name": "SPI_W2",
        "address": 1343029408,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer2",
        "fields": [
            {
                "name": "SPI_BUF2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1343029412": {
        "name": "SPI_W3",
        "address": 1343029412,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer3",
        "fields": [
            {
                "name": "SPI_BUF3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1343029416": {
        "name": "SPI_W4",
        "address": 1343029416,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer4",
        "fields": [
            {
                "name": "SPI_BUF4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1343029420": {
        "name": "SPI_W5",
        "address": 1343029420,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer5",
        "fields": [
            {
                "name": "SPI_BUF5",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1343029424": {
        "name": "SPI_W6",
        "address": 1343029424,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer6",
        "fields": [
            {
                "name": "SPI_BUF6",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1343029428": {
        "name": "SPI_W7",
        "address": 1343029428,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer7",
        "fields": [
            {
                "name": "SPI_BUF7",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1343029432": {
        "name": "SPI_W8",
        "address": 1343029432,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer8",
        "fields": [
            {
                "name": "SPI_BUF8",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1343029436": {
        "name": "SPI_W9",
        "address": 1343029436,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer9",
        "fields": [
            {
                "name": "SPI_BUF9",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1343029440": {
        "name": "SPI_W10",
        "address": 1343029440,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer10",
        "fields": [
            {
                "name": "SPI_BUF10",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1343029444": {
        "name": "SPI_W11",
        "address": 1343029444,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer11",
        "fields": [
            {
                "name": "SPI_BUF11",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1343029448": {
        "name": "SPI_W12",
        "address": 1343029448,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer12",
        "fields": [
            {
                "name": "SPI_BUF12",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1343029452": {
        "name": "SPI_W13",
        "address": 1343029452,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer13",
        "fields": [
            {
                "name": "SPI_BUF13",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1343029456": {
        "name": "SPI_W14",
        "address": 1343029456,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer14",
        "fields": [
            {
                "name": "SPI_BUF14",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1343029460": {
        "name": "SPI_W15",
        "address": 1343029460,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer15",
        "fields": [
            {
                "name": "SPI_BUF15",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1343029472": {
        "name": "SPI_SLAVE",
        "address": 1343029472,
        "size": 32,
        "access": "",
        "desc": "SPI slave control register",
        "fields": [
            {
                "name": "SPI_CLK_MODE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "SPI clock mode bits. 0: SPI clock is off when CS inactive 1: SPI clock is delayed one cycle after CS inactive 2: SPI clock is delayed two cycles after CS inactive 3: SPI clock is alwasy on. Can be configured in CONF state."
            },
            {
                "name": "SPI_CLK_MODE_13",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "{CPOL, CPHA},1: support spi clk mode 1 and 3, first edge output data B[0]/B[7].  0: support spi clk mode 0 and 2, first edge output data B[1]/B[6]."
            },
            {
                "name": "SPI_RSCK_DATA_OUT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "It saves half a cycle when tsck is the same as rsck. 1: output data at rsck posedge   0: output data at tsck posedge"
            },
            {
                "name": "SPI_SLV_RDDMA_BITLEN_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "1: SPI_SLV_DATA_BITLEN stores data bit length of master-read-slave data length in DMA controlled mode(Rd_DMA). 0: others"
            },
            {
                "name": "SPI_SLV_WRDMA_BITLEN_EN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "1: SPI_SLV_DATA_BITLEN stores data bit length of master-write-to-slave data length in DMA controlled mode(Wr_DMA). 0: others"
            },
            {
                "name": "SPI_SLV_RDBUF_BITLEN_EN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "1: SPI_SLV_DATA_BITLEN stores data bit length of master-read-slave data length in CPU controlled mode(Rd_BUF). 0: others"
            },
            {
                "name": "SPI_SLV_WRBUF_BITLEN_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "1: SPI_SLV_DATA_BITLEN stores data bit length of master-write-to-slave data length in CPU controlled mode(Wr_BUF). 0: others"
            },
            {
                "name": "SPI_SLV_LAST_BYTE_STRB",
                "bitOffset": 12,
                "bitWidth": 8,
                "desc": "Represents the effective bit of the last received data byte in SPI slave FD and HD mode."
            },
            {
                "name": "SPI_DMA_SEG_MAGIC_VALUE",
                "bitOffset": 22,
                "bitWidth": 4,
                "desc": "The magic value of BM table in master DMA seg-trans."
            },
            {
                "name": "MODE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Set SPI work mode. 1: slave mode 0: master mode."
            },
            {
                "name": "SPI_SOFT_RESET",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Software reset enable, reset the spi clock line cs line and data lines. Can be configured in CONF state."
            },
            {
                "name": "SPI_USR_CONF",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "1: Enable the DMA CONF phase of current seg-trans operation, which means seg-trans will start. 0: This is not seg-trans mode."
            },
            {
                "name": "SPI_MST_FD_WAIT_DMA_TX_DATA",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "In master full-duplex mode, 1: GP-SPI will wait DMA TX data is ready before starting SPI transfer. 0: GP-SPI does not wait DMA TX data before starting SPI transfer."
            }
        ]
    },
    "1343029476": {
        "name": "SPI_SLAVE1",
        "address": 1343029476,
        "size": 32,
        "access": "",
        "desc": "SPI slave control register 1",
        "fields": [
            {
                "name": "SPI_SLV_DATA_BITLEN",
                "bitOffset": 0,
                "bitWidth": 18,
                "desc": "The transferred data bit length in SPI slave FD and HD mode."
            },
            {
                "name": "SPI_SLV_LAST_COMMAND",
                "bitOffset": 18,
                "bitWidth": 8,
                "desc": "In the slave mode it is the value of command."
            },
            {
                "name": "SPI_SLV_LAST_ADDR",
                "bitOffset": 26,
                "bitWidth": 6,
                "desc": "In the slave mode it is the value of address."
            }
        ]
    },
    "1343029480": {
        "name": "SPI_CLK_GATE",
        "address": 1343029480,
        "size": 32,
        "access": "",
        "desc": "SPI module clock and register clock control",
        "fields": [
            {
                "name": "SPI_CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to enable clk gate"
            },
            {
                "name": "SPI_MST_CLK_ACTIVE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to power on the SPI module clock."
            },
            {
                "name": "SPI_MST_CLK_SEL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "This bit is used to select SPI module clock source in master mode. 1: PLL_CLK_80M. 0: XTAL CLK."
            }
        ]
    },
    "1343029488": {
        "name": "SPI_DATE",
        "address": 1343029488,
        "size": 32,
        "access": "",
        "desc": "Version control",
        "fields": [
            {
                "name": "SPI_DATE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "SPI register version."
            }
        ]
    },
    "1343033344": {
        "name": "SPI_CMD",
        "address": 1343033344,
        "size": 32,
        "access": "",
        "desc": "Command control register",
        "fields": [
            {
                "name": "SPI_UPDATE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Set this bit to synchronize SPI registers from APB clock domain into SPI module clock domain, which is only used in SPI master mode."
            },
            {
                "name": "SPI_USR",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "User define command enable.  An operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable. Can not be changed by CONF_buf."
            }
        ]
    },
    "1343033348": {
        "name": "SPI_ADDR",
        "address": 1343033348,
        "size": 32,
        "access": "",
        "desc": "Address value register",
        "fields": [
            {
                "name": "SPI_USR_ADDR_VALUE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Address to slave. Can be configured in CONF state."
            }
        ]
    },
    "1343033352": {
        "name": "SPI_CTRL",
        "address": 1343033352,
        "size": 32,
        "access": "",
        "desc": "SPI control register",
        "fields": [
            {
                "name": "SPI_DUMMY_OUT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "0: In the dummy phase, the FSPI bus signals are not output. 1: In the dummy phase, the FSPI bus signals are output. Can be configured in CONF state."
            },
            {
                "name": "SPI_FADDR_DUAL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Apply 2 signals during addr phase 1:enable 0: disable. Can be configured in CONF state."
            },
            {
                "name": "SPI_FADDR_QUAD",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Apply 4 signals during addr phase 1:enable 0: disable. Can be configured in CONF state."
            },
            {
                "name": "SPI_FCMD_DUAL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Apply 2 signals during command phase 1:enable 0: disable. Can be configured in CONF state."
            },
            {
                "name": "SPI_FCMD_QUAD",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Apply 4 signals during command phase 1:enable 0: disable. Can be configured in CONF state."
            },
            {
                "name": "SPI_FREAD_DUAL",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "In the read operations, read-data phase apply 2 signals. 1: enable 0: disable. Can be configured in CONF state."
            },
            {
                "name": "SPI_FREAD_QUAD",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "In the read operations read-data phase apply 4 signals. 1: enable 0: disable.  Can be configured in CONF state."
            },
            {
                "name": "SPI_Q_POL",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "The bit is used to set MISO line polarity, 1: high 0, low. Can be configured in CONF state."
            },
            {
                "name": "SPI_D_POL",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "The bit is used to set MOSI line polarity, 1: high 0, low. Can be configured in CONF state."
            },
            {
                "name": "SPI_HOLD_POL",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "SPI_HOLD output value when SPI is idle. 1: output high, 0: output low. Can be configured in CONF state."
            },
            {
                "name": "SPI_WP_POL",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Write protect signal output when SPI is idle.  1: output high, 0: output low.  Can be configured in CONF state."
            },
            {
                "name": "SPI_RD_BIT_ORDER",
                "bitOffset": 23,
                "bitWidth": 2,
                "desc": "In read-data (MISO) phase 1: LSB first 0: MSB first. Can be configured in CONF state."
            },
            {
                "name": "SPI_WR_BIT_ORDER",
                "bitOffset": 25,
                "bitWidth": 2,
                "desc": "In command address write-data (MOSI) phases 1: LSB firs 0: MSB first. Can be configured in CONF state."
            }
        ]
    },
    "1343033356": {
        "name": "SPI_CLOCK",
        "address": 1343033356,
        "size": 32,
        "access": "",
        "desc": "SPI clock control register",
        "fields": [
            {
                "name": "SPI_CLKCNT_L",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "In the master mode it must be equal to spi_clkcnt_N. In the slave mode it must be 0. Can be configured in CONF state."
            },
            {
                "name": "SPI_CLKCNT_H",
                "bitOffset": 6,
                "bitWidth": 6,
                "desc": "In the master mode it must be floor((spi_clkcnt_N+1)/2-1). In the slave mode it must be 0. Can be configured in CONF state."
            },
            {
                "name": "SPI_CLKCNT_N",
                "bitOffset": 12,
                "bitWidth": 6,
                "desc": "In the master mode it is the divider of spi_clk. So spi_clk frequency is system/(spi_clkdiv_pre+1)/(spi_clkcnt_N+1). Can be configured in CONF state."
            },
            {
                "name": "SPI_CLKDIV_PRE",
                "bitOffset": 18,
                "bitWidth": 4,
                "desc": "In the master mode it is pre-divider of spi_clk.  Can be configured in CONF state."
            },
            {
                "name": "SPI_CLK_EQU_SYSCLK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "In the master mode 1: spi_clk is eqaul to system 0: spi_clk is divided from system clock. Can be configured in CONF state."
            }
        ]
    },
    "1343033360": {
        "name": "SPI_USER",
        "address": 1343033360,
        "size": 32,
        "access": "",
        "desc": "SPI USER control register",
        "fields": [
            {
                "name": "SPI_DOUTDIN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set the bit to enable full duplex communication. 1: enable 0: disable. Can be configured in CONF state."
            },
            {
                "name": "SPI_QPI_MODE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Both for master mode and slave mode. 1: spi controller is in QPI mode. 0: others. Can be configured in CONF state."
            },
            {
                "name": "SPI_TSCK_I_EDGE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "In the slave mode, this bit can be used to change the polarity of tsck. 0: tsck = spi_ck_i. 1:tsck = !spi_ck_i."
            },
            {
                "name": "SPI_CS_HOLD",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "spi cs keep low when spi is in  done  phase. 1: enable 0: disable. Can be configured in CONF state."
            },
            {
                "name": "SPI_CS_SETUP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "spi cs is enable when spi is in  prepare  phase. 1: enable 0: disable. Can be configured in CONF state."
            },
            {
                "name": "SPI_RSCK_I_EDGE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "In the slave mode, this bit can be used to change the polarity of rsck. 0: rsck = !spi_ck_i. 1:rsck = spi_ck_i."
            },
            {
                "name": "SPI_CK_OUT_EDGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "the bit combined with spi_mosi_delay_mode bits to set mosi signal delay mode. Can be configured in CONF state."
            },
            {
                "name": "SPI_FWRITE_DUAL",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "In the write operations read-data phase apply 2 signals. Can be configured in CONF state."
            },
            {
                "name": "SPI_FWRITE_QUAD",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "In the write operations read-data phase apply 4 signals. Can be configured in CONF state."
            },
            {
                "name": "SPI_SIO",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Set the bit to enable 3-line half duplex communication mosi and miso signals share the same pin. 1: enable 0: disable. Can be configured in CONF state."
            },
            {
                "name": "SPI_USR_MISO_HIGHPART",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "read-data phase only access to high-part of the buffer spi_w8~spi_w15. 1: enable 0: disable. Can be configured in CONF state."
            },
            {
                "name": "SPI_USR_MOSI_HIGHPART",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "write-data phase only access to high-part of the buffer spi_w8~spi_w15. 1: enable 0: disable.  Can be configured in CONF state."
            },
            {
                "name": "SPI_USR_DUMMY_IDLE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "spi clock is disable in dummy phase when the bit is enable. Can be configured in CONF state."
            },
            {
                "name": "SPI_USR_MOSI",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "This bit enable the write-data phase of an operation. Can be configured in CONF state."
            },
            {
                "name": "SPI_USR_MISO",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "This bit enable the read-data phase of an operation. Can be configured in CONF state."
            },
            {
                "name": "SPI_USR_DUMMY",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "This bit enable the dummy phase of an operation. Can be configured in CONF state."
            },
            {
                "name": "SPI_USR_ADDR",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "This bit enable the address phase of an operation. Can be configured in CONF state."
            },
            {
                "name": "SPI_USR_COMMAND",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "This bit enable the command phase of an operation. Can be configured in CONF state."
            }
        ]
    },
    "1343033364": {
        "name": "SPI_USER1",
        "address": 1343033364,
        "size": 32,
        "access": "",
        "desc": "SPI USER control register 1",
        "fields": [
            {
                "name": "SPI_USR_DUMMY_CYCLELEN",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "The length in spi_clk cycles of dummy phase. The register value shall be (cycle_num-1). Can be configured in CONF state."
            },
            {
                "name": "SPI_MST_WFULL_ERR_END_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "1: SPI transfer is ended when SPI RX AFIFO wfull error is valid in GP-SPI master FD/HD-mode. 0: SPI transfer is not ended when SPI RX AFIFO wfull error is valid in GP-SPI master FD/HD-mode."
            },
            {
                "name": "SPI_CS_SETUP_TIME",
                "bitOffset": 17,
                "bitWidth": 5,
                "desc": "(cycles+1) of prepare phase by spi clock this bits are combined with spi_cs_setup bit. Can be configured in CONF state."
            },
            {
                "name": "SPI_CS_HOLD_TIME",
                "bitOffset": 22,
                "bitWidth": 5,
                "desc": "delay cycles of cs pin by spi clock this bits are combined with spi_cs_hold bit. Can be configured in CONF state."
            },
            {
                "name": "SPI_USR_ADDR_BITLEN",
                "bitOffset": 27,
                "bitWidth": 5,
                "desc": "The length in bits of address phase. The register value shall be (bit_num-1). Can be configured in CONF state."
            }
        ]
    },
    "1343033368": {
        "name": "SPI_USER2",
        "address": 1343033368,
        "size": 32,
        "access": "",
        "desc": "SPI USER control register 2",
        "fields": [
            {
                "name": "SPI_USR_COMMAND_VALUE",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "The value of  command. Can be configured in CONF state."
            },
            {
                "name": "SPI_MST_REMPTY_ERR_END_EN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "1: SPI transfer is ended when SPI TX AFIFO read empty error is valid in GP-SPI master FD/HD-mode. 0: SPI transfer is not ended when SPI TX AFIFO read empty error is valid in GP-SPI master FD/HD-mode."
            },
            {
                "name": "SPI_USR_COMMAND_BITLEN",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "The length in bits of command phase. The register value shall be (bit_num-1). Can be configured in CONF state."
            }
        ]
    },
    "1343033372": {
        "name": "SPI_MS_DLEN",
        "address": 1343033372,
        "size": 32,
        "access": "",
        "desc": "SPI data bit length control register",
        "fields": [
            {
                "name": "SPI_MS_DATA_BITLEN",
                "bitOffset": 0,
                "bitWidth": 18,
                "desc": "The value of these bits is the configured SPI transmission data bit length in master mode DMA controlled transfer or CPU controlled transfer. The value is also the configured bit length in slave mode DMA RX controlled transfer. The register value shall be (bit_num-1). Can be configured in CONF state."
            }
        ]
    },
    "1343033376": {
        "name": "SPI_MISC",
        "address": 1343033376,
        "size": 32,
        "access": "",
        "desc": "SPI misc register",
        "fields": [
            {
                "name": "SPI_CS0_DIS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SPI CS0 pin enable, 1: disable CS0, 0: spi_cs0 signal is from/to CS0 pin. Can be configured in CONF state."
            },
            {
                "name": "SPI_CS1_DIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SPI CS1 pin enable, 1: disable CS1, 0: spi_cs1 signal is from/to CS1 pin. Can be configured in CONF state."
            },
            {
                "name": "SPI_CS2_DIS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "SPI CS2 pin enable, 1: disable CS2, 0: spi_cs2 signal is from/to CS2 pin. Can be configured in CONF state."
            },
            {
                "name": "SPI_CK_DIS",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "1: spi clk out disable,  0: spi clk out enable. Can be configured in CONF state."
            },
            {
                "name": "SPI_MASTER_CS_POL",
                "bitOffset": 7,
                "bitWidth": 3,
                "desc": "In the master mode the bits are the polarity of spi cs line, the value is equivalent to spi_cs ^ spi_master_cs_pol. Can be configured in CONF state."
            },
            {
                "name": "SPI_SLAVE_CS_POL",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "spi slave input cs polarity select. 1: inv  0: not change. Can be configured in CONF state."
            },
            {
                "name": "SPI_CK_IDLE_EDGE",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "1: spi clk line is high when idle     0: spi clk line is low when idle. Can be configured in CONF state."
            },
            {
                "name": "SPI_CS_KEEP_ACTIVE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "spi cs line keep low when the bit is set. Can be configured in CONF state."
            },
            {
                "name": "SPI_QUAD_DIN_PIN_SWAP",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "1:  spi quad input swap enable  0:  spi quad input swap disable. Can be configured in CONF state."
            }
        ]
    },
    "1343033380": {
        "name": "SPI_DIN_MODE",
        "address": 1343033380,
        "size": 32,
        "access": "",
        "desc": "SPI input delay mode configuration",
        "fields": [
            {
                "name": "SPI_DIN0_MODE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
            },
            {
                "name": "SPI_DIN1_MODE",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
            },
            {
                "name": "SPI_DIN2_MODE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
            },
            {
                "name": "SPI_DIN3_MODE",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
            },
            {
                "name": "SPI_TIMING_HCLK_ACTIVE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "1:enable hclk in SPI input timing module.  0: disable it. Can be configured in CONF state."
            }
        ]
    },
    "1343033384": {
        "name": "SPI_DIN_NUM",
        "address": 1343033384,
        "size": 32,
        "access": "",
        "desc": "SPI input delay number configuration",
        "fields": [
            {
                "name": "SPI_DIN0_NUM",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
            },
            {
                "name": "SPI_DIN1_NUM",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
            },
            {
                "name": "SPI_DIN2_NUM",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
            },
            {
                "name": "SPI_DIN3_NUM",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
            }
        ]
    },
    "1343033388": {
        "name": "SPI_DOUT_MODE",
        "address": 1343033388,
        "size": 32,
        "access": "",
        "desc": "SPI output delay mode configuration",
        "fields": [
            {
                "name": "SPI_DOUT0_MODE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The output signal 0 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
            },
            {
                "name": "SPI_DOUT1_MODE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The output signal 1 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
            },
            {
                "name": "SPI_DOUT2_MODE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The output signal 2 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
            },
            {
                "name": "SPI_DOUT3_MODE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The output signal 3 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
            }
        ]
    },
    "1343033392": {
        "name": "SPI_DMA_CONF",
        "address": 1343033392,
        "size": 32,
        "access": "",
        "desc": "SPI DMA control register",
        "fields": [
            {
                "name": "SPI_DMA_OUTFIFO_EMPTY",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Records the status of DMA TX FIFO. 1: DMA TX FIFO is not ready for sending data. 0: DMA TX FIFO is ready for sending data."
            },
            {
                "name": "SPI_DMA_INFIFO_FULL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Records the status of DMA RX FIFO. 1: DMA RX FIFO is not ready for receiving data. 0: DMA RX FIFO is ready for receiving data."
            },
            {
                "name": "SPI_DMA_SLV_SEG_TRANS_EN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Enable dma segment transfer in spi dma half slave mode. 1: enable. 0: disable."
            },
            {
                "name": "SPI_SLV_RX_SEG_TRANS_CLR_EN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "1: spi_dma_infifo_full_vld is cleared by spi slave cmd 5. 0: spi_dma_infifo_full_vld is cleared by spi_trans_done."
            },
            {
                "name": "SPI_SLV_TX_SEG_TRANS_CLR_EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "1: spi_dma_outfifo_empty_vld is cleared by spi slave cmd 6. 0: spi_dma_outfifo_empty_vld is cleared by spi_trans_done."
            },
            {
                "name": "SPI_RX_EOF_EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "1: spi_dma_inlink_eof is set when the number of dma pushed data bytes is equal to the value of spi_slv/mst_dma_rd_bytelen[19:0] in spi dma transition.  0: spi_dma_inlink_eof is set by spi_trans_done in non-seg-trans or spi_dma_seg_trans_done in seg-trans."
            },
            {
                "name": "SPI_DMA_RX_ENA",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Set this bit to enable SPI DMA controlled receive data mode."
            },
            {
                "name": "SPI_DMA_TX_ENA",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Set this bit to enable SPI DMA controlled send data mode."
            },
            {
                "name": "SPI_RX_AFIFO_RST",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Set this bit to reset RX AFIFO, which is used to receive data in SPI master and slave mode transfer."
            },
            {
                "name": "SPI_BUF_AFIFO_RST",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Set this bit to reset BUF TX AFIFO, which is used send data out in SPI slave CPU controlled mode transfer and master mode transfer."
            },
            {
                "name": "SPI_DMA_AFIFO_RST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Set this bit to reset DMA TX AFIFO, which is used to send data out in SPI slave DMA controlled mode transfer."
            }
        ]
    },
    "1343033396": {
        "name": "SPI_DMA_INT_ENA",
        "address": 1343033396,
        "size": 32,
        "access": "",
        "desc": "SPI interrupt enable register",
        "fields": [
            {
                "name": "SPI_DMA_INFIFO_FULL_ERR_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_DMA_INFIFO_FULL_ERR_INT interrupt."
            },
            {
                "name": "SPI_DMA_OUTFIFO_EMPTY_ERR_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT interrupt."
            },
            {
                "name": "SPI_SLV_EX_QPI_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The enable bit for SPI slave Ex_QPI interrupt."
            },
            {
                "name": "SPI_SLV_EN_QPI_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The enable bit for SPI slave En_QPI interrupt."
            },
            {
                "name": "SPI_SLV_CMD7_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The enable bit for SPI slave CMD7 interrupt."
            },
            {
                "name": "SPI_SLV_CMD8_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The enable bit for SPI slave CMD8 interrupt."
            },
            {
                "name": "SPI_SLV_CMD9_INT_ENA",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The enable bit for SPI slave CMD9 interrupt."
            },
            {
                "name": "SPI_SLV_CMDA_INT_ENA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The enable bit for SPI slave CMDA interrupt."
            },
            {
                "name": "SPI_SLV_RD_DMA_DONE_INT_ENA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_SLV_RD_DMA_DONE_INT interrupt."
            },
            {
                "name": "SPI_SLV_WR_DMA_DONE_INT_ENA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_SLV_WR_DMA_DONE_INT interrupt."
            },
            {
                "name": "SPI_SLV_RD_BUF_DONE_INT_ENA",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_SLV_RD_BUF_DONE_INT interrupt."
            },
            {
                "name": "SPI_SLV_WR_BUF_DONE_INT_ENA",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_SLV_WR_BUF_DONE_INT interrupt."
            },
            {
                "name": "SPI_TRANS_DONE_INT_ENA",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_TRANS_DONE_INT interrupt."
            },
            {
                "name": "SPI_DMA_SEG_TRANS_DONE_INT_ENA",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt."
            },
            {
                "name": "SPI_SLV_BUF_ADDR_ERR_INT_ENA",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt."
            },
            {
                "name": "SPI_SLV_CMD_ERR_INT_ENA",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_SLV_CMD_ERR_INT interrupt."
            },
            {
                "name": "SPI_MST_RX_AFIFO_WFULL_ERR_INT_ENA",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt."
            },
            {
                "name": "SPI_MST_TX_AFIFO_REMPTY_ERR_INT_ENA",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt."
            },
            {
                "name": "SPI_APP2_INT_ENA",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_APP2_INT interrupt."
            },
            {
                "name": "SPI_APP1_INT_ENA",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_APP1_INT interrupt."
            }
        ]
    },
    "1343033400": {
        "name": "SPI_DMA_INT_CLR",
        "address": 1343033400,
        "size": 32,
        "access": "",
        "desc": "SPI interrupt clear register",
        "fields": [
            {
                "name": "SPI_DMA_INFIFO_FULL_ERR_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_DMA_INFIFO_FULL_ERR_INT interrupt."
            },
            {
                "name": "SPI_DMA_OUTFIFO_EMPTY_ERR_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT interrupt."
            },
            {
                "name": "SPI_SLV_EX_QPI_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The clear bit for SPI slave Ex_QPI interrupt."
            },
            {
                "name": "SPI_SLV_EN_QPI_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The clear bit for SPI slave En_QPI interrupt."
            },
            {
                "name": "SPI_SLV_CMD7_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The clear bit for SPI slave CMD7 interrupt."
            },
            {
                "name": "SPI_SLV_CMD8_INT_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The clear bit for SPI slave CMD8 interrupt."
            },
            {
                "name": "SPI_SLV_CMD9_INT_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The clear bit for SPI slave CMD9 interrupt."
            },
            {
                "name": "SPI_SLV_CMDA_INT_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The clear bit for SPI slave CMDA interrupt."
            },
            {
                "name": "SPI_SLV_RD_DMA_DONE_INT_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_SLV_RD_DMA_DONE_INT interrupt."
            },
            {
                "name": "SPI_SLV_WR_DMA_DONE_INT_CLR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_SLV_WR_DMA_DONE_INT interrupt."
            },
            {
                "name": "SPI_SLV_RD_BUF_DONE_INT_CLR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_SLV_RD_BUF_DONE_INT interrupt."
            },
            {
                "name": "SPI_SLV_WR_BUF_DONE_INT_CLR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_SLV_WR_BUF_DONE_INT interrupt."
            },
            {
                "name": "SPI_TRANS_DONE_INT_CLR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_TRANS_DONE_INT interrupt."
            },
            {
                "name": "SPI_DMA_SEG_TRANS_DONE_INT_CLR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt."
            },
            {
                "name": "SPI_SLV_BUF_ADDR_ERR_INT_CLR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt."
            },
            {
                "name": "SPI_SLV_CMD_ERR_INT_CLR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_SLV_CMD_ERR_INT interrupt."
            },
            {
                "name": "SPI_MST_RX_AFIFO_WFULL_ERR_INT_CLR",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt."
            },
            {
                "name": "SPI_MST_TX_AFIFO_REMPTY_ERR_INT_CLR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt."
            },
            {
                "name": "SPI_APP2_INT_CLR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_APP2_INT interrupt."
            },
            {
                "name": "SPI_APP1_INT_CLR",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_APP1_INT interrupt."
            }
        ]
    },
    "1343033404": {
        "name": "SPI_DMA_INT_RAW",
        "address": 1343033404,
        "size": 32,
        "access": "",
        "desc": "SPI interrupt raw register",
        "fields": [
            {
                "name": "SPI_DMA_INFIFO_FULL_ERR_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "1: The current data rate of DMA Rx is smaller than that of SPI, which will lose the receive data.  0: Others."
            },
            {
                "name": "SPI_DMA_OUTFIFO_EMPTY_ERR_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "1: The current data rate of DMA TX is smaller than that of SPI. SPI will stop in master mode and send out all 0 in slave mode.  0: Others."
            },
            {
                "name": "SPI_SLV_EX_QPI_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw bit for SPI slave Ex_QPI interrupt. 1: SPI slave mode Ex_QPI transmission is ended. 0: Others."
            },
            {
                "name": "SPI_SLV_EN_QPI_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw bit for SPI slave En_QPI interrupt. 1: SPI slave mode En_QPI transmission is ended. 0: Others."
            },
            {
                "name": "SPI_SLV_CMD7_INT_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The raw bit for SPI slave CMD7 interrupt. 1: SPI slave mode CMD7 transmission is ended. 0: Others."
            },
            {
                "name": "SPI_SLV_CMD8_INT_RAW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The raw bit for SPI slave CMD8 interrupt. 1: SPI slave mode CMD8 transmission is ended. 0: Others."
            },
            {
                "name": "SPI_SLV_CMD9_INT_RAW",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The raw bit for SPI slave CMD9 interrupt. 1: SPI slave mode CMD9 transmission is ended. 0: Others."
            },
            {
                "name": "SPI_SLV_CMDA_INT_RAW",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The raw bit for SPI slave CMDA interrupt. 1: SPI slave mode CMDA transmission is ended. 0: Others."
            },
            {
                "name": "SPI_SLV_RD_DMA_DONE_INT_RAW",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_SLV_RD_DMA_DONE_INT interrupt. 1: SPI slave mode Rd_DMA transmission is ended. 0: Others."
            },
            {
                "name": "SPI_SLV_WR_DMA_DONE_INT_RAW",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_SLV_WR_DMA_DONE_INT interrupt. 1: SPI slave mode Wr_DMA transmission is ended. 0: Others."
            },
            {
                "name": "SPI_SLV_RD_BUF_DONE_INT_RAW",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_SLV_RD_BUF_DONE_INT interrupt. 1: SPI slave mode Rd_BUF transmission is ended. 0: Others."
            },
            {
                "name": "SPI_SLV_WR_BUF_DONE_INT_RAW",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_SLV_WR_BUF_DONE_INT interrupt. 1: SPI slave mode Wr_BUF transmission is ended. 0: Others."
            },
            {
                "name": "SPI_TRANS_DONE_INT_RAW",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_TRANS_DONE_INT interrupt. 1: SPI master mode transmission is ended. 0: others."
            },
            {
                "name": "SPI_DMA_SEG_TRANS_DONE_INT_RAW",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt. 1:  spi master DMA full-duplex/half-duplex seg-conf-trans ends or slave half-duplex seg-trans ends. And data has been pushed to corresponding memory.  0:  seg-conf-trans or seg-trans is not ended or not occurred."
            },
            {
                "name": "SPI_SLV_BUF_ADDR_ERR_INT_RAW",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt. 1: The accessing data address of the current SPI slave mode CPU controlled FD, Wr_BUF or Rd_BUF transmission is bigger than 63. 0: Others."
            },
            {
                "name": "SPI_SLV_CMD_ERR_INT_RAW",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_SLV_CMD_ERR_INT interrupt. 1: The slave command value in the current SPI slave HD mode transmission is not supported. 0: Others."
            },
            {
                "name": "SPI_MST_RX_AFIFO_WFULL_ERR_INT_RAW",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt. 1: There is a RX AFIFO write-full error when SPI inputs data in master mode. 0: Others."
            },
            {
                "name": "SPI_MST_TX_AFIFO_REMPTY_ERR_INT_RAW",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt. 1: There is a TX BUF AFIFO read-empty error when SPI outputs data in master mode. 0: Others."
            },
            {
                "name": "SPI_APP2_INT_RAW",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_APP2_INT interrupt. The value is only controlled by software."
            },
            {
                "name": "SPI_APP1_INT_RAW",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_APP1_INT interrupt. The value is only controlled by software."
            }
        ]
    },
    "1343033408": {
        "name": "SPI_DMA_INT_ST",
        "address": 1343033408,
        "size": 32,
        "access": "",
        "desc": "SPI interrupt status register",
        "fields": [
            {
                "name": "SPI_DMA_INFIFO_FULL_ERR_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The status bit for SPI_DMA_INFIFO_FULL_ERR_INT interrupt."
            },
            {
                "name": "SPI_DMA_OUTFIFO_EMPTY_ERR_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The status bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT interrupt."
            },
            {
                "name": "SPI_SLV_EX_QPI_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The status bit for SPI slave Ex_QPI interrupt."
            },
            {
                "name": "SPI_SLV_EN_QPI_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The status bit for SPI slave En_QPI interrupt."
            },
            {
                "name": "SPI_SLV_CMD7_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The status bit for SPI slave CMD7 interrupt."
            },
            {
                "name": "SPI_SLV_CMD8_INT_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The status bit for SPI slave CMD8 interrupt."
            },
            {
                "name": "SPI_SLV_CMD9_INT_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The status bit for SPI slave CMD9 interrupt."
            },
            {
                "name": "SPI_SLV_CMDA_INT_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The status bit for SPI slave CMDA interrupt."
            },
            {
                "name": "SPI_SLV_RD_DMA_DONE_INT_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The status bit for SPI_SLV_RD_DMA_DONE_INT interrupt."
            },
            {
                "name": "SPI_SLV_WR_DMA_DONE_INT_ST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The status bit for SPI_SLV_WR_DMA_DONE_INT interrupt."
            },
            {
                "name": "SPI_SLV_RD_BUF_DONE_INT_ST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The status bit for SPI_SLV_RD_BUF_DONE_INT interrupt."
            },
            {
                "name": "SPI_SLV_WR_BUF_DONE_INT_ST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The status bit for SPI_SLV_WR_BUF_DONE_INT interrupt."
            },
            {
                "name": "SPI_TRANS_DONE_INT_ST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The status bit for SPI_TRANS_DONE_INT interrupt."
            },
            {
                "name": "SPI_DMA_SEG_TRANS_DONE_INT_ST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The status bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt."
            },
            {
                "name": "SPI_SLV_BUF_ADDR_ERR_INT_ST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "The status bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt."
            },
            {
                "name": "SPI_SLV_CMD_ERR_INT_ST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "The status bit for SPI_SLV_CMD_ERR_INT interrupt."
            },
            {
                "name": "SPI_MST_RX_AFIFO_WFULL_ERR_INT_ST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "The status bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt."
            },
            {
                "name": "SPI_MST_TX_AFIFO_REMPTY_ERR_INT_ST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "The status bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt."
            },
            {
                "name": "SPI_APP2_INT_ST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "The status bit for SPI_APP2_INT interrupt."
            },
            {
                "name": "SPI_APP1_INT_ST",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "The status bit for SPI_APP1_INT interrupt."
            }
        ]
    },
    "1343033412": {
        "name": "SPI_DMA_INT_SET",
        "address": 1343033412,
        "size": 32,
        "access": "",
        "desc": "SPI interrupt software set register",
        "fields": [
            {
                "name": "SPI_DMA_INFIFO_FULL_ERR_INT_SET",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The software set bit for SPI_DMA_INFIFO_FULL_ERR_INT interrupt."
            },
            {
                "name": "SPI_DMA_OUTFIFO_EMPTY_ERR_INT_SET",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The software set bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT interrupt."
            },
            {
                "name": "SPI_SLV_EX_QPI_INT_SET",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The software set bit for SPI slave Ex_QPI interrupt."
            },
            {
                "name": "SPI_SLV_EN_QPI_INT_SET",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The software set bit for SPI slave En_QPI interrupt."
            },
            {
                "name": "SPI_SLV_CMD7_INT_SET",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The software set bit for SPI slave CMD7 interrupt."
            },
            {
                "name": "SPI_SLV_CMD8_INT_SET",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The software set bit for SPI slave CMD8 interrupt."
            },
            {
                "name": "SPI_SLV_CMD9_INT_SET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The software set bit for SPI slave CMD9 interrupt."
            },
            {
                "name": "SPI_SLV_CMDA_INT_SET",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The software set bit for SPI slave CMDA interrupt."
            },
            {
                "name": "SPI_SLV_RD_DMA_DONE_INT_SET",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The software set bit for SPI_SLV_RD_DMA_DONE_INT interrupt."
            },
            {
                "name": "SPI_SLV_WR_DMA_DONE_INT_SET",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The software set bit for SPI_SLV_WR_DMA_DONE_INT interrupt."
            },
            {
                "name": "SPI_SLV_RD_BUF_DONE_INT_SET",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The software set bit for SPI_SLV_RD_BUF_DONE_INT interrupt."
            },
            {
                "name": "SPI_SLV_WR_BUF_DONE_INT_SET",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The software set bit for SPI_SLV_WR_BUF_DONE_INT interrupt."
            },
            {
                "name": "SPI_TRANS_DONE_INT_SET",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The software set bit for SPI_TRANS_DONE_INT interrupt."
            },
            {
                "name": "SPI_DMA_SEG_TRANS_DONE_INT_SET",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The software set bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt."
            },
            {
                "name": "SPI_SLV_BUF_ADDR_ERR_INT_SET",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "The software set bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt."
            },
            {
                "name": "SPI_SLV_CMD_ERR_INT_SET",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "The software set bit for SPI_SLV_CMD_ERR_INT interrupt."
            },
            {
                "name": "SPI_MST_RX_AFIFO_WFULL_ERR_INT_SET",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "The software set bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt."
            },
            {
                "name": "SPI_MST_TX_AFIFO_REMPTY_ERR_INT_SET",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "The software set bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt."
            },
            {
                "name": "SPI_APP2_INT_SET",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "The software set bit for SPI_APP2_INT interrupt."
            },
            {
                "name": "SPI_APP1_INT_SET",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "The software set bit for SPI_APP1_INT interrupt."
            }
        ]
    },
    "1343033496": {
        "name": "SPI_W0",
        "address": 1343033496,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer0",
        "fields": [
            {
                "name": "SPI_BUF0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1343033500": {
        "name": "SPI_W1",
        "address": 1343033500,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer1",
        "fields": [
            {
                "name": "SPI_BUF1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1343033504": {
        "name": "SPI_W2",
        "address": 1343033504,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer2",
        "fields": [
            {
                "name": "SPI_BUF2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1343033508": {
        "name": "SPI_W3",
        "address": 1343033508,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer3",
        "fields": [
            {
                "name": "SPI_BUF3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1343033512": {
        "name": "SPI_W4",
        "address": 1343033512,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer4",
        "fields": [
            {
                "name": "SPI_BUF4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1343033516": {
        "name": "SPI_W5",
        "address": 1343033516,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer5",
        "fields": [
            {
                "name": "SPI_BUF5",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1343033520": {
        "name": "SPI_W6",
        "address": 1343033520,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer6",
        "fields": [
            {
                "name": "SPI_BUF6",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1343033524": {
        "name": "SPI_W7",
        "address": 1343033524,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer7",
        "fields": [
            {
                "name": "SPI_BUF7",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1343033528": {
        "name": "SPI_W8",
        "address": 1343033528,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer8",
        "fields": [
            {
                "name": "SPI_BUF8",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1343033532": {
        "name": "SPI_W9",
        "address": 1343033532,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer9",
        "fields": [
            {
                "name": "SPI_BUF9",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1343033536": {
        "name": "SPI_W10",
        "address": 1343033536,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer10",
        "fields": [
            {
                "name": "SPI_BUF10",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1343033540": {
        "name": "SPI_W11",
        "address": 1343033540,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer11",
        "fields": [
            {
                "name": "SPI_BUF11",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1343033544": {
        "name": "SPI_W12",
        "address": 1343033544,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer12",
        "fields": [
            {
                "name": "SPI_BUF12",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1343033548": {
        "name": "SPI_W13",
        "address": 1343033548,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer13",
        "fields": [
            {
                "name": "SPI_BUF13",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1343033552": {
        "name": "SPI_W14",
        "address": 1343033552,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer14",
        "fields": [
            {
                "name": "SPI_BUF14",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1343033556": {
        "name": "SPI_W15",
        "address": 1343033556,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer15",
        "fields": [
            {
                "name": "SPI_BUF15",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1343033568": {
        "name": "SPI_SLAVE",
        "address": 1343033568,
        "size": 32,
        "access": "",
        "desc": "SPI slave control register",
        "fields": [
            {
                "name": "SPI_CLK_MODE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "SPI clock mode bits. 0: SPI clock is off when CS inactive 1: SPI clock is delayed one cycle after CS inactive 2: SPI clock is delayed two cycles after CS inactive 3: SPI clock is alwasy on. Can be configured in CONF state."
            },
            {
                "name": "SPI_CLK_MODE_13",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "{CPOL, CPHA},1: support spi clk mode 1 and 3, first edge output data B[0]/B[7].  0: support spi clk mode 0 and 2, first edge output data B[1]/B[6]."
            },
            {
                "name": "SPI_RSCK_DATA_OUT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "It saves half a cycle when tsck is the same as rsck. 1: output data at rsck posedge   0: output data at tsck posedge"
            },
            {
                "name": "SPI_SLV_RDDMA_BITLEN_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "1: SPI_SLV_DATA_BITLEN stores data bit length of master-read-slave data length in DMA controlled mode(Rd_DMA). 0: others"
            },
            {
                "name": "SPI_SLV_WRDMA_BITLEN_EN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "1: SPI_SLV_DATA_BITLEN stores data bit length of master-write-to-slave data length in DMA controlled mode(Wr_DMA). 0: others"
            },
            {
                "name": "SPI_SLV_RDBUF_BITLEN_EN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "1: SPI_SLV_DATA_BITLEN stores data bit length of master-read-slave data length in CPU controlled mode(Rd_BUF). 0: others"
            },
            {
                "name": "SPI_SLV_WRBUF_BITLEN_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "1: SPI_SLV_DATA_BITLEN stores data bit length of master-write-to-slave data length in CPU controlled mode(Wr_BUF). 0: others"
            },
            {
                "name": "SPI_SLV_LAST_BYTE_STRB",
                "bitOffset": 12,
                "bitWidth": 8,
                "desc": "Represents the effective bit of the last received data byte in SPI slave FD and HD mode."
            },
            {
                "name": "MODE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Set SPI work mode. 1: slave mode 0: master mode."
            },
            {
                "name": "SPI_SOFT_RESET",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Software reset enable, reset the spi clock line cs line and data lines. Can be configured in CONF state."
            },
            {
                "name": "SPI_MST_FD_WAIT_DMA_TX_DATA",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "In master full-duplex mode, 1: GP-SPI will wait DMA TX data is ready before starting SPI transfer. 0: GP-SPI does not wait DMA TX data before starting SPI transfer."
            }
        ]
    },
    "1343033572": {
        "name": "SPI_SLAVE1",
        "address": 1343033572,
        "size": 32,
        "access": "",
        "desc": "SPI slave control register 1",
        "fields": [
            {
                "name": "SPI_SLV_DATA_BITLEN",
                "bitOffset": 0,
                "bitWidth": 18,
                "desc": "The transferred data bit length in SPI slave FD and HD mode."
            },
            {
                "name": "SPI_SLV_LAST_COMMAND",
                "bitOffset": 18,
                "bitWidth": 8,
                "desc": "In the slave mode it is the value of command."
            },
            {
                "name": "SPI_SLV_LAST_ADDR",
                "bitOffset": 26,
                "bitWidth": 6,
                "desc": "In the slave mode it is the value of address."
            }
        ]
    },
    "1343033576": {
        "name": "SPI_CLK_GATE",
        "address": 1343033576,
        "size": 32,
        "access": "",
        "desc": "SPI module clock and register clock control",
        "fields": [
            {
                "name": "SPI_CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to enable clk gate"
            },
            {
                "name": "SPI_MST_CLK_ACTIVE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to power on the SPI module clock."
            },
            {
                "name": "SPI_MST_CLK_SEL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "This bit is used to select SPI module clock source in master mode. 1: PLL_CLK_80M. 0: XTAL CLK."
            }
        ]
    },
    "1343033584": {
        "name": "SPI_DATE",
        "address": 1343033584,
        "size": 32,
        "access": "",
        "desc": "Version control",
        "fields": [
            {
                "name": "SPI_DATE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "SPI register version."
            }
        ]
    },
    "1343102976": {
        "name": "CONF",
        "address": 1343102976,
        "size": 32,
        "access": "",
        "desc": "Configure system timer clock",
        "fields": [
            {
                "name": "SYSTIMER_CLK_FO",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "systimer clock force on"
            },
            {
                "name": "ETM_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "enable systimer's etm task and event"
            },
            {
                "name": "TARGET2_WORK_EN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "target2 work enable"
            },
            {
                "name": "TARGET1_WORK_EN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "target1 work enable"
            },
            {
                "name": "TARGET0_WORK_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "target0 work enable"
            },
            {
                "name": "TIMER_UNIT1_CORE1_STALL_EN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "If timer unit1 is stalled when core1 stalled"
            },
            {
                "name": "TIMER_UNIT1_CORE0_STALL_EN",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "If timer unit1 is stalled when core0 stalled"
            },
            {
                "name": "TIMER_UNIT0_CORE1_STALL_EN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "If timer unit0 is stalled when core1 stalled"
            },
            {
                "name": "TIMER_UNIT0_CORE0_STALL_EN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "If timer unit0 is stalled when core0 stalled"
            },
            {
                "name": "TIMER_UNIT1_WORK_EN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "timer unit1 work enable"
            },
            {
                "name": "TIMER_UNIT0_WORK_EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "timer unit0 work enable"
            },
            {
                "name": "CLK_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "register file clk gating"
            }
        ]
    },
    "1343102980": {
        "name": "UNIT0_OP",
        "address": 1343102980,
        "size": 32,
        "access": "",
        "desc": "system timer unit0 value update register",
        "fields": [
            {
                "name": "TIMER_UNIT0_VALUE_VALID",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "timer value is sync and valid"
            },
            {
                "name": "TIMER_UNIT0_UPDATE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "update timer_unit0"
            }
        ]
    },
    "1343102984": {
        "name": "UNIT1_OP",
        "address": 1343102984,
        "size": 32,
        "access": "",
        "desc": "system timer unit1 value update register",
        "fields": [
            {
                "name": "TIMER_UNIT1_VALUE_VALID",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "timer value is sync and valid"
            },
            {
                "name": "TIMER_UNIT1_UPDATE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "update timer unit1"
            }
        ]
    },
    "1343102988": {
        "name": "UNIT0_LOAD_HI",
        "address": 1343102988,
        "size": 32,
        "access": "",
        "desc": "system timer unit0 value high load register",
        "fields": [
            {
                "name": "TIMER_UNIT0_LOAD_HI",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "timer unit0 load high 20 bits"
            }
        ]
    },
    "1343102992": {
        "name": "UNIT0_LOAD_LO",
        "address": 1343102992,
        "size": 32,
        "access": "",
        "desc": "system timer unit0 value low load register",
        "fields": [
            {
                "name": "TIMER_UNIT0_LOAD_LO",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "timer unit0 load low 32 bits"
            }
        ]
    },
    "1343102996": {
        "name": "UNIT1_LOAD_HI",
        "address": 1343102996,
        "size": 32,
        "access": "",
        "desc": "system timer unit1 value high load register",
        "fields": [
            {
                "name": "TIMER_UNIT1_LOAD_HI",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "timer unit1 load high 20 bits"
            }
        ]
    },
    "1343103000": {
        "name": "UNIT1_LOAD_LO",
        "address": 1343103000,
        "size": 32,
        "access": "",
        "desc": "system timer unit1 value low load register",
        "fields": [
            {
                "name": "TIMER_UNIT1_LOAD_LO",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "timer unit1 load low 32 bits"
            }
        ]
    },
    "1343103004": {
        "name": "TARGET0_HI",
        "address": 1343103004,
        "size": 32,
        "access": "",
        "desc": "system timer comp0 value high register",
        "fields": [
            {
                "name": "TIMER_TARGET0_HI",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "timer taget0 high 20 bits"
            }
        ]
    },
    "1343103008": {
        "name": "TARGET0_LO",
        "address": 1343103008,
        "size": 32,
        "access": "",
        "desc": "system timer comp0 value low register",
        "fields": [
            {
                "name": "TIMER_TARGET0_LO",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "timer taget0 low 32 bits"
            }
        ]
    },
    "1343103012": {
        "name": "TARGET1_HI",
        "address": 1343103012,
        "size": 32,
        "access": "",
        "desc": "system timer comp1 value high register",
        "fields": [
            {
                "name": "TIMER_TARGET1_HI",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "timer taget1 high 20 bits"
            }
        ]
    },
    "1343103016": {
        "name": "TARGET1_LO",
        "address": 1343103016,
        "size": 32,
        "access": "",
        "desc": "system timer comp1 value low register",
        "fields": [
            {
                "name": "TIMER_TARGET1_LO",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "timer taget1 low 32 bits"
            }
        ]
    },
    "1343103020": {
        "name": "TARGET2_HI",
        "address": 1343103020,
        "size": 32,
        "access": "",
        "desc": "system timer comp2 value high register",
        "fields": [
            {
                "name": "TIMER_TARGET2_HI",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "timer taget2 high 20 bits"
            }
        ]
    },
    "1343103024": {
        "name": "TARGET2_LO",
        "address": 1343103024,
        "size": 32,
        "access": "",
        "desc": "system timer comp2 value low register",
        "fields": [
            {
                "name": "TIMER_TARGET2_LO",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "timer taget2 low 32 bits"
            }
        ]
    },
    "1343103028": {
        "name": "TARGET0_CONF",
        "address": 1343103028,
        "size": 32,
        "access": "",
        "desc": "system timer comp0 target mode register",
        "fields": [
            {
                "name": "TARGET0_PERIOD",
                "bitOffset": 0,
                "bitWidth": 26,
                "desc": "target0 period"
            },
            {
                "name": "TARGET0_PERIOD_MODE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Set target0 to period mode"
            },
            {
                "name": "TARGET0_TIMER_UNIT_SEL",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "select which unit to compare"
            }
        ]
    },
    "1343103032": {
        "name": "TARGET1_CONF",
        "address": 1343103032,
        "size": 32,
        "access": "",
        "desc": "system timer comp1 target mode register",
        "fields": [
            {
                "name": "TARGET1_PERIOD",
                "bitOffset": 0,
                "bitWidth": 26,
                "desc": "target1 period"
            },
            {
                "name": "TARGET1_PERIOD_MODE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Set target1 to period mode"
            },
            {
                "name": "TARGET1_TIMER_UNIT_SEL",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "select which unit to compare"
            }
        ]
    },
    "1343103036": {
        "name": "TARGET2_CONF",
        "address": 1343103036,
        "size": 32,
        "access": "",
        "desc": "system timer comp2 target mode register",
        "fields": [
            {
                "name": "TARGET2_PERIOD",
                "bitOffset": 0,
                "bitWidth": 26,
                "desc": "target2 period"
            },
            {
                "name": "TARGET2_PERIOD_MODE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Set target2 to period mode"
            },
            {
                "name": "TARGET2_TIMER_UNIT_SEL",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "select which unit to compare"
            }
        ]
    },
    "1343103040": {
        "name": "UNIT0_VALUE_HI",
        "address": 1343103040,
        "size": 32,
        "access": "",
        "desc": "system timer unit0 value high register",
        "fields": [
            {
                "name": "TIMER_UNIT0_VALUE_HI",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "timer read value high 20bits"
            }
        ]
    },
    "1343103044": {
        "name": "UNIT0_VALUE_LO",
        "address": 1343103044,
        "size": 32,
        "access": "",
        "desc": "system timer unit0 value low register",
        "fields": [
            {
                "name": "TIMER_UNIT0_VALUE_LO",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "timer read value low 32bits"
            }
        ]
    },
    "1343103048": {
        "name": "UNIT1_VALUE_HI",
        "address": 1343103048,
        "size": 32,
        "access": "",
        "desc": "system timer unit1 value high register",
        "fields": [
            {
                "name": "TIMER_UNIT1_VALUE_HI",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "timer read value high 20bits"
            }
        ]
    },
    "1343103052": {
        "name": "UNIT1_VALUE_LO",
        "address": 1343103052,
        "size": 32,
        "access": "",
        "desc": "system timer unit1 value low register",
        "fields": [
            {
                "name": "TIMER_UNIT1_VALUE_LO",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "timer read value low 32bits"
            }
        ]
    },
    "1343103056": {
        "name": "COMP0_LOAD",
        "address": 1343103056,
        "size": 32,
        "access": "",
        "desc": "system timer comp0 conf sync register",
        "fields": [
            {
                "name": "TIMER_COMP0_LOAD",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "timer comp0 sync enable signal"
            }
        ]
    },
    "1343103060": {
        "name": "COMP1_LOAD",
        "address": 1343103060,
        "size": 32,
        "access": "",
        "desc": "system timer comp1 conf sync register",
        "fields": [
            {
                "name": "TIMER_COMP1_LOAD",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "timer comp1 sync enable signal"
            }
        ]
    },
    "1343103064": {
        "name": "COMP2_LOAD",
        "address": 1343103064,
        "size": 32,
        "access": "",
        "desc": "system timer comp2 conf sync register",
        "fields": [
            {
                "name": "TIMER_COMP2_LOAD",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "timer comp2 sync enable signal"
            }
        ]
    },
    "1343103068": {
        "name": "UNIT0_LOAD",
        "address": 1343103068,
        "size": 32,
        "access": "",
        "desc": "system timer unit0 conf sync register",
        "fields": [
            {
                "name": "TIMER_UNIT0_LOAD",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "timer unit0 sync enable signal"
            }
        ]
    },
    "1343103072": {
        "name": "UNIT1_LOAD",
        "address": 1343103072,
        "size": 32,
        "access": "",
        "desc": "system timer unit1 conf sync register",
        "fields": [
            {
                "name": "TIMER_UNIT1_LOAD",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "timer unit1 sync enable signal"
            }
        ]
    },
    "1343103076": {
        "name": "INT_ENA",
        "address": 1343103076,
        "size": 32,
        "access": "",
        "desc": "systimer interrupt enable register",
        "fields": [
            {
                "name": "TARGET0_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "interupt0 enable"
            },
            {
                "name": "TARGET1_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "interupt1 enable"
            },
            {
                "name": "TARGET2_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "interupt2 enable"
            }
        ]
    },
    "1343103080": {
        "name": "INT_RAW",
        "address": 1343103080,
        "size": 32,
        "access": "",
        "desc": "systimer interrupt raw register",
        "fields": [
            {
                "name": "TARGET0_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "interupt0 raw"
            },
            {
                "name": "TARGET1_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "interupt1 raw"
            },
            {
                "name": "TARGET2_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "interupt2 raw"
            }
        ]
    },
    "1343103084": {
        "name": "INT_CLR",
        "address": 1343103084,
        "size": 32,
        "access": "",
        "desc": "systimer interrupt clear register",
        "fields": [
            {
                "name": "TARGET0_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "interupt0 clear"
            },
            {
                "name": "TARGET1_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "interupt1 clear"
            },
            {
                "name": "TARGET2_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "interupt2 clear"
            }
        ]
    },
    "1343103088": {
        "name": "INT_ST",
        "address": 1343103088,
        "size": 32,
        "access": "",
        "desc": "systimer interrupt status register",
        "fields": [
            {
                "name": "TARGET0_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "interupt0 status"
            },
            {
                "name": "TARGET1_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "interupt1 status"
            },
            {
                "name": "TARGET2_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "interupt2 status"
            }
        ]
    },
    "1343103092": {
        "name": "REAL_TARGET0_LO",
        "address": 1343103092,
        "size": 32,
        "access": "",
        "desc": "system timer comp0 actual target value low register",
        "fields": [
            {
                "name": "TARGET0_LO_RO",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "actual target value value low 32bits"
            }
        ]
    },
    "1343103096": {
        "name": "REAL_TARGET0_HI",
        "address": 1343103096,
        "size": 32,
        "access": "",
        "desc": "system timer comp0 actual target value high register",
        "fields": [
            {
                "name": "TARGET0_HI_RO",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "actual target value value high 20bits"
            }
        ]
    },
    "1343103100": {
        "name": "REAL_TARGET1_LO",
        "address": 1343103100,
        "size": 32,
        "access": "",
        "desc": "system timer comp1 actual target value low register",
        "fields": [
            {
                "name": "TARGET1_LO_RO",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "actual target value value low 32bits"
            }
        ]
    },
    "1343103104": {
        "name": "REAL_TARGET1_HI",
        "address": 1343103104,
        "size": 32,
        "access": "",
        "desc": "system timer comp1 actual target value high register",
        "fields": [
            {
                "name": "TARGET1_HI_RO",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "actual target value value high 20bits"
            }
        ]
    },
    "1343103108": {
        "name": "REAL_TARGET2_LO",
        "address": 1343103108,
        "size": 32,
        "access": "",
        "desc": "system timer comp2 actual target value low register",
        "fields": [
            {
                "name": "TARGET2_LO_RO",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "actual target value value low 32bits"
            }
        ]
    },
    "1343103112": {
        "name": "REAL_TARGET2_HI",
        "address": 1343103112,
        "size": 32,
        "access": "",
        "desc": "system timer comp2 actual target value high register",
        "fields": [
            {
                "name": "TARGET2_HI_RO",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "actual target value value high 20bits"
            }
        ]
    },
    "1343103228": {
        "name": "DATE",
        "address": 1343103228,
        "size": 32,
        "access": "",
        "desc": "system timer version control register",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "systimer register version"
            }
        ]
    },
    "1342971904": {
        "name": "T0CONFIG",
        "address": 1342971904,
        "size": 32,
        "access": "",
        "desc": "Timer %s configuration register",
        "fields": [
            {
                "name": "USE_XTAL",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "1: Use XTAL_CLK as the source clock of timer group. 0: Use APB_CLK as the source clock of timer group."
            },
            {
                "name": "ALARM_EN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "When set, the alarm is enabled. This bit is automatically cleared once an\nalarm occurs."
            },
            {
                "name": "DIVCNT_RST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "When set, Timer %s 's clock divider counter will be reset."
            },
            {
                "name": "DIVIDER",
                "bitOffset": 13,
                "bitWidth": 16,
                "desc": "Timer %s clock (T%s_clk) prescaler value."
            },
            {
                "name": "AUTORELOAD",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "When set, timer %s auto-reload at alarm is enabled."
            },
            {
                "name": "INCREASE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "When set, the timer %s time-base counter will increment every clock tick. When\ncleared, the timer %s time-base counter will decrement."
            },
            {
                "name": "EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "When set, the timer %s time-base counter is enabled."
            }
        ]
    },
    "1342971908": {
        "name": "T0LO",
        "address": 1342971908,
        "size": 32,
        "access": "",
        "desc": "Timer %s current value, low 32 bits",
        "fields": [
            {
                "name": "LO",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "After writing to TIMG_T%sUPDATE_REG, the low 32 bits of the time-base counter\nof timer %s can be read here."
            }
        ]
    },
    "1342971912": {
        "name": "T0HI",
        "address": 1342971912,
        "size": 32,
        "access": "",
        "desc": "Timer %s current value, high 22 bits",
        "fields": [
            {
                "name": "HI",
                "bitOffset": 0,
                "bitWidth": 22,
                "desc": "After writing to TIMG_T%sUPDATE_REG, the high 22 bits of the time-base counter\nof timer %s can be read here."
            }
        ]
    },
    "1342971916": {
        "name": "T0UPDATE",
        "address": 1342971916,
        "size": 32,
        "access": "",
        "desc": "Write to copy current timer value to TIMGn_T%s_(LO/HI)_REG",
        "fields": [
            {
                "name": "UPDATE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "After writing 0 or 1 to TIMG_T%sUPDATE_REG, the counter value is latched."
            }
        ]
    },
    "1342971920": {
        "name": "T0ALARMLO",
        "address": 1342971920,
        "size": 32,
        "access": "",
        "desc": "Timer %s alarm value, low 32 bits",
        "fields": [
            {
                "name": "ALARM_LO",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Timer %s alarm trigger time-base counter value, low 32 bits."
            }
        ]
    },
    "1342971924": {
        "name": "T0ALARMHI",
        "address": 1342971924,
        "size": 32,
        "access": "",
        "desc": "Timer %s alarm value, high bits",
        "fields": [
            {
                "name": "ALARM_HI",
                "bitOffset": 0,
                "bitWidth": 22,
                "desc": "Timer %s alarm trigger time-base counter value, high 22 bits."
            }
        ]
    },
    "1342971928": {
        "name": "T0LOADLO",
        "address": 1342971928,
        "size": 32,
        "access": "",
        "desc": "Timer %s reload value, low 32 bits",
        "fields": [
            {
                "name": "LOAD_LO",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Low 32 bits of the value that a reload will load onto timer %s time-base\nCounter."
            }
        ]
    },
    "1342971932": {
        "name": "T0LOADHI",
        "address": 1342971932,
        "size": 32,
        "access": "",
        "desc": "Timer %s reload value, high 22 bits",
        "fields": [
            {
                "name": "LOAD_HI",
                "bitOffset": 0,
                "bitWidth": 22,
                "desc": "High 22 bits of the value that a reload will load onto timer %s time-base\ncounter."
            }
        ]
    },
    "1342971936": {
        "name": "T0LOAD",
        "address": 1342971936,
        "size": 32,
        "access": "",
        "desc": "Write to reload timer from TIMG_T%s_(LOADLOLOADHI)_REG",
        "fields": [
            {
                "name": "LOAD",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Write any value to trigger a timer %s time-base counter reload."
            }
        ]
    },
    "1342971976": {
        "name": "WDTCONFIG0",
        "address": 1342971976,
        "size": 32,
        "access": "",
        "desc": "Watchdog timer configuration register",
        "fields": [
            {
                "name": "WDT_APPCPU_RESET_EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "WDT reset CPU enable."
            },
            {
                "name": "WDT_PROCPU_RESET_EN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "WDT reset CPU enable."
            },
            {
                "name": "WDT_FLASHBOOT_MOD_EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "When set, Flash boot protection is enabled."
            },
            {
                "name": "WDT_SYS_RESET_LENGTH",
                "bitOffset": 15,
                "bitWidth": 3,
                "desc": "System reset signal length selection. 0: 100 ns, 1: 200 ns,\n2: 300 ns, 3: 400 ns, 4: 500 ns, 5: 800 ns, 6: 1.6 us, 7: 3.2 us."
            },
            {
                "name": "WDT_CPU_RESET_LENGTH",
                "bitOffset": 18,
                "bitWidth": 3,
                "desc": "CPU reset signal length selection. 0: 100 ns, 1: 200 ns,\n2: 300 ns, 3: 400 ns, 4: 500 ns, 5: 800 ns, 6: 1.6 us, 7: 3.2 us."
            },
            {
                "name": "WDT_USE_XTAL",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "choose WDT clock:0-apb_clk, 1-xtal_clk."
            },
            {
                "name": "WDT_CONF_UPDATE_EN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "update the WDT configuration registers"
            },
            {
                "name": "WDT_STG3",
                "bitOffset": 23,
                "bitWidth": 2,
                "desc": "Stage 3 configuration. 0: off, 1: interrupt, 2: reset CPU, 3: reset system."
            },
            {
                "name": "WDT_STG2",
                "bitOffset": 25,
                "bitWidth": 2,
                "desc": "Stage 2 configuration. 0: off, 1: interrupt, 2: reset CPU, 3: reset system."
            },
            {
                "name": "WDT_STG1",
                "bitOffset": 27,
                "bitWidth": 2,
                "desc": "Stage 1 configuration. 0: off, 1: interrupt, 2: reset CPU, 3: reset system."
            },
            {
                "name": "WDT_STG0",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Stage 0 configuration. 0: off, 1: interrupt, 2: reset CPU, 3: reset system."
            },
            {
                "name": "WDT_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "When set, MWDT is enabled."
            }
        ]
    },
    "1342971980": {
        "name": "WDTCONFIG1",
        "address": 1342971980,
        "size": 32,
        "access": "",
        "desc": "Watchdog timer prescaler register",
        "fields": [
            {
                "name": "WDT_DIVCNT_RST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "When set, WDT 's clock divider counter will be reset."
            },
            {
                "name": "WDT_CLK_PRESCALE",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "MWDT clock prescaler value. MWDT clock period = 12.5 ns *\nTIMG_WDT_CLK_PRESCALE."
            }
        ]
    },
    "1342971984": {
        "name": "WDTCONFIG2",
        "address": 1342971984,
        "size": 32,
        "access": "",
        "desc": "Watchdog timer stage 0 timeout value",
        "fields": [
            {
                "name": "WDT_STG0_HOLD",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stage 0 timeout value, in MWDT clock cycles."
            }
        ]
    },
    "1342971988": {
        "name": "WDTCONFIG3",
        "address": 1342971988,
        "size": 32,
        "access": "",
        "desc": "Watchdog timer stage 1 timeout value",
        "fields": [
            {
                "name": "WDT_STG1_HOLD",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stage 1 timeout value, in MWDT clock cycles."
            }
        ]
    },
    "1342971992": {
        "name": "WDTCONFIG4",
        "address": 1342971992,
        "size": 32,
        "access": "",
        "desc": "Watchdog timer stage 2 timeout value",
        "fields": [
            {
                "name": "WDT_STG2_HOLD",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stage 2 timeout value, in MWDT clock cycles."
            }
        ]
    },
    "1342971996": {
        "name": "WDTCONFIG5",
        "address": 1342971996,
        "size": 32,
        "access": "",
        "desc": "Watchdog timer stage 3 timeout value",
        "fields": [
            {
                "name": "WDT_STG3_HOLD",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stage 3 timeout value, in MWDT clock cycles."
            }
        ]
    },
    "1342972000": {
        "name": "WDTFEED",
        "address": 1342972000,
        "size": 32,
        "access": "",
        "desc": "Write to feed the watchdog timer",
        "fields": [
            {
                "name": "WDT_FEED",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Write any value to feed the MWDT. (WO)"
            }
        ]
    },
    "1342972004": {
        "name": "WDTWPROTECT",
        "address": 1342972004,
        "size": 32,
        "access": "",
        "desc": "Watchdog write protect register",
        "fields": [
            {
                "name": "WDT_WKEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "If the register contains a different value than its reset value, write\nprotection is enabled."
            }
        ]
    },
    "1342972008": {
        "name": "RTCCALICFG",
        "address": 1342972008,
        "size": 32,
        "access": "",
        "desc": "RTC calibration configure register",
        "fields": [
            {
                "name": "RTC_CALI_START_CYCLING",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "0: one-shot frequency calculation,1: periodic frequency calculation,"
            },
            {
                "name": "RTC_CALI_CLK_SEL",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "0:rtc slow clock. 1:clk_8m, 2:xtal_32k."
            },
            {
                "name": "RTC_CALI_RDY",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "indicate one-shot frequency calculation is done."
            },
            {
                "name": "RTC_CALI_MAX",
                "bitOffset": 16,
                "bitWidth": 15,
                "desc": "Configure the time to calculate RTC slow clock's frequency."
            },
            {
                "name": "RTC_CALI_START",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Set this bit to start one-shot frequency calculation."
            }
        ]
    },
    "1342972012": {
        "name": "RTCCALICFG1",
        "address": 1342972012,
        "size": 32,
        "access": "",
        "desc": "RTC calibration configure1 register",
        "fields": [
            {
                "name": "RTC_CALI_CYCLING_DATA_VLD",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "indicate periodic frequency calculation is done."
            },
            {
                "name": "RTC_CALI_VALUE",
                "bitOffset": 7,
                "bitWidth": 25,
                "desc": "When one-shot or periodic frequency calculation is done, read this value to calculate RTC slow clock's frequency."
            }
        ]
    },
    "1342972016": {
        "name": "INT_ENA_TIMERS",
        "address": 1342972016,
        "size": 32,
        "access": "",
        "desc": "Interrupt enable bits",
        "fields": [
            {
                "name": "T0_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the TIMG_T0_INT interrupt."
            },
            {
                "name": "T1_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the TIMG_T1_INT interrupt."
            },
            {
                "name": "WDT_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the TIMG_WDT_INT interrupt."
            }
        ]
    },
    "1342972020": {
        "name": "INT_RAW_TIMERS",
        "address": 1342972020,
        "size": 32,
        "access": "",
        "desc": "Raw interrupt status",
        "fields": [
            {
                "name": "T0_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the TIMG_T0_INT interrupt."
            },
            {
                "name": "T1_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the TIMG_T1_INT interrupt."
            },
            {
                "name": "WDT_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the TIMG_WDT_INT interrupt."
            }
        ]
    },
    "1342972024": {
        "name": "INT_ST_TIMERS",
        "address": 1342972024,
        "size": 32,
        "access": "",
        "desc": "Masked interrupt status",
        "fields": [
            {
                "name": "T0_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for the TIMG_T0_INT interrupt."
            },
            {
                "name": "T1_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for the TIMG_T1_INT interrupt."
            },
            {
                "name": "WDT_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for the TIMG_WDT_INT interrupt."
            }
        ]
    },
    "1342972028": {
        "name": "INT_CLR_TIMERS",
        "address": 1342972028,
        "size": 32,
        "access": "",
        "desc": "Interrupt clear bits",
        "fields": [
            {
                "name": "T0_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to clear the TIMG_T0_INT interrupt."
            },
            {
                "name": "T1_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to clear the TIMG_T1_INT interrupt."
            },
            {
                "name": "WDT_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to clear the TIMG_WDT_INT interrupt."
            }
        ]
    },
    "1342972032": {
        "name": "RTCCALICFG2",
        "address": 1342972032,
        "size": 32,
        "access": "",
        "desc": "Timer group calibration register",
        "fields": [
            {
                "name": "RTC_CALI_TIMEOUT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "RTC calibration timeout indicator"
            },
            {
                "name": "RTC_CALI_TIMEOUT_RST_CNT",
                "bitOffset": 3,
                "bitWidth": 4,
                "desc": "Cycles that release calibration timeout reset"
            },
            {
                "name": "RTC_CALI_TIMEOUT_THRES",
                "bitOffset": 7,
                "bitWidth": 25,
                "desc": "Threshold value for the RTC calibration timer. If the calibration timer's value exceeds this threshold, a timeout is triggered."
            }
        ]
    },
    "1342972152": {
        "name": "NTIMERS_DATE",
        "address": 1342972152,
        "size": 32,
        "access": "",
        "desc": "Timer version control register",
        "fields": [
            {
                "name": "NTIMGS_DATE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "Timer version control register"
            }
        ]
    },
    "1342972156": {
        "name": "REGCLK",
        "address": 1342972156,
        "size": 32,
        "access": "",
        "desc": "Timer group clock gate register",
        "fields": [
            {
                "name": "ETM_EN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "enable timer's etm task and event"
            },
            {
                "name": "WDT_CLK_IS_ACTIVE",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "enable WDT's clock"
            },
            {
                "name": "TIMER_CLK_IS_ACTIVE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "enable Timer 30's clock"
            },
            {
                "name": "CLK_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Register clock gate signal. 1: Registers can be read and written to by software. 0: Registers can not be read or written to by software."
            }
        ]
    },
    "1072709632": {
        "name": "MEM_START_ADDR",
        "address": 1072709632,
        "size": 32,
        "access": "",
        "desc": "mem start addr",
        "fields": [
            {
                "name": "MEM_START_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The start address of trace memory"
            }
        ]
    },
    "1072709636": {
        "name": "MEM_END_ADDR",
        "address": 1072709636,
        "size": 32,
        "access": "",
        "desc": "mem end addr",
        "fields": [
            {
                "name": "MEM_END_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The end address of trace memory"
            }
        ]
    },
    "1072709640": {
        "name": "MEM_CURRENT_ADDR",
        "address": 1072709640,
        "size": 32,
        "access": "",
        "desc": "mem current addr",
        "fields": [
            {
                "name": "MEM_CURRENT_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "current_mem_addr,indicate that next writing addr"
            }
        ]
    },
    "1072709644": {
        "name": "MEM_ADDR_UPDATE",
        "address": 1072709644,
        "size": 32,
        "access": "",
        "desc": "mem addr update",
        "fields": [
            {
                "name": "MEM_CURRENT_ADDR_UPDATE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "when set, the  will \\hyperref[fielddesc:TRACEMEMCURRENTADDR]{TRACE_MEM_CURRENT_ADDR} update to \\hyperref[fielddesc:TRACEMEMSTARTADDR]{TRACE_MEM_START_ADDR}."
            }
        ]
    },
    "1072709648": {
        "name": "FIFO_STATUS",
        "address": 1072709648,
        "size": 32,
        "access": "",
        "desc": "fifo status register",
        "fields": [
            {
                "name": "FIFO_EMPTY",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Represent whether the fifo is empty. \\\\1: empty \\\\0: not empty"
            },
            {
                "name": "WORK_STATUS",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "Represent trace work status: \\\\0: idle state \\\\1: working state\\\\ 2: wait state due to hart halted or havereset \\\\3: lost state"
            }
        ]
    },
    "1072709652": {
        "name": "INTR_ENA",
        "address": 1072709652,
        "size": 32,
        "access": "",
        "desc": "interrupt enable register",
        "fields": [
            {
                "name": "FIFO_OVERFLOW_INTR_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set 1 enable fifo_overflow interrupt"
            },
            {
                "name": "MEM_FULL_INTR_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set 1 enable mem_full interrupt"
            }
        ]
    },
    "1072709656": {
        "name": "INTR_RAW",
        "address": 1072709656,
        "size": 32,
        "access": "",
        "desc": "interrupt status register",
        "fields": [
            {
                "name": "FIFO_OVERFLOW_INTR_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "fifo_overflow interrupt status"
            },
            {
                "name": "MEM_FULL_INTR_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "mem_full interrupt status"
            }
        ]
    },
    "1072709660": {
        "name": "INTR_CLR",
        "address": 1072709660,
        "size": 32,
        "access": "",
        "desc": "interrupt clear register",
        "fields": [
            {
                "name": "FIFO_OVERFLOW_INTR_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set 1 clear fifo overflow interrupt"
            },
            {
                "name": "MEM_FULL_INTR_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set 1 clear mem full interrupt"
            }
        ]
    },
    "1072709664": {
        "name": "TRIGGER",
        "address": 1072709664,
        "size": 32,
        "access": "",
        "desc": "trigger register",
        "fields": [
            {
                "name": "ON",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configure whether or not start trace.\\\\1: start trace \\\\0: invalid\\\\"
            },
            {
                "name": "OFF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Configure whether or not stop trace.\\\\1: stop trace \\\\0: invalid\\\\"
            },
            {
                "name": "MEM_LOOP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Configure memory loop mode. \\\\1: trace will loop wrtie trace_mem. \\\\0: when mem_current_addr at mem_end_addr, it will stop at the mem_end_addr\\\\"
            },
            {
                "name": "RESTART_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Configure whether or not enable auto-restart.\\\\1: enable\\\\0: disable\\\\"
            }
        ]
    },
    "1072709668": {
        "name": "CONFIG",
        "address": 1072709668,
        "size": 32,
        "access": "",
        "desc": "trace configuration register",
        "fields": [
            {
                "name": "DM_TRIGGER_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configure whether or not enable cpu trigger action.\\\\1: enable\\\\0:disable\\\\"
            },
            {
                "name": "RESET_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Configure whether or not enable trace cpu haverest, when enabeld, if cpu have reset, the encoder will output a packet to report the address of the last instruction, and upon reset deassertion, the encoder start again.\\\\1: enabeld\\\\0: disabled\\\\"
            },
            {
                "name": "HALT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Configure whether or not enable trace cpu is halted, when enabeld, if the cpu halted, the encoder will output a packet to report the address of the last instruction, and upon halted deassertion, the encoder start again.When disabled, encoder will not report the last address before halted and first address after halted, cpu halted information will not be tracked. \\\\1: enabeld\\\\0: disabled\\\\"
            },
            {
                "name": "STALL_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Configure whether or not enable stall cpu. When enabled, when the fifo almost full, the cpu will be stalled until the packets is able to write to fifo.\\\\1: enabled.\\\\0: disabled\\\\"
            },
            {
                "name": "FULL_ADDRESS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Configure whether or not enable full-address mode.\\\\1: full address mode.\\\\0: delta address mode\\\\"
            },
            {
                "name": "IMPLICIT_EXCEPT",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Configure whether or not enabel implicit exception mode. When enabled,, do not sent exception address, only exception cause in exception packets.\\\\1: enabled\\\\0: disabled\\\\"
            }
        ]
    },
    "1072709672": {
        "name": "FILTER_CONTROL",
        "address": 1072709672,
        "size": 32,
        "access": "",
        "desc": "filter control register",
        "fields": [
            {
                "name": "FILTER_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configure whether or not enable filter unit. \\\\1: enable filter.\\\\ 0: always match"
            },
            {
                "name": "MATCH_COMP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "when set, the comparator must be high in order for the filter to match"
            },
            {
                "name": "MATCH_PRIVILEGE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "when set, match privilege levels specified by \\hyperref[fielddesc:TRACEMATCHCHOICEPRIVILEGE]{TRACE_MATCH_CHOICE_PRIVILEGE}."
            },
            {
                "name": "MATCH_ECAUSE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "when set, start matching from exception cause codes specified by \\hyperref[fielddesc:TRACEMATCHCHOICEECAUSE]{TRACE_MATCH_CHOICE_ECAUSE}, and stop matching upon return from the 1st matching exception."
            },
            {
                "name": "MATCH_INTERRUPT",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "when set, start matching from a trap with the interrupt level codes specified by \\hyperref[fielddesc:TRACEMATCHVALUEINTERRUPT]{TRACE_MATCH_VALUE_INTERRUPT}, and stop matching upon return from the 1st matching trap."
            }
        ]
    },
    "1072709676": {
        "name": "FILTER_MATCH_CONTROL",
        "address": 1072709676,
        "size": 32,
        "access": "",
        "desc": "filter match control register",
        "fields": [
            {
                "name": "MATCH_CHOICE_PRIVILEGE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Select match which privilege level when \\hyperref[fielddesc:TRACEMATCHPRIVILEGE]{TRACE_MATCH_PRIVILEGE} is set. \\\\1: machine mode. \\\\0: user mode"
            },
            {
                "name": "MATCH_VALUE_INTERRUPT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Select which match which itype when \\hyperref[fielddesc:TRACEMATCHINTERRUPT]{TRACE_MATCH_INTERRUP} is set. \\\\1: match itype of 2. \\\\0: match itype or 1."
            },
            {
                "name": "MATCH_CHOICE_ECAUSE",
                "bitOffset": 2,
                "bitWidth": 6,
                "desc": "specified which ecause matched."
            }
        ]
    },
    "1072709680": {
        "name": "FILTER_COMPARATOR_CONTROL",
        "address": 1072709680,
        "size": 32,
        "access": "",
        "desc": "filter comparator match control register",
        "fields": [
            {
                "name": "P_INPUT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Determines which input to compare against the primary comparator, \\\\0: iaddr, \\\\1: tval."
            },
            {
                "name": "P_FUNCTION",
                "bitOffset": 2,
                "bitWidth": 3,
                "desc": "Select the primary comparator function. \\\\0: equal, \\\\1: not equal, \\\\2: less than, \\\\3: less than or equal, \\\\4: greater than, \\\\5: greater than or equal, \\\\other: always match"
            },
            {
                "name": "P_NOTIFY",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Generate a trace packet explicitly reporting the address that cause the primary match"
            },
            {
                "name": "S_INPUT",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Determines which input to compare against the secondary comparator, \\\\0: iaddr, \\\\1: tval."
            },
            {
                "name": "S_FUNCTION",
                "bitOffset": 10,
                "bitWidth": 3,
                "desc": "Select the secondary comparator function. \\\\0: equal, \\\\1: not equal, \\\\2: less than, \\\\3: less than or equal, \\\\4: greater than, \\\\5: greater than or equal, \\\\other: always match"
            },
            {
                "name": "S_NOTIFY",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Generate a trace packet explicitly reporting the address that cause the secondary match"
            },
            {
                "name": "MATCH_MODE",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "0: only primary matches, \\\\1: primary and secondary comparator both matches(P\\&\\&S),\\\\ 2:either primary or secondary comparator matches !(P\\&\\&S), \\\\3: set when primary matches and continue to match until after secondary comparator matches"
            }
        ]
    },
    "1072709684": {
        "name": "FILTER_P_COMPARATOR_MATCH",
        "address": 1072709684,
        "size": 32,
        "access": "",
        "desc": "primary comparator match value",
        "fields": [
            {
                "name": "P_MATCH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "primary comparator match value"
            }
        ]
    },
    "1072709688": {
        "name": "FILTER_S_COMPARATOR_MATCH",
        "address": 1072709688,
        "size": 32,
        "access": "",
        "desc": "secondary comparator match value",
        "fields": [
            {
                "name": "S_MATCH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "secondary comparator match value"
            }
        ]
    },
    "1072709692": {
        "name": "RESYNC_PROLONGED",
        "address": 1072709692,
        "size": 32,
        "access": "",
        "desc": "resync configuration register",
        "fields": [
            {
                "name": "RESYNC_PROLONGED",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "count number, when count to this value, send a sync package"
            },
            {
                "name": "RESYNC_MODE",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "resyc mode sel: \\\\0: off, \\\\2: cycle count  \\\\3: package num count"
            }
        ]
    },
    "1072709696": {
        "name": "AHB_CONFIG",
        "address": 1072709696,
        "size": 32,
        "access": "",
        "desc": "AHB config register",
        "fields": [
            {
                "name": "HBURST",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "set hburst"
            },
            {
                "name": "MAX_INCR",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "set max continuous access for incr mode"
            }
        ]
    },
    "1072709700": {
        "name": "CLOCK_GATE",
        "address": 1072709700,
        "size": 32,
        "access": "",
        "desc": "Clock gate control register",
        "fields": [
            {
                "name": "CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to enable clock gate when access all registers in this module."
            }
        ]
    },
    "1072710652": {
        "name": "DATE",
        "address": 1072710652,
        "size": 32,
        "access": "",
        "desc": "Version control register",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "version control register. Note that this default value stored is the latest date when the hardware logic was updated."
            }
        ]
    },
    "1343418368": {
        "name": "CTRL",
        "address": 1343418368,
        "size": 32,
        "access": "",
        "desc": "Tsens configuration.",
        "fields": [
            {
                "name": "OUT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Temperature sensor data out."
            },
            {
                "name": "READY",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Indicate temperature sensor out ready."
            },
            {
                "name": "SAMPLE_EN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Enable sample signal for wakeup module."
            },
            {
                "name": "WAKEUP_MASK",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Wake up signal  mask."
            },
            {
                "name": "INT_EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Enable temperature sensor to send out interrupt."
            },
            {
                "name": "IN_INV",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Invert temperature sensor data."
            },
            {
                "name": "CLK_DIV",
                "bitOffset": 14,
                "bitWidth": 8,
                "desc": "Temperature sensor clock divider."
            },
            {
                "name": "POWER_UP",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Temperature sensor power up."
            },
            {
                "name": "POWER_UP_FORCE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "1: dump out & power up controlled by SW,  0: by FSM."
            }
        ]
    },
    "1343418372": {
        "name": "CTRL2",
        "address": 1343418372,
        "size": 32,
        "access": "",
        "desc": "Tsens configuration.",
        "fields": [
            {
                "name": "XPD_WAIT",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "N/A"
            },
            {
                "name": "XPD_FORCE",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "N/A"
            },
            {
                "name": "CLK_INV",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "N/A"
            }
        ]
    },
    "1343418376": {
        "name": "INT_RAW",
        "address": 1343418376,
        "size": 32,
        "access": "",
        "desc": "Tsens interrupt raw registers.",
        "fields": [
            {
                "name": "COCPU_TSENS_WAKE_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Tsens wakeup interrupt raw."
            }
        ]
    },
    "1343418380": {
        "name": "INT_ST",
        "address": 1343418380,
        "size": 32,
        "access": "",
        "desc": "Tsens interrupt status registers.",
        "fields": [
            {
                "name": "COCPU_TSENS_WAKE_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Tsens wakeup interrupt status."
            }
        ]
    },
    "1343418384": {
        "name": "INT_ENA",
        "address": 1343418384,
        "size": 32,
        "access": "",
        "desc": "Tsens interrupt enable registers.",
        "fields": [
            {
                "name": "COCPU_TSENS_WAKE_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Tsens wakeup interrupt enable."
            }
        ]
    },
    "1343418388": {
        "name": "INT_CLR",
        "address": 1343418388,
        "size": 32,
        "access": "",
        "desc": "Tsens interrupt clear registers.",
        "fields": [
            {
                "name": "COCPU_TSENS_WAKE_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Tsens wakeup interrupt clear."
            }
        ]
    },
    "1343418392": {
        "name": "CLK_CONF",
        "address": 1343418392,
        "size": 32,
        "access": "",
        "desc": "Tsens regbank configuration registers.",
        "fields": [
            {
                "name": "CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Tsens regbank clock gating enable."
            }
        ]
    },
    "1343418396": {
        "name": "INT_ENA_W1TS",
        "address": 1343418396,
        "size": 32,
        "access": "",
        "desc": "Tsens wakeup interrupt enable assert.",
        "fields": [
            {
                "name": "COCPU_TSENS_WAKE_INT_ENA_W1TS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Write 1 to this field to assert interrupt enable."
            }
        ]
    },
    "1343418400": {
        "name": "INT_ENA_W1TC",
        "address": 1343418400,
        "size": 32,
        "access": "",
        "desc": "Tsens wakeup interrupt enable deassert.",
        "fields": [
            {
                "name": "COCPU_TSENS_WAKE_INT_ENA_W1TC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Write 1 to this field to deassert interrupt enable."
            }
        ]
    },
    "1343418404": {
        "name": "WAKEUP_CTRL",
        "address": 1343418404,
        "size": 32,
        "access": "",
        "desc": "Tsens wakeup control registers.",
        "fields": [
            {
                "name": "WAKEUP_TH_LOW",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Lower threshold."
            },
            {
                "name": "WAKEUP_TH_HIGH",
                "bitOffset": 14,
                "bitWidth": 8,
                "desc": "Upper threshold."
            },
            {
                "name": "WAKEUP_OVER_UPPER_TH",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Indicates that this wakeup event arose from exceeding upper threshold."
            },
            {
                "name": "WAKEUP_EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Tsens wakeup enable."
            },
            {
                "name": "WAKEUP_MODE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "0:absolute value comparison mode. 1: relative value comparison mode."
            }
        ]
    },
    "1343418408": {
        "name": "SAMPLE_RATE",
        "address": 1343418408,
        "size": 32,
        "access": "",
        "desc": "Hardware automatic sampling control registers.",
        "fields": [
            {
                "name": "SAMPLE_RATE",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Hardware automatic sampling rate."
            }
        ]
    },
    "1343418412": {
        "name": "RND_ECO_LOW",
        "address": 1343418412,
        "size": 32,
        "access": "",
        "desc": "N/A",
        "fields": [
            {
                "name": "RND_ECO_LOW",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "N/A"
            }
        ]
    },
    "1343418416": {
        "name": "RND_ECO_HIGH",
        "address": 1343418416,
        "size": 32,
        "access": "",
        "desc": "N/A",
        "fields": [
            {
                "name": "RND_ECO_HIGH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "N/A"
            }
        ]
    },
    "1343418420": {
        "name": "RND_ECO_CS",
        "address": 1343418420,
        "size": 32,
        "access": "",
        "desc": "N/A",
        "fields": [
            {
                "name": "RND_ECO_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "N/A"
            },
            {
                "name": "RND_ECO_RESULT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "N/A"
            }
        ]
    },
    "1343057920": {
        "name": "MODE",
        "address": 1343057920,
        "size": 32,
        "access": "",
        "desc": "TWAI mode register.",
        "fields": [
            {
                "name": "RESET_MODE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "1: reset, detection of a set reset mode bit results in aborting the current transmission/reception of a message and entering the reset mode. 0: normal, on the '1-to-0' transition of the reset mode bit, the TWAI controller returns to the operating mode."
            },
            {
                "name": "LISTEN_ONLY_MODE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "1: listen only, in this mode the TWAI controller would give no acknowledge to the TWAI-bus, even if a message is received successfully. The error counters are stopped at the current value. 0: normal."
            },
            {
                "name": "SELF_TEST_MODE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "1: self test, in this mode a full node test is possible without any other active node on the bus using the self reception request command. The TWAI controller will perform a successful transmission, even if there is no acknowledge received. 0: normal, an acknowledge is required for successful transmission."
            },
            {
                "name": "ACCEPTANCE_FILTER_MODE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "1:single, the single acceptance filter option is enabled (one filter with the length of 32 bit is active). 0:dual, the dual acceptance filter option is enabled (two filters, each with the length of 16 bit are active)."
            }
        ]
    },
    "1343057924": {
        "name": "CMD",
        "address": 1343057924,
        "size": 32,
        "access": "",
        "desc": "TWAI command register.",
        "fields": [
            {
                "name": "TX_REQUEST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "1: present, a message shall be transmitted. 0: absent"
            },
            {
                "name": "ABORT_TX",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "1: present, if not already in progress, a pending transmission request is cancelled. 0: absent"
            },
            {
                "name": "RELEASE_BUFFER",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "1: released, the receive buffer, representing the message memory space in the RXFIFO is released. 0: no action"
            },
            {
                "name": "CLEAR_DATA_OVERRUN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "1: clear, the data overrun status bit is cleared. 0: no action."
            },
            {
                "name": "SELF_RX_REQUEST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "1: present, a message shall be transmitted and received simultaneously. 0: absent."
            }
        ]
    },
    "1343057928": {
        "name": "STATUS",
        "address": 1343057928,
        "size": 32,
        "access": "",
        "desc": "TWAI status register.",
        "fields": [
            {
                "name": "RECEIVE_BUFFER",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "1: full, one or more complete messages are available in the RXFIFO. 0: empty, no message is available"
            },
            {
                "name": "OVERRUN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "1: overrun, a message was lost because there was not enough space for that message in the RXFIFO. 0: absent, no data overrun has occurred since the last clear data overrun command was given"
            },
            {
                "name": "TRANSMIT_BUFFER",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "1: released, the CPU may write a message into the transmit buffer. 0: locked, the CPU cannot access the transmit buffer, a message is either waiting for transmission or is in the process of being transmitted"
            },
            {
                "name": "TRANSMISSION_COMPLETE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "1: complete, last requested transmission has been successfully completed. 0: incomplete, previously requested transmission is not yet completed"
            },
            {
                "name": "RECEIVE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "1: receive, the TWAI controller is receiving a message. 0: idle"
            },
            {
                "name": "TRANSMIT",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "1: transmit, the TWAI controller is transmitting a message. 0: idle"
            },
            {
                "name": "ERR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "1: error, at least one of the error counters has reached or exceeded the CPU warning limit defined by the Error Warning Limit Register (EWLR). 0: ok, both error counters are below the warning limit"
            },
            {
                "name": "NODE_BUS_OFF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "1: bus-off, the TWAI controller is not involved in bus activities. 0: bus-on, the TWAI controller is involved in bus activities"
            },
            {
                "name": "MISS",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "1: current message is destroyed because of FIFO overflow."
            }
        ]
    },
    "1343057932": {
        "name": "INTERRUPT",
        "address": 1343057932,
        "size": 32,
        "access": "",
        "desc": "Interrupt signals' register.",
        "fields": [
            {
                "name": "RECEIVE_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "1: this bit is set while the receive FIFO is not empty and the RIE bit is set within the interrupt enable register. 0: reset"
            },
            {
                "name": "TRANSMIT_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "1: this bit is set whenever the transmit buffer status changes from '0-to-1' (released) and the TIE bit is set within the interrupt enable register. 0: reset"
            },
            {
                "name": "ERR_WARNING_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "1: this bit is set on every change (set and clear) of either the error status or bus status bits and the EIE bit is set within the interrupt enable register. 0: reset"
            },
            {
                "name": "DATA_OVERRUN_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "1: this bit is set on a '0-to-1' transition of the data overrun status bit and the DOIE bit is set within the interrupt enable register. 0: reset"
            },
            {
                "name": "TS_COUNTER_OVFL_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "1: this bit is set then the timestamp counter reaches the maximum value and overflow."
            },
            {
                "name": "ERR_PASSIVE_INT_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "1: this bit is set whenever the TWAI controller has reached the error passive status (at least one error counter exceeds the protocol-defined level of 127) or if the TWAI controller is in the error passive status and enters the error active status again and the EPIE bit is set within the interrupt enable register. 0: reset"
            },
            {
                "name": "ARBITRATION_LOST_INT_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "1: this bit is set when the TWAI controller lost the arbitration and becomes a receiver and the ALIE bit is set within the interrupt enable register. 0: reset"
            },
            {
                "name": "BUS_ERR_INT_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "1: this bit is set when the TWAI controller detects an error on the TWAI-bus and the BEIE bit is set within the interrupt enable register. 0: reset"
            },
            {
                "name": "IDLE_INT_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "1: this bit is set when the TWAI controller detects state of TWAI become IDLE and this interrupt enable bit is set within the interrupt enable register. 0: reset"
            }
        ]
    },
    "1343057936": {
        "name": "INTERRUPT_ENABLE",
        "address": 1343057936,
        "size": 32,
        "access": "",
        "desc": "Interrupt enable register.",
        "fields": [
            {
                "name": "EXT_RECEIVE_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "1: enabled, when the receive buffer status is 'full' the TWAI controller requests the respective interrupt. 0: disable"
            },
            {
                "name": "EXT_TRANSMIT_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "1: enabled, when a message has been successfully transmitted or the transmit buffer is accessible again (e.g. after an abort transmission command), the TWAI controller requests the respective interrupt. 0: disable"
            },
            {
                "name": "EXT_ERR_WARNING_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "1: enabled, if the error or bus status change (see status register. Table 14), the TWAI controllerrequests the respective interrupt. 0: disable"
            },
            {
                "name": "EXT_DATA_OVERRUN_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "1: enabled, if the data overrun status bit is set (see status register. Table 14), the TWAI controllerrequests the respective interrupt. 0: disable"
            },
            {
                "name": "TS_COUNTER_OVFL_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "enable the timestamp counter overflow interrupt request."
            },
            {
                "name": "ERR_PASSIVE_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "1: enabled, if the error status of the TWAI controller changes from error active to error passive or vice versa, the respective interrupt is requested. 0: disable"
            },
            {
                "name": "ARBITRATION_LOST_INT_ENA",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "1: enabled, if the TWAI controller has lost arbitration, the respective interrupt is requested. 0: disable"
            },
            {
                "name": "BUS_ERR_INT_ENA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "1: enabled, if an bus error has been detected, the TWAI controller requests the respective interrupt. 0: disable"
            },
            {
                "name": "IDLE_INT_ENA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "1: enabled, if state of TWAI become IDLE, the TWAI controller requests the respective interrupt. 0: disable"
            }
        ]
    },
    "1343057944": {
        "name": "BUS_TIMING_0",
        "address": 1343057944,
        "size": 32,
        "access": "",
        "desc": "Bit timing configuration register 0.",
        "fields": [
            {
                "name": "BAUD_PRESC",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "The period of the TWAI system clock is programmable and determines the individual bit timing. Software has R/W permission in reset mode and RO permission in operation mode."
            },
            {
                "name": "SYNC_JUMP_WIDTH",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "The synchronization jump width defines the maximum number of clock cycles a bit period may be shortened or lengthened. Software has R/W permission in reset mode and RO in operation mode."
            }
        ]
    },
    "1343057948": {
        "name": "BUS_TIMING_1",
        "address": 1343057948,
        "size": 32,
        "access": "",
        "desc": "Bit timing configuration register 1.",
        "fields": [
            {
                "name": "TIME_SEGMENT1",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "The number of clock cycles in TSEG1 per bit timing. Software has R/W permission in reset mode and RO in operation mode."
            },
            {
                "name": "TIME_SEGMENT2",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "The number of clock cycles in TSEG2 per bit timing. Software has R/W permission in reset mode and RO in operation mode."
            },
            {
                "name": "TIME_SAMPLING",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "1: triple, the bus is sampled three times. 0: single, the bus is sampled once. Software has R/W permission in reset mode and RO in operation mode."
            }
        ]
    },
    "1343057964": {
        "name": "ARB_LOST_CAP",
        "address": 1343057964,
        "size": 32,
        "access": "",
        "desc": "TWAI arbiter lost capture register.",
        "fields": [
            {
                "name": "ARBITRATION_LOST_CAPTURE",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "This register contains information about the bit position of losing arbitration."
            }
        ]
    },
    "1343057968": {
        "name": "ERR_CODE_CAP",
        "address": 1343057968,
        "size": 32,
        "access": "",
        "desc": "TWAI error info capture register.",
        "fields": [
            {
                "name": "ERR_CAPTURE_CODE_SEGMENT",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "This register contains information about the location of errors on the bus."
            },
            {
                "name": "ERR_CAPTURE_CODE_DIRECTION",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "1: RX, error occurred during reception. 0: TX, error occurred during transmission."
            },
            {
                "name": "ERR_CAPTURE_CODE_TYPE",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "00: bit error. 01: form error. 10:stuff error. 11:other type of error."
            }
        ]
    },
    "1343057972": {
        "name": "ERR_WARNING_LIMIT",
        "address": 1343057972,
        "size": 32,
        "access": "",
        "desc": "TWAI error threshold configuration register.",
        "fields": [
            {
                "name": "ERR_WARNING_LIMIT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "The threshold that trigger error warning interrupt when this interrupt is enabled. Software has R/W permission in reset mode and RO in operation mode."
            }
        ]
    },
    "1343057976": {
        "name": "RX_ERR_CNT",
        "address": 1343057976,
        "size": 32,
        "access": "",
        "desc": "Rx error counter register.",
        "fields": [
            {
                "name": "RX_ERR_CNT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "The RX error counter register reflects the current value of the transmit error counter. Software has R/W permission in reset mode and RO in operation mode."
            }
        ]
    },
    "1343057980": {
        "name": "TX_ERR_CNT",
        "address": 1343057980,
        "size": 32,
        "access": "",
        "desc": "Tx error counter register.",
        "fields": [
            {
                "name": "TX_ERR_CNT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "The TX error counter register reflects the current value of the transmit error counter. Software has R/W permission in reset mode and RO in operation mode."
            }
        ]
    },
    "1343057984": {
        "name": "DATA_0",
        "address": 1343057984,
        "size": 32,
        "access": "",
        "desc": "Data register 0.",
        "fields": [
            {
                "name": "DATA_0",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "In reset mode, it is acceptance code register 0 with R/W Permission. In operation mode, when software initiate write operation, it is tx data register 0 and when software initiate read operation, it is rx data register 0."
            }
        ]
    },
    "1343057988": {
        "name": "DATA_1",
        "address": 1343057988,
        "size": 32,
        "access": "",
        "desc": "Data register 1.",
        "fields": [
            {
                "name": "DATA_1",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "In reset mode, it is acceptance code register 1 with R/W Permission. In operation mode, when software initiate write operation, it is tx data register 1 and when software initiate read operation, it is rx data register 1."
            }
        ]
    },
    "1343057992": {
        "name": "DATA_2",
        "address": 1343057992,
        "size": 32,
        "access": "",
        "desc": "Data register 2.",
        "fields": [
            {
                "name": "DATA_2",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "In reset mode, it is acceptance code register 2 with R/W Permission. In operation mode, when software initiate write operation, it is tx data register 2 and when software initiate read operation, it is rx data register 2."
            }
        ]
    },
    "1343057996": {
        "name": "DATA_3",
        "address": 1343057996,
        "size": 32,
        "access": "",
        "desc": "Data register 3.",
        "fields": [
            {
                "name": "DATA_3",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "In reset mode, it is acceptance code register 3 with R/W Permission. In operation mode, when software initiate write operation, it is tx data register 3 and when software initiate read operation, it is rx data register 3."
            }
        ]
    },
    "1343058000": {
        "name": "DATA_4",
        "address": 1343058000,
        "size": 32,
        "access": "",
        "desc": "Data register 4.",
        "fields": [
            {
                "name": "DATA_4",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "In reset mode, it is acceptance mask register 0 with R/W Permission. In operation mode, when software initiate write operation, it is tx data register 4 and when software initiate read operation, it is rx data register 4."
            }
        ]
    },
    "1343058004": {
        "name": "DATA_5",
        "address": 1343058004,
        "size": 32,
        "access": "",
        "desc": "Data register 5.",
        "fields": [
            {
                "name": "DATA_5",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "In reset mode, it is acceptance mask register 1 with R/W Permission. In operation mode, when software initiate write operation, it is tx data register 5 and when software initiate read operation, it is rx data register 5."
            }
        ]
    },
    "1343058008": {
        "name": "DATA_6",
        "address": 1343058008,
        "size": 32,
        "access": "",
        "desc": "Data register 6.",
        "fields": [
            {
                "name": "DATA_6",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "In reset mode, it is acceptance mask register 2 with R/W Permission. In operation mode, when software initiate write operation, it is tx data register 6 and when software initiate read operation, it is rx data register 6."
            }
        ]
    },
    "1343058012": {
        "name": "DATA_7",
        "address": 1343058012,
        "size": 32,
        "access": "",
        "desc": "Data register 7.",
        "fields": [
            {
                "name": "DATA_7",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "In reset mode, it is acceptance mask register 3 with R/W Permission. In operation mode, when software initiate write operation, it is tx data register 7 and when software initiate read operation, it is rx data register 7."
            }
        ]
    },
    "1343058016": {
        "name": "DATA_8",
        "address": 1343058016,
        "size": 32,
        "access": "",
        "desc": "Data register 8.",
        "fields": [
            {
                "name": "DATA_8",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "In reset mode, reserved with RO. In operation mode, when software initiate write operation, it is tx data register 8 and when software initiate read operation, it is rx data register 8."
            }
        ]
    },
    "1343058020": {
        "name": "DATA_9",
        "address": 1343058020,
        "size": 32,
        "access": "",
        "desc": "Data register 9.",
        "fields": [
            {
                "name": "DATA_9",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "In reset mode, reserved with RO. In operation mode, when software initiate write operation, it is tx data register 9 and when software initiate read operation, it is rx data register 9."
            }
        ]
    },
    "1343058024": {
        "name": "DATA_10",
        "address": 1343058024,
        "size": 32,
        "access": "",
        "desc": "Data register 10.",
        "fields": [
            {
                "name": "DATA_10",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "In reset mode, reserved with RO. In operation mode, when software initiate write operation, it is tx data register 10 and when software initiate read operation, it is rx data register 10."
            }
        ]
    },
    "1343058028": {
        "name": "DATA_11",
        "address": 1343058028,
        "size": 32,
        "access": "",
        "desc": "Data register 11.",
        "fields": [
            {
                "name": "DATA_11",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "In reset mode, reserved with RO. In operation mode, when software initiate write operation, it is tx data register 11 and when software initiate read operation, it is rx data register 11."
            }
        ]
    },
    "1343058032": {
        "name": "DATA_12",
        "address": 1343058032,
        "size": 32,
        "access": "",
        "desc": "Data register 12.",
        "fields": [
            {
                "name": "DATA_12",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "In reset mode, reserved with RO. In operation mode, when software initiate write operation, it is tx data register 12 and when software initiate read operation, it is rx data register 12."
            }
        ]
    },
    "1343058036": {
        "name": "RX_MESSAGE_COUNTER",
        "address": 1343058036,
        "size": 32,
        "access": "",
        "desc": "Received message counter register.",
        "fields": [
            {
                "name": "RX_MESSAGE_COUNTER",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Reflects the number of messages available within the RXFIFO. The value is incremented with each receive event and decremented by the release receive buffer command."
            }
        ]
    },
    "1343058044": {
        "name": "CLOCK_DIVIDER",
        "address": 1343058044,
        "size": 32,
        "access": "",
        "desc": "Clock divider register.",
        "fields": [
            {
                "name": "CD",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "These bits are used to define the frequency at the external CLKOUT pin."
            },
            {
                "name": "CLOCK_OFF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "1: Disable the external CLKOUT pin. 0: Enable the external CLKOUT pin. Software has R/W permission in reset mode and RO in operation mode."
            }
        ]
    },
    "1343058048": {
        "name": "SW_STANDBY_CFG",
        "address": 1343058048,
        "size": 32,
        "access": "",
        "desc": "Software configure standby pin directly.",
        "fields": [
            {
                "name": "SW_STANDBY_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Enable standby pin."
            },
            {
                "name": "SW_STANDBY_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear standby pin."
            }
        ]
    },
    "1343058052": {
        "name": "HW_CFG",
        "address": 1343058052,
        "size": 32,
        "access": "",
        "desc": "Hardware configure standby pin.",
        "fields": [
            {
                "name": "HW_STANDBY_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Enable function that hardware control standby pin."
            }
        ]
    },
    "1343058056": {
        "name": "HW_STANDBY_CNT",
        "address": 1343058056,
        "size": 32,
        "access": "",
        "desc": "Configure standby counter.",
        "fields": [
            {
                "name": "STANDBY_WAIT_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Configure the number of cycles before standby becomes high when TWAI_HW_STANDBY_EN is enabled."
            }
        ]
    },
    "1343058060": {
        "name": "IDLE_INTR_CNT",
        "address": 1343058060,
        "size": 32,
        "access": "",
        "desc": "Configure idle interrupt counter.",
        "fields": [
            {
                "name": "IDLE_INTR_CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Configure the number of cycles before triggering idle interrupt."
            }
        ]
    },
    "1343058064": {
        "name": "ECO_CFG",
        "address": 1343058064,
        "size": 32,
        "access": "",
        "desc": "ECO configuration register.",
        "fields": [
            {
                "name": "RDN_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Enable eco module."
            },
            {
                "name": "RDN_RESULT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Output of eco module."
            }
        ]
    },
    "1343058068": {
        "name": "TIMESTAMP_DATA",
        "address": 1343058068,
        "size": 32,
        "access": "",
        "desc": "Timestamp data register",
        "fields": [
            {
                "name": "TIMESTAMP_DATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data of timestamp of a CAN frame."
            }
        ]
    },
    "1343058072": {
        "name": "TIMESTAMP_PRESCALER",
        "address": 1343058072,
        "size": 32,
        "access": "",
        "desc": "Timestamp configuration register",
        "fields": [
            {
                "name": "TS_DIV_NUM",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Configures the clock division number of timestamp counter."
            }
        ]
    },
    "1343058076": {
        "name": "TIMESTAMP_CFG",
        "address": 1343058076,
        "size": 32,
        "access": "",
        "desc": "Timestamp configuration register",
        "fields": [
            {
                "name": "TS_ENABLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "enable the timestamp collection function."
            }
        ]
    },
    "1343004672": {
        "name": "FIFO",
        "address": 1343004672,
        "size": 32,
        "access": "",
        "desc": "FIFO data register",
        "fields": [
            {
                "name": "RXFIFO_RD_BYTE",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "UART 0 accesses FIFO via this register."
            }
        ]
    },
    "1343004676": {
        "name": "INT_RAW",
        "address": 1343004676,
        "size": 32,
        "access": "",
        "desc": "Raw interrupt status",
        "fields": [
            {
                "name": "RXFIFO_FULL_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when receiver receives more data than what rxfifo_full_thrhd specifies."
            },
            {
                "name": "TXFIFO_EMPTY_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when the amount of data in Tx-FIFO is less than what txfifo_empty_thrhd specifies ."
            },
            {
                "name": "PARITY_ERR_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when receiver detects a parity error in the data."
            },
            {
                "name": "FRM_ERR_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when receiver detects a data frame error ."
            },
            {
                "name": "RXFIFO_OVF_INT_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when receiver receives more data than the FIFO can store."
            },
            {
                "name": "DSR_CHG_INT_RAW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when receiver detects the edge change of DSRn signal."
            },
            {
                "name": "CTS_CHG_INT_RAW",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when receiver detects the edge change of CTSn signal."
            },
            {
                "name": "BRK_DET_INT_RAW",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when receiver detects a 0 after the stop bit."
            },
            {
                "name": "RXFIFO_TOUT_INT_RAW",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when receiver takes more time than rx_tout_thrhd to receive a byte."
            },
            {
                "name": "SW_XON_INT_RAW",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when receiver recevies Xon char when uart_sw_flow_con_en is set to 1."
            },
            {
                "name": "SW_XOFF_INT_RAW",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when receiver receives Xoff char when uart_sw_flow_con_en is set to 1."
            },
            {
                "name": "GLITCH_DET_INT_RAW",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when receiver detects a glitch in the middle of a start bit."
            },
            {
                "name": "TX_BRK_DONE_INT_RAW",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when transmitter completes  sending  NULL characters after all data in Tx-FIFO are sent."
            },
            {
                "name": "TX_BRK_IDLE_DONE_INT_RAW",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when transmitter has kept the shortest duration after sending the  last data."
            },
            {
                "name": "TX_DONE_INT_RAW",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when transmitter has send out all data in FIFO."
            },
            {
                "name": "RS485_PARITY_ERR_INT_RAW",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when receiver detects a parity error from the echo of transmitter in rs485 mode."
            },
            {
                "name": "RS485_FRM_ERR_INT_RAW",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when receiver detects a data frame error from the echo of transmitter in rs485 mode."
            },
            {
                "name": "RS485_CLASH_INT_RAW",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when detects a clash between transmitter and receiver in rs485 mode."
            },
            {
                "name": "AT_CMD_CHAR_DET_INT_RAW",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when receiver detects the configured at_cmd char."
            },
            {
                "name": "WAKEUP_INT_RAW",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when input rxd edge changes more times than what reg_active_threshold specifies in light sleeping mode."
            }
        ]
    },
    "1343004680": {
        "name": "INT_ST",
        "address": 1343004680,
        "size": 32,
        "access": "",
        "desc": "Masked interrupt status",
        "fields": [
            {
                "name": "RXFIFO_FULL_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "This is the status bit for rxfifo_full_int_raw when rxfifo_full_int_ena is set to 1."
            },
            {
                "name": "TXFIFO_EMPTY_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "This is the status bit for  txfifo_empty_int_raw  when txfifo_empty_int_ena is set to 1."
            },
            {
                "name": "PARITY_ERR_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "This is the status bit for parity_err_int_raw when parity_err_int_ena is set to 1."
            },
            {
                "name": "FRM_ERR_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "This is the status bit for frm_err_int_raw when frm_err_int_ena is set to 1."
            },
            {
                "name": "RXFIFO_OVF_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "This is the status bit for rxfifo_ovf_int_raw when rxfifo_ovf_int_ena is set to 1."
            },
            {
                "name": "DSR_CHG_INT_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "This is the status bit for dsr_chg_int_raw when dsr_chg_int_ena is set to 1."
            },
            {
                "name": "CTS_CHG_INT_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "This is the status bit for cts_chg_int_raw when cts_chg_int_ena is set to 1."
            },
            {
                "name": "BRK_DET_INT_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "This is the status bit for brk_det_int_raw when brk_det_int_ena is set to 1."
            },
            {
                "name": "RXFIFO_TOUT_INT_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "This is the status bit for rxfifo_tout_int_raw when rxfifo_tout_int_ena is set to 1."
            },
            {
                "name": "SW_XON_INT_ST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "This is the status bit for sw_xon_int_raw when sw_xon_int_ena is set to 1."
            },
            {
                "name": "SW_XOFF_INT_ST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "This is the status bit for sw_xoff_int_raw when sw_xoff_int_ena is set to 1."
            },
            {
                "name": "GLITCH_DET_INT_ST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "This is the status bit for glitch_det_int_raw when glitch_det_int_ena is set to 1."
            },
            {
                "name": "TX_BRK_DONE_INT_ST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "This is the status bit for tx_brk_done_int_raw when tx_brk_done_int_ena is set to 1."
            },
            {
                "name": "TX_BRK_IDLE_DONE_INT_ST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "This is the stauts bit for tx_brk_idle_done_int_raw when tx_brk_idle_done_int_ena is set to 1."
            },
            {
                "name": "TX_DONE_INT_ST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "This is the status bit for tx_done_int_raw when tx_done_int_ena is set to 1."
            },
            {
                "name": "RS485_PARITY_ERR_INT_ST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "This is the status bit for rs485_parity_err_int_raw when rs485_parity_int_ena is set to 1."
            },
            {
                "name": "RS485_FRM_ERR_INT_ST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "This is the status bit for rs485_frm_err_int_raw when rs485_fm_err_int_ena is set to 1."
            },
            {
                "name": "RS485_CLASH_INT_ST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "This is the status bit for rs485_clash_int_raw when rs485_clash_int_ena is set to 1."
            },
            {
                "name": "AT_CMD_CHAR_DET_INT_ST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "This is the status bit for at_cmd_det_int_raw when at_cmd_char_det_int_ena is set to 1."
            },
            {
                "name": "WAKEUP_INT_ST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "This is the status bit for uart_wakeup_int_raw when uart_wakeup_int_ena is set to 1."
            }
        ]
    },
    "1343004684": {
        "name": "INT_ENA",
        "address": 1343004684,
        "size": 32,
        "access": "",
        "desc": "Interrupt enable bits",
        "fields": [
            {
                "name": "RXFIFO_FULL_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "This is the enable bit for rxfifo_full_int_st register."
            },
            {
                "name": "TXFIFO_EMPTY_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "This is the enable bit for txfifo_empty_int_st register."
            },
            {
                "name": "PARITY_ERR_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "This is the enable bit for parity_err_int_st register."
            },
            {
                "name": "FRM_ERR_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "This is the enable bit for frm_err_int_st register."
            },
            {
                "name": "RXFIFO_OVF_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "This is the enable bit for rxfifo_ovf_int_st register."
            },
            {
                "name": "DSR_CHG_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "This is the enable bit for dsr_chg_int_st register."
            },
            {
                "name": "CTS_CHG_INT_ENA",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "This is the enable bit for cts_chg_int_st register."
            },
            {
                "name": "BRK_DET_INT_ENA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "This is the enable bit for brk_det_int_st register."
            },
            {
                "name": "RXFIFO_TOUT_INT_ENA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "This is the enable bit for rxfifo_tout_int_st register."
            },
            {
                "name": "SW_XON_INT_ENA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "This is the enable bit for sw_xon_int_st register."
            },
            {
                "name": "SW_XOFF_INT_ENA",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "This is the enable bit for sw_xoff_int_st register."
            },
            {
                "name": "GLITCH_DET_INT_ENA",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "This is the enable bit for glitch_det_int_st register."
            },
            {
                "name": "TX_BRK_DONE_INT_ENA",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "This is the enable bit for tx_brk_done_int_st register."
            },
            {
                "name": "TX_BRK_IDLE_DONE_INT_ENA",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "This is the enable bit for tx_brk_idle_done_int_st register."
            },
            {
                "name": "TX_DONE_INT_ENA",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "This is the enable bit for tx_done_int_st register."
            },
            {
                "name": "RS485_PARITY_ERR_INT_ENA",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "This is the enable bit for rs485_parity_err_int_st register."
            },
            {
                "name": "RS485_FRM_ERR_INT_ENA",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "This is the enable bit for rs485_parity_err_int_st register."
            },
            {
                "name": "RS485_CLASH_INT_ENA",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "This is the enable bit for rs485_clash_int_st register."
            },
            {
                "name": "AT_CMD_CHAR_DET_INT_ENA",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "This is the enable bit for at_cmd_char_det_int_st register."
            },
            {
                "name": "WAKEUP_INT_ENA",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "This is the enable bit for uart_wakeup_int_st register."
            }
        ]
    },
    "1343004688": {
        "name": "INT_CLR",
        "address": 1343004688,
        "size": 32,
        "access": "",
        "desc": "Interrupt clear bits",
        "fields": [
            {
                "name": "RXFIFO_FULL_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to clear the rxfifo_full_int_raw interrupt."
            },
            {
                "name": "TXFIFO_EMPTY_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to clear txfifo_empty_int_raw interrupt."
            },
            {
                "name": "PARITY_ERR_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to clear parity_err_int_raw interrupt."
            },
            {
                "name": "FRM_ERR_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to clear frm_err_int_raw interrupt."
            },
            {
                "name": "RXFIFO_OVF_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to clear rxfifo_ovf_int_raw interrupt."
            },
            {
                "name": "DSR_CHG_INT_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Set this bit to clear the dsr_chg_int_raw interrupt."
            },
            {
                "name": "CTS_CHG_INT_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Set this bit to clear the cts_chg_int_raw interrupt."
            },
            {
                "name": "BRK_DET_INT_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Set this bit to clear the brk_det_int_raw interrupt."
            },
            {
                "name": "RXFIFO_TOUT_INT_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Set this bit to clear the rxfifo_tout_int_raw interrupt."
            },
            {
                "name": "SW_XON_INT_CLR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Set this bit to clear the sw_xon_int_raw interrupt."
            },
            {
                "name": "SW_XOFF_INT_CLR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Set this bit to clear the sw_xoff_int_raw interrupt."
            },
            {
                "name": "GLITCH_DET_INT_CLR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Set this bit to clear the glitch_det_int_raw interrupt."
            },
            {
                "name": "TX_BRK_DONE_INT_CLR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Set this bit to clear the tx_brk_done_int_raw interrupt.."
            },
            {
                "name": "TX_BRK_IDLE_DONE_INT_CLR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Set this bit to clear the tx_brk_idle_done_int_raw interrupt."
            },
            {
                "name": "TX_DONE_INT_CLR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Set this bit to clear the tx_done_int_raw interrupt."
            },
            {
                "name": "RS485_PARITY_ERR_INT_CLR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Set this bit to clear the rs485_parity_err_int_raw interrupt."
            },
            {
                "name": "RS485_FRM_ERR_INT_CLR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Set this bit to clear the rs485_frm_err_int_raw interrupt."
            },
            {
                "name": "RS485_CLASH_INT_CLR",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Set this bit to clear the rs485_clash_int_raw interrupt."
            },
            {
                "name": "AT_CMD_CHAR_DET_INT_CLR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Set this bit to clear the at_cmd_char_det_int_raw interrupt."
            },
            {
                "name": "WAKEUP_INT_CLR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Set this bit to clear the uart_wakeup_int_raw interrupt."
            }
        ]
    },
    "1343004692": {
        "name": "CLKDIV_SYNC",
        "address": 1343004692,
        "size": 32,
        "access": "",
        "desc": "Clock divider configuration",
        "fields": [
            {
                "name": "CLKDIV",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "The integral part of the frequency divider factor."
            },
            {
                "name": "CLKDIV_FRAG",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "The decimal part of the frequency divider factor."
            }
        ]
    },
    "1343004696": {
        "name": "RX_FILT",
        "address": 1343004696,
        "size": 32,
        "access": "",
        "desc": "Rx Filter configuration",
        "fields": [
            {
                "name": "GLITCH_FILT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "when input pulse width is lower than this value the pulse is ignored."
            },
            {
                "name": "GLITCH_FILT_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Set this bit to enable Rx signal filter."
            }
        ]
    },
    "1343004700": {
        "name": "STATUS",
        "address": 1343004700,
        "size": 32,
        "access": "",
        "desc": "UART status register",
        "fields": [
            {
                "name": "RXFIFO_CNT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Stores the byte number of valid data in Rx-FIFO."
            },
            {
                "name": "DSRN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The register represent the level value of the internal uart dsr signal."
            },
            {
                "name": "CTSN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "This register represent the level value of the internal uart cts signal."
            },
            {
                "name": "RXD",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "This register represent the  level value of the internal uart rxd signal."
            },
            {
                "name": "TXFIFO_CNT",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Stores the byte number of data in Tx-FIFO."
            },
            {
                "name": "DTRN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "This bit represents the level of the internal uart dtr signal."
            },
            {
                "name": "RTSN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "This bit represents the level of the internal uart rts signal."
            },
            {
                "name": "TXD",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "This bit represents the  level of the internal uart txd signal."
            }
        ]
    },
    "1343004704": {
        "name": "CONF0_SYNC",
        "address": 1343004704,
        "size": 32,
        "access": "",
        "desc": "a",
        "fields": [
            {
                "name": "PARITY",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "This register is used to configure the parity check mode."
            },
            {
                "name": "PARITY_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to enable uart parity check."
            },
            {
                "name": "BIT_NUM",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "This register is used to set the length of data."
            },
            {
                "name": "STOP_BIT_NUM",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "This register is used to set the length of  stop bit."
            },
            {
                "name": "TXD_BRK",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Set this bit to enbale transmitter to  send NULL when the process of sending data is done."
            },
            {
                "name": "IRDA_DPLX",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Set this bit to enable IrDA loopback mode."
            },
            {
                "name": "IRDA_TX_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "This is the start enable bit for IrDA transmitter."
            },
            {
                "name": "IRDA_WCTL",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "1'h1: The IrDA transmitter's 11th bit is the same as 10th bit. 1'h0: Set IrDA transmitter's 11th bit to 0."
            },
            {
                "name": "IRDA_TX_INV",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Set this bit to invert the level of  IrDA transmitter."
            },
            {
                "name": "IRDA_RX_INV",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Set this bit to invert the level of IrDA receiver."
            },
            {
                "name": "LOOPBACK",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Set this bit to enable uart loopback test mode."
            },
            {
                "name": "TX_FLOW_EN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Set this bit to enable flow control function for transmitter."
            },
            {
                "name": "IRDA_EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Set this bit to enable IrDA protocol."
            },
            {
                "name": "RXD_INV",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Set this bit to inverse the level value of uart rxd signal."
            },
            {
                "name": "TXD_INV",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Set this bit to inverse the level value of uart txd signal."
            },
            {
                "name": "DIS_RX_DAT_OVF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Disable UART Rx data overflow detect."
            },
            {
                "name": "ERR_WR_MASK",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "1'h1: Receiver stops storing data into FIFO when data is wrong. 1'h0: Receiver stores the data even if the  received data is wrong."
            },
            {
                "name": "AUTOBAUD_EN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "This is the enable bit for detecting baudrate."
            },
            {
                "name": "MEM_CLK_EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "UART memory clock gate enable signal."
            },
            {
                "name": "SW_RTS",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "This register is used to configure the software rts signal which is used in software flow control."
            },
            {
                "name": "RXFIFO_RST",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Set this bit to reset the uart receive-FIFO."
            },
            {
                "name": "TXFIFO_RST",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Set this bit to reset the uart transmit-FIFO."
            }
        ]
    },
    "1343004708": {
        "name": "CONF1",
        "address": 1343004708,
        "size": 32,
        "access": "",
        "desc": "Configuration register 1",
        "fields": [
            {
                "name": "RXFIFO_FULL_THRHD",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "It will produce rxfifo_full_int interrupt when receiver receives more data than this register value."
            },
            {
                "name": "TXFIFO_EMPTY_THRHD",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "It will produce txfifo_empty_int interrupt when the data amount in Tx-FIFO is less than this register value."
            },
            {
                "name": "CTS_INV",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Set this bit to inverse the level value of uart cts signal."
            },
            {
                "name": "DSR_INV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Set this bit to inverse the level value of uart dsr signal."
            },
            {
                "name": "RTS_INV",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Set this bit to inverse the level value of uart rts signal."
            },
            {
                "name": "DTR_INV",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Set this bit to inverse the level value of uart dtr signal."
            },
            {
                "name": "SW_DTR",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "This register is used to configure the software dtr signal which is used in software flow control."
            },
            {
                "name": "CLK_EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "1'h1: Force clock on for register. 1'h0: Support clock only when application writes registers."
            }
        ]
    },
    "1343004716": {
        "name": "HWFC_CONF_SYNC",
        "address": 1343004716,
        "size": 32,
        "access": "",
        "desc": "Hardware flow-control configuration",
        "fields": [
            {
                "name": "RX_FLOW_THRHD",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "This register is used to configure the maximum amount of data that can be received  when hardware flow control works."
            },
            {
                "name": "RX_FLOW_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "This is the flow enable bit for UART receiver."
            }
        ]
    },
    "1343004720": {
        "name": "SLEEP_CONF0",
        "address": 1343004720,
        "size": 32,
        "access": "",
        "desc": "UART sleep configure register 0",
        "fields": [
            {
                "name": "WK_CHAR1",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "This register restores the specified wake up char1 to wake up"
            },
            {
                "name": "WK_CHAR2",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "This register restores the specified wake up char2 to wake up"
            },
            {
                "name": "WK_CHAR3",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "This register restores the specified wake up char3 to wake up"
            },
            {
                "name": "WK_CHAR4",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "This register restores the specified wake up char4 to wake up"
            }
        ]
    },
    "1343004724": {
        "name": "SLEEP_CONF1",
        "address": 1343004724,
        "size": 32,
        "access": "",
        "desc": "UART sleep configure register 1",
        "fields": [
            {
                "name": "WK_CHAR0",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "This register restores the specified char0 to wake up"
            }
        ]
    },
    "1343004728": {
        "name": "SLEEP_CONF2",
        "address": 1343004728,
        "size": 32,
        "access": "",
        "desc": "UART sleep configure register 2",
        "fields": [
            {
                "name": "ACTIVE_THRESHOLD",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "The uart is activated from light sleeping mode when the input rxd edge changes more times than this register value."
            },
            {
                "name": "RX_WAKE_UP_THRHD",
                "bitOffset": 10,
                "bitWidth": 8,
                "desc": "In wake up mode 1 this field is used to set the received data number threshold to wake up chip."
            },
            {
                "name": "WK_CHAR_NUM",
                "bitOffset": 18,
                "bitWidth": 3,
                "desc": "This register is used to select number of wake up char."
            },
            {
                "name": "WK_CHAR_MASK",
                "bitOffset": 21,
                "bitWidth": 5,
                "desc": "This register is used to mask  wake up char."
            },
            {
                "name": "WK_MODE_SEL",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "This register is used to select wake up mode. 0: RXD toggling to wake up. 1: received data number larger than"
            }
        ]
    },
    "1343004732": {
        "name": "SWFC_CONF0_SYNC",
        "address": 1343004732,
        "size": 32,
        "access": "",
        "desc": "Software flow-control character configuration",
        "fields": [
            {
                "name": "XON_CHAR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "This register stores the Xon flow control char."
            },
            {
                "name": "XOFF_CHAR",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "This register stores the Xoff flow control char."
            },
            {
                "name": "XON_XOFF_STILL_SEND",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "In software flow control mode, UART Tx is disabled once UART Rx receives XOFF. In this status, UART Tx can not transmit XOFF even the received data number is larger than UART_XOFF_THRESHOLD. Set this bit to enable UART Tx can transmit XON/XOFF when UART Tx is disabled."
            },
            {
                "name": "SW_FLOW_CON_EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Set this bit to enable software flow control. It is used with register sw_xon or sw_xoff."
            },
            {
                "name": "XONOFF_DEL",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Set this bit to remove flow control char from the received data."
            },
            {
                "name": "FORCE_XON",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Set this bit to enable the transmitter to go on sending data."
            },
            {
                "name": "FORCE_XOFF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Set this bit to stop the  transmitter from sending data."
            },
            {
                "name": "SEND_XON",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Set this bit to send Xon char. It is cleared by hardware automatically."
            },
            {
                "name": "SEND_XOFF",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Set this bit to send Xoff char. It is cleared by hardware automatically."
            }
        ]
    },
    "1343004736": {
        "name": "SWFC_CONF1",
        "address": 1343004736,
        "size": 32,
        "access": "",
        "desc": "Software flow-control character configuration",
        "fields": [
            {
                "name": "XON_THRESHOLD",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "When the data amount in Rx-FIFO is less than this register value with uart_sw_flow_con_en set to 1  it will send a Xon char."
            },
            {
                "name": "XOFF_THRESHOLD",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "When the data amount in Rx-FIFO is more than this register value with uart_sw_flow_con_en set to 1  it will send a Xoff char."
            }
        ]
    },
    "1343004740": {
        "name": "TXBRK_CONF_SYNC",
        "address": 1343004740,
        "size": 32,
        "access": "",
        "desc": "Tx Break character configuration",
        "fields": [
            {
                "name": "TX_BRK_NUM",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "This register is used to configure the number of 0 to be sent after the process of sending data is done. It is active when txd_brk is set to 1."
            }
        ]
    },
    "1343004744": {
        "name": "IDLE_CONF_SYNC",
        "address": 1343004744,
        "size": 32,
        "access": "",
        "desc": "Frame-end idle configuration",
        "fields": [
            {
                "name": "RX_IDLE_THRHD",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "It will produce frame end signal when receiver takes more time to receive one byte data than this register value."
            },
            {
                "name": "TX_IDLE_NUM",
                "bitOffset": 10,
                "bitWidth": 10,
                "desc": "This register is used to configure the duration time between transfers."
            }
        ]
    },
    "1343004748": {
        "name": "RS485_CONF_SYNC",
        "address": 1343004748,
        "size": 32,
        "access": "",
        "desc": "RS485 mode configuration",
        "fields": [
            {
                "name": "RS485_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to choose the rs485 mode."
            },
            {
                "name": "DL0_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to delay the stop bit by 1 bit."
            },
            {
                "name": "DL1_EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to delay the stop bit by 1 bit."
            },
            {
                "name": "RS485TX_RX_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to enable receiver could receive data when the transmitter is transmitting data in rs485 mode."
            },
            {
                "name": "RS485RXBY_TX_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "1'h1: enable rs485 transmitter to send data when rs485 receiver line is busy."
            },
            {
                "name": "RS485_RX_DLY_NUM",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "This register is used to delay the receiver's internal data signal."
            },
            {
                "name": "RS485_TX_DLY_NUM",
                "bitOffset": 6,
                "bitWidth": 4,
                "desc": "This register is used to delay the transmitter's internal data signal."
            }
        ]
    },
    "1343004752": {
        "name": "AT_CMD_PRECNT_SYNC",
        "address": 1343004752,
        "size": 32,
        "access": "",
        "desc": "Pre-sequence timing configuration",
        "fields": [
            {
                "name": "PRE_IDLE_NUM",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "This register is used to configure the idle duration time before the first at_cmd is received by receiver."
            }
        ]
    },
    "1343004756": {
        "name": "AT_CMD_POSTCNT_SYNC",
        "address": 1343004756,
        "size": 32,
        "access": "",
        "desc": "Post-sequence timing configuration",
        "fields": [
            {
                "name": "POST_IDLE_NUM",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "This register is used to configure the duration time between the last at_cmd and the next data."
            }
        ]
    },
    "1343004760": {
        "name": "AT_CMD_GAPTOUT_SYNC",
        "address": 1343004760,
        "size": 32,
        "access": "",
        "desc": "Timeout configuration",
        "fields": [
            {
                "name": "RX_GAP_TOUT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "This register is used to configure the duration time between the at_cmd chars."
            }
        ]
    },
    "1343004764": {
        "name": "AT_CMD_CHAR_SYNC",
        "address": 1343004764,
        "size": 32,
        "access": "",
        "desc": "AT escape sequence detection configuration",
        "fields": [
            {
                "name": "AT_CMD_CHAR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "This register is used to configure the content of at_cmd char."
            },
            {
                "name": "CHAR_NUM",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "This register is used to configure the num of continuous at_cmd chars received by receiver."
            }
        ]
    },
    "1343004768": {
        "name": "MEM_CONF",
        "address": 1343004768,
        "size": 32,
        "access": "",
        "desc": "UART memory power configuration",
        "fields": [
            {
                "name": "MEM_FORCE_PD",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Set this bit to force power down UART memory."
            },
            {
                "name": "MEM_FORCE_PU",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Set this bit to force power up UART memory."
            }
        ]
    },
    "1343004772": {
        "name": "TOUT_CONF_SYNC",
        "address": 1343004772,
        "size": 32,
        "access": "",
        "desc": "UART threshold and allocation configuration",
        "fields": [
            {
                "name": "RX_TOUT_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "This is the enble bit for uart receiver's timeout function."
            },
            {
                "name": "RX_TOUT_FLOW_DIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to stop accumulating idle_cnt when hardware flow control works."
            },
            {
                "name": "RX_TOUT_THRHD",
                "bitOffset": 2,
                "bitWidth": 10,
                "desc": "This register is used to configure the threshold time that receiver takes to receive one byte. The rxfifo_tout_int interrupt will be trigger when the receiver takes more time to receive one byte with rx_tout_en set to 1."
            }
        ]
    },
    "1343004776": {
        "name": "MEM_TX_STATUS",
        "address": 1343004776,
        "size": 32,
        "access": "",
        "desc": "Tx-SRAM write and read offset address.",
        "fields": [
            {
                "name": "TX_SRAM_WADDR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "This register stores the offset write address in Tx-SRAM."
            },
            {
                "name": "TX_SRAM_RADDR",
                "bitOffset": 9,
                "bitWidth": 8,
                "desc": "This register stores the offset read address in Tx-SRAM."
            }
        ]
    },
    "1343004780": {
        "name": "MEM_RX_STATUS",
        "address": 1343004780,
        "size": 32,
        "access": "",
        "desc": "Rx-SRAM write and read offset address.",
        "fields": [
            {
                "name": "RX_SRAM_RADDR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "This register stores the offset read address in RX-SRAM."
            },
            {
                "name": "RX_SRAM_WADDR",
                "bitOffset": 9,
                "bitWidth": 8,
                "desc": "This register stores the offset write address in Rx-SRAM."
            }
        ]
    },
    "1343004784": {
        "name": "FSM_STATUS",
        "address": 1343004784,
        "size": 32,
        "access": "",
        "desc": "UART transmit and receive status.",
        "fields": [
            {
                "name": "ST_URX_OUT",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "This is the status register of receiver."
            },
            {
                "name": "ST_UTX_OUT",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "This is the status register of transmitter."
            }
        ]
    },
    "1343004788": {
        "name": "POSPULSE",
        "address": 1343004788,
        "size": 32,
        "access": "",
        "desc": "Autobaud high pulse register",
        "fields": [
            {
                "name": "POSEDGE_MIN_CNT",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "This register stores the minimal input clock count between two positive edges. It is used in boudrate-detect process."
            }
        ]
    },
    "1343004792": {
        "name": "NEGPULSE",
        "address": 1343004792,
        "size": 32,
        "access": "",
        "desc": "Autobaud low pulse register",
        "fields": [
            {
                "name": "NEGEDGE_MIN_CNT",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "This register stores the minimal input clock count between two negative edges. It is used in boudrate-detect process."
            }
        ]
    },
    "1343004796": {
        "name": "LOWPULSE",
        "address": 1343004796,
        "size": 32,
        "access": "",
        "desc": "Autobaud minimum low pulse duration register",
        "fields": [
            {
                "name": "MIN_CNT",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "This register stores the value of the minimum duration time of the low level pulse. It is used in baud rate-detect process."
            }
        ]
    },
    "1343004800": {
        "name": "HIGHPULSE",
        "address": 1343004800,
        "size": 32,
        "access": "",
        "desc": "Autobaud minimum high pulse duration register",
        "fields": [
            {
                "name": "MIN_CNT",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "This register stores  the value of the maxinum duration time for the high level pulse. It is used in baud rate-detect process."
            }
        ]
    },
    "1343004804": {
        "name": "RXD_CNT",
        "address": 1343004804,
        "size": 32,
        "access": "",
        "desc": "Autobaud edge change count register",
        "fields": [
            {
                "name": "RXD_EDGE_CNT",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "This register stores the count of rxd edge change. It is used in baud rate-detect process."
            }
        ]
    },
    "1343004808": {
        "name": "CLK_CONF",
        "address": 1343004808,
        "size": 32,
        "access": "",
        "desc": "UART core clock configuration",
        "fields": [
            {
                "name": "TX_SCLK_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Set this bit to enable UART Tx clock."
            },
            {
                "name": "RX_SCLK_EN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Set this bit to enable UART Rx clock."
            },
            {
                "name": "TX_RST_CORE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Write 1 then write 0 to this bit to reset UART Tx."
            },
            {
                "name": "RX_RST_CORE",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Write 1 then write 0 to this bit to reset UART Rx."
            }
        ]
    },
    "1343004812": {
        "name": "DATE",
        "address": 1343004812,
        "size": 32,
        "access": "",
        "desc": "UART Version register",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This is the version register."
            }
        ]
    },
    "1343004816": {
        "name": "AFIFO_STATUS",
        "address": 1343004816,
        "size": 32,
        "access": "",
        "desc": "UART AFIFO Status",
        "fields": [
            {
                "name": "TX_AFIFO_FULL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Full signal of APB TX AFIFO."
            },
            {
                "name": "TX_AFIFO_EMPTY",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Empty signal of APB TX AFIFO."
            },
            {
                "name": "RX_AFIFO_FULL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Full signal of APB RX AFIFO."
            },
            {
                "name": "RX_AFIFO_EMPTY",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Empty signal of APB RX AFIFO."
            }
        ]
    },
    "1343004824": {
        "name": "REG_UPDATE",
        "address": 1343004824,
        "size": 32,
        "access": "",
        "desc": "UART Registers Configuration Update register",
        "fields": [
            {
                "name": "REG_UPDATE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Software write 1 would synchronize registers into UART Core clock domain and would be cleared by hardware after synchronization is done."
            }
        ]
    },
    "1343004828": {
        "name": "ID",
        "address": 1343004828,
        "size": 32,
        "access": "",
        "desc": "UART ID register",
        "fields": [
            {
                "name": "ID",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register is used to configure the uart_id."
            }
        ]
    },
    "1343090688": {
        "name": "CONF0",
        "address": 1343090688,
        "size": 32,
        "access": "",
        "desc": "UHCI Configuration Register0",
        "fields": [
            {
                "name": "TX_RST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Write 1 then write 0 to this bit to reset decode state machine."
            },
            {
                "name": "RX_RST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Write 1 then write 0 to this bit to reset encode state machine."
            },
            {
                "name": "UART_SEL",
                "bitOffset": 2,
                "bitWidth": 3,
                "desc": "Select which uart to connect with GDMA."
            },
            {
                "name": "SEPER_EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Set this bit to separate the data frame using a special char."
            },
            {
                "name": "HEAD_EN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Set this bit to encode the data packet with a formatting header."
            },
            {
                "name": "CRC_REC_EN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Set this bit to enable UHCI to receive the 16 bit CRC."
            },
            {
                "name": "UART_IDLE_EOF_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "If this bit is set to 1 UHCI will end the payload receiving process when UART has been in idle state."
            },
            {
                "name": "LEN_EOF_EN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "If this bit is set to 1 UHCI decoder receiving payload data is end when the receiving byte count has reached the specified value. The value is payload length indicated by UHCI packet header when UHCI_HEAD_EN is 1 or the value is configuration value when UHCI_HEAD_EN is 0. If this bit is set to 0 UHCI decoder receiving payload data is end when 0xc0 is received."
            },
            {
                "name": "ENCODE_CRC_EN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Set this bit to enable data integrity checking by appending a 16 bit CCITT-CRC to end of the payload."
            },
            {
                "name": "CLK_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "1'b1: Force clock on for register. 1'b0: Support clock only when application writes registers."
            },
            {
                "name": "UART_RX_BRK_EOF_EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "If this bit is set to 1 UHCI will end payload receive process when NULL frame is received by UART."
            }
        ]
    },
    "1343090692": {
        "name": "INT_RAW",
        "address": 1343090692,
        "size": 32,
        "access": "",
        "desc": "UHCI Interrupt Raw Register",
        "fields": [
            {
                "name": "RX_START_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Indicates the raw interrupt of UHCI_RX_START_INT. Interrupt will be triggered when delimiter is sent successfully."
            },
            {
                "name": "TX_START_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Indicates the raw interrupt of UHCI_TX_START_INT. Interrupt will be triggered when DMA detects delimiter."
            },
            {
                "name": "RX_HUNG_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Indicates the raw interrupt of UHCI_RX_HUNG_INT. Interrupt will be triggered when the required time of DMA receiving data  exceeds the configuration value."
            },
            {
                "name": "TX_HUNG_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Indicates the raw interrupt of UHCI_TX_HUNG_INT. Interrupt will be triggered when the required time of DMA reading RAM data  exceeds the configuration value."
            },
            {
                "name": "SEND_S_REG_Q_INT_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Indicates the raw interrupt of UHCI_SEND_S_REG_Q_INT. Interrupt will be triggered when UHCI sends short packet successfully with single_send mode."
            },
            {
                "name": "SEND_A_REG_Q_INT_RAW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Indicates the raw interrupt of UHCI_SEND_A_REG_Q_INT. Interrupt will be triggered when UHCI sends short packet successfully with always_send mode."
            },
            {
                "name": "OUT_EOF_INT_RAW",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Indicates the raw interrupt of UHCI_OUT_EOF_INT. Interrupt will be triggered when there are errors in EOF."
            },
            {
                "name": "APP_CTRL0_INT_RAW",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Indicates the raw interrupt of UHCI_APP_CTRL0_INT. Interrupt will be triggered when UHCI_APP_CTRL0_IN_SET is set to 1."
            },
            {
                "name": "APP_CTRL1_INT_RAW",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Indicates the raw interrupt of UHCI_APP_CTRL1_INT. Interrupt will be triggered when UHCI_APP_CTRL1_IN_SET is set to 1."
            }
        ]
    },
    "1343090696": {
        "name": "INT_ST",
        "address": 1343090696,
        "size": 32,
        "access": "",
        "desc": "UHCI Interrupt Status Register",
        "fields": [
            {
                "name": "RX_START_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Indicates the interrupt status of UHCI_RX_START_INT."
            },
            {
                "name": "TX_START_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Indicates the interrupt status of UHCI_TX_START_INT."
            },
            {
                "name": "RX_HUNG_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Indicates the interrupt status of UHCI_RX_HUNG_INT."
            },
            {
                "name": "TX_HUNG_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Indicates the interrupt status of UHCI_TX_HUNG_INT."
            },
            {
                "name": "SEND_S_REG_Q_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Indicates the interrupt status of UHCI_SEND_S_REG_Q_INT."
            },
            {
                "name": "SEND_A_REG_Q_INT_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Indicates the interrupt status of UHCI_SEND_A_REG_Q_INT."
            },
            {
                "name": "OUTLINK_EOF_ERR_INT_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Indicates the interrupt status of UHCI_OUT_EOF_INT."
            },
            {
                "name": "APP_CTRL0_INT_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Indicates the interrupt status of UHCI_APP_CTRL0_INT."
            },
            {
                "name": "APP_CTRL1_INT_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Indicates the interrupt status of UHCI_APP_CTRL1_INT."
            }
        ]
    },
    "1343090700": {
        "name": "INT_ENA",
        "address": 1343090700,
        "size": 32,
        "access": "",
        "desc": "UHCI Interrupt Enable Register",
        "fields": [
            {
                "name": "RX_START_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to enable the interrupt of UHCI_RX_START_INT."
            },
            {
                "name": "TX_START_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to enable the interrupt of UHCI_TX_START_INT."
            },
            {
                "name": "RX_HUNG_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to enable the interrupt of UHCI_RX_HUNG_INT."
            },
            {
                "name": "TX_HUNG_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to enable the interrupt of UHCI_TX_HUNG_INT."
            },
            {
                "name": "SEND_S_REG_Q_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to enable the interrupt of UHCI_SEND_S_REG_Q_INT."
            },
            {
                "name": "SEND_A_REG_Q_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Set this bit to enable the interrupt of UHCI_SEND_A_REG_Q_INT."
            },
            {
                "name": "OUTLINK_EOF_ERR_INT_ENA",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Set this bit to enable the interrupt of UHCI_OUT_EOF_INT."
            },
            {
                "name": "APP_CTRL0_INT_ENA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Set this bit to enable the interrupt of UHCI_APP_CTRL0_INT."
            },
            {
                "name": "APP_CTRL1_INT_ENA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Set this bit to enable the interrupt of UHCI_APP_CTRL1_INT."
            }
        ]
    },
    "1343090704": {
        "name": "INT_CLR",
        "address": 1343090704,
        "size": 32,
        "access": "",
        "desc": "UHCI Interrupt Clear Register",
        "fields": [
            {
                "name": "RX_START_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to clear the raw interrupt of UHCI_RX_START_INT."
            },
            {
                "name": "TX_START_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to clear the raw interrupt of UHCI_TX_START_INT."
            },
            {
                "name": "RX_HUNG_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to clear the raw interrupt of UHCI_RX_HUNG_INT."
            },
            {
                "name": "TX_HUNG_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to clear the raw interrupt of UHCI_TX_HUNG_INT."
            },
            {
                "name": "SEND_S_REG_Q_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to clear the raw interrupt of UHCI_SEND_S_REG_Q_INT."
            },
            {
                "name": "SEND_A_REG_Q_INT_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Set this bit to clear the raw interrupt of UHCI_SEND_A_REG_Q_INT."
            },
            {
                "name": "OUTLINK_EOF_ERR_INT_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Set this bit to clear the raw interrupt of UHCI_OUT_EOF_INT."
            },
            {
                "name": "APP_CTRL0_INT_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Set this bit to clear the raw interrupt of UHCI_APP_CTRL0_INT."
            },
            {
                "name": "APP_CTRL1_INT_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Set this bit to clear the raw interrupt of UHCI_APP_CTRL1_INT."
            }
        ]
    },
    "1343090708": {
        "name": "CONF1",
        "address": 1343090708,
        "size": 32,
        "access": "",
        "desc": "UHCI Configuration Register1",
        "fields": [
            {
                "name": "CHECK_SUM_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to enable head checksum check when receiving."
            },
            {
                "name": "CHECK_SEQ_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to  enable sequence number check when receiving."
            },
            {
                "name": "CRC_DISABLE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to support CRC calculation, and data integrity check bit should 1."
            },
            {
                "name": "SAVE_HEAD",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to save data packet head when UHCI receive data."
            },
            {
                "name": "TX_CHECK_SUM_RE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to encode data packet with checksum."
            },
            {
                "name": "TX_ACK_NUM_RE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Set this bit to encode data packet with ACK when reliable data packet is ready."
            },
            {
                "name": "WAIT_SW_START",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Set this bit to enable UHCI encoder transfer to ST_SW_WAIT status."
            },
            {
                "name": "SW_START",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Set this bit to transmit data packet if UCHI_ENCODE_STATE is ST_SW_WAIT."
            }
        ]
    },
    "1343090712": {
        "name": "STATE0",
        "address": 1343090712,
        "size": 32,
        "access": "",
        "desc": "UHCI Receive Status Register",
        "fields": [
            {
                "name": "RX_ERR_CAUSE",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Indicates the error types when DMA receives the error frame. 3'b001: UHCI packet checksum error. 3'b010: UHCI packet sequence number error. 3'b011: UHCI packet CRC bit error. 3'b100: find 0xC0, but received packet is uncompleted. 3'b101: 0xC0 is not found, but received packet is completed. 3'b110: CRC check error."
            },
            {
                "name": "DECODE_STATE",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "Indicates UHCI decoder status."
            }
        ]
    },
    "1343090716": {
        "name": "STATE1",
        "address": 1343090716,
        "size": 32,
        "access": "",
        "desc": "UHCI Transmit Status Register",
        "fields": [
            {
                "name": "ENCODE_STATE",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Indicates UHCI encoder status."
            }
        ]
    },
    "1343090720": {
        "name": "ESCAPE_CONF",
        "address": 1343090720,
        "size": 32,
        "access": "",
        "desc": "UHCI Escapes Configuration Register0",
        "fields": [
            {
                "name": "TX_C0_ESC_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to enable resolve char 0xC0 when DMA receiving data."
            },
            {
                "name": "TX_DB_ESC_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to enable resolve char 0xDB when DMA receiving data."
            },
            {
                "name": "TX_11_ESC_EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to enable resolve flow control char 0x11 when DMA receiving data."
            },
            {
                "name": "TX_13_ESC_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to enable resolve flow control char 0x13 when DMA receiving data."
            },
            {
                "name": "RX_C0_ESC_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to enable replacing 0xC0 with special char when DMA receiving data."
            },
            {
                "name": "RX_DB_ESC_EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Set this bit to enable replacing 0xDB with special char when DMA receiving data."
            },
            {
                "name": "RX_11_ESC_EN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Set this bit to enable replacing 0x11 with special char when DMA receiving data."
            },
            {
                "name": "RX_13_ESC_EN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Set this bit to enable replacing 0x13 with special char when DMA receiving data."
            }
        ]
    },
    "1343090724": {
        "name": "HUNG_CONF",
        "address": 1343090724,
        "size": 32,
        "access": "",
        "desc": "UHCI Hung Configuration Register0",
        "fields": [
            {
                "name": "TXFIFO_TIMEOUT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Stores the timeout value. DMA generates UHCI_TX_HUNG_INT for timeout when receiving data."
            },
            {
                "name": "TXFIFO_TIMEOUT_SHIFT",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Configures the maximum counter value."
            },
            {
                "name": "TXFIFO_TIMEOUT_ENA",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Set this bit to enable TX FIFO timeout when receiving."
            },
            {
                "name": "RXFIFO_TIMEOUT",
                "bitOffset": 12,
                "bitWidth": 8,
                "desc": "Stores the timeout value. DMA generates UHCI_TX_HUNG_INT for timeout when reading RAM data."
            },
            {
                "name": "RXFIFO_TIMEOUT_SHIFT",
                "bitOffset": 20,
                "bitWidth": 3,
                "desc": "Configures the maximum counter value."
            },
            {
                "name": "RXFIFO_TIMEOUT_ENA",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Set this bit to enable TX FIFO timeout when DMA sending data."
            }
        ]
    },
    "1343090728": {
        "name": "ACK_NUM",
        "address": 1343090728,
        "size": 32,
        "access": "",
        "desc": "UHCI Ack Value Configuration Register0",
        "fields": [
            {
                "name": "ACK_NUM",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Indicates the ACK number during software flow control."
            },
            {
                "name": "LOAD",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to load the ACK value of UHCI_ACK_NUM."
            }
        ]
    },
    "1343090732": {
        "name": "RX_HEAD",
        "address": 1343090732,
        "size": 32,
        "access": "",
        "desc": "UHCI Head Register",
        "fields": [
            {
                "name": "RX_HEAD",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the head of received packet."
            }
        ]
    },
    "1343090736": {
        "name": "QUICK_SENT",
        "address": 1343090736,
        "size": 32,
        "access": "",
        "desc": "UCHI Quick send Register",
        "fields": [
            {
                "name": "SINGLE_SEND_NUM",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Configures single_send mode."
            },
            {
                "name": "SINGLE_SEND_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to enable sending short packet with single_send mode."
            },
            {
                "name": "ALWAYS_SEND_NUM",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Configures always_send mode."
            },
            {
                "name": "ALWAYS_SEND_EN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Set this bit to enable sending short packet with always_send mode."
            }
        ]
    },
    "1343090740": {
        "name": "REG_Q0_WORD0",
        "address": 1343090740,
        "size": 32,
        "access": "",
        "desc": "UHCI Q0_WORD0 Quick Send Register",
        "fields": [
            {
                "name": "SEND_Q0_WORD0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM."
            }
        ]
    },
    "1343090744": {
        "name": "REG_Q0_WORD1",
        "address": 1343090744,
        "size": 32,
        "access": "",
        "desc": "UHCI Q0_WORD1 Quick Send Register",
        "fields": [
            {
                "name": "SEND_Q0_WORD1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM."
            }
        ]
    },
    "1343090748": {
        "name": "REG_Q1_WORD0",
        "address": 1343090748,
        "size": 32,
        "access": "",
        "desc": "UHCI Q1_WORD0 Quick Send Register",
        "fields": [
            {
                "name": "SEND_Q1_WORD0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM."
            }
        ]
    },
    "1343090752": {
        "name": "REG_Q1_WORD1",
        "address": 1343090752,
        "size": 32,
        "access": "",
        "desc": "UHCI Q1_WORD1 Quick Send Register",
        "fields": [
            {
                "name": "SEND_Q1_WORD1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM."
            }
        ]
    },
    "1343090756": {
        "name": "REG_Q2_WORD0",
        "address": 1343090756,
        "size": 32,
        "access": "",
        "desc": "UHCI Q2_WORD0 Quick Send Register",
        "fields": [
            {
                "name": "SEND_Q2_WORD0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM."
            }
        ]
    },
    "1343090760": {
        "name": "REG_Q2_WORD1",
        "address": 1343090760,
        "size": 32,
        "access": "",
        "desc": "UHCI Q2_WORD1 Quick Send Register",
        "fields": [
            {
                "name": "SEND_Q2_WORD1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM."
            }
        ]
    },
    "1343090764": {
        "name": "REG_Q3_WORD0",
        "address": 1343090764,
        "size": 32,
        "access": "",
        "desc": "UHCI Q3_WORD0 Quick Send Register",
        "fields": [
            {
                "name": "SEND_Q3_WORD0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM."
            }
        ]
    },
    "1343090768": {
        "name": "REG_Q3_WORD1",
        "address": 1343090768,
        "size": 32,
        "access": "",
        "desc": "UHCI Q3_WORD1 Quick Send Register",
        "fields": [
            {
                "name": "SEND_Q3_WORD1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM."
            }
        ]
    },
    "1343090772": {
        "name": "REG_Q4_WORD0",
        "address": 1343090772,
        "size": 32,
        "access": "",
        "desc": "UHCI Q4_WORD0 Quick Send Register",
        "fields": [
            {
                "name": "SEND_Q4_WORD0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM."
            }
        ]
    },
    "1343090776": {
        "name": "REG_Q4_WORD1",
        "address": 1343090776,
        "size": 32,
        "access": "",
        "desc": "UHCI Q4_WORD1 Quick Send Register",
        "fields": [
            {
                "name": "SEND_Q4_WORD1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM."
            }
        ]
    },
    "1343090780": {
        "name": "REG_Q5_WORD0",
        "address": 1343090780,
        "size": 32,
        "access": "",
        "desc": "UHCI Q5_WORD0 Quick Send Register",
        "fields": [
            {
                "name": "SEND_Q5_WORD0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM."
            }
        ]
    },
    "1343090784": {
        "name": "REG_Q5_WORD1",
        "address": 1343090784,
        "size": 32,
        "access": "",
        "desc": "UHCI Q5_WORD1 Quick Send Register",
        "fields": [
            {
                "name": "SEND_Q5_WORD1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM."
            }
        ]
    },
    "1343090788": {
        "name": "REG_Q6_WORD0",
        "address": 1343090788,
        "size": 32,
        "access": "",
        "desc": "UHCI Q6_WORD0 Quick Send Register",
        "fields": [
            {
                "name": "SEND_Q6_WORD0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM."
            }
        ]
    },
    "1343090792": {
        "name": "REG_Q6_WORD1",
        "address": 1343090792,
        "size": 32,
        "access": "",
        "desc": "UHCI Q6_WORD1 Quick Send Register",
        "fields": [
            {
                "name": "SEND_Q6_WORD1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM."
            }
        ]
    },
    "1343090796": {
        "name": "ESC_CONF0",
        "address": 1343090796,
        "size": 32,
        "access": "",
        "desc": "UHCI Escapes Sequence Configuration Register0",
        "fields": [
            {
                "name": "SEPER_CHAR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures the delimiter for encoding, default value is 0xC0."
            },
            {
                "name": "SEPER_ESC_CHAR0",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Configures the first char of SLIP escape character, default value is 0xDB."
            },
            {
                "name": "SEPER_ESC_CHAR1",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Configures the second char of SLIP escape character, default value is 0xDC."
            }
        ]
    },
    "1343090800": {
        "name": "ESC_CONF1",
        "address": 1343090800,
        "size": 32,
        "access": "",
        "desc": "UHCI Escapes Sequence Configuration Register1",
        "fields": [
            {
                "name": "ESC_SEQ0",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures the char needing encoding, which is 0xDB as flow control char by default."
            },
            {
                "name": "ESC_SEQ0_CHAR0",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Configures the first char of SLIP escape character, default value is 0xDB."
            },
            {
                "name": "ESC_SEQ0_CHAR1",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Configures the second char of SLIP escape character, default value is 0xDD."
            }
        ]
    },
    "1343090804": {
        "name": "ESC_CONF2",
        "address": 1343090804,
        "size": 32,
        "access": "",
        "desc": "UHCI Escapes Sequence Configuration Register2",
        "fields": [
            {
                "name": "ESC_SEQ1",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures the char needing encoding, which is 0x11 as flow control char by default."
            },
            {
                "name": "ESC_SEQ1_CHAR0",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Configures the first char of SLIP escape character, default value is 0xDB."
            },
            {
                "name": "ESC_SEQ1_CHAR1",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Configures the second char of SLIP escape character, default value is 0xDE."
            }
        ]
    },
    "1343090808": {
        "name": "ESC_CONF3",
        "address": 1343090808,
        "size": 32,
        "access": "",
        "desc": "UHCI Escapes Sequence Configuration Register3",
        "fields": [
            {
                "name": "ESC_SEQ2",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures the char needing encoding, which is 0x13 as flow control char by default."
            },
            {
                "name": "ESC_SEQ2_CHAR0",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Configures the first char of SLIP escape character, default value is 0xDB."
            },
            {
                "name": "ESC_SEQ2_CHAR1",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Configures the second char of SLIP escape character, default value is 0xDF."
            }
        ]
    },
    "1343090812": {
        "name": "PKT_THRES",
        "address": 1343090812,
        "size": 32,
        "access": "",
        "desc": "UCHI Packet Length Configuration Register",
        "fields": [
            {
                "name": "PKT_THRS",
                "bitOffset": 0,
                "bitWidth": 13,
                "desc": "Configures the data packet's maximum length when UHCI_HEAD_EN is 0."
            }
        ]
    },
    "1343090816": {
        "name": "DATE",
        "address": 1343090816,
        "size": 32,
        "access": "",
        "desc": "UHCI Version Register",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Configures version."
            }
        ]
    },
    "1343037440": {
        "name": "EP1",
        "address": 1343037440,
        "size": 32,
        "access": "",
        "desc": "FIFO access for the CDC-ACM data IN and OUT endpoints.",
        "fields": [
            {
                "name": "USB_SERIAL_JTAG_RDWR_BYTE",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Write and read byte data to/from UART Tx/Rx FIFO through this field. When USB_DEVICE_SERIAL_IN_EMPTY_INT is set, then user can write data (up to 64 bytes) into UART Tx FIFO. When USB_DEVICE_SERIAL_OUT_RECV_PKT_INT is set, user can check USB_DEVICE_OUT_EP1_WR_ADDR USB_DEVICE_OUT_EP0_RD_ADDR to know how many data is received, then read data from UART Rx FIFO."
            }
        ]
    },
    "1343037444": {
        "name": "EP1_CONF",
        "address": 1343037444,
        "size": 32,
        "access": "",
        "desc": "Configuration and control registers for the CDC-ACM FIFOs.",
        "fields": [
            {
                "name": "USB_SERIAL_JTAG_WR_DONE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to indicate writing byte data to UART Tx FIFO is done."
            },
            {
                "name": "USB_SERIAL_JTAG_SERIAL_IN_EP_DATA_FREE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "1'b1: Indicate UART Tx FIFO is not full and can write data into in. After writing USB_DEVICE_WR_DONE, this bit would be 0 until data in UART Tx FIFO is read by USB Host."
            },
            {
                "name": "USB_SERIAL_JTAG_SERIAL_OUT_EP_DATA_AVAIL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "1'b1: Indicate there is data in UART Rx FIFO."
            }
        ]
    },
    "1343037448": {
        "name": "INT_RAW",
        "address": 1343037448,
        "size": 32,
        "access": "",
        "desc": "Interrupt raw status register.",
        "fields": [
            {
                "name": "USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when flush cmd is received for IN endpoint 2 of JTAG."
            },
            {
                "name": "USB_SERIAL_JTAG_SOF_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when SOF frame is received."
            },
            {
                "name": "USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when Serial Port OUT Endpoint received one packet."
            },
            {
                "name": "USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when Serial Port IN Endpoint is empty."
            },
            {
                "name": "USB_SERIAL_JTAG_PID_ERR_INT_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when pid error is detected."
            },
            {
                "name": "USB_SERIAL_JTAG_CRC5_ERR_INT_RAW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when CRC5 error is detected."
            },
            {
                "name": "USB_SERIAL_JTAG_CRC16_ERR_INT_RAW",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when CRC16 error is detected."
            },
            {
                "name": "USB_SERIAL_JTAG_STUFF_ERR_INT_RAW",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when stuff error is detected."
            },
            {
                "name": "USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT_RAW",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when IN token for IN endpoint 1 is received."
            },
            {
                "name": "USB_SERIAL_JTAG_USB_BUS_RESET_INT_RAW",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when usb bus reset is detected."
            },
            {
                "name": "USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT_RAW",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when OUT endpoint 1 received packet with zero palyload."
            },
            {
                "name": "USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT_RAW",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when OUT endpoint 2 received packet with zero palyload."
            },
            {
                "name": "USB_SERIAL_JTAG_RTS_CHG_INT_RAW",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when level of RTS from usb serial channel is changed."
            },
            {
                "name": "USB_SERIAL_JTAG_DTR_CHG_INT_RAW",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when level of DTR from usb serial channel is changed."
            },
            {
                "name": "USB_SERIAL_JTAG_GET_LINE_CODE_INT_RAW",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when level of GET LINE CODING request is received."
            },
            {
                "name": "USB_SERIAL_JTAG_SET_LINE_CODE_INT_RAW",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when level of SET LINE CODING request is received."
            }
        ]
    },
    "1343037452": {
        "name": "INT_ST",
        "address": 1343037452,
        "size": 32,
        "access": "",
        "desc": "Interrupt status register.",
        "fields": [
            {
                "name": "USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the USB_DEVICE_JTAG_IN_FLUSH_INT interrupt."
            },
            {
                "name": "USB_SERIAL_JTAG_SOF_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the USB_DEVICE_SOF_INT interrupt."
            },
            {
                "name": "USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the USB_DEVICE_SERIAL_OUT_RECV_PKT_INT interrupt."
            },
            {
                "name": "USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the USB_DEVICE_SERIAL_IN_EMPTY_INT interrupt."
            },
            {
                "name": "USB_SERIAL_JTAG_PID_ERR_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the USB_DEVICE_PID_ERR_INT interrupt."
            },
            {
                "name": "USB_SERIAL_JTAG_CRC5_ERR_INT_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the USB_DEVICE_CRC5_ERR_INT interrupt."
            },
            {
                "name": "USB_SERIAL_JTAG_CRC16_ERR_INT_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the USB_DEVICE_CRC16_ERR_INT interrupt."
            },
            {
                "name": "USB_SERIAL_JTAG_STUFF_ERR_INT_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the USB_DEVICE_STUFF_ERR_INT interrupt."
            },
            {
                "name": "USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the USB_DEVICE_IN_TOKEN_REC_IN_EP1_INT interrupt."
            },
            {
                "name": "USB_SERIAL_JTAG_USB_BUS_RESET_INT_ST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the USB_DEVICE_USB_BUS_RESET_INT interrupt."
            },
            {
                "name": "USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT_ST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the USB_DEVICE_OUT_EP1_ZERO_PAYLOAD_INT interrupt."
            },
            {
                "name": "USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT_ST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the USB_DEVICE_OUT_EP2_ZERO_PAYLOAD_INT interrupt."
            },
            {
                "name": "USB_SERIAL_JTAG_RTS_CHG_INT_ST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the USB_DEVICE_RTS_CHG_INT interrupt."
            },
            {
                "name": "USB_SERIAL_JTAG_DTR_CHG_INT_ST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the USB_DEVICE_DTR_CHG_INT interrupt."
            },
            {
                "name": "USB_SERIAL_JTAG_GET_LINE_CODE_INT_ST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the USB_DEVICE_GET_LINE_CODE_INT interrupt."
            },
            {
                "name": "USB_SERIAL_JTAG_SET_LINE_CODE_INT_ST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the USB_DEVICE_SET_LINE_CODE_INT interrupt."
            }
        ]
    },
    "1343037456": {
        "name": "INT_ENA",
        "address": 1343037456,
        "size": 32,
        "access": "",
        "desc": "Interrupt enable status register.",
        "fields": [
            {
                "name": "USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the USB_DEVICE_JTAG_IN_FLUSH_INT interrupt."
            },
            {
                "name": "USB_SERIAL_JTAG_SOF_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the USB_DEVICE_SOF_INT interrupt."
            },
            {
                "name": "USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the USB_DEVICE_SERIAL_OUT_RECV_PKT_INT interrupt."
            },
            {
                "name": "USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the USB_DEVICE_SERIAL_IN_EMPTY_INT interrupt."
            },
            {
                "name": "USB_SERIAL_JTAG_PID_ERR_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the USB_DEVICE_PID_ERR_INT interrupt."
            },
            {
                "name": "USB_SERIAL_JTAG_CRC5_ERR_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the USB_DEVICE_CRC5_ERR_INT interrupt."
            },
            {
                "name": "USB_SERIAL_JTAG_CRC16_ERR_INT_ENA",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the USB_DEVICE_CRC16_ERR_INT interrupt."
            },
            {
                "name": "USB_SERIAL_JTAG_STUFF_ERR_INT_ENA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the USB_DEVICE_STUFF_ERR_INT interrupt."
            },
            {
                "name": "USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT_ENA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the USB_DEVICE_IN_TOKEN_REC_IN_EP1_INT interrupt."
            },
            {
                "name": "USB_SERIAL_JTAG_USB_BUS_RESET_INT_ENA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the USB_DEVICE_USB_BUS_RESET_INT interrupt."
            },
            {
                "name": "USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT_ENA",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the USB_DEVICE_OUT_EP1_ZERO_PAYLOAD_INT interrupt."
            },
            {
                "name": "USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT_ENA",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the USB_DEVICE_OUT_EP2_ZERO_PAYLOAD_INT interrupt."
            },
            {
                "name": "USB_SERIAL_JTAG_RTS_CHG_INT_ENA",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the USB_DEVICE_RTS_CHG_INT interrupt."
            },
            {
                "name": "USB_SERIAL_JTAG_DTR_CHG_INT_ENA",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the USB_DEVICE_DTR_CHG_INT interrupt."
            },
            {
                "name": "USB_SERIAL_JTAG_GET_LINE_CODE_INT_ENA",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the USB_DEVICE_GET_LINE_CODE_INT interrupt."
            },
            {
                "name": "USB_SERIAL_JTAG_SET_LINE_CODE_INT_ENA",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the USB_DEVICE_SET_LINE_CODE_INT interrupt."
            }
        ]
    },
    "1343037460": {
        "name": "INT_CLR",
        "address": 1343037460,
        "size": 32,
        "access": "",
        "desc": "Interrupt clear status register.",
        "fields": [
            {
                "name": "USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to clear the USB_DEVICE_JTAG_IN_FLUSH_INT interrupt."
            },
            {
                "name": "USB_SERIAL_JTAG_SOF_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to clear the USB_DEVICE_JTAG_SOF_INT interrupt."
            },
            {
                "name": "USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to clear the USB_DEVICE_SERIAL_OUT_RECV_PKT_INT interrupt."
            },
            {
                "name": "USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to clear the USB_DEVICE_SERIAL_IN_EMPTY_INT interrupt."
            },
            {
                "name": "USB_SERIAL_JTAG_PID_ERR_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to clear the USB_DEVICE_PID_ERR_INT interrupt."
            },
            {
                "name": "USB_SERIAL_JTAG_CRC5_ERR_INT_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Set this bit to clear the USB_DEVICE_CRC5_ERR_INT interrupt."
            },
            {
                "name": "USB_SERIAL_JTAG_CRC16_ERR_INT_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Set this bit to clear the USB_DEVICE_CRC16_ERR_INT interrupt."
            },
            {
                "name": "USB_SERIAL_JTAG_STUFF_ERR_INT_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Set this bit to clear the USB_DEVICE_STUFF_ERR_INT interrupt."
            },
            {
                "name": "USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Set this bit to clear the USB_DEVICE_IN_TOKEN_IN_EP1_INT interrupt."
            },
            {
                "name": "USB_SERIAL_JTAG_USB_BUS_RESET_INT_CLR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Set this bit to clear the USB_DEVICE_USB_BUS_RESET_INT interrupt."
            },
            {
                "name": "USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT_CLR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Set this bit to clear the USB_DEVICE_OUT_EP1_ZERO_PAYLOAD_INT interrupt."
            },
            {
                "name": "USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT_CLR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Set this bit to clear the USB_DEVICE_OUT_EP2_ZERO_PAYLOAD_INT interrupt."
            },
            {
                "name": "USB_SERIAL_JTAG_RTS_CHG_INT_CLR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Set this bit to clear the USB_DEVICE_RTS_CHG_INT interrupt."
            },
            {
                "name": "USB_SERIAL_JTAG_DTR_CHG_INT_CLR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Set this bit to clear the USB_DEVICE_DTR_CHG_INT interrupt."
            },
            {
                "name": "USB_SERIAL_JTAG_GET_LINE_CODE_INT_CLR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Set this bit to clear the USB_DEVICE_GET_LINE_CODE_INT interrupt."
            },
            {
                "name": "USB_SERIAL_JTAG_SET_LINE_CODE_INT_CLR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Set this bit to clear the USB_DEVICE_SET_LINE_CODE_INT interrupt."
            }
        ]
    },
    "1343037464": {
        "name": "CONF0",
        "address": 1343037464,
        "size": 32,
        "access": "",
        "desc": "PHY hardware configuration.",
        "fields": [
            {
                "name": "USB_SERIAL_JTAG_PHY_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Select internal/external PHY"
            },
            {
                "name": "USB_SERIAL_JTAG_EXCHG_PINS_OVERRIDE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Enable software control USB D+ D- exchange"
            },
            {
                "name": "USB_SERIAL_JTAG_EXCHG_PINS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "USB D+ D- exchange"
            },
            {
                "name": "USB_SERIAL_JTAG_VREFH",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "Control single-end input high threshold,1.76V to 2V, step 80mV"
            },
            {
                "name": "USB_SERIAL_JTAG_VREFL",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Control single-end input low threshold,0.8V to 1.04V, step 80mV"
            },
            {
                "name": "USB_SERIAL_JTAG_VREF_OVERRIDE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Enable software control input  threshold"
            },
            {
                "name": "USB_SERIAL_JTAG_PAD_PULL_OVERRIDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Enable software control USB D+ D- pullup pulldown"
            },
            {
                "name": "USB_SERIAL_JTAG_DP_PULLUP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Control USB D+ pull up."
            },
            {
                "name": "USB_SERIAL_JTAG_DP_PULLDOWN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Control USB D+ pull down."
            },
            {
                "name": "USB_SERIAL_JTAG_DM_PULLUP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Control USB D- pull up."
            },
            {
                "name": "USB_SERIAL_JTAG_DM_PULLDOWN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Control USB D- pull down."
            },
            {
                "name": "USB_SERIAL_JTAG_PULLUP_VALUE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Control pull up value."
            },
            {
                "name": "USB_SERIAL_JTAG_USB_PAD_ENABLE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Enable USB pad function."
            },
            {
                "name": "USB_SERIAL_JTAG_USB_JTAG_BRIDGE_EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Set this bit usb_jtag, the connection between usb_jtag and internal JTAG is disconnected, and MTMS, MTDI, MTCK are output through GPIO Matrix, MTDO is input through GPIO Matrix."
            }
        ]
    },
    "1343037468": {
        "name": "TEST",
        "address": 1343037468,
        "size": 32,
        "access": "",
        "desc": "Registers used for debugging the PHY.",
        "fields": [
            {
                "name": "USB_SERIAL_JTAG_TEST_ENABLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Enable test of the USB pad"
            },
            {
                "name": "USB_SERIAL_JTAG_TEST_USB_OE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "USB pad oen in test"
            },
            {
                "name": "USB_SERIAL_JTAG_TEST_TX_DP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "USB D+ tx value in test"
            },
            {
                "name": "USB_SERIAL_JTAG_TEST_TX_DM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "USB D- tx value in test"
            },
            {
                "name": "USB_SERIAL_JTAG_TEST_RX_RCV",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "USB RCV value in test"
            },
            {
                "name": "USB_SERIAL_JTAG_TEST_RX_DP",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "USB D+ rx value in test"
            },
            {
                "name": "USB_SERIAL_JTAG_TEST_RX_DM",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "USB D- rx value in test"
            }
        ]
    },
    "1343037472": {
        "name": "JFIFO_ST",
        "address": 1343037472,
        "size": 32,
        "access": "",
        "desc": "JTAG FIFO status and control registers.",
        "fields": [
            {
                "name": "USB_SERIAL_JTAG_IN_FIFO_CNT",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "JTAT in fifo counter."
            },
            {
                "name": "USB_SERIAL_JTAG_IN_FIFO_EMPTY",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "1: JTAG in fifo is empty."
            },
            {
                "name": "USB_SERIAL_JTAG_IN_FIFO_FULL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "1: JTAG in fifo is full."
            },
            {
                "name": "USB_SERIAL_JTAG_OUT_FIFO_CNT",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "JTAT out fifo counter."
            },
            {
                "name": "USB_SERIAL_JTAG_OUT_FIFO_EMPTY",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "1: JTAG out fifo is empty."
            },
            {
                "name": "USB_SERIAL_JTAG_OUT_FIFO_FULL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "1: JTAG out fifo is full."
            },
            {
                "name": "USB_SERIAL_JTAG_IN_FIFO_RESET",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Write 1 to reset JTAG in fifo."
            },
            {
                "name": "USB_SERIAL_JTAG_OUT_FIFO_RESET",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Write 1 to reset JTAG out fifo."
            }
        ]
    },
    "1343037476": {
        "name": "FRAM_NUM",
        "address": 1343037476,
        "size": 32,
        "access": "",
        "desc": "Last received SOF frame index register.",
        "fields": [
            {
                "name": "USB_SERIAL_JTAG_SOF_FRAME_INDEX",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Frame index of received SOF frame."
            }
        ]
    },
    "1343037480": {
        "name": "IN_EP0_ST",
        "address": 1343037480,
        "size": 32,
        "access": "",
        "desc": "Control IN endpoint status information.",
        "fields": [
            {
                "name": "USB_SERIAL_JTAG_IN_EP0_STATE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "State of IN Endpoint 0."
            },
            {
                "name": "USB_SERIAL_JTAG_IN_EP0_WR_ADDR",
                "bitOffset": 2,
                "bitWidth": 7,
                "desc": "Write data address of IN endpoint 0."
            },
            {
                "name": "USB_SERIAL_JTAG_IN_EP0_RD_ADDR",
                "bitOffset": 9,
                "bitWidth": 7,
                "desc": "Read data address of IN endpoint 0."
            }
        ]
    },
    "1343037484": {
        "name": "IN_EP1_ST",
        "address": 1343037484,
        "size": 32,
        "access": "",
        "desc": "CDC-ACM IN endpoint status information.",
        "fields": [
            {
                "name": "USB_SERIAL_JTAG_IN_EP1_STATE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "State of IN Endpoint 1."
            },
            {
                "name": "USB_SERIAL_JTAG_IN_EP1_WR_ADDR",
                "bitOffset": 2,
                "bitWidth": 7,
                "desc": "Write data address of IN endpoint 1."
            },
            {
                "name": "USB_SERIAL_JTAG_IN_EP1_RD_ADDR",
                "bitOffset": 9,
                "bitWidth": 7,
                "desc": "Read data address of IN endpoint 1."
            }
        ]
    },
    "1343037488": {
        "name": "IN_EP2_ST",
        "address": 1343037488,
        "size": 32,
        "access": "",
        "desc": "CDC-ACM interrupt IN endpoint status information.",
        "fields": [
            {
                "name": "USB_SERIAL_JTAG_IN_EP2_STATE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "State of IN Endpoint 2."
            },
            {
                "name": "USB_SERIAL_JTAG_IN_EP2_WR_ADDR",
                "bitOffset": 2,
                "bitWidth": 7,
                "desc": "Write data address of IN endpoint 2."
            },
            {
                "name": "USB_SERIAL_JTAG_IN_EP2_RD_ADDR",
                "bitOffset": 9,
                "bitWidth": 7,
                "desc": "Read data address of IN endpoint 2."
            }
        ]
    },
    "1343037492": {
        "name": "IN_EP3_ST",
        "address": 1343037492,
        "size": 32,
        "access": "",
        "desc": "JTAG IN endpoint status information.",
        "fields": [
            {
                "name": "USB_SERIAL_JTAG_IN_EP3_STATE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "State of IN Endpoint 3."
            },
            {
                "name": "USB_SERIAL_JTAG_IN_EP3_WR_ADDR",
                "bitOffset": 2,
                "bitWidth": 7,
                "desc": "Write data address of IN endpoint 3."
            },
            {
                "name": "USB_SERIAL_JTAG_IN_EP3_RD_ADDR",
                "bitOffset": 9,
                "bitWidth": 7,
                "desc": "Read data address of IN endpoint 3."
            }
        ]
    },
    "1343037496": {
        "name": "OUT_EP0_ST",
        "address": 1343037496,
        "size": 32,
        "access": "",
        "desc": "Control OUT endpoint status information.",
        "fields": [
            {
                "name": "USB_SERIAL_JTAG_OUT_EP0_STATE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "State of OUT Endpoint 0."
            },
            {
                "name": "USB_SERIAL_JTAG_OUT_EP0_WR_ADDR",
                "bitOffset": 2,
                "bitWidth": 7,
                "desc": "Write data address of OUT endpoint 0. When USB_DEVICE_SERIAL_OUT_RECV_PKT_INT is detected, there are USB_DEVICE_OUT_EP0_WR_ADDR-2 bytes data in OUT EP0."
            },
            {
                "name": "USB_SERIAL_JTAG_OUT_EP0_RD_ADDR",
                "bitOffset": 9,
                "bitWidth": 7,
                "desc": "Read data address of OUT endpoint 0."
            }
        ]
    },
    "1343037500": {
        "name": "OUT_EP1_ST",
        "address": 1343037500,
        "size": 32,
        "access": "",
        "desc": "CDC-ACM OUT endpoint status information.",
        "fields": [
            {
                "name": "USB_SERIAL_JTAG_OUT_EP1_STATE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "State of OUT Endpoint 1."
            },
            {
                "name": "USB_SERIAL_JTAG_OUT_EP1_WR_ADDR",
                "bitOffset": 2,
                "bitWidth": 7,
                "desc": "Write data address of OUT endpoint 1. When USB_DEVICE_SERIAL_OUT_RECV_PKT_INT is detected, there are USB_DEVICE_OUT_EP1_WR_ADDR-2 bytes data in OUT EP1."
            },
            {
                "name": "USB_SERIAL_JTAG_OUT_EP1_RD_ADDR",
                "bitOffset": 9,
                "bitWidth": 7,
                "desc": "Read data address of OUT endpoint 1."
            },
            {
                "name": "USB_SERIAL_JTAG_OUT_EP1_REC_DATA_CNT",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "Data count in OUT endpoint 1 when one packet is received."
            }
        ]
    },
    "1343037504": {
        "name": "OUT_EP2_ST",
        "address": 1343037504,
        "size": 32,
        "access": "",
        "desc": "JTAG OUT endpoint status information.",
        "fields": [
            {
                "name": "USB_SERIAL_JTAG_OUT_EP2_STATE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "State of OUT Endpoint 2."
            },
            {
                "name": "USB_SERIAL_JTAG_OUT_EP2_WR_ADDR",
                "bitOffset": 2,
                "bitWidth": 7,
                "desc": "Write data address of OUT endpoint 2. When USB_DEVICE_SERIAL_OUT_RECV_PKT_INT is detected, there are USB_DEVICE_OUT_EP2_WR_ADDR-2 bytes data in OUT EP2."
            },
            {
                "name": "USB_SERIAL_JTAG_OUT_EP2_RD_ADDR",
                "bitOffset": 9,
                "bitWidth": 7,
                "desc": "Read data address of OUT endpoint 2."
            }
        ]
    },
    "1343037508": {
        "name": "MISC_CONF",
        "address": 1343037508,
        "size": 32,
        "access": "",
        "desc": "Clock enable control",
        "fields": [
            {
                "name": "USB_SERIAL_JTAG_CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "1'h1: Force clock on for register. 1'h0: Support clock only when application writes registers."
            }
        ]
    },
    "1343037512": {
        "name": "MEM_CONF",
        "address": 1343037512,
        "size": 32,
        "access": "",
        "desc": "Memory power control",
        "fields": [
            {
                "name": "USB_SERIAL_JTAG_USB_MEM_PD",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "1: power down usb memory."
            },
            {
                "name": "USB_SERIAL_JTAG_USB_MEM_CLK_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "1: Force clock on for usb memory."
            }
        ]
    },
    "1343037516": {
        "name": "CHIP_RST",
        "address": 1343037516,
        "size": 32,
        "access": "",
        "desc": "CDC-ACM chip reset control.",
        "fields": [
            {
                "name": "USB_SERIAL_JTAG_RTS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "1: Chip reset is detected from usb serial channel. Software write 1 to clear it."
            },
            {
                "name": "USB_SERIAL_JTAG_DTR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "1: Chip reset is detected from usb jtag channel. Software write 1 to clear it."
            },
            {
                "name": "USB_SERIAL_JTAG_USB_UART_CHIP_RST_DIS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to disable chip reset from usb serial channel to reset chip."
            }
        ]
    },
    "1343037520": {
        "name": "SET_LINE_CODE_W0",
        "address": 1343037520,
        "size": 32,
        "access": "",
        "desc": "W0 of SET_LINE_CODING command.",
        "fields": [
            {
                "name": "USB_SERIAL_JTAG_DW_DTE_RATE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The value of dwDTERate set by host through SET_LINE_CODING command."
            }
        ]
    },
    "1343037524": {
        "name": "SET_LINE_CODE_W1",
        "address": 1343037524,
        "size": 32,
        "access": "",
        "desc": "W1 of SET_LINE_CODING command.",
        "fields": [
            {
                "name": "USB_SERIAL_JTAG_BCHAR_FORMAT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "The value of bCharFormat set by host through SET_LINE_CODING command."
            },
            {
                "name": "USB_SERIAL_JTAG_BPARITY_TYPE",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "The value of bParityTpye set by host through SET_LINE_CODING command."
            },
            {
                "name": "USB_SERIAL_JTAG_BDATA_BITS",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "The value of bDataBits set by host through SET_LINE_CODING command."
            }
        ]
    },
    "1343037528": {
        "name": "GET_LINE_CODE_W0",
        "address": 1343037528,
        "size": 32,
        "access": "",
        "desc": "W0 of GET_LINE_CODING command.",
        "fields": [
            {
                "name": "USB_SERIAL_JTAG_GET_DW_DTE_RATE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The value of dwDTERate set by software which is requested by GET_LINE_CODING command."
            }
        ]
    },
    "1343037532": {
        "name": "GET_LINE_CODE_W1",
        "address": 1343037532,
        "size": 32,
        "access": "",
        "desc": "W1 of GET_LINE_CODING command.",
        "fields": [
            {
                "name": "USB_SERIAL_JTAG_GET_BDATA_BITS",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "The value of bCharFormat set by software which is requested by GET_LINE_CODING command."
            },
            {
                "name": "USB_SERIAL_JTAG_GET_BPARITY_TYPE",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "The value of bParityTpye set by software which is requested by GET_LINE_CODING command."
            },
            {
                "name": "USB_SERIAL_JTAG_GET_BCHAR_FORMAT",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "The value of bDataBits set by software which is requested by GET_LINE_CODING command."
            }
        ]
    },
    "1343037536": {
        "name": "CONFIG_UPDATE",
        "address": 1343037536,
        "size": 32,
        "access": "",
        "desc": "Configuration registers' value update",
        "fields": [
            {
                "name": "USB_SERIAL_JTAG_CONFIG_UPDATE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Write 1 to this register would update the value of configure registers from APB clock domain to 48MHz clock domain."
            }
        ]
    },
    "1343037540": {
        "name": "SER_AFIFO_CONFIG",
        "address": 1343037540,
        "size": 32,
        "access": "",
        "desc": "Serial AFIFO configure register",
        "fields": [
            {
                "name": "USB_SERIAL_JTAG_SERIAL_IN_AFIFO_RESET_WR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Write 1 to reset CDC_ACM IN async FIFO write clock domain."
            },
            {
                "name": "USB_SERIAL_JTAG_SERIAL_IN_AFIFO_RESET_RD",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Write 1 to reset CDC_ACM IN async FIFO read clock domain."
            },
            {
                "name": "USB_SERIAL_JTAG_SERIAL_OUT_AFIFO_RESET_WR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Write 1 to reset CDC_ACM OUT async FIFO write clock domain."
            },
            {
                "name": "USB_SERIAL_JTAG_SERIAL_OUT_AFIFO_RESET_RD",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Write 1 to reset CDC_ACM OUT async FIFO read clock domain."
            },
            {
                "name": "USB_SERIAL_JTAG_SERIAL_OUT_AFIFO_REMPTY",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CDC_ACM OUTOUT async FIFO empty signal in read clock domain."
            },
            {
                "name": "USB_SERIAL_JTAG_SERIAL_IN_AFIFO_WFULL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CDC_ACM OUT IN async FIFO empty signal in write clock domain."
            }
        ]
    },
    "1343037544": {
        "name": "BUS_RESET_ST",
        "address": 1343037544,
        "size": 32,
        "access": "",
        "desc": "USB Bus reset status register",
        "fields": [
            {
                "name": "USB_SERIAL_JTAG_USB_BUS_RESET_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "USB bus reset status. 0: USB-Serial-JTAG is in usb bus reset status. 1: USB bus reset is released."
            }
        ]
    },
    "1343037548": {
        "name": "ECO_LOW_48",
        "address": 1343037548,
        "size": 32,
        "access": "",
        "desc": "Reserved.",
        "fields": [
            {
                "name": "USB_SERIAL_JTAG_RND_ECO_LOW_48",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Reserved."
            }
        ]
    },
    "1343037552": {
        "name": "ECO_HIGH_48",
        "address": 1343037552,
        "size": 32,
        "access": "",
        "desc": "Reserved.",
        "fields": [
            {
                "name": "USB_SERIAL_JTAG_RND_ECO_HIGH_48",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Reserved."
            }
        ]
    },
    "1343037556": {
        "name": "ECO_CELL_CTRL_48",
        "address": 1343037556,
        "size": 32,
        "access": "",
        "desc": "Reserved.",
        "fields": [
            {
                "name": "USB_SERIAL_JTAG_RDN_RESULT_48",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved."
            },
            {
                "name": "USB_SERIAL_JTAG_RDN_ENA_48",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved."
            }
        ]
    },
    "1343037560": {
        "name": "ECO_LOW_APB",
        "address": 1343037560,
        "size": 32,
        "access": "",
        "desc": "Reserved.",
        "fields": [
            {
                "name": "USB_SERIAL_JTAG_RND_ECO_LOW_APB",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Reserved."
            }
        ]
    },
    "1343037564": {
        "name": "ECO_HIGH_APB",
        "address": 1343037564,
        "size": 32,
        "access": "",
        "desc": "Reserved.",
        "fields": [
            {
                "name": "USB_SERIAL_JTAG_RND_ECO_HIGH_APB",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Reserved."
            }
        ]
    },
    "1343037568": {
        "name": "ECO_CELL_CTRL_APB",
        "address": 1343037568,
        "size": 32,
        "access": "",
        "desc": "Reserved.",
        "fields": [
            {
                "name": "USB_SERIAL_JTAG_RDN_RESULT_APB",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved."
            },
            {
                "name": "USB_SERIAL_JTAG_RDN_ENA_APB",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved."
            }
        ]
    },
    "1343037572": {
        "name": "SRAM_CTRL",
        "address": 1343037572,
        "size": 32,
        "access": "",
        "desc": "PPA SRAM Control Register",
        "fields": [
            {
                "name": "USB_SERIAL_JTAG_MEM_AUX_CTRL",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Control signals"
            }
        ]
    },
    "1343037576": {
        "name": "DATE",
        "address": 1343037576,
        "size": 32,
        "access": "",
        "desc": "Date register",
        "fields": [
            {
                "name": "USB_SERIAL_JTAG_DATE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "register version."
            }
        ]
    },
    "1342701568": {
        "name": "OTG_CONF",
        "address": 1342701568,
        "size": 32,
        "access": "",
        "desc": "USB wrapper configuration registers.",
        "fields": [
            {
                "name": "SRP_SESSEND_OVERRIDE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "This bit is used to enable the software over-ride of srp session end signal. 1'b0: the signal is controlled by the chip input, 1'b1: the signal is controlled by the software."
            },
            {
                "name": "SRP_SESSEND_VALUE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Software over-ride value of srp session end signal."
            },
            {
                "name": "PHY_SEL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Select internal external PHY. 1'b0: Select internal PHY, 1'b1: Select external PHY."
            },
            {
                "name": "DFIFO_FORCE_PD",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Force the dfifo to go into low power mode. The data in dfifo will not lost."
            },
            {
                "name": "DBNCE_FLTR_BYPASS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Bypass Debounce filters for avalid,bvalid,vbusvalid,session end, id signals"
            },
            {
                "name": "EXCHG_PINS_OVERRIDE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Enable software controlle USB D+ D- exchange"
            },
            {
                "name": "EXCHG_PINS",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "USB D+ D- exchange. 1'b0: don't change, 1'b1: exchange D+ D-."
            },
            {
                "name": "VREFH",
                "bitOffset": 7,
                "bitWidth": 2,
                "desc": "Control single-end input high threshold,1.76V to 2V, step 80mV."
            },
            {
                "name": "VREFL",
                "bitOffset": 9,
                "bitWidth": 2,
                "desc": "Control single-end input low threshold,0.8V to 1.04V, step 80mV."
            },
            {
                "name": "VREF_OVERRIDE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Enable software controlle input  threshold."
            },
            {
                "name": "PAD_PULL_OVERRIDE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Enable software controlle USB D+ D- pullup pulldown."
            },
            {
                "name": "DP_PULLUP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Controlle USB D+ pullup."
            },
            {
                "name": "DP_PULLDOWN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Controlle USB D+ pulldown."
            },
            {
                "name": "DM_PULLUP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Controlle USB D+ pullup."
            },
            {
                "name": "DM_PULLDOWN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Controlle USB D+ pulldown."
            },
            {
                "name": "PULLUP_VALUE",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Controlle pullup value. 1'b0: typical value is 2.4K, 1'b1: typical value is 1.2K."
            },
            {
                "name": "USB_PAD_ENABLE",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Enable USB pad function."
            },
            {
                "name": "AHB_CLK_FORCE_ON",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Force ahb clock always on."
            },
            {
                "name": "PHY_CLK_FORCE_ON",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Force phy clock always on."
            },
            {
                "name": "PHY_TX_EDGE_SEL",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Select phy tx signal output clock edge. 1'b0: negedge, 1'b1: posedge."
            },
            {
                "name": "DFIFO_FORCE_PU",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Disable the dfifo to go into low power mode. The data in dfifo will not lost."
            },
            {
                "name": "CLK_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Disable auto clock gating of CSR registers."
            }
        ]
    },
    "1342701572": {
        "name": "TEST_CONF",
        "address": 1342701572,
        "size": 32,
        "access": "",
        "desc": "USB wrapper test configuration registers.",
        "fields": [
            {
                "name": "TEST_ENABLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Enable test of the USB pad."
            },
            {
                "name": "TEST_USB_OE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "USB pad oen in test."
            },
            {
                "name": "TEST_TX_DP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "USB D+ tx value in test."
            },
            {
                "name": "TEST_TX_DM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "USB D- tx value in test."
            },
            {
                "name": "TEST_RX_RCV",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "USB differential rx value in test."
            },
            {
                "name": "TEST_RX_DP",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "USB D+ rx value in test."
            },
            {
                "name": "TEST_RX_DM",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "USB D- rx value in test."
            }
        ]
    },
    "1342702588": {
        "name": "DATE",
        "address": 1342702588,
        "size": 32,
        "access": "",
        "desc": "Date register.",
        "fields": [
            {
                "name": "USB_WRAP_DATE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Date register."
            }
        ]
    }
}