{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-220,-224",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layers":"/channels/channel_3/ddr4_ram/ddr4_c0_ddr4_ui_clk:true|/channels/channel_1/ddr4_ram/ddr4_c0_ddr4_ui_clk:true|/crossover/eth3/cmac_gt_rxusrclk2:true|/channels/channel_0/ddr4_ram/ddr4_c0_ddr4_ui_clk:true|/channels/channel_2/ddr4_ram/ddr4_c0_ddr4_ui_clk:true|/pcie/pcie_bridge_axi_aclk:true|/pcie/util_ds_buf_0_IBUF_OUT:true|/crossover/eth2/cmac_gt_rxusrclk2:true|/pcie/util_ds_buf_0_IBUF_DS_ODIV2:true|/crossover/eth1/cmac_gt_rxusrclk2:true|/crossover/eth0/cmac_gt_rxusrclk2:true|/channels/channel_0/ddr4_ram/ddr4_c0_ddr4_ui_clk_sync_rst:true|/channels/channel_1/ddr4_ram/ddr4_c0_ddr4_ui_clk_sync_rst:true|/crossover/eth3/cmac_control_0_rx_resetn_out:true|/crossover/eth2/cmac_control_0_reset_rx_datapath:true|/pcie/pcie_bridge_axi_aresetn:true|/crossover/eth3/cmac_control_0_reset_rx_datapath:true|/crossover/eth0/cmac_control_0_rx_resetn_out:true|/crossover/eth2/cmac_control_0_rx_resetn_out:true|/crossover/eth0/cmac_control_0_reset_rx_datapath:true|/crossover/eth1/cmac_control_0_reset_rx_datapath:true|/crossover/eth1/cmac_control_0_rx_resetn_out:true|/channels/channel_2/ddr4_ram/ddr4_c0_ddr4_ui_clk_sync_rst:true|/channels/channel_3/ddr4_ram/ddr4_c0_ddr4_ui_clk_sync_rst:true|",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port qsfp0_clk -pg 1 -lvl 6 -x 1560 -y 300 -defaultsOSRD -right
preplace port qsfp0_gt -pg 1 -lvl 6 -x 1560 -y 260 -defaultsOSRD
preplace port qsfp1_gt -pg 1 -lvl 6 -x 1560 -y 220 -defaultsOSRD
preplace port qsfp1_clk -pg 1 -lvl 6 -x 1560 -y 320 -defaultsOSRD -right
preplace port pcie_refclk -pg 1 -lvl 0 -x 0 -y 520 -defaultsOSRD
preplace port pcie_mgt -pg 1 -lvl 0 -x 0 -y 500 -defaultsOSRD -left
preplace port qsfp2_gt -pg 1 -lvl 6 -x 1560 -y 200 -defaultsOSRD
preplace port qsfp2_clk -pg 1 -lvl 6 -x 1560 -y 280 -defaultsOSRD -right
preplace port qsfp3_gt -pg 1 -lvl 6 -x 1560 -y 340 -defaultsOSRD
preplace port qsfp3_clk -pg 1 -lvl 6 -x 1560 -y 240 -defaultsOSRD -right
preplace port m0_ddr4 -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD -left
preplace port m0_ddr4_clk -pg 1 -lvl 0:w -x 0 -y 300 -defaultsOSRD
preplace port m1_ddr4 -pg 1 -lvl 0 -x 0 -y 240 -defaultsOSRD -left
preplace port m1_ddr4_clk -pg 1 -lvl 0:w -x 0 -y 200 -defaultsOSRD
preplace port m2_ddr4_clk -pg 1 -lvl 0 -x 0 -y 320 -defaultsOSRD
preplace port m2_ddr4 -pg 1 -lvl 0 -x 0 -y 260 -defaultsOSRD -left
preplace port m3_ddr4 -pg 1 -lvl 0 -x 0 -y 280 -defaultsOSRD -left
preplace port m3_ddr4_clk -pg 1 -lvl 0 -x 0 -y 340 -defaultsOSRD
preplace port port-id_init_clk -pg 1 -lvl 6 -x 1560 -y 360 -defaultsOSRD -right
preplace port port-id_qsfp_ctl_en -pg 1 -lvl 6 -x 1560 -y 100 -defaultsOSRD
preplace portBus qsfp_rst_l -pg 1 -lvl 6 -x 1560 -y 60 -defaultsOSRD
preplace portBus qsfp_lp -pg 1 -lvl 6 -x 1560 -y 80 -defaultsOSRD
preplace portBus led_l -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD -left
preplace inst crossover -pg 1 -lvl 5 -x 1410 -y 200 -swap {13 1 2 3 4 21 6 7 5 9 10 11 12 24 14 15 0 17 18 19 20 16 22 23 29 25 26 27 28 8 30 31 32 33 34 35 36 42 38 39 40 41 37 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 92 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 72 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 137 142 139 138 141 143 140 145 144 135 136 134 146} -defaultsOSRD -pinDir qsfp0_gt right -pinY qsfp0_gt 60R -pinDir qsfp0_clk right -pinY qsfp0_clk 100R -pinDir qsfp1_gt right -pinY qsfp1_gt 20R -pinDir qsfp1_clk right -pinY qsfp1_clk 120R -pinDir qsfp2_gt right -pinY qsfp2_gt 0R -pinDir qsfp2_clk right -pinY qsfp2_clk 80R -pinDir qsfp3_gt right -pinY qsfp3_gt 140R -pinDir qsfp3_clk right -pinY qsfp3_clk 40R -pinDir rx0_out left -pinY rx0_out 0L -pinDir rx2_out left -pinY rx2_out 40L -pinDir rx1_out left -pinY rx1_out 20L -pinDir rx3_out left -pinY rx3_out 60L -pinDir S_AXI_PC0 left -pinY S_AXI_PC0 80L -pinDir S_AXI_PC2 left -pinY S_AXI_PC2 120L -pinDir S_AXI_PC1 left -pinY S_AXI_PC1 100L -pinDir S_AXI_PC3 left -pinY S_AXI_PC3 140L -pinDir init_clk right -pinY init_clk 160R -pinDir sys_resetn left -pinY sys_resetn 160L -pinDir overflow_0 left -pinY overflow_0 240L -pinDir overflow_2 left -pinY overflow_2 340L -pinDir overflow_1 left -pinY overflow_1 280L -pinDir overflow_3 left -pinY overflow_3 260L -pinDir cmac2_clk left -pinY cmac2_clk 320L -pinDir cmac0_clk left -pinY cmac0_clk 360L -pinDir cmac1_clk left -pinY cmac1_clk 300L -pinDir cmac3_clk left -pinY cmac3_clk 400L -pinDir eth2_up left -pinY eth2_up 380L -pinDir eth1_up left -pinY eth1_up 200L -pinDir eth3_up left -pinY eth3_up 220L -pinDir eth0_up left -pinY eth0_up 180L -pinDir sys_clk left -pinY sys_clk 450L
preplace inst pcie -pg 1 -lvl 1 -x 150 -y 500 -swap {0 1 2 3 4 5 6 7 44 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 8 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75} -defaultsOSRD -pinDir pcie_mgt left -pinY pcie_mgt 0L -pinDir pcie_refclk left -pinY pcie_refclk 20L -pinDir M_AXI right -pinY M_AXI 90R -pinDir S_AXI_B right -pinY S_AXI_B 0R -pinDir axi_aclk right -pinY axi_aclk 110R -pinDir axi_aresetn right -pinY axi_aresetn 130R
preplace inst qsfp_pins -pg 1 -lvl 5 -x 1410 -y 60 -defaultsOSRD -pinBusDir qsfp_rst_l right -pinBusY qsfp_rst_l 0R -pinBusDir qsfp_lp right -pinBusY qsfp_lp 20R -pinDir qsfp_ctl_en right -pinY qsfp_ctl_en 40R
preplace inst channels -pg 1 -lvl 4 -x 1060 -y 200 -swap {147 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 89 41 42 132 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 0 87 88 40 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 43 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 86 133 134 135 136 137 138 139 140 141 142 143 144 145 146 107 148 149 151 153 152 150 163 154 155 164 156 160 161 165 157 159 162 158} -defaultsOSRD -pinDir S_AXI_CTL left -pinY S_AXI_CTL 340L -pinDir AXIS_CH0 right -pinY AXIS_CH0 0R -pinDir m0_ddr4 left -pinY m0_ddr4 20L -pinDir m0_ddr4_clk left -pinY m0_ddr4_clk 100L -pinDir AXI_DMA left -pinY AXI_DMA 240L -pinDir AXIS_CH1 right -pinY AXIS_CH1 20R -pinDir m1_ddr4_clk left -pinY m1_ddr4_clk 0L -pinDir m1_ddr4 left -pinY m1_ddr4 40L -pinDir m2_ddr4_clk left -pinY m2_ddr4_clk 120L -pinDir m2_ddr4 left -pinY m2_ddr4 60L -pinDir AXIS_CH2 right -pinY AXIS_CH2 40R -pinDir AXIS_CH3 right -pinY AXIS_CH3 60R -pinDir m3_ddr4 left -pinY m3_ddr4 80L -pinDir m3_ddr4_clk left -pinY m3_ddr4_clk 140L -pinDir clk left -pinY clk 380L -pinDir resetn left -pinY resetn 400L -pinDir eth_resetn_out right -pinY eth_resetn_out 160R -pinBusDir led_l left -pinBusY led_l 360L -pinDir eth0_clk right -pinY eth0_clk 360R -pinDir qsfp0_status_async right -pinY qsfp0_status_async 180R -pinDir qsfp1_status_async right -pinY qsfp1_status_async 200R -pinDir qsfp2_status_async right -pinY qsfp2_status_async 380R -pinDir qsfp3_status_async right -pinY qsfp3_status_async 220R -pinDir eth1_clk right -pinY eth1_clk 300R -pinDir eth2_clk right -pinY eth2_clk 320R -pinDir eth3_clk right -pinY eth3_clk 400R -pinDir qsfp0_overflow_async right -pinY qsfp0_overflow_async 240R -pinDir qsfp1_overflow_async right -pinY qsfp1_overflow_async 280R -pinDir qsfp2_overflow_async right -pinY qsfp2_overflow_async 340R -pinDir qsfp3_overflow_async right -pinY qsfp3_overflow_async 260R
preplace inst system_interconnect -pg 1 -lvl 3 -x 720 -y 540 -swap {38 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 78 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 0 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 50L -pinDir M00_AXI left -pinY M00_AXI 110L -pinDir M01_AXI right -pinY M01_AXI 0R -pinDir M02_AXI left -pinY M02_AXI 0L -pinDir M03_AXI right -pinY M03_AXI 130R -pinDir M04_AXI right -pinY M04_AXI 150R -pinDir M05_AXI right -pinY M05_AXI 170R -pinDir M06_AXI right -pinY M06_AXI 190R -pinDir aclk left -pinY aclk 130L -pinDir aresetn left -pinY aresetn 150L
preplace inst dma_data_mover -pg 1 -lvl 2 -x 430 -y 440 -defaultsOSRD -pinDir DST_AXI left -pinY DST_AXI 60L -pinDir SRC_AXI right -pinY SRC_AXI 0R -pinDir S_AXI right -pinY S_AXI 100R -pinDir clk left -pinY clk 80L -pinDir resetn left -pinY resetn 100L
preplace inst axi_revision -pg 1 -lvl 2 -x 430 -y 650 -defaultsOSRD -pinDir S_AXI right -pinY S_AXI 0R -pinDir AXI_ACLK left -pinY AXI_ACLK 0L -pinDir AXI_ARESETN left -pinY AXI_ARESETN 20L
preplace netloc channels_led_l 1 0 4 N 180 N 180 N 180 900
preplace netloc crossover_cmac0_clk 1 4 1 NJ 560
preplace netloc crossover_cmac2_clk 1 4 1 NJ 520
preplace netloc crossover_cmac3_clk 1 4 1 NJ 600
preplace netloc crossover_eth0_up 1 4 1 NJ 380
preplace netloc crossover_eth1_up 1 4 1 NJ 400
preplace netloc crossover_eth2_up 1 4 1 NJ 580
preplace netloc crossover_eth3_up 1 4 1 NJ 420
preplace netloc crossover_overflow_0 1 4 1 NJ 440
preplace netloc crossover_overflow_1 1 4 1 NJ 480
preplace netloc crossover_overflow_2 1 4 1 NJ 540
preplace netloc crossover_overflow_3 1 4 1 NJ 460
preplace netloc eth1_clk_1 1 4 1 NJ 500
preplace netloc init_clk_0_1 1 5 1 NJ 360
preplace netloc pcie_axi_aclk 1 1 4 280 360 580 460 880 650 N
preplace netloc pcie_axi_aresetn 1 1 3 300 380 560 480 860
preplace netloc qsfp_pins_qsfp_ctl_en 1 5 1 NJ 100
preplace netloc qsfp_pins_qsfp_lp 1 5 1 NJ 80
preplace netloc qsfp_pins_qsfp_rst_l 1 5 1 NJ 60
preplace netloc sys_control_eth_resetn_out 1 4 1 N 360
preplace netloc AXIS_CH1_1 1 4 1 NJ 220
preplace netloc CLK_IN_D_0_1 1 0 1 NJ 520
preplace netloc S_AXI_1 1 3 1 N 540
preplace netloc S_AXI_2 1 2 1 N 540
preplace netloc S_AXI_PC0_1 1 3 2 NJ 670 1220
preplace netloc S_AXI_PC1_1 1 3 2 NJ 690 1240
preplace netloc S_AXI_PC2_1 1 3 2 NJ 710 1260
preplace netloc S_AXI_PC3_1 1 3 2 NJ 730 1280
preplace netloc channel_0_m0_ddr4 1 0 4 N 220 N 220 N 220 N
preplace netloc channels_m1_ddr4 1 0 4 N 240 N 240 N 240 N
preplace netloc channels_m2_ddr4 1 0 4 N 260 N 260 N 260 N
preplace netloc channels_m3_ddr4 1 0 4 N 280 N 280 N 280 N
preplace netloc cmac_usplus_0_gt_serial_port 1 5 1 NJ 260
preplace netloc crossover_rx0_out 1 4 1 NJ 200
preplace netloc crossover_rx2_out 1 4 1 NJ 240
preplace netloc crossover_rx3_out 1 4 1 NJ 260
preplace netloc data_mover_0_DST_AXI 1 1 1 N 500
preplace netloc data_mover_0_SRC_AXI 1 2 2 NJ 440 N
preplace netloc eth_1_qsfp_gt 1 5 1 NJ 220
preplace netloc gt_ref_clk_0_1 1 5 1 NJ 300
preplace netloc gt_ref_clk_0_2 1 5 1 NJ 320
preplace netloc loopback_qsfp_gt_0 1 5 1 NJ 200
preplace netloc loopback_qsfp_gt_1 1 5 1 NJ 340
preplace netloc m0_ddr4_clk_1 1 0 4 N 300 N 300 N 300 N
preplace netloc m1_ddr4_clk_1 1 0 4 N 200 N 200 N 200 N
preplace netloc m2_ddr4_clk_1 1 0 4 N 320 N 320 N 320 N
preplace netloc m3_ddr4_clk_1 1 0 4 NJ 340 NJ 340 NJ 340 N
preplace netloc pcie_M_AXI 1 1 2 N 590 NJ
preplace netloc pcie_bridge_pcie_mgt 1 0 1 NJ 500
preplace netloc qsfp_clk_0_1 1 5 1 NJ 280
preplace netloc qsfp_clk_1_1 1 5 1 NJ 240
preplace netloc smartconnect_0_M00_AXI 1 2 1 N 650
levelinfo -pg 1 0 150 430 720 1060 1410 1560
pagesize -pg 1 -db -bbox -sgen -140 0 1720 790
",
   "No Loops_ScaleFactor":"0.784441",
   "No Loops_TopLeft":"-140,-41",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x -10 -y 60 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x -10 -y 80 -defaultsOSRD
preplace inst packet_gen -pg 1 -lvl 1 -x 190 -y 100 -defaultsOSRD
preplace netloc clk_1 1 0 1 N 60
preplace netloc resetn_1 1 0 1 N 80
levelinfo -pg 1 -10 190 380
pagesize -pg 1 -db -bbox -sgen -110 0 380 200
"
}
{
   "da_axi4_cnt":"3"
}
