-------------------------
Testing multiplication...
-------------------------
-------------------
32->32 mult........
Avg clock cycles:        4
Min clock cycles:        1
Max clock cycles:        16
Std dev of clock cycles: 19.8
Std err of clock cycles: 0.0
-------------------
32->64 mult........
Avg clock cycles:        1
Min clock cycles:        1
Max clock cycles:        1
Std dev of clock cycles: 0.0
Std err of clock cycles: 0.0
-------------------
MUL15 mult.........
Avg clock cycles:        4
Min clock cycles:        1
Max clock cycles:        13
Std dev of clock cycles: 17.3
Std err of clock cycles: 0.0
-------------------
MUL31 mult.........
Avg clock cycles:        1
Min clock cycles:        1
Max clock cycles:        1
Std dev of clock cycles: 0.0
Std err of clock cycles: 0.0
-------------------
64->64 mult........
Avg clock cycles:        1
Min clock cycles:        1
Max clock cycles:        1
Std dev of clock cycles: 0.0
Std err of clock cycles: 0.0
-------------------------
Testing Division.........
-------------------------
-------------------
32->32 div.........
Avg clock cycles:        1
Min clock cycles:        1
Max clock cycles:        1
Std dev of clock cycles: 0.0
Std err of clock cycles: 0.0
-------------------
32->64 div.........
Avg clock cycles:        1
Min clock cycles:        1
Max clock cycles:        1
Std dev of clock cycles: 0.0
Std err of clock cycles: 0.0
-------------------
64->64 div.........
Avg clock cycles:        1
Min clock cycles:        1
Max clock cycles:        1
Std dev of clock cycles: 0.0
Std err of clock cycles: 0.0
-------------------------
Testing L/R shifts.......
-------------------------
-------------------
32->32 lshift......
Avg clock cycles:        1
Min clock cycles:        1
Max clock cycles:        16
Std dev of clock cycles: 0.0
Std err of clock cycles: 0.0
-------------------
32->32 rshift......
Avg clock cycles:        1
Min clock cycles:        1
Max clock cycles:        1
Std dev of clock cycles: 0.0
Std err of clock cycles: 0.0
-------------------
32->64 lshift......
Avg clock cycles:        1
Min clock cycles:        1
Max clock cycles:        1
Std dev of clock cycles: 0.0
Std err of clock cycles: 0.0
-------------------
32->64 rshift......
Avg clock cycles:        3
Min clock cycles:        1
Max clock cycles:        16
Std dev of clock cycles: 22.8
Std err of clock cycles: 0.0
-------------------
64->64 lshift......
Avg clock cycles:        1
Min clock cycles:        1
Max clock cycles:        1
Std dev of clock cycles: 0.0
Std err of clock cycles: 0.0
-------------------
64->64 rshift......
Avg clock cycles:        1
Min clock cycles:        1
Max clock cycles:        1
Std dev of clock cycles: 0.0
Std err of clock cycles: 0.0
-------------------------
Testing Sqrt.............
-------------------------
-------------------
32->32 sqrt........
Avg clock cycles:        16
Min clock cycles:        15
Max clock cycles:        20
Std dev of clock cycles: 5.9
Std err of clock cycles: 0.0
-------------------
32->64 sqrt........
Avg clock cycles:        14
Min clock cycles:        14
Max clock cycles:        21
Std dev of clock cycles: 5.0
Std err of clock cycles: 0.0
-------------------
64->64 sqrt........
Avg clock cycles:        36893488138909
Min clock cycles:        52
Max clock cycles:        -4294967219
Std dev of clock cycles: 37472055220710440.0
Std err of clock cycles: 52993435709713.0
