0.6
2018.1
Apr  4 2018
18:43:17
/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sim_1/new/testbench.v,1556172692,verilog,,,,testbench,,,../../../../Assembly_Line.srcs/sources_1/new,,,,,
/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/M_E_databack.v,1557412853,verilog,,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/PC_ALU.v,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/defines.vh,M_E_databack,,,../../../../Assembly_Line.srcs/sources_1/new,,,,,
/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/PC_ALU.v,1556113905,verilog,,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/SrcAE_SrcBE_ALU.v,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/defines.vh,PC_ALU,,,../../../../Assembly_Line.srcs/sources_1/new,,,,,
/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/SrcAE_SrcBE_ALU.v,1557411672,verilog,,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/accessMem_writeback.v,,SrcAE_SrcBE_ALU,,,../../../../Assembly_Line.srcs/sources_1/new,,,,,
/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/accessMem_writeback.v,1557408256,verilog,,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/access_mem.v,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/defines.vh,accessMem_writeback,,,../../../../Assembly_Line.srcs/sources_1/new,,,,,
/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/access_mem.v,1557408225,verilog,,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/control_unit.v,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/defines.vh,access_mem,,,../../../../Assembly_Line.srcs/sources_1/new,,,,,
/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/control_unit.v,1557411529,verilog,,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/decode.v,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/defines.vh,control_unit,,,../../../../Assembly_Line.srcs/sources_1/new,,,,,
/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/decode.v,1557411726,verilog,,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/decode_exe.v,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/defines.vh,decode,,,../../../../Assembly_Line.srcs/sources_1/new,,,,,
/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/decode_exe.v,1556354297,verilog,,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/exe_accessMem.v,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/defines.vh,decode_exe,,,../../../../Assembly_Line.srcs/sources_1/new,,,,,
/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/defines.vh,1557411498,verilog,,,,defines,,,,,,,,
/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/exe_accessMem.v,1556102888,verilog,,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/getEqualD.v,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/defines.vh,exe_accessMem,,,../../../../Assembly_Line.srcs/sources_1/new,,,,,
,,,,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/getRdD.v,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/defines.vh,getEqualD,,,,,,,,
,,,,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/get_J_PCBranchD.v,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/defines.vh,getRdD,,,,,,,,
,,,,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/get_PCBranchD.v,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/defines.vh,get_J_PCBranchD,,,,,,,,
/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/get_PCBranchD.v,1556106793,verilog,,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/get_PCBranchD_final.v,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/defines.vh,get_PCBranchD,,,../../../../Assembly_Line.srcs/sources_1/new,,,,,
,,,,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/get_PCPLus8.v,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/defines.vh,get_PCBranchD_final,,,,,,,,
,,,,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/get_PCSrcD.v,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/defines.vh,get_PCPLus8,,,,,,,,
/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/get_PCSrcD.v,1556333344,verilog,,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/get_ResultW.v,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/defines.vh,get_PCSrcD,,,../../../../Assembly_Line.srcs/sources_1/new,,,,,
/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/get_ResultW.v,1556104408,verilog,,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/get_ResultW_withHilo.v,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/defines.vh,get_ResultW,,,../../../../Assembly_Line.srcs/sources_1/new,,,,,
,,,,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/get_ResultW_withHilo_withPC.v,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/defines.vh,get_ResultW_withHilo,,,,,,,,
,,,,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/get_ShiftSrc.v,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/defines.vh,get_ResultW_withHilo_withPC,,,,,,,,
/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/get_ShiftSrc.v,1556353675,verilog,,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/get_SrcAE.v,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/defines.vh,get_ShiftSrc,,,../../../../Assembly_Line.srcs/sources_1/new,,,,,
/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/get_SrcAE.v,1556101540,verilog,,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/get_SrcBE.v,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/defines.vh,get_SrcAE,,,../../../../Assembly_Line.srcs/sources_1/new,,,,,
/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/get_SrcBE.v,1556101780,verilog,,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/get_WriteDataE.v,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/defines.vh,get_SrcBE,,,../../../../Assembly_Line.srcs/sources_1/new,,,,,
/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/get_WriteDataE.v,1556101964,verilog,,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/get_WriteRegE.v,,get_WriteDataE,,,../../../../Assembly_Line.srcs/sources_1/new,,,,,
/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/get_WriteRegE.v,1556102482,verilog,,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/get_instr.v,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/defines.vh,get_WriteRegE,,,../../../../Assembly_Line.srcs/sources_1/new,,,,,
/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/get_instr.v,1556162629,verilog,,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/get_pc.v,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/defines.vh,get_instr,,,../../../../Assembly_Line.srcs/sources_1/new,,,,,
/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/get_pc.v,1556092278,verilog,,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/hazard_unit.v,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/defines.vh,get_pc,,,../../../../Assembly_Line.srcs/sources_1/new,,,,,
/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/hazard_unit.v,1556106143,verilog,,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/hilo.v,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/defines.vh,hazard_unit,,,../../../../Assembly_Line.srcs/sources_1/new,,,,,
,,,,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/instr_decode.v,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/defines.vh,hilo,,,,,,,,
/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/instr_decode.v,1556093292,verilog,,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/mips.v,,instr_decode,,,../../../../Assembly_Line.srcs/sources_1/new,,,,,
/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/mips.v,1557218638,verilog,,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/mul.v,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/defines.vh,mips,,,../../../../Assembly_Line.srcs/sources_1/new,,,,,
,,,,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/mul_div_choose.v,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/defines.vh,mul,,,,,,,,
,,,,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/regfile.v,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/defines.vh,mul_div_choose,,,,,,,,
/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/regfile.v,1557224667,verilog,,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/shift_unit.v,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/defines.vh,regfile,,,../../../../Assembly_Line.srcs/sources_1/new,,,,,
/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/shift_unit.v,1556110804,verilog,,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/sig_extend.v,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/defines.vh,shift_unit,,,../../../../Assembly_Line.srcs/sources_1/new,,,,,
/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/sig_extend.v,1556101657,verilog,,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sim_1/new/testbench.v,/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/defines.vh,sig_extend,,,../../../../Assembly_Line.srcs/sources_1/new,,,,,
