#include <types.h>
#include <mmu.h>

memory_layout_entry memory_padr_layout[] = {
	// these two are not really used at the moment
	//{ADDR_TO_PAGE(0x40000000), ADDR_TO_PAGE(0x4002BFFF), MLT_HYPER_RAM, MLF_READABLE                       }, // internal ROM
	//{ADDR_TO_PAGE(0x402F0000), ADDR_TO_PAGE(0x402FFFFF), MLT_HYPER_RAM, MLF_READABLE | MLF_WRITEABLE       }, // internal SRAM
	{ADDR_TO_PAGE(0x44E09000), ADDR_TO_PAGE(0x44E0A000), MLT_IO_RW_REG,
	 MLF_READABLE | MLF_WRITEABLE}
	,			/* UART0 */
	{ADDR_TO_PAGE(0x48022000), ADDR_TO_PAGE(0x48023000), MLT_IO_RW_REG,
	 MLF_READABLE | MLF_WRITEABLE}
	,			/* UART1 */

	{ADDR_TO_PAGE(0x48024000), ADDR_TO_PAGE(0x48025000), MLT_IO_RW_REG,
	 MLF_READABLE | MLF_WRITEABLE}
	,			/* UART2 */
	{ADDR_TO_PAGE(0x481A6000), ADDR_TO_PAGE(0x481A7000), MLT_IO_RW_REG,
	 MLF_READABLE | MLF_WRITEABLE}
	,			/* UART3 */
	{ADDR_TO_PAGE(0x481A8000), ADDR_TO_PAGE(0x481A9000), MLT_IO_RW_REG,
	 MLF_READABLE | MLF_WRITEABLE}
	,			/* UART4 */
	{ADDR_TO_PAGE(0x481AA000), ADDR_TO_PAGE(0x481AB000), MLT_IO_RW_REG,
	 MLF_READABLE | MLF_WRITEABLE}
	,			/* UART5 */
	/*Uses another virtual IO offset, manually mapped in board */
#if 0
	{ADDR_TO_PAGE(0x48200000), ADDR_TO_PAGE(0x48201000), MLT_IO_RO_REG,
	 MLF_READABLE | MLF_WRITEABLE}
	,			/* INTC */
	{ADDR_TO_PAGE(0x48040000), ADDR_TO_PAGE(0x48041000), MLT_IO_RO_REG,
	 MLF_READABLE | MLF_WRITEABLE}
	,			/* DMTIMER2 4KB  */
#endif
	{ADDR_TO_PAGE(0x44E31000), ADDR_TO_PAGE(0x44E32000), MLT_IO_RO_REG,
	 MLF_READABLE | MLF_WRITEABLE}
	,			/* DMTIMER1 1MS CLOCK */
	//TODO Change back to RW
	{ADDR_TO_PAGE(0x44E00000), ADDR_TO_PAGE(0x44E04000), MLT_IO_RO_REG,
	 MLF_READABLE | MLF_WRITEABLE}
	,			/* Clock module peripheral registers */
	{ADDR_TO_PAGE(0x44E10000), ADDR_TO_PAGE(0x44E11000), MLT_IO_RO_REG,
	 MLF_READABLE | MLF_WRITEABLE}
	,			/* Control module base */
	{ADDR_TO_PAGE(0x80100000), ADDR_TO_PAGE(0x80500000), MLT_HYPER_RAM,
	 MLF_READABLE | MLF_WRITEABLE}
	,			/* hypervisor ram */
	{ADDR_TO_PAGE(0x80500000), ADDR_TO_PAGE(0x80600000), MLT_TRUSTED_RAM,
	 MLF_READABLE | MLF_WRITEABLE}
	,			/* trusted ram */
	{ADDR_TO_PAGE(0x81000000), ADDR_TO_PAGE(0x88000000), MLT_USER_RAM,
	 MLF_READABLE | MLF_WRITEABLE | MLF_LAST}
	,			/* user ram */
	//{ADDR_TO_PAGE(0x81000000), ADDR_TO_PAGE(0x81000000+0x00500000), MLT_USER_RAM , MLF_READABLE | MLF_WRITEABLE | MLF_LAST}, // user ram
};
