<def f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='484' ll='510'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='553'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='684' c='_ZN4llvm14CodeGenRegBank10newRegUnitEPNS_15CodeGenRegisterES2_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='712' c='_ZN4llvm14CodeGenRegBank10getRegUnitEj'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='713' c='_ZNK4llvm14CodeGenRegBank10getRegUnitEj'/>
<size>32</size>
<doc f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='478'>// Register units are used to model interference and register pressure.
  // Every register is assigned one or more register units such that two
  // registers overlap if and only if they have a register unit in common.
  //
  // Normally, one register unit is created per leaf register. Non-leaf
  // registers inherit the units of their sub-registers.</doc>
<mbr r='llvm::RegUnit::Weight' o='0' t='unsigned int'/>
<mbr r='llvm::RegUnit::Roots' o='64' t='const llvm::CodeGenRegister *[2]'/>
<mbr r='llvm::RegUnit::RegClassUnitSetsIdx' o='192' t='unsigned int'/>
<mbr r='llvm::RegUnit::Artificial' o='224' t='bool'/>
<fun r='_ZN4llvm7RegUnitC1Ev'/>
<fun r='_ZNK4llvm7RegUnit8getRootsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1094' c='_ZNK4llvm20CodeGenRegisterClass15buildRegUnitSetERKNS_14CodeGenRegBankERSt6vectorIjSaIjEE'/>
<size>32</size>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='250' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter19EmitRegUnitPressureERN4llvm11raw_ostreamERKNS1_14CodeGenRegBankERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE'/>
<size>32</size>
