#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Oct 23 08:04:08 2017
# Process ID: 4636
# Current directory: F:/VivadoProject/ComputerSystem
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4332 F:\VivadoProject\ComputerSystem\ComputerSystem.xpr
# Log file: F:/VivadoProject/ComputerSystem/vivado.log
# Journal file: F:/VivadoProject/ComputerSystem\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/VivadoProject/ComputerSystem/ComputerSystem.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/VivadoProject/Vivado_IP/74LSXX_LIB'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/VivadoProject/Vivado_IP/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/install/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 775.809 ; gain = 154.133
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: ComputerSystemB
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:06 ; elapsed = 00:24:23 . Memory (MB): peak = 822.051 ; gain = 612.523
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ComputerSystemB' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemB.v:23]
INFO: [Synth 8-638] synthesizing module 'FreqDiv' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FreqDiv.v:23]
	Parameter Par_100M bound to: 50000000 - type: integer 
	Parameter Par_1k bound to: 500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FreqDiv' (1#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FreqDiv.v:23]
WARNING: [Synth 8-350] instance 'FreqDiv_250Hz' of module 'FreqDiv' requires 6 connections, but only 3 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemB.v:96]
INFO: [Synth 8-638] synthesizing module 'instrconunit' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/instrconunit.v:23]
INFO: [Synth 8-256] done synthesizing module 'instrconunit' (2#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/instrconunit.v:23]
INFO: [Synth 8-638] synthesizing module 'ctrlunit' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ctrlunit.v:23]
	Parameter ALU_AND bound to: 3'b000 
	Parameter ALU_OR bound to: 3'b001 
	Parameter ALU_ADD bound to: 3'b010 
	Parameter ALU_SUB bound to: 3'b011 
	Parameter ALU_SLT bound to: 3'b100 
	Parameter ALU_SUBC bound to: 3'b101 
	Parameter ALU_ADDC bound to: 3'b110 
	Parameter ALU_NAN bound to: 3'b111 
	Parameter AND bound to: 4'b0000 
	Parameter OR bound to: 4'b0001 
	Parameter ADD bound to: 4'b0010 
	Parameter SUB bound to: 4'b0011 
	Parameter SLT bound to: 4'b0100 
	Parameter SUBC bound to: 4'b0101 
	Parameter ADDC bound to: 4'b0110 
	Parameter JMP bound to: 4'b0111 
	Parameter ANDI bound to: 4'b1000 
	Parameter ORI bound to: 4'b1001 
	Parameter ADDI bound to: 4'b1010 
	Parameter LW bound to: 4'b1011 
	Parameter SW bound to: 4'b1100 
	Parameter BEQ bound to: 4'b1101 
	Parameter SUBI bound to: 4'b1111 
	Parameter BNE bound to: 4'b1110 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ctrlunit.v:77]
INFO: [Synth 8-256] done synthesizing module 'ctrlunit' (3#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ctrlunit.v:23]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_0' [F:/VivadoProject/ComputerSystem/.Xil/Vivado-4636-Dear-pc/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dist_mem_gen_0' (4#1) [F:/VivadoProject/ComputerSystem/.Xil/Vivado-4636-Dear-pc/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'lpm_ram_256_8' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/lpm_ram_256_8.v:1]
INFO: [Synth 8-638] synthesizing module 'ram_256_8' [F:/VivadoProject/ComputerSystem/.Xil/Vivado-4636-Dear-pc/realtime/ram_256_8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ram_256_8' (5#1) [F:/VivadoProject/ComputerSystem/.Xil/Vivado-4636-Dear-pc/realtime/ram_256_8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'lpm_ram_256_8' (6#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/lpm_ram_256_8.v:1]
INFO: [Synth 8-638] synthesizing module 'ALU' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ALU.v:23]
	Parameter AND bound to: 3'b000 
	Parameter OR bound to: 3'b001 
	Parameter ADD bound to: 3'b010 
	Parameter SUB bound to: 3'b011 
	Parameter SLT bound to: 3'b100 
	Parameter SUBC bound to: 3'b101 
	Parameter ADDC bound to: 3'b110 
INFO: [Synth 8-256] done synthesizing module 'ALU' (7#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'Flag' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Flag.v:23]
INFO: [Synth 8-256] done synthesizing module 'Flag' (8#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Flag.v:23]
INFO: [Synth 8-638] synthesizing module 'reg4_8' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/reg4_8.v:23]
INFO: [Synth 8-256] done synthesizing module 'reg4_8' (9#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/reg4_8.v:23]
INFO: [Synth 8-638] synthesizing module 'IO_PORT' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_PORT.v:23]
INFO: [Synth 8-256] done synthesizing module 'IO_PORT' (10#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_PORT.v:23]
WARNING: [Synth 8-350] instance 'IO_PORT' of module 'IO_PORT' requires 15 connections, but only 8 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemB.v:216]
INFO: [Synth 8-638] synthesizing module 'IO_connector' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_connector.v:23]
INFO: [Synth 8-256] done synthesizing module 'IO_connector' (11#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_connector.v:23]
INFO: [Synth 8-638] synthesizing module 'seg' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:23]
	Parameter segn bound to: 8'b11111111 
	Parameter seg0 bound to: 8'b00000011 
	Parameter seg1 bound to: 8'b10011111 
	Parameter seg2 bound to: 8'b00100101 
	Parameter seg3 bound to: 8'b00001101 
	Parameter seg4 bound to: 8'b10011001 
	Parameter seg5 bound to: 8'b01001001 
	Parameter seg6 bound to: 8'b01000001 
	Parameter seg7 bound to: 8'b00011111 
	Parameter seg8 bound to: 8'b00000001 
	Parameter seg9 bound to: 8'b00001001 
	Parameter sega bound to: 8'b00010001 
	Parameter segb bound to: 8'b11000001 
	Parameter segc bound to: 8'b01100011 
	Parameter segd bound to: 8'b10000101 
	Parameter sege bound to: 8'b01100001 
	Parameter segf bound to: 8'b01110001 
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:65]
INFO: [Synth 8-155] case statement is not full and has no default [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:139]
INFO: [Synth 8-256] done synthesizing module 'seg' (12#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:23]
INFO: [Synth 8-256] done synthesizing module 'ComputerSystemB' (13#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemB.v:23]
WARNING: [Synth 8-3331] design IO_connector has unconnected port IO7[4]
WARNING: [Synth 8-3331] design IO_connector has unconnected port IO7[3]
WARNING: [Synth 8-3331] design IO_connector has unconnected port IO7[2]
WARNING: [Synth 8-3331] design IO_connector has unconnected port IO7[1]
WARNING: [Synth 8-3331] design IO_connector has unconnected port IO7[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:07 ; elapsed = 00:24:24 . Memory (MB): peak = 840.711 ; gain = 631.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[7] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemB.v:172]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[6] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemB.v:172]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[5] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemB.v:172]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[4] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemB.v:172]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[3] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemB.v:172]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[2] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemB.v:172]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:08 ; elapsed = 00:24:24 . Memory (MB): peak = 840.711 ; gain = 631.184
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'f:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.dcp' for cell 'ROM2'
INFO: [Project 1-454] Reading design checkpoint 'f:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/ip/ram_256_8/ram_256_8.dcp' for cell 'RAM/RAM1'
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc]
WARNING: [Vivado 12-584] No ports matched 'H1'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'H2'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'H3'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'H4'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'V1'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'V2'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'V3'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'V4'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'H1'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'H2'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'H3'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'H4'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'V1'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'V2'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'V3'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'V4'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'V1'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'V2'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'V3'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'V4'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'BMP'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'BMP'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:68]
Finished Parsing XDC File [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ComputerSystemB_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 8 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:02:21 ; elapsed = 00:24:34 . Memory (MB): peak = 1170.102 ; gain = 960.574
39 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1170.102 ; gain = 348.051
write_schematic -format pdf -orientation portrait C:/Users/.pdf
WARNING: [Vivado 12-3279] write_schematic failed. Parent directory for  'C:/Users/.pdf'  does not have write permission.
write_schematic -format pdf -orientation portrait F:/VivadoProject/1.pdf
F:/VivadoProject/1.pdf
write_schematic -format pdf -orientation landscape F:/VivadoProject/schematic1.pdf
F:/VivadoProject/schematic1.pdf
set_property top ComputerSystemA [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:20 ; elapsed = 00:28:46 . Memory (MB): peak = 1230.000 ; gain = 1020.473
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ComputerSystemA' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemA.v:23]
INFO: [Synth 8-638] synthesizing module 'instrconunit' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/instrconunit.v:23]
INFO: [Synth 8-256] done synthesizing module 'instrconunit' (1#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/instrconunit.v:23]
INFO: [Synth 8-638] synthesizing module 'ctrlunit' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ctrlunit.v:23]
	Parameter ALU_AND bound to: 3'b000 
	Parameter ALU_OR bound to: 3'b001 
	Parameter ALU_ADD bound to: 3'b010 
	Parameter ALU_SUB bound to: 3'b011 
	Parameter ALU_SLT bound to: 3'b100 
	Parameter ALU_SUBC bound to: 3'b101 
	Parameter ALU_ADDC bound to: 3'b110 
	Parameter ALU_NAN bound to: 3'b111 
	Parameter AND bound to: 4'b0000 
	Parameter OR bound to: 4'b0001 
	Parameter ADD bound to: 4'b0010 
	Parameter SUB bound to: 4'b0011 
	Parameter SLT bound to: 4'b0100 
	Parameter SUBC bound to: 4'b0101 
	Parameter ADDC bound to: 4'b0110 
	Parameter JMP bound to: 4'b0111 
	Parameter ANDI bound to: 4'b1000 
	Parameter ORI bound to: 4'b1001 
	Parameter ADDI bound to: 4'b1010 
	Parameter LW bound to: 4'b1011 
	Parameter SW bound to: 4'b1100 
	Parameter BEQ bound to: 4'b1101 
	Parameter SUBI bound to: 4'b1111 
	Parameter BNE bound to: 4'b1110 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ctrlunit.v:77]
INFO: [Synth 8-256] done synthesizing module 'ctrlunit' (2#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ctrlunit.v:23]
INFO: [Synth 8-638] synthesizing module 'rom_256_16_1' [F:/VivadoProject/ComputerSystem/.Xil/Vivado-4636-Dear-pc/realtime/rom_256_16_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'rom_256_16_1' (3#1) [F:/VivadoProject/ComputerSystem/.Xil/Vivado-4636-Dear-pc/realtime/rom_256_16_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'lpm_ram_256_8' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/lpm_ram_256_8.v:1]
INFO: [Synth 8-638] synthesizing module 'ram_256_8' [F:/VivadoProject/ComputerSystem/.Xil/Vivado-4636-Dear-pc/realtime/ram_256_8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ram_256_8' (4#1) [F:/VivadoProject/ComputerSystem/.Xil/Vivado-4636-Dear-pc/realtime/ram_256_8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'lpm_ram_256_8' (5#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/lpm_ram_256_8.v:1]
INFO: [Synth 8-638] synthesizing module 'ALU' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ALU.v:23]
	Parameter AND bound to: 3'b000 
	Parameter OR bound to: 3'b001 
	Parameter ADD bound to: 3'b010 
	Parameter SUB bound to: 3'b011 
	Parameter SLT bound to: 3'b100 
	Parameter SUBC bound to: 3'b101 
	Parameter ADDC bound to: 3'b110 
INFO: [Synth 8-256] done synthesizing module 'ALU' (6#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'Flag' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Flag.v:23]
INFO: [Synth 8-256] done synthesizing module 'Flag' (7#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Flag.v:23]
INFO: [Synth 8-638] synthesizing module 'reg4_8' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/reg4_8.v:23]
INFO: [Synth 8-256] done synthesizing module 'reg4_8' (8#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/reg4_8.v:23]
INFO: [Synth 8-256] done synthesizing module 'ComputerSystemA' (9#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemA.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:21 ; elapsed = 00:28:46 . Memory (MB): peak = 1250.262 ; gain = 1040.734
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[7] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemA.v:149]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[6] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemA.v:149]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[5] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemA.v:149]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[4] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemA.v:149]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[3] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemA.v:149]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[2] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemA.v:149]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:21 ; elapsed = 00:28:46 . Memory (MB): peak = 1250.262 ; gain = 1040.734
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'f:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/ip/rom_256_16_1/rom_256_16_1.dcp' for cell 'ROM1'
INFO: [Project 1-454] Reading design checkpoint 'f:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/ip/ram_256_8/ram_256_8.dcp' for cell 'RAM/RAM1'
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 42 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_100MHz'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'clk_100MHz'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'data_out[7]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'data_out[6]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'data_out[5]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'data_out[4]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'data_out[3]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'data_out[2]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'data_out[1]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'data_out[0]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'data_out[7]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'data_out[6]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'data_out[5]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'data_out[4]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'data_out[3]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'data_out[2]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'data_out[1]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'data_out[0]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'seg_sel[0]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'seg_sel[1]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'seg_sel[2]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'seg_sel[3]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'seg_sel[0]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'seg_sel[1]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'seg_sel[2]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'seg_sel[3]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'signal'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'signal'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'H1'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'H2'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'H3'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'H4'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'V1'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'V2'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'V3'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'V4'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'H1'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'H2'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'H3'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'H4'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'V1'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'V2'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'V3'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'V4'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'V1'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'V2'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'V3'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'V4'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'BMP'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'BMP'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:68]
Finished Parsing XDC File [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ComputerSystemA_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1320.977 ; gain = 90.977
write_schematic -format pdf -orientation landscape F:/VivadoProject/CSA.pdf
F:/VivadoProject/CSA.pdf
set_property top ComputerSystemC [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:48 ; elapsed = 00:29:33 . Memory (MB): peak = 1320.977 ; gain = 1111.449
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ComputerSystemC' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:23]
INFO: [Synth 8-638] synthesizing module 'FreqDiv' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FreqDiv.v:23]
	Parameter Par_100M bound to: 50000000 - type: integer 
	Parameter Par_1k bound to: 500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FreqDiv' (1#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FreqDiv.v:23]
WARNING: [Synth 8-350] instance 'FreqDiv_250Hz' of module 'FreqDiv' requires 6 connections, but only 3 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:126]
INFO: [Synth 8-638] synthesizing module 'instrconunit' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/instrconunit.v:23]
INFO: [Synth 8-256] done synthesizing module 'instrconunit' (2#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/instrconunit.v:23]
INFO: [Synth 8-638] synthesizing module 'ctrlunit' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ctrlunit.v:23]
	Parameter ALU_AND bound to: 3'b000 
	Parameter ALU_OR bound to: 3'b001 
	Parameter ALU_ADD bound to: 3'b010 
	Parameter ALU_SUB bound to: 3'b011 
	Parameter ALU_SLT bound to: 3'b100 
	Parameter ALU_SUBC bound to: 3'b101 
	Parameter ALU_ADDC bound to: 3'b110 
	Parameter ALU_NAN bound to: 3'b111 
	Parameter AND bound to: 4'b0000 
	Parameter OR bound to: 4'b0001 
	Parameter ADD bound to: 4'b0010 
	Parameter SUB bound to: 4'b0011 
	Parameter SLT bound to: 4'b0100 
	Parameter SUBC bound to: 4'b0101 
	Parameter ADDC bound to: 4'b0110 
	Parameter JMP bound to: 4'b0111 
	Parameter ANDI bound to: 4'b1000 
	Parameter ORI bound to: 4'b1001 
	Parameter ADDI bound to: 4'b1010 
	Parameter LW bound to: 4'b1011 
	Parameter SW bound to: 4'b1100 
	Parameter BEQ bound to: 4'b1101 
	Parameter SUBI bound to: 4'b1111 
	Parameter BNE bound to: 4'b1110 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ctrlunit.v:77]
INFO: [Synth 8-256] done synthesizing module 'ctrlunit' (3#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ctrlunit.v:23]
INFO: [Synth 8-638] synthesizing module 'rom_256_16' [F:/VivadoProject/ComputerSystem/.Xil/Vivado-4636-Dear-pc/realtime/rom_256_16_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'rom_256_16' (4#1) [F:/VivadoProject/ComputerSystem/.Xil/Vivado-4636-Dear-pc/realtime/rom_256_16_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'lpm_ram_256_8' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/lpm_ram_256_8.v:1]
INFO: [Synth 8-638] synthesizing module 'ram_256_8' [F:/VivadoProject/ComputerSystem/.Xil/Vivado-4636-Dear-pc/realtime/ram_256_8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ram_256_8' (5#1) [F:/VivadoProject/ComputerSystem/.Xil/Vivado-4636-Dear-pc/realtime/ram_256_8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'lpm_ram_256_8' (6#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/lpm_ram_256_8.v:1]
INFO: [Synth 8-638] synthesizing module 'ALU' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ALU.v:23]
	Parameter AND bound to: 3'b000 
	Parameter OR bound to: 3'b001 
	Parameter ADD bound to: 3'b010 
	Parameter SUB bound to: 3'b011 
	Parameter SLT bound to: 3'b100 
	Parameter SUBC bound to: 3'b101 
	Parameter ADDC bound to: 3'b110 
INFO: [Synth 8-256] done synthesizing module 'ALU' (7#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'Flag' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Flag.v:23]
INFO: [Synth 8-256] done synthesizing module 'Flag' (8#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Flag.v:23]
INFO: [Synth 8-638] synthesizing module 'reg4_8' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/reg4_8.v:23]
INFO: [Synth 8-256] done synthesizing module 'reg4_8' (9#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/reg4_8.v:23]
INFO: [Synth 8-638] synthesizing module 'IO_PORT' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_PORT.v:23]
INFO: [Synth 8-256] done synthesizing module 'IO_PORT' (10#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_PORT.v:23]
INFO: [Synth 8-638] synthesizing module 'IO_connector2' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_connector2.v:23]
INFO: [Synth 8-256] done synthesizing module 'IO_connector2' (11#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_connector2.v:23]
INFO: [Synth 8-638] synthesizing module 'seg' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:23]
	Parameter segn bound to: 8'b11111111 
	Parameter seg0 bound to: 8'b00000011 
	Parameter seg1 bound to: 8'b10011111 
	Parameter seg2 bound to: 8'b00100101 
	Parameter seg3 bound to: 8'b00001101 
	Parameter seg4 bound to: 8'b10011001 
	Parameter seg5 bound to: 8'b01001001 
	Parameter seg6 bound to: 8'b01000001 
	Parameter seg7 bound to: 8'b00011111 
	Parameter seg8 bound to: 8'b00000001 
	Parameter seg9 bound to: 8'b00001001 
	Parameter sega bound to: 8'b00010001 
	Parameter segb bound to: 8'b11000001 
	Parameter segc bound to: 8'b01100011 
	Parameter segd bound to: 8'b10000101 
	Parameter sege bound to: 8'b01100001 
	Parameter segf bound to: 8'b01110001 
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:65]
INFO: [Synth 8-155] case statement is not full and has no default [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:139]
INFO: [Synth 8-256] done synthesizing module 'seg' (12#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:23]
INFO: [Synth 8-638] synthesizing module 'key_scan' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/key_scan.v:23]
INFO: [Synth 8-638] synthesizing module 'Key_Driver' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Key_Driver.v:23]
	Parameter SCAN_H1 bound to: 4'b1110 
	Parameter SCAN_H2 bound to: 4'b1101 
	Parameter SCAN_H3 bound to: 4'b1011 
	Parameter SCAN_H4 bound to: 4'b0111 
	Parameter NO_KEY_PRESSED bound to: 4'b0000 
	Parameter KEY_PRESSED bound to: 4'b1111 
INFO: [Synth 8-256] done synthesizing module 'Key_Driver' (13#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Key_Driver.v:23]
INFO: [Synth 8-638] synthesizing module 'PreKey' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/PreKey.v:23]
	Parameter AND bound to: 8'b00000000 
	Parameter OR bound to: 8'b00000001 
	Parameter ADD bound to: 8'b00000010 
	Parameter SUB bound to: 8'b00000011 
	Parameter SLT bound to: 8'b00000100 
INFO: [Synth 8-256] done synthesizing module 'PreKey' (14#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/PreKey.v:23]
INFO: [Synth 8-638] synthesizing module 'FlagPulse' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FlagPulse.v:23]
	Parameter IDLE bound to: 2'b00 
	Parameter PULSE bound to: 2'b01 
	Parameter HIGH bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'FlagPulse' (15#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FlagPulse.v:23]
INFO: [Synth 8-638] synthesizing module 'NumInput' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumInput.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
	Parameter S3 bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumInput.v:54]
INFO: [Synth 8-256] done synthesizing module 'NumInput' (16#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumInput.v:23]
WARNING: [Synth 8-350] instance 'NumInput' of module 'NumInput' requires 8 connections, but only 7 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/key_scan.v:91]
INFO: [Synth 8-638] synthesizing module 'NumSelect' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumSelect.v:23]
	Parameter SRC bound to: 2'b00 
	Parameter DST bound to: 2'b01 
	Parameter DELAY bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'NumSelect' (17#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumSelect.v:23]
WARNING: [Synth 8-350] instance 'NumSelect' of module 'NumSelect' requires 11 connections, but only 10 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/key_scan.v:107]
INFO: [Synth 8-638] synthesizing module 'OP_state' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/OP_state.v:23]
	Parameter SRC bound to: 2'b10 
	Parameter DST bound to: 2'b01 
	Parameter RESULT bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/OP_state.v:48]
INFO: [Synth 8-256] done synthesizing module 'OP_state' (18#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/OP_state.v:23]
INFO: [Synth 8-256] done synthesizing module 'key_scan' (19#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/key_scan.v:23]
WARNING: [Synth 8-350] instance 'key_scan' of module 'key_scan' requires 19 connections, but only 18 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:282]
INFO: [Synth 8-638] synthesizing module 'LED_Block' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/LED_Block.v:23]
	Parameter AND bound to: 8'b00000000 
	Parameter OR bound to: 8'b00000001 
	Parameter ADD bound to: 8'b00000010 
	Parameter SUB bound to: 8'b00000011 
	Parameter SLT bound to: 8'b00000100 
INFO: [Synth 8-155] case statement is not full and has no default [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/LED_Block.v:53]
INFO: [Synth 8-256] done synthesizing module 'LED_Block' (20#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/LED_Block.v:23]
INFO: [Synth 8-638] synthesizing module 'SignalExtend' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/SignalExtend.v:23]
	Parameter TIM bound to: 8'b11111111 
INFO: [Synth 8-256] done synthesizing module 'SignalExtend' (21#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/SignalExtend.v:23]
INFO: [Synth 8-256] done synthesizing module 'ComputerSystemC' (22#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:50 ; elapsed = 00:29:34 . Memory (MB): peak = 1320.977 ; gain = 1111.449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[7] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:196]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[6] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:196]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[5] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:196]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[4] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:196]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[3] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:196]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[2] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:196]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:51 ; elapsed = 00:29:34 . Memory (MB): peak = 1320.977 ; gain = 1111.449
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'f:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/ip/rom_256_16/rom_256_16.dcp' for cell 'ROM3'
INFO: [Project 1-454] Reading design checkpoint 'f:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/ip/ram_256_8/ram_256_8.dcp' for cell 'RAM/RAM1'
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc]
Finished Parsing XDC File [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1351.516 ; gain = 30.539
write_schematic -format pdf -orientation landscape F:/VivadoProject/CSC.pdf
F:/VivadoProject/CSC.pdf
set_property top ComputerSystemEx_UART [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:04:20 ; elapsed = 00:32:33 . Memory (MB): peak = 1351.516 ; gain = 1141.988
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ComputerSystemEx_UART' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_UART.v:23]
INFO: [Synth 8-638] synthesizing module 'FreqDiv' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FreqDiv.v:23]
	Parameter Par_100M bound to: 50000000 - type: integer 
	Parameter Par_1k bound to: 500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FreqDiv' (1#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FreqDiv.v:23]
WARNING: [Synth 8-350] instance 'FreqDiv_250Hz' of module 'FreqDiv' requires 6 connections, but only 3 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_UART.v:97]
INFO: [Synth 8-638] synthesizing module 'instrconunit' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/instrconunit.v:23]
INFO: [Synth 8-256] done synthesizing module 'instrconunit' (2#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/instrconunit.v:23]
INFO: [Synth 8-638] synthesizing module 'ctrlunit' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ctrlunit.v:23]
	Parameter ALU_AND bound to: 3'b000 
	Parameter ALU_OR bound to: 3'b001 
	Parameter ALU_ADD bound to: 3'b010 
	Parameter ALU_SUB bound to: 3'b011 
	Parameter ALU_SLT bound to: 3'b100 
	Parameter ALU_SUBC bound to: 3'b101 
	Parameter ALU_ADDC bound to: 3'b110 
	Parameter ALU_NAN bound to: 3'b111 
	Parameter AND bound to: 4'b0000 
	Parameter OR bound to: 4'b0001 
	Parameter ADD bound to: 4'b0010 
	Parameter SUB bound to: 4'b0011 
	Parameter SLT bound to: 4'b0100 
	Parameter SUBC bound to: 4'b0101 
	Parameter ADDC bound to: 4'b0110 
	Parameter JMP bound to: 4'b0111 
	Parameter ANDI bound to: 4'b1000 
	Parameter ORI bound to: 4'b1001 
	Parameter ADDI bound to: 4'b1010 
	Parameter LW bound to: 4'b1011 
	Parameter SW bound to: 4'b1100 
	Parameter BEQ bound to: 4'b1101 
	Parameter SUBI bound to: 4'b1111 
	Parameter BNE bound to: 4'b1110 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ctrlunit.v:77]
INFO: [Synth 8-256] done synthesizing module 'ctrlunit' (3#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ctrlunit.v:23]
INFO: [Synth 8-638] synthesizing module 'rom_256_16' [F:/VivadoProject/ComputerSystem/.Xil/Vivado-4636-Dear-pc/realtime/rom_256_16_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'rom_256_16' (4#1) [F:/VivadoProject/ComputerSystem/.Xil/Vivado-4636-Dear-pc/realtime/rom_256_16_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'lpm_ram_256_8' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/lpm_ram_256_8.v:1]
INFO: [Synth 8-638] synthesizing module 'ram_256_8' [F:/VivadoProject/ComputerSystem/.Xil/Vivado-4636-Dear-pc/realtime/ram_256_8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ram_256_8' (5#1) [F:/VivadoProject/ComputerSystem/.Xil/Vivado-4636-Dear-pc/realtime/ram_256_8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'lpm_ram_256_8' (6#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/lpm_ram_256_8.v:1]
INFO: [Synth 8-638] synthesizing module 'ALU' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ALU.v:23]
	Parameter AND bound to: 3'b000 
	Parameter OR bound to: 3'b001 
	Parameter ADD bound to: 3'b010 
	Parameter SUB bound to: 3'b011 
	Parameter SLT bound to: 3'b100 
	Parameter SUBC bound to: 3'b101 
	Parameter ADDC bound to: 3'b110 
INFO: [Synth 8-256] done synthesizing module 'ALU' (7#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'Flag' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Flag.v:23]
INFO: [Synth 8-256] done synthesizing module 'Flag' (8#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Flag.v:23]
INFO: [Synth 8-638] synthesizing module 'reg4_8' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/reg4_8.v:23]
INFO: [Synth 8-256] done synthesizing module 'reg4_8' (9#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/reg4_8.v:23]
INFO: [Synth 8-638] synthesizing module 'IO_PORT' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_PORT.v:23]
INFO: [Synth 8-256] done synthesizing module 'IO_PORT' (10#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_PORT.v:23]
INFO: [Synth 8-638] synthesizing module 'IO_connector2' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_connector2.v:23]
INFO: [Synth 8-256] done synthesizing module 'IO_connector2' (11#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_connector2.v:23]
INFO: [Synth 8-638] synthesizing module 'seg' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:23]
	Parameter segn bound to: 8'b11111111 
	Parameter seg0 bound to: 8'b00000011 
	Parameter seg1 bound to: 8'b10011111 
	Parameter seg2 bound to: 8'b00100101 
	Parameter seg3 bound to: 8'b00001101 
	Parameter seg4 bound to: 8'b10011001 
	Parameter seg5 bound to: 8'b01001001 
	Parameter seg6 bound to: 8'b01000001 
	Parameter seg7 bound to: 8'b00011111 
	Parameter seg8 bound to: 8'b00000001 
	Parameter seg9 bound to: 8'b00001001 
	Parameter sega bound to: 8'b00010001 
	Parameter segb bound to: 8'b11000001 
	Parameter segc bound to: 8'b01100011 
	Parameter segd bound to: 8'b10000101 
	Parameter sege bound to: 8'b01100001 
	Parameter segf bound to: 8'b01110001 
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:65]
INFO: [Synth 8-155] case statement is not full and has no default [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:139]
INFO: [Synth 8-256] done synthesizing module 'seg' (12#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:23]
INFO: [Synth 8-638] synthesizing module 'key_scan' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/key_scan.v:23]
INFO: [Synth 8-638] synthesizing module 'Key_Driver' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Key_Driver.v:23]
	Parameter SCAN_H1 bound to: 4'b1110 
	Parameter SCAN_H2 bound to: 4'b1101 
	Parameter SCAN_H3 bound to: 4'b1011 
	Parameter SCAN_H4 bound to: 4'b0111 
	Parameter NO_KEY_PRESSED bound to: 4'b0000 
	Parameter KEY_PRESSED bound to: 4'b1111 
INFO: [Synth 8-256] done synthesizing module 'Key_Driver' (13#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Key_Driver.v:23]
INFO: [Synth 8-638] synthesizing module 'PreKey' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/PreKey.v:23]
	Parameter AND bound to: 8'b00000000 
	Parameter OR bound to: 8'b00000001 
	Parameter ADD bound to: 8'b00000010 
	Parameter SUB bound to: 8'b00000011 
	Parameter SLT bound to: 8'b00000100 
INFO: [Synth 8-256] done synthesizing module 'PreKey' (14#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/PreKey.v:23]
INFO: [Synth 8-638] synthesizing module 'FlagPulse' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FlagPulse.v:23]
	Parameter IDLE bound to: 2'b00 
	Parameter PULSE bound to: 2'b01 
	Parameter HIGH bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'FlagPulse' (15#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FlagPulse.v:23]
INFO: [Synth 8-638] synthesizing module 'NumInput' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumInput.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
	Parameter S3 bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumInput.v:54]
INFO: [Synth 8-256] done synthesizing module 'NumInput' (16#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumInput.v:23]
WARNING: [Synth 8-350] instance 'NumInput' of module 'NumInput' requires 8 connections, but only 7 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/key_scan.v:91]
INFO: [Synth 8-638] synthesizing module 'NumSelect' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumSelect.v:23]
	Parameter SRC bound to: 2'b00 
	Parameter DST bound to: 2'b01 
	Parameter DELAY bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'NumSelect' (17#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumSelect.v:23]
WARNING: [Synth 8-350] instance 'NumSelect' of module 'NumSelect' requires 11 connections, but only 10 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/key_scan.v:107]
INFO: [Synth 8-638] synthesizing module 'OP_state' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/OP_state.v:23]
	Parameter SRC bound to: 2'b10 
	Parameter DST bound to: 2'b01 
	Parameter RESULT bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/OP_state.v:48]
INFO: [Synth 8-256] done synthesizing module 'OP_state' (18#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/OP_state.v:23]
INFO: [Synth 8-256] done synthesizing module 'key_scan' (19#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/key_scan.v:23]
WARNING: [Synth 8-350] instance 'key_scan' of module 'key_scan' requires 19 connections, but only 18 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_UART.v:252]
INFO: [Synth 8-638] synthesizing module 'LED_Block' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/LED_Block.v:23]
	Parameter AND bound to: 8'b00000000 
	Parameter OR bound to: 8'b00000001 
	Parameter ADD bound to: 8'b00000010 
	Parameter SUB bound to: 8'b00000011 
	Parameter SLT bound to: 8'b00000100 
INFO: [Synth 8-155] case statement is not full and has no default [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/LED_Block.v:53]
INFO: [Synth 8-256] done synthesizing module 'LED_Block' (20#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/LED_Block.v:23]
INFO: [Synth 8-638] synthesizing module 'SignalExtend' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/SignalExtend.v:23]
	Parameter TIM bound to: 8'b11111111 
INFO: [Synth 8-256] done synthesizing module 'SignalExtend' (21#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/SignalExtend.v:23]
INFO: [Synth 8-638] synthesizing module 'UART' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART.v:23]
WARNING: [Synth 8-350] instance 'FreqDiv_250Hz' of module 'FreqDiv' requires 6 connections, but only 3 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART.v:56]
INFO: [Synth 8-638] synthesizing module 'UART_CLK' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_CLK.v:23]
INFO: [Synth 8-256] done synthesizing module 'UART_CLK' (22#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_CLK.v:23]
INFO: [Synth 8-638] synthesizing module 'SignalDelay' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/SignalDelay.v:23]
	Parameter IDLE bound to: 2'b00 
	Parameter DELAY bound to: 2'b10 
	Parameter PULSE bound to: 2'b01 
	Parameter WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/SignalDelay.v:47]
INFO: [Synth 8-256] done synthesizing module 'SignalDelay' (23#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/SignalDelay.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_REG' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_REG.v:23]
INFO: [Synth 8-256] done synthesizing module 'UART_REG' (24#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_REG.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_DSP' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_DSP_BCD' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_BCD.v:23]
INFO: [Synth 8-256] done synthesizing module 'UART_DSP_BCD' (25#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_BCD.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_DSP_ASCII' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_ASCII.v:23]
INFO: [Synth 8-256] done synthesizing module 'UART_DSP_ASCII' (26#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_ASCII.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_DSP_OP_ASCII' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_OP_ASCII.v:23]
	Parameter AND bound to: 8'b00000000 
	Parameter OR bound to: 8'b00000001 
	Parameter ADD bound to: 8'b00000010 
	Parameter SUB bound to: 8'b00000011 
	Parameter SLT bound to: 8'b00000100 
INFO: [Synth 8-256] done synthesizing module 'UART_DSP_OP_ASCII' (27#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_OP_ASCII.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_DSP_JUDGE' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_JUDGE.v:23]
INFO: [Synth 8-256] done synthesizing module 'UART_DSP_JUDGE' (28#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_JUDGE.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_DSP_COMPOSE' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_COMPOSE.v:23]
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_COMPOSE.v:56]
INFO: [Synth 8-256] done synthesizing module 'UART_DSP_COMPOSE' (29#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_COMPOSE.v:23]
INFO: [Synth 8-256] done synthesizing module 'UART_DSP' (30#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_processor' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_processor.v:23]
	Parameter WAIT bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_processor.v:64]
INFO: [Synth 8-256] done synthesizing module 'UART_processor' (31#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_processor.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_send' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/imports/new/UART_send.v:23]
	Parameter IDLE bound to: 1'b0 
	Parameter SEND bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'UART_send' (32#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/imports/new/UART_send.v:23]
INFO: [Synth 8-256] done synthesizing module 'UART' (33#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART.v:23]
INFO: [Synth 8-256] done synthesizing module 'ComputerSystemEx_UART' (34#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_UART.v:23]
WARNING: [Synth 8-3331] design UART_DSP_JUDGE has unconnected port DEC[3]
WARNING: [Synth 8-3331] design UART_DSP_JUDGE has unconnected port DEC[2]
WARNING: [Synth 8-3331] design UART_DSP_JUDGE has unconnected port DEC[1]
WARNING: [Synth 8-3331] design UART_DSP_JUDGE has unconnected port DEC[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:22 ; elapsed = 00:32:34 . Memory (MB): peak = 1351.516 ; gain = 1141.988
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[7] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_UART.v:166]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[6] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_UART.v:166]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[5] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_UART.v:166]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[4] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_UART.v:166]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[3] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_UART.v:166]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[2] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_UART.v:166]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:22 ; elapsed = 00:32:34 . Memory (MB): peak = 1351.516 ; gain = 1141.988
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'f:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/ip/rom_256_16/rom_256_16.dcp' for cell 'ROM3'
INFO: [Project 1-454] Reading design checkpoint 'f:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/ip/ram_256_8/ram_256_8.dcp' for cell 'RAM/RAM1'
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc]
Finished Parsing XDC File [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1366.613 ; gain = 15.098
write_schematic -format pdf -orientation portrait F:/VivadoProject/CS_uart.pdf
F:/VivadoProject/CS_uart.pdf
set_property top ComputerSystemEx_PriorityOp [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:04:43 ; elapsed = 00:33:30 . Memory (MB): peak = 1366.613 ; gain = 1157.086
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ComputerSystemEx_PriorityOp' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_PriorityOp.v:23]
INFO: [Synth 8-638] synthesizing module 'FreqDiv' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FreqDiv.v:23]
	Parameter Par_100M bound to: 50000000 - type: integer 
	Parameter Par_1k bound to: 500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FreqDiv' (1#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FreqDiv.v:23]
WARNING: [Synth 8-350] instance 'FreqDiv_250Hz' of module 'FreqDiv' requires 6 connections, but only 3 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_PriorityOp.v:129]
INFO: [Synth 8-638] synthesizing module 'instrconunit' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/instrconunit.v:23]
INFO: [Synth 8-256] done synthesizing module 'instrconunit' (2#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/instrconunit.v:23]
INFO: [Synth 8-638] synthesizing module 'ctrlunit_InstMOV' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ctrlunit_InstMOV.v:23]
	Parameter ALU_AND bound to: 3'b000 
	Parameter ALU_OR bound to: 3'b001 
	Parameter ALU_ADD bound to: 3'b010 
	Parameter ALU_SUB bound to: 3'b011 
	Parameter ALU_SLT bound to: 3'b100 
	Parameter ALU_SUBC bound to: 3'b101 
	Parameter ALU_ADDC bound to: 3'b110 
	Parameter ALU_NAN bound to: 3'b111 
	Parameter AND bound to: 4'b0000 
	Parameter OR bound to: 4'b0001 
	Parameter ADD bound to: 4'b0010 
	Parameter SUB bound to: 4'b0011 
	Parameter SLT bound to: 4'b0100 
	Parameter SUBC bound to: 4'b0101 
	Parameter ADDC bound to: 4'b0110 
	Parameter JMP bound to: 4'b0111 
	Parameter ANDI bound to: 4'b1000 
	Parameter ORI bound to: 4'b1001 
	Parameter ADDI bound to: 4'b1010 
	Parameter LW bound to: 4'b1011 
	Parameter SW bound to: 4'b1100 
	Parameter BEQ bound to: 4'b1101 
	Parameter MOV bound to: 4'b1111 
	Parameter BNE bound to: 4'b1110 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ctrlunit_InstMOV.v:81]
INFO: [Synth 8-256] done synthesizing module 'ctrlunit_InstMOV' (3#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ctrlunit_InstMOV.v:23]
INFO: [Synth 8-638] synthesizing module 'PriorityOp_ROM' [F:/VivadoProject/ComputerSystem/.Xil/Vivado-4636-Dear-pc/realtime/PriorityOp_ROM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'PriorityOp_ROM' (4#1) [F:/VivadoProject/ComputerSystem/.Xil/Vivado-4636-Dear-pc/realtime/PriorityOp_ROM_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'lpm_ram_256_8' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/lpm_ram_256_8.v:1]
INFO: [Synth 8-638] synthesizing module 'ram_256_8' [F:/VivadoProject/ComputerSystem/.Xil/Vivado-4636-Dear-pc/realtime/ram_256_8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ram_256_8' (5#1) [F:/VivadoProject/ComputerSystem/.Xil/Vivado-4636-Dear-pc/realtime/ram_256_8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'lpm_ram_256_8' (6#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/lpm_ram_256_8.v:1]
INFO: [Synth 8-638] synthesizing module 'ALU' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ALU.v:23]
	Parameter AND bound to: 3'b000 
	Parameter OR bound to: 3'b001 
	Parameter ADD bound to: 3'b010 
	Parameter SUB bound to: 3'b011 
	Parameter SLT bound to: 3'b100 
	Parameter SUBC bound to: 3'b101 
	Parameter ADDC bound to: 3'b110 
INFO: [Synth 8-256] done synthesizing module 'ALU' (7#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'Flag' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Flag.v:23]
INFO: [Synth 8-256] done synthesizing module 'Flag' (8#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Flag.v:23]
INFO: [Synth 8-638] synthesizing module 'reg4_8' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/reg4_8.v:23]
INFO: [Synth 8-256] done synthesizing module 'reg4_8' (9#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/reg4_8.v:23]
INFO: [Synth 8-638] synthesizing module 'IO_PORT' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_PORT.v:23]
INFO: [Synth 8-256] done synthesizing module 'IO_PORT' (10#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_PORT.v:23]
INFO: [Synth 8-638] synthesizing module 'IO_connector3' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_connector3.v:23]
INFO: [Synth 8-256] done synthesizing module 'IO_connector3' (11#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_connector3.v:23]
INFO: [Synth 8-638] synthesizing module 'seg' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:23]
	Parameter segn bound to: 8'b11111111 
	Parameter seg0 bound to: 8'b00000011 
	Parameter seg1 bound to: 8'b10011111 
	Parameter seg2 bound to: 8'b00100101 
	Parameter seg3 bound to: 8'b00001101 
	Parameter seg4 bound to: 8'b10011001 
	Parameter seg5 bound to: 8'b01001001 
	Parameter seg6 bound to: 8'b01000001 
	Parameter seg7 bound to: 8'b00011111 
	Parameter seg8 bound to: 8'b00000001 
	Parameter seg9 bound to: 8'b00001001 
	Parameter sega bound to: 8'b00010001 
	Parameter segb bound to: 8'b11000001 
	Parameter segc bound to: 8'b01100011 
	Parameter segd bound to: 8'b10000101 
	Parameter sege bound to: 8'b01100001 
	Parameter segf bound to: 8'b01110001 
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:65]
INFO: [Synth 8-155] case statement is not full and has no default [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:139]
INFO: [Synth 8-256] done synthesizing module 'seg' (12#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:23]
INFO: [Synth 8-638] synthesizing module 'key_scan' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/key_scan.v:23]
INFO: [Synth 8-638] synthesizing module 'Key_Driver' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Key_Driver.v:23]
	Parameter SCAN_H1 bound to: 4'b1110 
	Parameter SCAN_H2 bound to: 4'b1101 
	Parameter SCAN_H3 bound to: 4'b1011 
	Parameter SCAN_H4 bound to: 4'b0111 
	Parameter NO_KEY_PRESSED bound to: 4'b0000 
	Parameter KEY_PRESSED bound to: 4'b1111 
INFO: [Synth 8-256] done synthesizing module 'Key_Driver' (13#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Key_Driver.v:23]
INFO: [Synth 8-638] synthesizing module 'PreKey' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/PreKey.v:23]
	Parameter AND bound to: 8'b00000000 
	Parameter OR bound to: 8'b00000001 
	Parameter ADD bound to: 8'b00000010 
	Parameter SUB bound to: 8'b00000011 
	Parameter SLT bound to: 8'b00000100 
INFO: [Synth 8-256] done synthesizing module 'PreKey' (14#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/PreKey.v:23]
INFO: [Synth 8-638] synthesizing module 'FlagPulse' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FlagPulse.v:23]
	Parameter IDLE bound to: 2'b00 
	Parameter PULSE bound to: 2'b01 
	Parameter HIGH bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'FlagPulse' (15#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FlagPulse.v:23]
INFO: [Synth 8-638] synthesizing module 'NumInput' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumInput.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
	Parameter S3 bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumInput.v:54]
INFO: [Synth 8-256] done synthesizing module 'NumInput' (16#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumInput.v:23]
WARNING: [Synth 8-350] instance 'NumInput' of module 'NumInput' requires 8 connections, but only 7 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/key_scan.v:91]
INFO: [Synth 8-638] synthesizing module 'NumSelect' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumSelect.v:23]
	Parameter SRC bound to: 2'b00 
	Parameter DST bound to: 2'b01 
	Parameter DELAY bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'NumSelect' (17#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumSelect.v:23]
WARNING: [Synth 8-350] instance 'NumSelect' of module 'NumSelect' requires 11 connections, but only 10 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/key_scan.v:107]
INFO: [Synth 8-638] synthesizing module 'OP_state' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/OP_state.v:23]
	Parameter SRC bound to: 2'b10 
	Parameter DST bound to: 2'b01 
	Parameter RESULT bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/OP_state.v:48]
INFO: [Synth 8-256] done synthesizing module 'OP_state' (18#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/OP_state.v:23]
INFO: [Synth 8-256] done synthesizing module 'key_scan' (19#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/key_scan.v:23]
WARNING: [Synth 8-350] instance 'key_scan' of module 'key_scan' requires 19 connections, but only 18 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_PriorityOp.v:287]
INFO: [Synth 8-638] synthesizing module 'LED_Block' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/LED_Block.v:23]
	Parameter AND bound to: 8'b00000000 
	Parameter OR bound to: 8'b00000001 
	Parameter ADD bound to: 8'b00000010 
	Parameter SUB bound to: 8'b00000011 
	Parameter SLT bound to: 8'b00000100 
INFO: [Synth 8-155] case statement is not full and has no default [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/LED_Block.v:53]
INFO: [Synth 8-256] done synthesizing module 'LED_Block' (20#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/LED_Block.v:23]
INFO: [Synth 8-638] synthesizing module 'SignalExtend' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/SignalExtend.v:23]
	Parameter TIM bound to: 8'b11111111 
INFO: [Synth 8-256] done synthesizing module 'SignalExtend' (21#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/SignalExtend.v:23]
INFO: [Synth 8-256] done synthesizing module 'ComputerSystemEx_PriorityOp' (22#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_PriorityOp.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:44 ; elapsed = 00:33:31 . Memory (MB): peak = 1366.613 ; gain = 1157.086
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[7] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_PriorityOp.v:202]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[6] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_PriorityOp.v:202]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[5] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_PriorityOp.v:202]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[4] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_PriorityOp.v:202]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[3] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_PriorityOp.v:202]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[2] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_PriorityOp.v:202]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:45 ; elapsed = 00:33:31 . Memory (MB): peak = 1366.613 ; gain = 1157.086
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'f:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/ip/PriorityOp_ROM/PriorityOp_ROM.dcp' for cell 'ROM_PriorityOp'
INFO: [Project 1-454] Reading design checkpoint 'f:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/ip/ram_256_8/ram_256_8.dcp' for cell 'RAM/RAM1'
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc]
Finished Parsing XDC File [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1373.867 ; gain = 7.254
write_schematic -format pdf -orientation landscape F:/VivadoProject/CS_Priority.pdf
F:/VivadoProject/CS_Priority.pdf
set_property top ComputerSystemEx_UART [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:05:05 ; elapsed = 00:34:36 . Memory (MB): peak = 1373.867 ; gain = 1164.340
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ComputerSystemEx_UART' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_UART.v:23]
INFO: [Synth 8-638] synthesizing module 'FreqDiv' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FreqDiv.v:23]
	Parameter Par_100M bound to: 50000000 - type: integer 
	Parameter Par_1k bound to: 500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FreqDiv' (1#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FreqDiv.v:23]
WARNING: [Synth 8-350] instance 'FreqDiv_250Hz' of module 'FreqDiv' requires 6 connections, but only 3 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_UART.v:97]
INFO: [Synth 8-638] synthesizing module 'instrconunit' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/instrconunit.v:23]
INFO: [Synth 8-256] done synthesizing module 'instrconunit' (2#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/instrconunit.v:23]
INFO: [Synth 8-638] synthesizing module 'ctrlunit' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ctrlunit.v:23]
	Parameter ALU_AND bound to: 3'b000 
	Parameter ALU_OR bound to: 3'b001 
	Parameter ALU_ADD bound to: 3'b010 
	Parameter ALU_SUB bound to: 3'b011 
	Parameter ALU_SLT bound to: 3'b100 
	Parameter ALU_SUBC bound to: 3'b101 
	Parameter ALU_ADDC bound to: 3'b110 
	Parameter ALU_NAN bound to: 3'b111 
	Parameter AND bound to: 4'b0000 
	Parameter OR bound to: 4'b0001 
	Parameter ADD bound to: 4'b0010 
	Parameter SUB bound to: 4'b0011 
	Parameter SLT bound to: 4'b0100 
	Parameter SUBC bound to: 4'b0101 
	Parameter ADDC bound to: 4'b0110 
	Parameter JMP bound to: 4'b0111 
	Parameter ANDI bound to: 4'b1000 
	Parameter ORI bound to: 4'b1001 
	Parameter ADDI bound to: 4'b1010 
	Parameter LW bound to: 4'b1011 
	Parameter SW bound to: 4'b1100 
	Parameter BEQ bound to: 4'b1101 
	Parameter SUBI bound to: 4'b1111 
	Parameter BNE bound to: 4'b1110 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ctrlunit.v:77]
INFO: [Synth 8-256] done synthesizing module 'ctrlunit' (3#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ctrlunit.v:23]
INFO: [Synth 8-638] synthesizing module 'rom_256_16' [F:/VivadoProject/ComputerSystem/.Xil/Vivado-4636-Dear-pc/realtime/rom_256_16_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'rom_256_16' (4#1) [F:/VivadoProject/ComputerSystem/.Xil/Vivado-4636-Dear-pc/realtime/rom_256_16_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'lpm_ram_256_8' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/lpm_ram_256_8.v:1]
INFO: [Synth 8-638] synthesizing module 'ram_256_8' [F:/VivadoProject/ComputerSystem/.Xil/Vivado-4636-Dear-pc/realtime/ram_256_8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ram_256_8' (5#1) [F:/VivadoProject/ComputerSystem/.Xil/Vivado-4636-Dear-pc/realtime/ram_256_8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'lpm_ram_256_8' (6#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/lpm_ram_256_8.v:1]
INFO: [Synth 8-638] synthesizing module 'ALU' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ALU.v:23]
	Parameter AND bound to: 3'b000 
	Parameter OR bound to: 3'b001 
	Parameter ADD bound to: 3'b010 
	Parameter SUB bound to: 3'b011 
	Parameter SLT bound to: 3'b100 
	Parameter SUBC bound to: 3'b101 
	Parameter ADDC bound to: 3'b110 
INFO: [Synth 8-256] done synthesizing module 'ALU' (7#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'Flag' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Flag.v:23]
INFO: [Synth 8-256] done synthesizing module 'Flag' (8#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Flag.v:23]
INFO: [Synth 8-638] synthesizing module 'reg4_8' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/reg4_8.v:23]
INFO: [Synth 8-256] done synthesizing module 'reg4_8' (9#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/reg4_8.v:23]
INFO: [Synth 8-638] synthesizing module 'IO_PORT' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_PORT.v:23]
INFO: [Synth 8-256] done synthesizing module 'IO_PORT' (10#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_PORT.v:23]
INFO: [Synth 8-638] synthesizing module 'IO_connector2' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_connector2.v:23]
INFO: [Synth 8-256] done synthesizing module 'IO_connector2' (11#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_connector2.v:23]
INFO: [Synth 8-638] synthesizing module 'seg' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:23]
	Parameter segn bound to: 8'b11111111 
	Parameter seg0 bound to: 8'b00000011 
	Parameter seg1 bound to: 8'b10011111 
	Parameter seg2 bound to: 8'b00100101 
	Parameter seg3 bound to: 8'b00001101 
	Parameter seg4 bound to: 8'b10011001 
	Parameter seg5 bound to: 8'b01001001 
	Parameter seg6 bound to: 8'b01000001 
	Parameter seg7 bound to: 8'b00011111 
	Parameter seg8 bound to: 8'b00000001 
	Parameter seg9 bound to: 8'b00001001 
	Parameter sega bound to: 8'b00010001 
	Parameter segb bound to: 8'b11000001 
	Parameter segc bound to: 8'b01100011 
	Parameter segd bound to: 8'b10000101 
	Parameter sege bound to: 8'b01100001 
	Parameter segf bound to: 8'b01110001 
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:65]
INFO: [Synth 8-155] case statement is not full and has no default [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:139]
INFO: [Synth 8-256] done synthesizing module 'seg' (12#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:23]
INFO: [Synth 8-638] synthesizing module 'key_scan' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/key_scan.v:23]
INFO: [Synth 8-638] synthesizing module 'Key_Driver' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Key_Driver.v:23]
	Parameter SCAN_H1 bound to: 4'b1110 
	Parameter SCAN_H2 bound to: 4'b1101 
	Parameter SCAN_H3 bound to: 4'b1011 
	Parameter SCAN_H4 bound to: 4'b0111 
	Parameter NO_KEY_PRESSED bound to: 4'b0000 
	Parameter KEY_PRESSED bound to: 4'b1111 
INFO: [Synth 8-256] done synthesizing module 'Key_Driver' (13#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Key_Driver.v:23]
INFO: [Synth 8-638] synthesizing module 'PreKey' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/PreKey.v:23]
	Parameter AND bound to: 8'b00000000 
	Parameter OR bound to: 8'b00000001 
	Parameter ADD bound to: 8'b00000010 
	Parameter SUB bound to: 8'b00000011 
	Parameter SLT bound to: 8'b00000100 
INFO: [Synth 8-256] done synthesizing module 'PreKey' (14#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/PreKey.v:23]
INFO: [Synth 8-638] synthesizing module 'FlagPulse' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FlagPulse.v:23]
	Parameter IDLE bound to: 2'b00 
	Parameter PULSE bound to: 2'b01 
	Parameter HIGH bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'FlagPulse' (15#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FlagPulse.v:23]
INFO: [Synth 8-638] synthesizing module 'NumInput' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumInput.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
	Parameter S3 bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumInput.v:54]
INFO: [Synth 8-256] done synthesizing module 'NumInput' (16#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumInput.v:23]
WARNING: [Synth 8-350] instance 'NumInput' of module 'NumInput' requires 8 connections, but only 7 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/key_scan.v:91]
INFO: [Synth 8-638] synthesizing module 'NumSelect' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumSelect.v:23]
	Parameter SRC bound to: 2'b00 
	Parameter DST bound to: 2'b01 
	Parameter DELAY bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'NumSelect' (17#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumSelect.v:23]
WARNING: [Synth 8-350] instance 'NumSelect' of module 'NumSelect' requires 11 connections, but only 10 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/key_scan.v:107]
INFO: [Synth 8-638] synthesizing module 'OP_state' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/OP_state.v:23]
	Parameter SRC bound to: 2'b10 
	Parameter DST bound to: 2'b01 
	Parameter RESULT bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/OP_state.v:48]
INFO: [Synth 8-256] done synthesizing module 'OP_state' (18#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/OP_state.v:23]
INFO: [Synth 8-256] done synthesizing module 'key_scan' (19#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/key_scan.v:23]
WARNING: [Synth 8-350] instance 'key_scan' of module 'key_scan' requires 19 connections, but only 18 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_UART.v:252]
INFO: [Synth 8-638] synthesizing module 'LED_Block' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/LED_Block.v:23]
	Parameter AND bound to: 8'b00000000 
	Parameter OR bound to: 8'b00000001 
	Parameter ADD bound to: 8'b00000010 
	Parameter SUB bound to: 8'b00000011 
	Parameter SLT bound to: 8'b00000100 
INFO: [Synth 8-155] case statement is not full and has no default [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/LED_Block.v:53]
INFO: [Synth 8-256] done synthesizing module 'LED_Block' (20#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/LED_Block.v:23]
INFO: [Synth 8-638] synthesizing module 'SignalExtend' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/SignalExtend.v:23]
	Parameter TIM bound to: 8'b11111111 
INFO: [Synth 8-256] done synthesizing module 'SignalExtend' (21#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/SignalExtend.v:23]
INFO: [Synth 8-638] synthesizing module 'UART' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART.v:23]
WARNING: [Synth 8-350] instance 'FreqDiv_250Hz' of module 'FreqDiv' requires 6 connections, but only 3 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART.v:56]
INFO: [Synth 8-638] synthesizing module 'UART_CLK' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_CLK.v:23]
INFO: [Synth 8-256] done synthesizing module 'UART_CLK' (22#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_CLK.v:23]
INFO: [Synth 8-638] synthesizing module 'SignalDelay' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/SignalDelay.v:23]
	Parameter IDLE bound to: 2'b00 
	Parameter DELAY bound to: 2'b10 
	Parameter PULSE bound to: 2'b01 
	Parameter WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/SignalDelay.v:47]
INFO: [Synth 8-256] done synthesizing module 'SignalDelay' (23#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/SignalDelay.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_REG' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_REG.v:23]
INFO: [Synth 8-256] done synthesizing module 'UART_REG' (24#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_REG.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_DSP' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_DSP_BCD' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_BCD.v:23]
INFO: [Synth 8-256] done synthesizing module 'UART_DSP_BCD' (25#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_BCD.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_DSP_ASCII' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_ASCII.v:23]
INFO: [Synth 8-256] done synthesizing module 'UART_DSP_ASCII' (26#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_ASCII.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_DSP_OP_ASCII' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_OP_ASCII.v:23]
	Parameter AND bound to: 8'b00000000 
	Parameter OR bound to: 8'b00000001 
	Parameter ADD bound to: 8'b00000010 
	Parameter SUB bound to: 8'b00000011 
	Parameter SLT bound to: 8'b00000100 
INFO: [Synth 8-256] done synthesizing module 'UART_DSP_OP_ASCII' (27#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_OP_ASCII.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_DSP_JUDGE' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_JUDGE.v:23]
INFO: [Synth 8-256] done synthesizing module 'UART_DSP_JUDGE' (28#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_JUDGE.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_DSP_COMPOSE' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_COMPOSE.v:23]
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_COMPOSE.v:56]
INFO: [Synth 8-256] done synthesizing module 'UART_DSP_COMPOSE' (29#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_COMPOSE.v:23]
INFO: [Synth 8-256] done synthesizing module 'UART_DSP' (30#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_processor' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_processor.v:23]
	Parameter WAIT bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_processor.v:64]
INFO: [Synth 8-256] done synthesizing module 'UART_processor' (31#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_processor.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_send' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/imports/new/UART_send.v:23]
	Parameter IDLE bound to: 1'b0 
	Parameter SEND bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'UART_send' (32#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/imports/new/UART_send.v:23]
INFO: [Synth 8-256] done synthesizing module 'UART' (33#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART.v:23]
INFO: [Synth 8-256] done synthesizing module 'ComputerSystemEx_UART' (34#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_UART.v:23]
WARNING: [Synth 8-3331] design UART_DSP_JUDGE has unconnected port DEC[3]
WARNING: [Synth 8-3331] design UART_DSP_JUDGE has unconnected port DEC[2]
WARNING: [Synth 8-3331] design UART_DSP_JUDGE has unconnected port DEC[1]
WARNING: [Synth 8-3331] design UART_DSP_JUDGE has unconnected port DEC[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:06 ; elapsed = 00:34:37 . Memory (MB): peak = 1373.867 ; gain = 1164.340
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[7] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_UART.v:166]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[6] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_UART.v:166]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[5] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_UART.v:166]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[4] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_UART.v:166]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[3] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_UART.v:166]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[2] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_UART.v:166]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:06 ; elapsed = 00:34:37 . Memory (MB): peak = 1373.867 ; gain = 1164.340
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'f:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/ip/rom_256_16/rom_256_16.dcp' for cell 'ROM3'
INFO: [Project 1-454] Reading design checkpoint 'f:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/ip/ram_256_8/ram_256_8.dcp' for cell 'RAM/RAM1'
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc]
Finished Parsing XDC File [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1384.316 ; gain = 10.449
write_schematic -format pdf -orientation landscape F:/VivadoProject/CS_UART.pdf
F:/VivadoProject/CS_UART.pdf
set_property top ComputerSystemC [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:06:20 ; elapsed = 00:56:17 . Memory (MB): peak = 1384.316 ; gain = 1174.789
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ComputerSystemC' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:23]
INFO: [Synth 8-638] synthesizing module 'FreqDiv' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FreqDiv.v:23]
	Parameter Par_100M bound to: 50000000 - type: integer 
	Parameter Par_1k bound to: 500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FreqDiv' (1#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FreqDiv.v:23]
WARNING: [Synth 8-350] instance 'FreqDiv_250Hz' of module 'FreqDiv' requires 6 connections, but only 3 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:126]
INFO: [Synth 8-638] synthesizing module 'instrconunit' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/instrconunit.v:23]
INFO: [Synth 8-256] done synthesizing module 'instrconunit' (2#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/instrconunit.v:23]
INFO: [Synth 8-638] synthesizing module 'ctrlunit' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ctrlunit.v:23]
	Parameter ALU_AND bound to: 3'b000 
	Parameter ALU_OR bound to: 3'b001 
	Parameter ALU_ADD bound to: 3'b010 
	Parameter ALU_SUB bound to: 3'b011 
	Parameter ALU_SLT bound to: 3'b100 
	Parameter ALU_SUBC bound to: 3'b101 
	Parameter ALU_ADDC bound to: 3'b110 
	Parameter ALU_NAN bound to: 3'b111 
	Parameter AND bound to: 4'b0000 
	Parameter OR bound to: 4'b0001 
	Parameter ADD bound to: 4'b0010 
	Parameter SUB bound to: 4'b0011 
	Parameter SLT bound to: 4'b0100 
	Parameter SUBC bound to: 4'b0101 
	Parameter ADDC bound to: 4'b0110 
	Parameter JMP bound to: 4'b0111 
	Parameter ANDI bound to: 4'b1000 
	Parameter ORI bound to: 4'b1001 
	Parameter ADDI bound to: 4'b1010 
	Parameter LW bound to: 4'b1011 
	Parameter SW bound to: 4'b1100 
	Parameter BEQ bound to: 4'b1101 
	Parameter SUBI bound to: 4'b1111 
	Parameter BNE bound to: 4'b1110 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ctrlunit.v:77]
INFO: [Synth 8-256] done synthesizing module 'ctrlunit' (3#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ctrlunit.v:23]
INFO: [Synth 8-638] synthesizing module 'rom_256_16' [F:/VivadoProject/ComputerSystem/.Xil/Vivado-4636-Dear-pc/realtime/rom_256_16_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'rom_256_16' (4#1) [F:/VivadoProject/ComputerSystem/.Xil/Vivado-4636-Dear-pc/realtime/rom_256_16_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'lpm_ram_256_8' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/lpm_ram_256_8.v:1]
INFO: [Synth 8-638] synthesizing module 'ram_256_8' [F:/VivadoProject/ComputerSystem/.Xil/Vivado-4636-Dear-pc/realtime/ram_256_8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ram_256_8' (5#1) [F:/VivadoProject/ComputerSystem/.Xil/Vivado-4636-Dear-pc/realtime/ram_256_8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'lpm_ram_256_8' (6#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/lpm_ram_256_8.v:1]
INFO: [Synth 8-638] synthesizing module 'ALU' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ALU.v:23]
	Parameter AND bound to: 3'b000 
	Parameter OR bound to: 3'b001 
	Parameter ADD bound to: 3'b010 
	Parameter SUB bound to: 3'b011 
	Parameter SLT bound to: 3'b100 
	Parameter SUBC bound to: 3'b101 
	Parameter ADDC bound to: 3'b110 
INFO: [Synth 8-256] done synthesizing module 'ALU' (7#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'Flag' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Flag.v:23]
INFO: [Synth 8-256] done synthesizing module 'Flag' (8#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Flag.v:23]
INFO: [Synth 8-638] synthesizing module 'reg4_8' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/reg4_8.v:23]
INFO: [Synth 8-256] done synthesizing module 'reg4_8' (9#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/reg4_8.v:23]
INFO: [Synth 8-638] synthesizing module 'IO_PORT' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_PORT.v:23]
INFO: [Synth 8-256] done synthesizing module 'IO_PORT' (10#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_PORT.v:23]
INFO: [Synth 8-638] synthesizing module 'IO_connector2' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_connector2.v:23]
INFO: [Synth 8-256] done synthesizing module 'IO_connector2' (11#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_connector2.v:23]
INFO: [Synth 8-638] synthesizing module 'seg' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:23]
	Parameter segn bound to: 8'b11111111 
	Parameter seg0 bound to: 8'b00000011 
	Parameter seg1 bound to: 8'b10011111 
	Parameter seg2 bound to: 8'b00100101 
	Parameter seg3 bound to: 8'b00001101 
	Parameter seg4 bound to: 8'b10011001 
	Parameter seg5 bound to: 8'b01001001 
	Parameter seg6 bound to: 8'b01000001 
	Parameter seg7 bound to: 8'b00011111 
	Parameter seg8 bound to: 8'b00000001 
	Parameter seg9 bound to: 8'b00001001 
	Parameter sega bound to: 8'b00010001 
	Parameter segb bound to: 8'b11000001 
	Parameter segc bound to: 8'b01100011 
	Parameter segd bound to: 8'b10000101 
	Parameter sege bound to: 8'b01100001 
	Parameter segf bound to: 8'b01110001 
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:65]
INFO: [Synth 8-155] case statement is not full and has no default [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:139]
INFO: [Synth 8-256] done synthesizing module 'seg' (12#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:23]
INFO: [Synth 8-638] synthesizing module 'key_scan' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/key_scan.v:23]
INFO: [Synth 8-638] synthesizing module 'Key_Driver' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Key_Driver.v:23]
	Parameter SCAN_H1 bound to: 4'b1110 
	Parameter SCAN_H2 bound to: 4'b1101 
	Parameter SCAN_H3 bound to: 4'b1011 
	Parameter SCAN_H4 bound to: 4'b0111 
	Parameter NO_KEY_PRESSED bound to: 4'b0000 
	Parameter KEY_PRESSED bound to: 4'b1111 
INFO: [Synth 8-256] done synthesizing module 'Key_Driver' (13#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Key_Driver.v:23]
INFO: [Synth 8-638] synthesizing module 'PreKey' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/PreKey.v:23]
	Parameter AND bound to: 8'b00000000 
	Parameter OR bound to: 8'b00000001 
	Parameter ADD bound to: 8'b00000010 
	Parameter SUB bound to: 8'b00000011 
	Parameter SLT bound to: 8'b00000100 
INFO: [Synth 8-256] done synthesizing module 'PreKey' (14#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/PreKey.v:23]
INFO: [Synth 8-638] synthesizing module 'FlagPulse' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FlagPulse.v:23]
	Parameter IDLE bound to: 2'b00 
	Parameter PULSE bound to: 2'b01 
	Parameter HIGH bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'FlagPulse' (15#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FlagPulse.v:23]
INFO: [Synth 8-638] synthesizing module 'NumInput' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumInput.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
	Parameter S3 bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumInput.v:54]
INFO: [Synth 8-256] done synthesizing module 'NumInput' (16#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumInput.v:23]
WARNING: [Synth 8-350] instance 'NumInput' of module 'NumInput' requires 8 connections, but only 7 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/key_scan.v:91]
INFO: [Synth 8-638] synthesizing module 'NumSelect' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumSelect.v:23]
	Parameter SRC bound to: 2'b00 
	Parameter DST bound to: 2'b01 
	Parameter DELAY bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'NumSelect' (17#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumSelect.v:23]
WARNING: [Synth 8-350] instance 'NumSelect' of module 'NumSelect' requires 11 connections, but only 10 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/key_scan.v:107]
INFO: [Synth 8-638] synthesizing module 'OP_state' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/OP_state.v:23]
	Parameter SRC bound to: 2'b10 
	Parameter DST bound to: 2'b01 
	Parameter RESULT bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/OP_state.v:48]
INFO: [Synth 8-256] done synthesizing module 'OP_state' (18#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/OP_state.v:23]
INFO: [Synth 8-256] done synthesizing module 'key_scan' (19#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/key_scan.v:23]
WARNING: [Synth 8-350] instance 'key_scan' of module 'key_scan' requires 19 connections, but only 18 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:282]
INFO: [Synth 8-638] synthesizing module 'LED_Block' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/LED_Block.v:23]
	Parameter AND bound to: 8'b00000000 
	Parameter OR bound to: 8'b00000001 
	Parameter ADD bound to: 8'b00000010 
	Parameter SUB bound to: 8'b00000011 
	Parameter SLT bound to: 8'b00000100 
INFO: [Synth 8-155] case statement is not full and has no default [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/LED_Block.v:53]
INFO: [Synth 8-256] done synthesizing module 'LED_Block' (20#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/LED_Block.v:23]
INFO: [Synth 8-638] synthesizing module 'SignalExtend' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/SignalExtend.v:23]
	Parameter TIM bound to: 8'b11111111 
INFO: [Synth 8-256] done synthesizing module 'SignalExtend' (21#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/SignalExtend.v:23]
INFO: [Synth 8-256] done synthesizing module 'ComputerSystemC' (22#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:21 ; elapsed = 00:56:18 . Memory (MB): peak = 1384.316 ; gain = 1174.789
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[7] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:196]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[6] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:196]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[5] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:196]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[4] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:196]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[3] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:196]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[2] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemC.v:196]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:06:22 ; elapsed = 00:56:18 . Memory (MB): peak = 1384.316 ; gain = 1174.789
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'f:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/ip/rom_256_16/rom_256_16.dcp' for cell 'ROM3'
INFO: [Project 1-454] Reading design checkpoint 'f:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/ip/ram_256_8/ram_256_8.dcp' for cell 'RAM/RAM1'
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc]
Finished Parsing XDC File [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1384.316 ; gain = 0.000
set_property top ComputerSystemEx_UART [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:07:35 ; elapsed = 01:15:57 . Memory (MB): peak = 1384.316 ; gain = 1174.789
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ComputerSystemEx_UART' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_UART.v:23]
INFO: [Synth 8-638] synthesizing module 'FreqDiv' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FreqDiv.v:23]
	Parameter Par_100M bound to: 50000000 - type: integer 
	Parameter Par_1k bound to: 500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FreqDiv' (1#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FreqDiv.v:23]
WARNING: [Synth 8-350] instance 'FreqDiv_250Hz' of module 'FreqDiv' requires 6 connections, but only 3 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_UART.v:97]
INFO: [Synth 8-638] synthesizing module 'instrconunit' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/instrconunit.v:23]
INFO: [Synth 8-256] done synthesizing module 'instrconunit' (2#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/instrconunit.v:23]
INFO: [Synth 8-638] synthesizing module 'ctrlunit' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ctrlunit.v:23]
	Parameter ALU_AND bound to: 3'b000 
	Parameter ALU_OR bound to: 3'b001 
	Parameter ALU_ADD bound to: 3'b010 
	Parameter ALU_SUB bound to: 3'b011 
	Parameter ALU_SLT bound to: 3'b100 
	Parameter ALU_SUBC bound to: 3'b101 
	Parameter ALU_ADDC bound to: 3'b110 
	Parameter ALU_NAN bound to: 3'b111 
	Parameter AND bound to: 4'b0000 
	Parameter OR bound to: 4'b0001 
	Parameter ADD bound to: 4'b0010 
	Parameter SUB bound to: 4'b0011 
	Parameter SLT bound to: 4'b0100 
	Parameter SUBC bound to: 4'b0101 
	Parameter ADDC bound to: 4'b0110 
	Parameter JMP bound to: 4'b0111 
	Parameter ANDI bound to: 4'b1000 
	Parameter ORI bound to: 4'b1001 
	Parameter ADDI bound to: 4'b1010 
	Parameter LW bound to: 4'b1011 
	Parameter SW bound to: 4'b1100 
	Parameter BEQ bound to: 4'b1101 
	Parameter SUBI bound to: 4'b1111 
	Parameter BNE bound to: 4'b1110 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ctrlunit.v:77]
INFO: [Synth 8-256] done synthesizing module 'ctrlunit' (3#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ctrlunit.v:23]
INFO: [Synth 8-638] synthesizing module 'rom_256_16' [F:/VivadoProject/ComputerSystem/.Xil/Vivado-4636-Dear-pc/realtime/rom_256_16_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'rom_256_16' (4#1) [F:/VivadoProject/ComputerSystem/.Xil/Vivado-4636-Dear-pc/realtime/rom_256_16_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'lpm_ram_256_8' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/lpm_ram_256_8.v:1]
INFO: [Synth 8-638] synthesizing module 'ram_256_8' [F:/VivadoProject/ComputerSystem/.Xil/Vivado-4636-Dear-pc/realtime/ram_256_8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ram_256_8' (5#1) [F:/VivadoProject/ComputerSystem/.Xil/Vivado-4636-Dear-pc/realtime/ram_256_8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'lpm_ram_256_8' (6#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/lpm_ram_256_8.v:1]
INFO: [Synth 8-638] synthesizing module 'ALU' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ALU.v:23]
	Parameter AND bound to: 3'b000 
	Parameter OR bound to: 3'b001 
	Parameter ADD bound to: 3'b010 
	Parameter SUB bound to: 3'b011 
	Parameter SLT bound to: 3'b100 
	Parameter SUBC bound to: 3'b101 
	Parameter ADDC bound to: 3'b110 
INFO: [Synth 8-256] done synthesizing module 'ALU' (7#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'Flag' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Flag.v:23]
INFO: [Synth 8-256] done synthesizing module 'Flag' (8#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Flag.v:23]
INFO: [Synth 8-638] synthesizing module 'reg4_8' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/reg4_8.v:23]
INFO: [Synth 8-256] done synthesizing module 'reg4_8' (9#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/reg4_8.v:23]
INFO: [Synth 8-638] synthesizing module 'IO_PORT' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_PORT.v:23]
INFO: [Synth 8-256] done synthesizing module 'IO_PORT' (10#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_PORT.v:23]
INFO: [Synth 8-638] synthesizing module 'IO_connector2' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_connector2.v:23]
INFO: [Synth 8-256] done synthesizing module 'IO_connector2' (11#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_connector2.v:23]
INFO: [Synth 8-638] synthesizing module 'seg' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:23]
	Parameter segn bound to: 8'b11111111 
	Parameter seg0 bound to: 8'b00000011 
	Parameter seg1 bound to: 8'b10011111 
	Parameter seg2 bound to: 8'b00100101 
	Parameter seg3 bound to: 8'b00001101 
	Parameter seg4 bound to: 8'b10011001 
	Parameter seg5 bound to: 8'b01001001 
	Parameter seg6 bound to: 8'b01000001 
	Parameter seg7 bound to: 8'b00011111 
	Parameter seg8 bound to: 8'b00000001 
	Parameter seg9 bound to: 8'b00001001 
	Parameter sega bound to: 8'b00010001 
	Parameter segb bound to: 8'b11000001 
	Parameter segc bound to: 8'b01100011 
	Parameter segd bound to: 8'b10000101 
	Parameter sege bound to: 8'b01100001 
	Parameter segf bound to: 8'b01110001 
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:65]
INFO: [Synth 8-155] case statement is not full and has no default [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:139]
INFO: [Synth 8-256] done synthesizing module 'seg' (12#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:23]
INFO: [Synth 8-638] synthesizing module 'key_scan' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/key_scan.v:23]
INFO: [Synth 8-638] synthesizing module 'Key_Driver' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Key_Driver.v:23]
	Parameter SCAN_H1 bound to: 4'b1110 
	Parameter SCAN_H2 bound to: 4'b1101 
	Parameter SCAN_H3 bound to: 4'b1011 
	Parameter SCAN_H4 bound to: 4'b0111 
	Parameter NO_KEY_PRESSED bound to: 4'b0000 
	Parameter KEY_PRESSED bound to: 4'b1111 
INFO: [Synth 8-256] done synthesizing module 'Key_Driver' (13#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Key_Driver.v:23]
INFO: [Synth 8-638] synthesizing module 'PreKey' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/PreKey.v:23]
	Parameter AND bound to: 8'b00000000 
	Parameter OR bound to: 8'b00000001 
	Parameter ADD bound to: 8'b00000010 
	Parameter SUB bound to: 8'b00000011 
	Parameter SLT bound to: 8'b00000100 
INFO: [Synth 8-256] done synthesizing module 'PreKey' (14#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/PreKey.v:23]
INFO: [Synth 8-638] synthesizing module 'FlagPulse' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FlagPulse.v:23]
	Parameter IDLE bound to: 2'b00 
	Parameter PULSE bound to: 2'b01 
	Parameter HIGH bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'FlagPulse' (15#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FlagPulse.v:23]
INFO: [Synth 8-638] synthesizing module 'NumInput' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumInput.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
	Parameter S3 bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumInput.v:54]
INFO: [Synth 8-256] done synthesizing module 'NumInput' (16#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumInput.v:23]
WARNING: [Synth 8-350] instance 'NumInput' of module 'NumInput' requires 8 connections, but only 7 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/key_scan.v:91]
INFO: [Synth 8-638] synthesizing module 'NumSelect' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumSelect.v:23]
	Parameter SRC bound to: 2'b00 
	Parameter DST bound to: 2'b01 
	Parameter DELAY bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'NumSelect' (17#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumSelect.v:23]
WARNING: [Synth 8-350] instance 'NumSelect' of module 'NumSelect' requires 11 connections, but only 10 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/key_scan.v:107]
INFO: [Synth 8-638] synthesizing module 'OP_state' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/OP_state.v:23]
	Parameter SRC bound to: 2'b10 
	Parameter DST bound to: 2'b01 
	Parameter RESULT bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/OP_state.v:48]
INFO: [Synth 8-256] done synthesizing module 'OP_state' (18#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/OP_state.v:23]
INFO: [Synth 8-256] done synthesizing module 'key_scan' (19#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/key_scan.v:23]
WARNING: [Synth 8-350] instance 'key_scan' of module 'key_scan' requires 19 connections, but only 18 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_UART.v:252]
INFO: [Synth 8-638] synthesizing module 'LED_Block' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/LED_Block.v:23]
	Parameter AND bound to: 8'b00000000 
	Parameter OR bound to: 8'b00000001 
	Parameter ADD bound to: 8'b00000010 
	Parameter SUB bound to: 8'b00000011 
	Parameter SLT bound to: 8'b00000100 
INFO: [Synth 8-155] case statement is not full and has no default [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/LED_Block.v:53]
INFO: [Synth 8-256] done synthesizing module 'LED_Block' (20#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/LED_Block.v:23]
INFO: [Synth 8-638] synthesizing module 'SignalExtend' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/SignalExtend.v:23]
	Parameter TIM bound to: 8'b11111111 
INFO: [Synth 8-256] done synthesizing module 'SignalExtend' (21#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/SignalExtend.v:23]
INFO: [Synth 8-638] synthesizing module 'UART' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART.v:23]
WARNING: [Synth 8-350] instance 'FreqDiv_250Hz' of module 'FreqDiv' requires 6 connections, but only 3 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART.v:56]
INFO: [Synth 8-638] synthesizing module 'UART_CLK' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_CLK.v:23]
INFO: [Synth 8-256] done synthesizing module 'UART_CLK' (22#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_CLK.v:23]
INFO: [Synth 8-638] synthesizing module 'SignalDelay' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/SignalDelay.v:23]
	Parameter IDLE bound to: 2'b00 
	Parameter DELAY bound to: 2'b10 
	Parameter PULSE bound to: 2'b01 
	Parameter WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/SignalDelay.v:47]
INFO: [Synth 8-256] done synthesizing module 'SignalDelay' (23#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/SignalDelay.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_REG' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_REG.v:23]
INFO: [Synth 8-256] done synthesizing module 'UART_REG' (24#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_REG.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_DSP' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_DSP_BCD' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_BCD.v:23]
INFO: [Synth 8-256] done synthesizing module 'UART_DSP_BCD' (25#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_BCD.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_DSP_ASCII' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_ASCII.v:23]
INFO: [Synth 8-256] done synthesizing module 'UART_DSP_ASCII' (26#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_ASCII.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_DSP_OP_ASCII' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_OP_ASCII.v:23]
	Parameter AND bound to: 8'b00000000 
	Parameter OR bound to: 8'b00000001 
	Parameter ADD bound to: 8'b00000010 
	Parameter SUB bound to: 8'b00000011 
	Parameter SLT bound to: 8'b00000100 
INFO: [Synth 8-256] done synthesizing module 'UART_DSP_OP_ASCII' (27#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_OP_ASCII.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_DSP_JUDGE' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_JUDGE.v:23]
INFO: [Synth 8-256] done synthesizing module 'UART_DSP_JUDGE' (28#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_JUDGE.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_DSP_COMPOSE' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_COMPOSE.v:23]
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_COMPOSE.v:56]
INFO: [Synth 8-256] done synthesizing module 'UART_DSP_COMPOSE' (29#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_COMPOSE.v:23]
INFO: [Synth 8-256] done synthesizing module 'UART_DSP' (30#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_processor' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_processor.v:23]
	Parameter WAIT bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_processor.v:64]
INFO: [Synth 8-256] done synthesizing module 'UART_processor' (31#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_processor.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_send' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/imports/new/UART_send.v:23]
	Parameter IDLE bound to: 1'b0 
	Parameter SEND bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'UART_send' (32#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/imports/new/UART_send.v:23]
INFO: [Synth 8-256] done synthesizing module 'UART' (33#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART.v:23]
INFO: [Synth 8-256] done synthesizing module 'ComputerSystemEx_UART' (34#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_UART.v:23]
WARNING: [Synth 8-3331] design UART_DSP_JUDGE has unconnected port DEC[3]
WARNING: [Synth 8-3331] design UART_DSP_JUDGE has unconnected port DEC[2]
WARNING: [Synth 8-3331] design UART_DSP_JUDGE has unconnected port DEC[1]
WARNING: [Synth 8-3331] design UART_DSP_JUDGE has unconnected port DEC[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:07:36 ; elapsed = 01:15:58 . Memory (MB): peak = 1384.316 ; gain = 1174.789
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[7] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_UART.v:166]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[6] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_UART.v:166]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[5] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_UART.v:166]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[4] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_UART.v:166]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[3] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_UART.v:166]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[2] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_UART.v:166]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:07:37 ; elapsed = 01:15:59 . Memory (MB): peak = 1384.316 ; gain = 1174.789
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'f:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/ip/rom_256_16/rom_256_16.dcp' for cell 'ROM3'
INFO: [Project 1-454] Reading design checkpoint 'f:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/ip/ram_256_8/ram_256_8.dcp' for cell 'RAM/RAM1'
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc]
Finished Parsing XDC File [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1394.465 ; gain = 10.148
set_property top UART [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:08:07 ; elapsed = 01:17:35 . Memory (MB): peak = 1394.465 ; gain = 1184.938
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART.v:23]
INFO: [Synth 8-638] synthesizing module 'FreqDiv' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FreqDiv.v:23]
	Parameter Par_100M bound to: 50000000 - type: integer 
	Parameter Par_1k bound to: 500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FreqDiv' (1#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FreqDiv.v:23]
WARNING: [Synth 8-350] instance 'FreqDiv_250Hz' of module 'FreqDiv' requires 6 connections, but only 3 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART.v:56]
INFO: [Synth 8-638] synthesizing module 'UART_CLK' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_CLK.v:23]
INFO: [Synth 8-256] done synthesizing module 'UART_CLK' (2#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_CLK.v:23]
INFO: [Synth 8-638] synthesizing module 'SignalDelay' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/SignalDelay.v:23]
	Parameter IDLE bound to: 2'b00 
	Parameter DELAY bound to: 2'b10 
	Parameter PULSE bound to: 2'b01 
	Parameter WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/SignalDelay.v:47]
INFO: [Synth 8-256] done synthesizing module 'SignalDelay' (3#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/SignalDelay.v:23]
INFO: [Synth 8-638] synthesizing module 'FlagPulse' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FlagPulse.v:23]
	Parameter IDLE bound to: 2'b00 
	Parameter PULSE bound to: 2'b01 
	Parameter HIGH bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'FlagPulse' (4#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FlagPulse.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_REG' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_REG.v:23]
INFO: [Synth 8-256] done synthesizing module 'UART_REG' (5#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_REG.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_DSP' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_DSP_BCD' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_BCD.v:23]
INFO: [Synth 8-256] done synthesizing module 'UART_DSP_BCD' (6#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_BCD.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_DSP_ASCII' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_ASCII.v:23]
INFO: [Synth 8-256] done synthesizing module 'UART_DSP_ASCII' (7#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_ASCII.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_DSP_OP_ASCII' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_OP_ASCII.v:23]
	Parameter AND bound to: 8'b00000000 
	Parameter OR bound to: 8'b00000001 
	Parameter ADD bound to: 8'b00000010 
	Parameter SUB bound to: 8'b00000011 
	Parameter SLT bound to: 8'b00000100 
INFO: [Synth 8-256] done synthesizing module 'UART_DSP_OP_ASCII' (8#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_OP_ASCII.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_DSP_JUDGE' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_JUDGE.v:23]
INFO: [Synth 8-256] done synthesizing module 'UART_DSP_JUDGE' (9#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_JUDGE.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_DSP_COMPOSE' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_COMPOSE.v:23]
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_COMPOSE.v:56]
INFO: [Synth 8-256] done synthesizing module 'UART_DSP_COMPOSE' (10#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP_COMPOSE.v:23]
INFO: [Synth 8-256] done synthesizing module 'UART_DSP' (11#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_DSP.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_processor' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_processor.v:23]
	Parameter WAIT bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_processor.v:64]
INFO: [Synth 8-256] done synthesizing module 'UART_processor' (12#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART_processor.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_send' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/imports/new/UART_send.v:23]
	Parameter IDLE bound to: 1'b0 
	Parameter SEND bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'UART_send' (13#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/imports/new/UART_send.v:23]
INFO: [Synth 8-256] done synthesizing module 'UART' (14#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/UART.v:23]
WARNING: [Synth 8-3331] design UART_DSP_JUDGE has unconnected port DEC[3]
WARNING: [Synth 8-3331] design UART_DSP_JUDGE has unconnected port DEC[2]
WARNING: [Synth 8-3331] design UART_DSP_JUDGE has unconnected port DEC[1]
WARNING: [Synth 8-3331] design UART_DSP_JUDGE has unconnected port DEC[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:08:08 ; elapsed = 01:17:36 . Memory (MB): peak = 1394.465 ; gain = 1184.938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:08:08 ; elapsed = 01:17:36 . Memory (MB): peak = 1394.465 ; gain = 1184.938
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc]
WARNING: [Vivado 12-584] No ports matched 'data_out[7]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[6]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[5]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[4]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[3]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[2]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[1]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[0]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[7]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[6]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[5]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[4]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[3]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[2]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[1]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[0]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_sel[0]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_sel[1]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_sel[2]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_sel[3]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_sel[0]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_sel[1]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_sel[2]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_sel[3]'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'signal'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'signal'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'H1'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'H2'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'H3'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'H4'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'V1'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'V2'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'V3'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'V4'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'H1'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'H2'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'H3'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'H4'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'V1'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'V2'. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:48]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1395.945 ; gain = 1.480
write_schematic -format pdf -orientation landscape F:/VivadoProject/UART.pdf
F:/VivadoProject/UART.pdf
set_property top ComputerSystemEx_PriorityOp [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:09:27 ; elapsed = 01:45:15 . Memory (MB): peak = 1395.945 ; gain = 1186.418
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ComputerSystemEx_PriorityOp' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_PriorityOp.v:23]
INFO: [Synth 8-638] synthesizing module 'FreqDiv' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FreqDiv.v:23]
	Parameter Par_100M bound to: 50000000 - type: integer 
	Parameter Par_1k bound to: 500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FreqDiv' (1#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FreqDiv.v:23]
WARNING: [Synth 8-350] instance 'FreqDiv_250Hz' of module 'FreqDiv' requires 6 connections, but only 3 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_PriorityOp.v:129]
INFO: [Synth 8-638] synthesizing module 'instrconunit' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/instrconunit.v:23]
INFO: [Synth 8-256] done synthesizing module 'instrconunit' (2#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/instrconunit.v:23]
INFO: [Synth 8-638] synthesizing module 'ctrlunit_InstMOV' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ctrlunit_InstMOV.v:23]
	Parameter ALU_AND bound to: 3'b000 
	Parameter ALU_OR bound to: 3'b001 
	Parameter ALU_ADD bound to: 3'b010 
	Parameter ALU_SUB bound to: 3'b011 
	Parameter ALU_SLT bound to: 3'b100 
	Parameter ALU_SUBC bound to: 3'b101 
	Parameter ALU_ADDC bound to: 3'b110 
	Parameter ALU_NAN bound to: 3'b111 
	Parameter AND bound to: 4'b0000 
	Parameter OR bound to: 4'b0001 
	Parameter ADD bound to: 4'b0010 
	Parameter SUB bound to: 4'b0011 
	Parameter SLT bound to: 4'b0100 
	Parameter SUBC bound to: 4'b0101 
	Parameter ADDC bound to: 4'b0110 
	Parameter JMP bound to: 4'b0111 
	Parameter ANDI bound to: 4'b1000 
	Parameter ORI bound to: 4'b1001 
	Parameter ADDI bound to: 4'b1010 
	Parameter LW bound to: 4'b1011 
	Parameter SW bound to: 4'b1100 
	Parameter BEQ bound to: 4'b1101 
	Parameter MOV bound to: 4'b1111 
	Parameter BNE bound to: 4'b1110 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ctrlunit_InstMOV.v:81]
INFO: [Synth 8-256] done synthesizing module 'ctrlunit_InstMOV' (3#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ctrlunit_InstMOV.v:23]
INFO: [Synth 8-638] synthesizing module 'PriorityOp_ROM' [F:/VivadoProject/ComputerSystem/.Xil/Vivado-4636-Dear-pc/realtime/PriorityOp_ROM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'PriorityOp_ROM' (4#1) [F:/VivadoProject/ComputerSystem/.Xil/Vivado-4636-Dear-pc/realtime/PriorityOp_ROM_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'lpm_ram_256_8' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/lpm_ram_256_8.v:1]
INFO: [Synth 8-638] synthesizing module 'ram_256_8' [F:/VivadoProject/ComputerSystem/.Xil/Vivado-4636-Dear-pc/realtime/ram_256_8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ram_256_8' (5#1) [F:/VivadoProject/ComputerSystem/.Xil/Vivado-4636-Dear-pc/realtime/ram_256_8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'lpm_ram_256_8' (6#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/lpm_ram_256_8.v:1]
INFO: [Synth 8-638] synthesizing module 'ALU' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ALU.v:23]
	Parameter AND bound to: 3'b000 
	Parameter OR bound to: 3'b001 
	Parameter ADD bound to: 3'b010 
	Parameter SUB bound to: 3'b011 
	Parameter SLT bound to: 3'b100 
	Parameter SUBC bound to: 3'b101 
	Parameter ADDC bound to: 3'b110 
INFO: [Synth 8-256] done synthesizing module 'ALU' (7#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'Flag' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Flag.v:23]
INFO: [Synth 8-256] done synthesizing module 'Flag' (8#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Flag.v:23]
INFO: [Synth 8-638] synthesizing module 'reg4_8' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/reg4_8.v:23]
INFO: [Synth 8-256] done synthesizing module 'reg4_8' (9#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/reg4_8.v:23]
INFO: [Synth 8-638] synthesizing module 'IO_PORT' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_PORT.v:23]
INFO: [Synth 8-256] done synthesizing module 'IO_PORT' (10#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_PORT.v:23]
INFO: [Synth 8-638] synthesizing module 'IO_connector3' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_connector3.v:23]
INFO: [Synth 8-256] done synthesizing module 'IO_connector3' (11#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/IO_connector3.v:23]
INFO: [Synth 8-638] synthesizing module 'seg' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:23]
	Parameter segn bound to: 8'b11111111 
	Parameter seg0 bound to: 8'b00000011 
	Parameter seg1 bound to: 8'b10011111 
	Parameter seg2 bound to: 8'b00100101 
	Parameter seg3 bound to: 8'b00001101 
	Parameter seg4 bound to: 8'b10011001 
	Parameter seg5 bound to: 8'b01001001 
	Parameter seg6 bound to: 8'b01000001 
	Parameter seg7 bound to: 8'b00011111 
	Parameter seg8 bound to: 8'b00000001 
	Parameter seg9 bound to: 8'b00001001 
	Parameter sega bound to: 8'b00010001 
	Parameter segb bound to: 8'b11000001 
	Parameter segc bound to: 8'b01100011 
	Parameter segd bound to: 8'b10000101 
	Parameter sege bound to: 8'b01100001 
	Parameter segf bound to: 8'b01110001 
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:65]
INFO: [Synth 8-155] case statement is not full and has no default [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:139]
INFO: [Synth 8-256] done synthesizing module 'seg' (12#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/seg.v:23]
INFO: [Synth 8-638] synthesizing module 'key_scan' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/key_scan.v:23]
INFO: [Synth 8-638] synthesizing module 'Key_Driver' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Key_Driver.v:23]
	Parameter SCAN_H1 bound to: 4'b1110 
	Parameter SCAN_H2 bound to: 4'b1101 
	Parameter SCAN_H3 bound to: 4'b1011 
	Parameter SCAN_H4 bound to: 4'b0111 
	Parameter NO_KEY_PRESSED bound to: 4'b0000 
	Parameter KEY_PRESSED bound to: 4'b1111 
INFO: [Synth 8-256] done synthesizing module 'Key_Driver' (13#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/Key_Driver.v:23]
INFO: [Synth 8-638] synthesizing module 'PreKey' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/PreKey.v:23]
	Parameter AND bound to: 8'b00000000 
	Parameter OR bound to: 8'b00000001 
	Parameter ADD bound to: 8'b00000010 
	Parameter SUB bound to: 8'b00000011 
	Parameter SLT bound to: 8'b00000100 
INFO: [Synth 8-256] done synthesizing module 'PreKey' (14#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/PreKey.v:23]
INFO: [Synth 8-638] synthesizing module 'FlagPulse' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FlagPulse.v:23]
	Parameter IDLE bound to: 2'b00 
	Parameter PULSE bound to: 2'b01 
	Parameter HIGH bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'FlagPulse' (15#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/FlagPulse.v:23]
INFO: [Synth 8-638] synthesizing module 'NumInput' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumInput.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
	Parameter S3 bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumInput.v:54]
INFO: [Synth 8-256] done synthesizing module 'NumInput' (16#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumInput.v:23]
WARNING: [Synth 8-350] instance 'NumInput' of module 'NumInput' requires 8 connections, but only 7 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/key_scan.v:91]
INFO: [Synth 8-638] synthesizing module 'NumSelect' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumSelect.v:23]
	Parameter SRC bound to: 2'b00 
	Parameter DST bound to: 2'b01 
	Parameter DELAY bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'NumSelect' (17#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/NumSelect.v:23]
WARNING: [Synth 8-350] instance 'NumSelect' of module 'NumSelect' requires 11 connections, but only 10 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/key_scan.v:107]
INFO: [Synth 8-638] synthesizing module 'OP_state' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/OP_state.v:23]
	Parameter SRC bound to: 2'b10 
	Parameter DST bound to: 2'b01 
	Parameter RESULT bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/OP_state.v:48]
INFO: [Synth 8-256] done synthesizing module 'OP_state' (18#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/OP_state.v:23]
INFO: [Synth 8-256] done synthesizing module 'key_scan' (19#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/key_scan.v:23]
WARNING: [Synth 8-350] instance 'key_scan' of module 'key_scan' requires 19 connections, but only 18 given [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_PriorityOp.v:287]
INFO: [Synth 8-638] synthesizing module 'LED_Block' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/LED_Block.v:23]
	Parameter AND bound to: 8'b00000000 
	Parameter OR bound to: 8'b00000001 
	Parameter ADD bound to: 8'b00000010 
	Parameter SUB bound to: 8'b00000011 
	Parameter SLT bound to: 8'b00000100 
INFO: [Synth 8-155] case statement is not full and has no default [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/LED_Block.v:53]
INFO: [Synth 8-256] done synthesizing module 'LED_Block' (20#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/LED_Block.v:23]
INFO: [Synth 8-638] synthesizing module 'SignalExtend' [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/SignalExtend.v:23]
	Parameter TIM bound to: 8'b11111111 
INFO: [Synth 8-256] done synthesizing module 'SignalExtend' (21#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/SignalExtend.v:23]
INFO: [Synth 8-256] done synthesizing module 'ComputerSystemEx_PriorityOp' (22#1) [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_PriorityOp.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:09:28 ; elapsed = 01:45:16 . Memory (MB): peak = 1395.945 ; gain = 1186.418
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[7] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_PriorityOp.v:202]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[6] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_PriorityOp.v:202]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[5] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_PriorityOp.v:202]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[4] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_PriorityOp.v:202]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[3] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_PriorityOp.v:202]
WARNING: [Synth 8-3295] tying undriven pin Flag:Flagin[2] to constant 0 [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/new/ComputerSystemEx_PriorityOp.v:202]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:09:28 ; elapsed = 01:45:16 . Memory (MB): peak = 1395.945 ; gain = 1186.418
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'f:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/ip/PriorityOp_ROM/PriorityOp_ROM.dcp' for cell 'ROM_PriorityOp'
INFO: [Project 1-454] Reading design checkpoint 'f:/VivadoProject/ComputerSystem/ComputerSystem.srcs/sources_1/ip/ram_256_8/ram_256_8.dcp' for cell 'RAM/RAM1'
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc]
Finished Parsing XDC File [F:/VivadoProject/ComputerSystem/ComputerSystem.srcs/ComputerSystemC/new/PIN_C.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1404.453 ; gain = 8.508
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 23 11:20:14 2017...
