/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] celloutsig_0_0z;
  wire [19:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  reg [15:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [16:0] celloutsig_1_14z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [42:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [22:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~(in_data[188] & celloutsig_1_3z[3]);
  assign celloutsig_0_34z = !(celloutsig_0_13z ? celloutsig_0_14z[3] : celloutsig_0_33z[3]);
  assign celloutsig_1_19z = ~(celloutsig_1_10z ^ celloutsig_1_14z[10]);
  assign celloutsig_0_0z = in_data[19:13] & in_data[58:52];
  assign celloutsig_1_0z = in_data[136:127] & in_data[171:162];
  assign celloutsig_1_1z = in_data[140:98] & { in_data[176:144], celloutsig_1_0z };
  assign celloutsig_1_3z = in_data[107:104] & in_data[186:183];
  assign celloutsig_1_14z = { in_data[166:162], celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_0z } & { celloutsig_1_1z[5:2], celloutsig_1_6z };
  assign celloutsig_0_2z = { in_data[66:65], celloutsig_0_1z } & { celloutsig_0_0z[5], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_2z = celloutsig_1_0z || celloutsig_1_1z[9:0];
  assign celloutsig_0_13z = { celloutsig_0_5z[6], celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_9z } || celloutsig_0_0z;
  assign celloutsig_1_10z = { celloutsig_1_8z[4:1], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z } < { celloutsig_1_6z[10:4], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_9z = { celloutsig_0_3z[14:4], celloutsig_0_6z, celloutsig_0_4z } < celloutsig_0_3z[14:2];
  assign celloutsig_0_1z = in_data[61:53] < { celloutsig_0_0z[2:1], celloutsig_0_0z };
  assign celloutsig_0_6z = in_data[63] & ~(celloutsig_0_2z[1]);
  assign celloutsig_1_6z = { celloutsig_1_1z[32:31], celloutsig_1_5z, celloutsig_1_0z } * celloutsig_1_4z[20:8];
  assign celloutsig_1_18z = - in_data[110:107];
  assign celloutsig_0_4z = ^ celloutsig_0_3z[15:2];
  assign celloutsig_1_8z = celloutsig_1_0z[7:0] >> { celloutsig_1_0z[8:3], celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_0_7z = celloutsig_0_5z[5:2] << { celloutsig_0_5z[3:2], 2'h0 };
  assign celloutsig_0_11z = { in_data[2], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_1z } ~^ { in_data[87:83], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_33z = in_data[81:76] ^ { celloutsig_0_0z[4:3], celloutsig_0_7z };
  assign celloutsig_1_4z = { celloutsig_1_0z[9:8], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z } ^ in_data[130:108];
  assign celloutsig_0_14z = { celloutsig_0_11z[10:5], celloutsig_0_8z } ^ celloutsig_0_3z[12:6];
  always_latch
    if (!clkin_data[64]) celloutsig_0_3z = 16'h0000;
    else if (!celloutsig_1_19z) celloutsig_0_3z = { in_data[55:43], celloutsig_0_2z };
  assign celloutsig_1_5z = ~((celloutsig_1_2z & celloutsig_1_2z) | (celloutsig_1_2z & celloutsig_1_3z[2]));
  assign celloutsig_0_8z = ~((celloutsig_0_5z[3] & celloutsig_0_0z[5]) | (celloutsig_0_6z & celloutsig_0_4z));
  assign celloutsig_0_5z[7:2] = celloutsig_0_3z[10:5] ^ { celloutsig_0_3z[4:2], celloutsig_0_2z };
  assign celloutsig_0_5z[1:0] = 2'h0;
  assign { out_data[131:128], out_data[96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
