

================================================================
== Vitis HLS Report for 'store_tile_mm'
================================================================
* Date:           Tue Oct 21 03:22:28 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                       |                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                Instance               |               Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |entry_proc_U0                          |entry_proc                          |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |store_tile_mm_Block_entry23_proc_U0    |store_tile_mm_Block_entry23_proc    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |store_tile_mm_Loop_Out_writey_proc_U0  |store_tile_mm_Loop_Out_writey_proc  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      50|    -|
|FIFO             |        -|     -|     792|     536|    -|
|Instance         |        -|     0|     434|     859|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      90|    -|
|Register         |        -|     -|      10|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    1236|    1535|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |entry_proc_U0                          |entry_proc                          |        0|   0|   36|   65|    0|
    |store_tile_mm_Block_entry23_proc_U0    |store_tile_mm_Block_entry23_proc    |        0|   0|   29|   90|    0|
    |store_tile_mm_Loop_Out_writey_proc_U0  |store_tile_mm_Loop_Out_writey_proc  |        0|   0|  369|  704|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                    |        0|   0|  434|  859|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------------------------------+---------+----+----+-----+------+-----+---------+
    |                  Name                  | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------------------------------------+---------+----+----+-----+------+-----+---------+
    |h0_cast6_loc_i_i_channel_U              |        0|  99|   0|    -|     2|   10|       20|
    |out_tile_offset_cast_loc_i_i_channel_U  |        0|  99|   0|    -|     2|   64|      128|
    |p_cast_loc_i_i_channel_U                |        0|  99|   0|    -|     2|   32|       64|
    |shl_ln333_cast_loc_i_i_channel_U        |        0|  99|   0|    -|     2|   64|      128|
    |tmp_1_U                                 |        0|  99|   0|    -|     3|    9|       27|
    |tmp_2_U                                 |        0|  99|   0|    -|     2|    9|       18|
    |tmp_3_U                                 |        0|  99|   0|    -|     2|    9|       18|
    |tmp_4_U                                 |        0|  99|   0|    -|     3|    9|       27|
    +----------------------------------------+---------+----+----+-----+------+-----+---------+
    |Total                                   |        0| 792|   0|    0|    18|  206|      430|
    +----------------------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                        Variable Name                       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_channel_done_h0_cast6_loc_i_i_channel                    |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_out_tile_offset_cast_loc_i_i_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_p_cast_loc_i_i_channel                      |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_shl_ln333_cast_loc_i_i_channel              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_tmp_1                                       |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_tmp_2                                       |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_tmp_3                                       |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_tmp_4                                       |       and|   0|  0|   2|           1|           1|
    |ap_idle                                                     |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                               |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_continue                                   |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start                                      |       and|   0|  0|   2|           1|           1|
    |store_tile_mm_Block_entry23_proc_U0_ap_continue             |       and|   0|  0|   2|           1|           1|
    |store_tile_mm_Block_entry23_proc_U0_ap_start                |       and|   0|  0|   2|           1|           1|
    |store_tile_mm_Loop_Out_writey_proc_U0_ap_start              |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_h0_cast6_loc_i_i_channel              |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_out_tile_offset_cast_loc_i_i_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_p_cast_loc_i_i_channel                |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_shl_ln333_cast_loc_i_i_channel        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_1                                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_2                                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_3                                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_4                                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready                              |        or|   0|  0|   2|           1|           1|
    |ap_sync_store_tile_mm_Loop_Out_writey_proc_U0_ap_ready      |        or|   0|  0|   2|           1|           1|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                       |          |   0|  0|  50|          25|          25|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------------+----+-----------+-----+-----------+
    |                              Name                              | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_h0_cast6_loc_i_i_channel              |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_out_tile_offset_cast_loc_i_i_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_p_cast_loc_i_i_channel                |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_shl_ln333_cast_loc_i_i_channel        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_1                                 |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_2                                 |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_3                                 |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_4                                 |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready                              |   9|          2|    1|          2|
    |ap_sync_reg_store_tile_mm_Loop_Out_writey_proc_U0_ap_ready      |   9|          2|    1|          2|
    +----------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                           |  90|         20|   10|         20|
    +----------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+---+----+-----+-----------+
    |                              Name                              | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_h0_cast6_loc_i_i_channel              |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_out_tile_offset_cast_loc_i_i_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_p_cast_loc_i_i_channel                |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_shl_ln333_cast_loc_i_i_channel        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_1                                 |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_2                                 |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_3                                 |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_4                                 |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready                              |  1|   0|    1|          0|
    |ap_sync_reg_store_tile_mm_Loop_Out_writey_proc_U0_ap_ready      |  1|   0|    1|          0|
    +----------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                           | 10|   0|   10|          0|
    +----------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------------+-----+-----+------------+---------------+--------------+
|phase_dout               |   in|    1|     ap_fifo|          phase|       pointer|
|phase_empty_n            |   in|    1|     ap_fifo|          phase|       pointer|
|phase_read               |  out|    1|     ap_fifo|          phase|       pointer|
|m_axi_gmem_out_AWVALID   |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWREADY   |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWADDR    |  out|   64|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWID      |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWLEN     |  out|   32|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWSIZE    |  out|    3|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWBURST   |  out|    2|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWLOCK    |  out|    2|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWCACHE   |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWPROT    |  out|    3|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWQOS     |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWREGION  |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWUSER    |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WVALID    |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WREADY    |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WDATA     |  out|   32|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WSTRB     |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WLAST     |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WID       |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WUSER     |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARVALID   |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARREADY   |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARADDR    |  out|   64|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARID      |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARLEN     |  out|   32|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARSIZE    |  out|    3|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARBURST   |  out|    2|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARLOCK    |  out|    2|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARCACHE   |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARPROT    |  out|    3|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARQOS     |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARREGION  |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARUSER    |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RVALID    |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RREADY    |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RDATA     |   in|   32|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RLAST     |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RID       |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RFIFONUM  |   in|    9|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RUSER     |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RRESP     |   in|    2|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_BVALID    |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_BREADY    |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_BRESP     |   in|    2|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_BID       |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_BUSER     |   in|    1|       m_axi|       gmem_out|       pointer|
|output_ftmap_dout        |   in|   64|     ap_fifo|   output_ftmap|       pointer|
|output_ftmap_empty_n     |   in|    1|     ap_fifo|   output_ftmap|       pointer|
|output_ftmap_read        |  out|    1|     ap_fifo|   output_ftmap|       pointer|
|h0_dout                  |   in|    9|     ap_fifo|             h0|       pointer|
|h0_empty_n               |   in|    1|     ap_fifo|             h0|       pointer|
|h0_read                  |  out|    1|     ap_fifo|             h0|       pointer|
|w0_dout                  |   in|    8|     ap_fifo|             w0|       pointer|
|w0_empty_n               |   in|    1|     ap_fifo|             w0|       pointer|
|w0_read                  |  out|    1|     ap_fifo|             w0|       pointer|
|outbuf_address0          |  out|    9|   ap_memory|         outbuf|         array|
|outbuf_ce0               |  out|    1|   ap_memory|         outbuf|         array|
|outbuf_d0                |  out|   32|   ap_memory|         outbuf|         array|
|outbuf_q0                |   in|   32|   ap_memory|         outbuf|         array|
|outbuf_we0               |  out|    1|   ap_memory|         outbuf|         array|
|ap_clk                   |   in|    1|  ap_ctrl_hs|  store_tile_mm|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  store_tile_mm|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  store_tile_mm|  return value|
|outbuf_empty_n           |   in|    1|  ap_ctrl_hs|  store_tile_mm|  return value|
|outbuf_read              |  out|    1|  ap_ctrl_hs|  store_tile_mm|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  store_tile_mm|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  store_tile_mm|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  store_tile_mm|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|  store_tile_mm|  return value|
+-------------------------+-----+-----+------------+---------------+--------------+

