Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Feb 23 07:14:32 2024
| Host         : DESKTOP-U46VS5R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  54          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (28)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (28)
-------------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.522        0.000                      0                  294        0.145        0.000                      0                  294        4.500        0.000                       0                   125  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.522        0.000                      0                  294        0.145        0.000                      0                  294        4.500        0.000                       0                   125  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 button_conditioner_gen_0[0].button_conditioner/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_a_q_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 0.828ns (19.729%)  route 3.369ns (80.271%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.559     5.143    button_conditioner_gen_0[0].button_conditioner/CLK
    SLICE_X57Y55         FDRE                                         r  button_conditioner_gen_0[0].button_conditioner/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  button_conditioner_gen_0[0].button_conditioner/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.291    button_conditioner_gen_0[0].button_conditioner/M_ctr_q_reg[19]
    SLICE_X56Y55         LUT4 (Prop_lut4_I2_O)        0.124     6.415 f  button_conditioner_gen_0[0].button_conditioner/M_a_q[31]_i_4/O
                         net (fo=1, routed)           0.307     6.723    button_conditioner_gen_0[0].button_conditioner/M_a_q[31]_i_4_n_0
    SLICE_X56Y54         LUT5 (Prop_lut5_I4_O)        0.124     6.847 f  button_conditioner_gen_0[0].button_conditioner/M_a_q[31]_i_2/O
                         net (fo=2, routed)           0.675     7.522    button_conditioner_gen_0[0].button_conditioner/M_a_q[31]_i_2_n_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.646 r  button_conditioner_gen_0[0].button_conditioner/M_a_q[31]_i_1/O
                         net (fo=24, routed)          1.694     9.340    M_button_conditioner_out_0
    SLICE_X59Y46         FDRE                                         r  M_a_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.518    14.923    clk_IBUF_BUFG
    SLICE_X59Y46         FDRE                                         r  M_a_q_reg[14]/C
                         clock pessimism              0.179    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X59Y46         FDRE (Setup_fdre_C_CE)      -0.205    14.862    M_a_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -9.340    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 button_conditioner_gen_0[0].button_conditioner/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_a_q_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 0.828ns (19.729%)  route 3.369ns (80.271%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.559     5.143    button_conditioner_gen_0[0].button_conditioner/CLK
    SLICE_X57Y55         FDRE                                         r  button_conditioner_gen_0[0].button_conditioner/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  button_conditioner_gen_0[0].button_conditioner/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.291    button_conditioner_gen_0[0].button_conditioner/M_ctr_q_reg[19]
    SLICE_X56Y55         LUT4 (Prop_lut4_I2_O)        0.124     6.415 f  button_conditioner_gen_0[0].button_conditioner/M_a_q[31]_i_4/O
                         net (fo=1, routed)           0.307     6.723    button_conditioner_gen_0[0].button_conditioner/M_a_q[31]_i_4_n_0
    SLICE_X56Y54         LUT5 (Prop_lut5_I4_O)        0.124     6.847 f  button_conditioner_gen_0[0].button_conditioner/M_a_q[31]_i_2/O
                         net (fo=2, routed)           0.675     7.522    button_conditioner_gen_0[0].button_conditioner/M_a_q[31]_i_2_n_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.646 r  button_conditioner_gen_0[0].button_conditioner/M_a_q[31]_i_1/O
                         net (fo=24, routed)          1.694     9.340    M_button_conditioner_out_0
    SLICE_X59Y46         FDRE                                         r  M_a_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.518    14.923    clk_IBUF_BUFG
    SLICE_X59Y46         FDRE                                         r  M_a_q_reg[15]/C
                         clock pessimism              0.179    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X59Y46         FDRE (Setup_fdre_C_CE)      -0.205    14.862    M_a_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -9.340    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             5.804ns  (required time - arrival time)
  Source:                 button_conditioner_gen_0[1].button_conditioner/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_b_q_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.919ns  (logic 0.828ns (21.128%)  route 3.091ns (78.872%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.625     5.209    button_conditioner_gen_0[1].button_conditioner/CLK
    SLICE_X58Y54         FDRE                                         r  button_conditioner_gen_0[1].button_conditioner/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  button_conditioner_gen_0[1].button_conditioner/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.680     6.345    button_conditioner_gen_0[1].button_conditioner/M_ctr_q_reg[11]
    SLICE_X59Y54         LUT4 (Prop_lut4_I2_O)        0.124     6.469 f  button_conditioner_gen_0[1].button_conditioner/M_b_q[31]_i_5/O
                         net (fo=1, routed)           0.806     7.275    button_conditioner_gen_0[1].button_conditioner/M_b_q[31]_i_5_n_0
    SLICE_X59Y53         LUT5 (Prop_lut5_I4_O)        0.124     7.399 f  button_conditioner_gen_0[1].button_conditioner/M_b_q[31]_i_3/O
                         net (fo=2, routed)           0.166     7.565    button_conditioner_gen_0[1].button_conditioner/M_b_q[31]_i_3_n_0
    SLICE_X59Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.689 r  button_conditioner_gen_0[1].button_conditioner/M_b_q[31]_i_1/O
                         net (fo=24, routed)          1.439     9.128    M_button_conditioner_out_1
    SLICE_X65Y50         FDRE                                         r  M_b_q_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.510    14.914    clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  M_b_q_reg[29]/C
                         clock pessimism              0.258    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X65Y50         FDRE (Setup_fdre_C_CE)      -0.205    14.932    M_b_q_reg[29]
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  5.804    

Slack (MET) :             5.804ns  (required time - arrival time)
  Source:                 button_conditioner_gen_0[1].button_conditioner/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_b_q_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.919ns  (logic 0.828ns (21.128%)  route 3.091ns (78.872%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.625     5.209    button_conditioner_gen_0[1].button_conditioner/CLK
    SLICE_X58Y54         FDRE                                         r  button_conditioner_gen_0[1].button_conditioner/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  button_conditioner_gen_0[1].button_conditioner/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.680     6.345    button_conditioner_gen_0[1].button_conditioner/M_ctr_q_reg[11]
    SLICE_X59Y54         LUT4 (Prop_lut4_I2_O)        0.124     6.469 f  button_conditioner_gen_0[1].button_conditioner/M_b_q[31]_i_5/O
                         net (fo=1, routed)           0.806     7.275    button_conditioner_gen_0[1].button_conditioner/M_b_q[31]_i_5_n_0
    SLICE_X59Y53         LUT5 (Prop_lut5_I4_O)        0.124     7.399 f  button_conditioner_gen_0[1].button_conditioner/M_b_q[31]_i_3/O
                         net (fo=2, routed)           0.166     7.565    button_conditioner_gen_0[1].button_conditioner/M_b_q[31]_i_3_n_0
    SLICE_X59Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.689 r  button_conditioner_gen_0[1].button_conditioner/M_b_q[31]_i_1/O
                         net (fo=24, routed)          1.439     9.128    M_button_conditioner_out_1
    SLICE_X65Y50         FDRE                                         r  M_b_q_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.510    14.914    clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  M_b_q_reg[31]/C
                         clock pessimism              0.258    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X65Y50         FDRE (Setup_fdre_C_CE)      -0.205    14.932    M_b_q_reg[31]
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  5.804    

Slack (MET) :             5.820ns  (required time - arrival time)
  Source:                 button_conditioner_gen_0[0].button_conditioner/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_a_q_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 0.828ns (21.227%)  route 3.073ns (78.773%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.559     5.143    button_conditioner_gen_0[0].button_conditioner/CLK
    SLICE_X57Y55         FDRE                                         r  button_conditioner_gen_0[0].button_conditioner/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  button_conditioner_gen_0[0].button_conditioner/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.291    button_conditioner_gen_0[0].button_conditioner/M_ctr_q_reg[19]
    SLICE_X56Y55         LUT4 (Prop_lut4_I2_O)        0.124     6.415 f  button_conditioner_gen_0[0].button_conditioner/M_a_q[31]_i_4/O
                         net (fo=1, routed)           0.307     6.723    button_conditioner_gen_0[0].button_conditioner/M_a_q[31]_i_4_n_0
    SLICE_X56Y54         LUT5 (Prop_lut5_I4_O)        0.124     6.847 f  button_conditioner_gen_0[0].button_conditioner/M_a_q[31]_i_2/O
                         net (fo=2, routed)           0.675     7.522    button_conditioner_gen_0[0].button_conditioner/M_a_q[31]_i_2_n_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.646 r  button_conditioner_gen_0[0].button_conditioner/M_a_q[31]_i_1/O
                         net (fo=24, routed)          1.398     9.044    M_button_conditioner_out_0
    SLICE_X63Y48         FDRE                                         r  M_a_q_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.520    14.925    clk_IBUF_BUFG
    SLICE_X63Y48         FDRE                                         r  M_a_q_reg[24]/C
                         clock pessimism              0.179    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X63Y48         FDRE (Setup_fdre_C_CE)      -0.205    14.864    M_a_q_reg[24]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -9.044    
  -------------------------------------------------------------------
                         slack                                  5.820    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 button_conditioner_gen_0[1].button_conditioner/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_b_q_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.828ns (22.147%)  route 2.911ns (77.853%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.625     5.209    button_conditioner_gen_0[1].button_conditioner/CLK
    SLICE_X58Y54         FDRE                                         r  button_conditioner_gen_0[1].button_conditioner/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  button_conditioner_gen_0[1].button_conditioner/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.680     6.345    button_conditioner_gen_0[1].button_conditioner/M_ctr_q_reg[11]
    SLICE_X59Y54         LUT4 (Prop_lut4_I2_O)        0.124     6.469 f  button_conditioner_gen_0[1].button_conditioner/M_b_q[31]_i_5/O
                         net (fo=1, routed)           0.806     7.275    button_conditioner_gen_0[1].button_conditioner/M_b_q[31]_i_5_n_0
    SLICE_X59Y53         LUT5 (Prop_lut5_I4_O)        0.124     7.399 f  button_conditioner_gen_0[1].button_conditioner/M_b_q[31]_i_3/O
                         net (fo=2, routed)           0.166     7.565    button_conditioner_gen_0[1].button_conditioner/M_b_q[31]_i_3_n_0
    SLICE_X59Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.689 r  button_conditioner_gen_0[1].button_conditioner/M_b_q[31]_i_1/O
                         net (fo=24, routed)          1.259     8.948    M_button_conditioner_out_1
    SLICE_X59Y47         FDRE                                         r  M_b_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.519    14.924    clk_IBUF_BUFG
    SLICE_X59Y47         FDRE                                         r  M_b_q_reg[14]/C
                         clock pessimism              0.179    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X59Y47         FDRE (Setup_fdre_C_CE)      -0.205    14.863    M_b_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 button_conditioner_gen_0[1].button_conditioner/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_b_q_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.828ns (22.147%)  route 2.911ns (77.853%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.625     5.209    button_conditioner_gen_0[1].button_conditioner/CLK
    SLICE_X58Y54         FDRE                                         r  button_conditioner_gen_0[1].button_conditioner/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  button_conditioner_gen_0[1].button_conditioner/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.680     6.345    button_conditioner_gen_0[1].button_conditioner/M_ctr_q_reg[11]
    SLICE_X59Y54         LUT4 (Prop_lut4_I2_O)        0.124     6.469 f  button_conditioner_gen_0[1].button_conditioner/M_b_q[31]_i_5/O
                         net (fo=1, routed)           0.806     7.275    button_conditioner_gen_0[1].button_conditioner/M_b_q[31]_i_5_n_0
    SLICE_X59Y53         LUT5 (Prop_lut5_I4_O)        0.124     7.399 f  button_conditioner_gen_0[1].button_conditioner/M_b_q[31]_i_3/O
                         net (fo=2, routed)           0.166     7.565    button_conditioner_gen_0[1].button_conditioner/M_b_q[31]_i_3_n_0
    SLICE_X59Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.689 r  button_conditioner_gen_0[1].button_conditioner/M_b_q[31]_i_1/O
                         net (fo=24, routed)          1.259     8.948    M_button_conditioner_out_1
    SLICE_X59Y47         FDRE                                         r  M_b_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.519    14.924    clk_IBUF_BUFG
    SLICE_X59Y47         FDRE                                         r  M_b_q_reg[15]/C
                         clock pessimism              0.179    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X59Y47         FDRE (Setup_fdre_C_CE)      -0.205    14.863    M_b_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 button_conditioner_gen_0[1].button_conditioner/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_b_q_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.828ns (22.147%)  route 2.911ns (77.853%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.625     5.209    button_conditioner_gen_0[1].button_conditioner/CLK
    SLICE_X58Y54         FDRE                                         r  button_conditioner_gen_0[1].button_conditioner/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  button_conditioner_gen_0[1].button_conditioner/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.680     6.345    button_conditioner_gen_0[1].button_conditioner/M_ctr_q_reg[11]
    SLICE_X59Y54         LUT4 (Prop_lut4_I2_O)        0.124     6.469 f  button_conditioner_gen_0[1].button_conditioner/M_b_q[31]_i_5/O
                         net (fo=1, routed)           0.806     7.275    button_conditioner_gen_0[1].button_conditioner/M_b_q[31]_i_5_n_0
    SLICE_X59Y53         LUT5 (Prop_lut5_I4_O)        0.124     7.399 f  button_conditioner_gen_0[1].button_conditioner/M_b_q[31]_i_3/O
                         net (fo=2, routed)           0.166     7.565    button_conditioner_gen_0[1].button_conditioner/M_b_q[31]_i_3_n_0
    SLICE_X59Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.689 r  button_conditioner_gen_0[1].button_conditioner/M_b_q[31]_i_1/O
                         net (fo=24, routed)          1.259     8.948    M_button_conditioner_out_1
    SLICE_X59Y47         FDRE                                         r  M_b_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.519    14.924    clk_IBUF_BUFG
    SLICE_X59Y47         FDRE                                         r  M_b_q_reg[8]/C
                         clock pessimism              0.179    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X59Y47         FDRE (Setup_fdre_C_CE)      -0.205    14.863    M_b_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             5.971ns  (required time - arrival time)
  Source:                 button_conditioner_gen_0[0].button_conditioner/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_a_q_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.828ns (22.083%)  route 2.922ns (77.917%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.559     5.143    button_conditioner_gen_0[0].button_conditioner/CLK
    SLICE_X57Y55         FDRE                                         r  button_conditioner_gen_0[0].button_conditioner/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  button_conditioner_gen_0[0].button_conditioner/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.291    button_conditioner_gen_0[0].button_conditioner/M_ctr_q_reg[19]
    SLICE_X56Y55         LUT4 (Prop_lut4_I2_O)        0.124     6.415 f  button_conditioner_gen_0[0].button_conditioner/M_a_q[31]_i_4/O
                         net (fo=1, routed)           0.307     6.723    button_conditioner_gen_0[0].button_conditioner/M_a_q[31]_i_4_n_0
    SLICE_X56Y54         LUT5 (Prop_lut5_I4_O)        0.124     6.847 f  button_conditioner_gen_0[0].button_conditioner/M_a_q[31]_i_2/O
                         net (fo=2, routed)           0.675     7.522    button_conditioner_gen_0[0].button_conditioner/M_a_q[31]_i_2_n_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.646 r  button_conditioner_gen_0[0].button_conditioner/M_a_q[31]_i_1/O
                         net (fo=24, routed)          1.247     8.893    M_button_conditioner_out_0
    SLICE_X65Y49         FDRE                                         r  M_a_q_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.520    14.925    clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  M_a_q_reg[26]/C
                         clock pessimism              0.179    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X65Y49         FDRE (Setup_fdre_C_CE)      -0.205    14.864    M_a_q_reg[26]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                  5.971    

Slack (MET) :             5.971ns  (required time - arrival time)
  Source:                 button_conditioner_gen_0[0].button_conditioner/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_a_q_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.828ns (22.083%)  route 2.922ns (77.917%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.559     5.143    button_conditioner_gen_0[0].button_conditioner/CLK
    SLICE_X57Y55         FDRE                                         r  button_conditioner_gen_0[0].button_conditioner/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  button_conditioner_gen_0[0].button_conditioner/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.291    button_conditioner_gen_0[0].button_conditioner/M_ctr_q_reg[19]
    SLICE_X56Y55         LUT4 (Prop_lut4_I2_O)        0.124     6.415 f  button_conditioner_gen_0[0].button_conditioner/M_a_q[31]_i_4/O
                         net (fo=1, routed)           0.307     6.723    button_conditioner_gen_0[0].button_conditioner/M_a_q[31]_i_4_n_0
    SLICE_X56Y54         LUT5 (Prop_lut5_I4_O)        0.124     6.847 f  button_conditioner_gen_0[0].button_conditioner/M_a_q[31]_i_2/O
                         net (fo=2, routed)           0.675     7.522    button_conditioner_gen_0[0].button_conditioner/M_a_q[31]_i_2_n_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.646 r  button_conditioner_gen_0[0].button_conditioner/M_a_q[31]_i_1/O
                         net (fo=24, routed)          1.247     8.893    M_button_conditioner_out_0
    SLICE_X65Y49         FDRE                                         r  M_a_q_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.520    14.925    clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  M_a_q_reg[27]/C
                         clock pessimism              0.179    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X65Y49         FDRE (Setup_fdre_C_CE)      -0.205    14.864    M_a_q_reg[27]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                  5.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_a_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.923%)  route 0.237ns (59.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.593     1.537    reset_cond/CLK
    SLICE_X60Y50         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDSE (Prop_fdse_C_Q)         0.164     1.701 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=54, routed)          0.237     1.938    rst
    SLICE_X63Y49         FDRE                                         r  M_a_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.867     2.057    clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  M_a_q_reg[11]/C
                         clock pessimism             -0.246     1.811    
    SLICE_X63Y49         FDRE (Hold_fdre_C_R)        -0.018     1.793    M_a_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_a_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.483%)  route 0.241ns (59.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.593     1.537    reset_cond/CLK
    SLICE_X60Y50         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDSE (Prop_fdse_C_Q)         0.164     1.701 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=54, routed)          0.241     1.942    rst
    SLICE_X62Y49         FDRE                                         r  M_a_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.867     2.057    clk_IBUF_BUFG
    SLICE_X62Y49         FDRE                                         r  M_a_q_reg[10]/C
                         clock pessimism             -0.246     1.811    
    SLICE_X62Y49         FDRE (Hold_fdre_C_R)        -0.018     1.793    M_a_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_a_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.164ns (34.151%)  route 0.316ns (65.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.593     1.537    reset_cond/CLK
    SLICE_X60Y50         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDSE (Prop_fdse_C_Q)         0.164     1.701 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=54, routed)          0.316     2.017    rst
    SLICE_X59Y46         FDRE                                         r  M_a_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.864     2.054    clk_IBUF_BUFG
    SLICE_X59Y46         FDRE                                         r  M_a_q_reg[14]/C
                         clock pessimism             -0.246     1.808    
    SLICE_X59Y46         FDRE (Hold_fdre_C_R)        -0.018     1.790    M_a_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_a_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.164ns (34.151%)  route 0.316ns (65.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.593     1.537    reset_cond/CLK
    SLICE_X60Y50         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDSE (Prop_fdse_C_Q)         0.164     1.701 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=54, routed)          0.316     2.017    rst
    SLICE_X59Y46         FDRE                                         r  M_a_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.864     2.054    clk_IBUF_BUFG
    SLICE_X59Y46         FDRE                                         r  M_a_q_reg[15]/C
                         clock pessimism             -0.246     1.808    
    SLICE_X59Y46         FDRE (Hold_fdre_C_R)        -0.018     1.790    M_a_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 button_conditioner_gen_0[0].button_conditioner/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_conditioner_gen_0[0].button_conditioner/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.564     1.508    button_conditioner_gen_0[0].button_conditioner/sync/CLK
    SLICE_X55Y55         FDRE                                         r  button_conditioner_gen_0[0].button_conditioner/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  button_conditioner_gen_0[0].button_conditioner/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.819    button_conditioner_gen_0[0].button_conditioner/sync/M_pipe_d[1]
    SLICE_X55Y55         FDRE                                         r  button_conditioner_gen_0[0].button_conditioner/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.834     2.024    button_conditioner_gen_0[0].button_conditioner/sync/CLK
    SLICE_X55Y55         FDRE                                         r  button_conditioner_gen_0[0].button_conditioner/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.508    
    SLICE_X55Y55         FDRE (Hold_fdre_C_D)         0.066     1.574    button_conditioner_gen_0[0].button_conditioner/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 button_conditioner_gen_0[2].button_conditioner/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_conditioner_gen_0[2].button_conditioner/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.593     1.537    button_conditioner_gen_0[2].button_conditioner/sync/CLK
    SLICE_X62Y54         FDRE                                         r  button_conditioner_gen_0[2].button_conditioner/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  button_conditioner_gen_0[2].button_conditioner/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.174     1.852    button_conditioner_gen_0[2].button_conditioner/sync/M_pipe_d__1[1]
    SLICE_X62Y54         FDRE                                         r  button_conditioner_gen_0[2].button_conditioner/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.863     2.053    button_conditioner_gen_0[2].button_conditioner/sync/CLK
    SLICE_X62Y54         FDRE                                         r  button_conditioner_gen_0[2].button_conditioner/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X62Y54         FDRE (Hold_fdre_C_D)         0.066     1.603    button_conditioner_gen_0[2].button_conditioner/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 button_conditioner_gen_0[0].button_conditioner/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_conditioner_gen_0[0].button_conditioner/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.567     1.511    button_conditioner_gen_0[0].button_conditioner/CLK
    SLICE_X57Y52         FDRE                                         r  button_conditioner_gen_0[0].button_conditioner/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  button_conditioner_gen_0[0].button_conditioner/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.771    button_conditioner_gen_0[0].button_conditioner/M_ctr_q_reg[7]
    SLICE_X57Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  button_conditioner_gen_0[0].button_conditioner/M_ctr_q_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.879    button_conditioner_gen_0[0].button_conditioner/M_ctr_q_reg[4]_i_1__0_n_4
    SLICE_X57Y52         FDRE                                         r  button_conditioner_gen_0[0].button_conditioner/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.835     2.025    button_conditioner_gen_0[0].button_conditioner/CLK
    SLICE_X57Y52         FDRE                                         r  button_conditioner_gen_0[0].button_conditioner/M_ctr_q_reg[7]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X57Y52         FDRE (Hold_fdre_C_D)         0.105     1.616    button_conditioner_gen_0[0].button_conditioner/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.592     1.536    button_conditioner_gen_0[2].button_conditioner/CLK
    SLICE_X61Y53         FDRE                                         r  button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.119     1.796    button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[15]
    SLICE_X61Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.904 r  button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.904    button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X61Y53         FDRE                                         r  button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.861     2.051    button_conditioner_gen_0[2].button_conditioner/CLK
    SLICE_X61Y53         FDRE                                         r  button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[15]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X61Y53         FDRE (Hold_fdre_C_D)         0.105     1.641    button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.592     1.536    button_conditioner_gen_0[2].button_conditioner/CLK
    SLICE_X61Y54         FDRE                                         r  button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.119     1.796    button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[19]
    SLICE_X61Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.904 r  button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.904    button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X61Y54         FDRE                                         r  button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.861     2.051    button_conditioner_gen_0[2].button_conditioner/CLK
    SLICE_X61Y54         FDRE                                         r  button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[19]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X61Y54         FDRE (Hold_fdre_C_D)         0.105     1.641    button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 button_conditioner_gen_0[0].button_conditioner/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_conditioner_gen_0[0].button_conditioner/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.566     1.510    button_conditioner_gen_0[0].button_conditioner/CLK
    SLICE_X57Y53         FDRE                                         r  button_conditioner_gen_0[0].button_conditioner/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y53         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  button_conditioner_gen_0[0].button_conditioner/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.770    button_conditioner_gen_0[0].button_conditioner/M_ctr_q_reg[11]
    SLICE_X57Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  button_conditioner_gen_0[0].button_conditioner/M_ctr_q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.878    button_conditioner_gen_0[0].button_conditioner/M_ctr_q_reg[8]_i_1__0_n_4
    SLICE_X57Y53         FDRE                                         r  button_conditioner_gen_0[0].button_conditioner/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.834     2.024    button_conditioner_gen_0[0].button_conditioner/CLK
    SLICE_X57Y53         FDRE                                         r  button_conditioner_gen_0[0].button_conditioner/M_ctr_q_reg[11]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X57Y53         FDRE (Hold_fdre_C_D)         0.105     1.615    button_conditioner_gen_0[0].button_conditioner/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y51   M_a_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y49   M_a_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y49   M_a_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y51   M_a_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y50   M_a_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y46   M_a_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y46   M_a_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y51   M_a_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y48   M_a_q_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y51   M_a_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y51   M_a_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y49   M_a_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y49   M_a_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y49   M_a_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y49   M_a_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y51   M_a_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y51   M_a_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y50   M_a_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y50   M_a_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y51   M_a_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y51   M_a_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y49   M_a_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y49   M_a_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y49   M_a_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y49   M_a_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y51   M_a_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y51   M_a_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y50   M_a_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y50   M_a_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.962ns  (logic 5.038ns (45.962%)  route 5.924ns (54.038%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=2, routed)           5.924     7.425    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         3.538    10.962 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.962    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.673ns  (logic 5.017ns (47.011%)  route 5.655ns (52.989%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           5.655     7.157    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         3.515    10.673 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.673    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.338ns  (logic 5.005ns (48.416%)  route 5.333ns (51.584%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           5.333     6.825    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         3.513    10.338 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.338    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.011ns  (logic 4.994ns (49.887%)  route 5.017ns (50.113%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=2, routed)           5.017     6.506    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         3.505    10.011 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.011    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.585ns  (logic 5.091ns (67.119%)  route 2.494ns (32.881%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  io_button_IBUF[4]_inst/O
                         net (fo=1, routed)           2.494     4.023    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         3.562     7.585 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.585    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.177ns  (logic 1.559ns (71.611%)  route 0.618ns (28.389%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  io_button_IBUF[4]_inst/O
                         net (fo=1, routed)           0.618     0.914    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         1.262     2.177 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.177    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.316ns  (logic 1.463ns (44.125%)  route 1.853ns (55.875%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=2, routed)           1.853     2.110    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         1.207     3.316 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.316    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.540ns  (logic 1.474ns (41.630%)  route 2.067ns (58.370%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           2.067     2.326    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     3.540 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.540    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.747ns  (logic 1.486ns (39.653%)  route 2.261ns (60.347%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           2.261     2.531    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         1.216     3.747 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.747    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.848ns  (logic 1.507ns (39.163%)  route 2.341ns (60.837%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[2]_inst/O
                         net (fo=2, routed)           2.341     2.609    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         1.239     3.848 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.848    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M_b_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.321ns  (logic 9.671ns (21.338%)  route 35.650ns (78.662%))
  Logic Levels:           32  (LUT4=5 LUT5=6 LUT6=20 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.627     5.211    clk_IBUF_BUFG
    SLICE_X65Y52         FDRE                                         r  M_b_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.456     5.667 r  M_b_q_reg[1]/Q
                         net (fo=91, routed)          2.619     8.286    M_b_q[1]
    SLICE_X54Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.410 r  io_led_OBUF[5]_inst_i_7/O
                         net (fo=11, routed)          1.459     9.869    alu/multiplier/p_4_in
    SLICE_X58Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.993 r  io_led_OBUF[6]_inst_i_12/O
                         net (fo=4, routed)           0.853    10.847    alu/multiplier/p_2259_in
    SLICE_X56Y50         LUT6 (Prop_lut6_I4_O)        0.124    10.971 r  io_led_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           1.152    12.122    alu/multiplier/M_fa_b[91]
    SLICE_X58Y49         LUT4 (Prop_lut4_I1_O)        0.152    12.274 r  io_led_OBUF[7]_inst_i_8/O
                         net (fo=5, routed)           1.255    13.529    alu/multiplier/p_1970_in
    SLICE_X56Y48         LUT6 (Prop_lut6_I0_O)        0.332    13.861 r  io_led_OBUF[8]_inst_i_457/O
                         net (fo=7, routed)           1.132    14.993    alu/multiplier/p_1966_in
    SLICE_X55Y48         LUT6 (Prop_lut6_I5_O)        0.124    15.117 r  io_led_OBUF[8]_inst_i_422/O
                         net (fo=4, routed)           0.751    15.868    alu/multiplier/M_fa_b[122]
    SLICE_X54Y48         LUT6 (Prop_lut6_I4_O)        0.124    15.992 r  io_led_OBUF[8]_inst_i_410/O
                         net (fo=5, routed)           1.050    17.042    alu/multiplier/M_fa_b[149]
    SLICE_X54Y46         LUT6 (Prop_lut6_I1_O)        0.124    17.166 r  io_led_OBUF[8]_inst_i_362/O
                         net (fo=3, routed)           0.830    17.996    alu/multiplier/M_fa_b[174]
    SLICE_X54Y45         LUT6 (Prop_lut6_I1_O)        0.124    18.120 r  io_led_OBUF[8]_inst_i_324/O
                         net (fo=6, routed)           1.146    19.266    alu/multiplier/p_1565_in
    SLICE_X51Y44         LUT6 (Prop_lut6_I0_O)        0.124    19.390 r  io_led_OBUF[8]_inst_i_288/O
                         net (fo=6, routed)           0.664    20.054    alu/multiplier/p_1561_in
    SLICE_X51Y46         LUT4 (Prop_lut4_I3_O)        0.124    20.178 r  io_led_OBUF[8]_inst_i_284/O
                         net (fo=2, routed)           1.255    21.433    alu/multiplier/M_fa_b[202]
    SLICE_X48Y43         LUT6 (Prop_lut6_I4_O)        0.124    21.557 r  io_led_OBUF[8]_inst_i_237/O
                         net (fo=2, routed)           0.656    22.213    alu/multiplier/M_fa_b[226]
    SLICE_X49Y43         LUT6 (Prop_lut6_I1_O)        0.124    22.337 r  io_led_OBUF[8]_inst_i_189/O
                         net (fo=6, routed)           0.677    23.014    alu/multiplier/p_1318_in
    SLICE_X49Y42         LUT6 (Prop_lut6_I0_O)        0.124    23.138 r  io_led_OBUF[9]_inst_i_34/O
                         net (fo=3, routed)           1.421    24.559    alu/multiplier/p_1314_in
    SLICE_X50Y42         LUT6 (Prop_lut6_I3_O)        0.124    24.683 r  io_led_OBUF[8]_inst_i_112/O
                         net (fo=3, routed)           1.202    25.885    alu/multiplier/p_1201_in
    SLICE_X57Y43         LUT5 (Prop_lut5_I4_O)        0.152    26.037 r  io_led_OBUF[8]_inst_i_85/O
                         net (fo=3, routed)           0.658    26.695    alu/multiplier/M_fa_b[274]
    SLICE_X57Y42         LUT6 (Prop_lut6_I1_O)        0.332    27.027 r  io_led_OBUF[8]_inst_i_56/O
                         net (fo=3, routed)           0.829    27.856    alu/multiplier/p_1091_in
    SLICE_X58Y43         LUT6 (Prop_lut6_I5_O)        0.124    27.980 r  io_led_OBUF[8]_inst_i_35/O
                         net (fo=2, routed)           1.163    29.143    alu/multiplier/M_fa_b[296]
    SLICE_X58Y40         LUT4 (Prop_lut4_I1_O)        0.124    29.267 r  io_led_OBUF[8]_inst_i_24/O
                         net (fo=5, routed)           1.067    30.333    alu/multiplier/p_988_in
    SLICE_X59Y39         LUT5 (Prop_lut5_I1_O)        0.150    30.483 r  io_led_OBUF[9]_inst_i_12/O
                         net (fo=4, routed)           1.045    31.528    alu/multiplier/p_890_in
    SLICE_X60Y39         LUT6 (Prop_lut6_I0_O)        0.332    31.860 r  io_led_OBUF[9]_inst_i_9/O
                         net (fo=3, routed)           1.030    32.890    alu/multiplier/fa_gen_0[335].fa/i
    SLICE_X60Y44         LUT5 (Prop_lut5_I2_O)        0.152    33.042 r  io_led_OBUF[10]_inst_i_8/O
                         net (fo=6, routed)           1.115    34.157    alu/multiplier/p_711_in
    SLICE_X62Y40         LUT4 (Prop_lut4_I0_O)        0.374    34.531 r  io_led_OBUF[11]_inst_i_19/O
                         net (fo=3, routed)           0.805    35.337    alu/multiplier/p_709_in
    SLICE_X63Y42         LUT5 (Prop_lut5_I1_O)        0.352    35.689 r  io_led_OBUF[11]_inst_i_12/O
                         net (fo=6, routed)           0.976    36.665    alu/multiplier/p_158_in
    SLICE_X64Y44         LUT5 (Prop_lut5_I1_O)        0.348    37.013 r  io_led_OBUF[12]_inst_i_12/O
                         net (fo=6, routed)           0.710    37.723    alu/multiplier/p_120_in
    SLICE_X65Y43         LUT6 (Prop_lut6_I5_O)        0.328    38.051 r  io_led_OBUF[13]_inst_i_8/O
                         net (fo=4, routed)           0.942    38.993    alu/multiplier/M_fa_b[478]
    SLICE_X63Y45         LUT6 (Prop_lut6_I3_O)        0.124    39.117 r  io_led_OBUF[15]_inst_i_34/O
                         net (fo=1, routed)           0.938    40.055    alu/multiplier/M_fa_b[487]
    SLICE_X64Y48         LUT4 (Prop_lut4_I1_O)        0.148    40.203 r  io_led_OBUF[15]_inst_i_16/O
                         net (fo=3, routed)           0.951    41.155    alu/multiplier/p_38_in
    SLICE_X63Y49         LUT6 (Prop_lut6_I0_O)        0.328    41.483 r  io_led_OBUF[14]_inst_i_5/O
                         net (fo=1, routed)           0.969    42.451    alu/multiplier/fa_gen_0[491].fa/i
    SLICE_X63Y50         LUT6 (Prop_lut6_I3_O)        0.124    42.575 r  io_led_OBUF[14]_inst_i_3/O
                         net (fo=1, routed)           1.035    43.610    alu/M_mux_alufn1_out_30
    SLICE_X64Y51         LUT5 (Prop_lut5_I1_O)        0.124    43.734 r  io_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.295    47.029    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.503    50.532 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    50.532    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_b_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.540ns  (logic 9.669ns (22.206%)  route 33.872ns (77.794%))
  Logic Levels:           32  (LUT4=5 LUT5=5 LUT6=21 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.627     5.211    clk_IBUF_BUFG
    SLICE_X65Y52         FDRE                                         r  M_b_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.456     5.667 r  M_b_q_reg[1]/Q
                         net (fo=91, routed)          2.619     8.286    M_b_q[1]
    SLICE_X54Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.410 r  io_led_OBUF[5]_inst_i_7/O
                         net (fo=11, routed)          1.459     9.869    alu/multiplier/p_4_in
    SLICE_X58Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.993 r  io_led_OBUF[6]_inst_i_12/O
                         net (fo=4, routed)           0.853    10.847    alu/multiplier/p_2259_in
    SLICE_X56Y50         LUT6 (Prop_lut6_I4_O)        0.124    10.971 r  io_led_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           1.152    12.122    alu/multiplier/M_fa_b[91]
    SLICE_X58Y49         LUT4 (Prop_lut4_I1_O)        0.152    12.274 r  io_led_OBUF[7]_inst_i_8/O
                         net (fo=5, routed)           1.255    13.529    alu/multiplier/p_1970_in
    SLICE_X56Y48         LUT6 (Prop_lut6_I0_O)        0.332    13.861 r  io_led_OBUF[8]_inst_i_457/O
                         net (fo=7, routed)           1.132    14.993    alu/multiplier/p_1966_in
    SLICE_X55Y48         LUT6 (Prop_lut6_I5_O)        0.124    15.117 r  io_led_OBUF[8]_inst_i_422/O
                         net (fo=4, routed)           0.751    15.868    alu/multiplier/M_fa_b[122]
    SLICE_X54Y48         LUT6 (Prop_lut6_I4_O)        0.124    15.992 r  io_led_OBUF[8]_inst_i_410/O
                         net (fo=5, routed)           1.050    17.042    alu/multiplier/M_fa_b[149]
    SLICE_X54Y46         LUT6 (Prop_lut6_I1_O)        0.124    17.166 r  io_led_OBUF[8]_inst_i_362/O
                         net (fo=3, routed)           0.830    17.996    alu/multiplier/M_fa_b[174]
    SLICE_X54Y45         LUT6 (Prop_lut6_I1_O)        0.124    18.120 r  io_led_OBUF[8]_inst_i_324/O
                         net (fo=6, routed)           1.146    19.266    alu/multiplier/p_1565_in
    SLICE_X51Y44         LUT6 (Prop_lut6_I0_O)        0.124    19.390 r  io_led_OBUF[8]_inst_i_288/O
                         net (fo=6, routed)           0.664    20.054    alu/multiplier/p_1561_in
    SLICE_X51Y46         LUT4 (Prop_lut4_I3_O)        0.124    20.178 r  io_led_OBUF[8]_inst_i_284/O
                         net (fo=2, routed)           1.255    21.433    alu/multiplier/M_fa_b[202]
    SLICE_X48Y43         LUT6 (Prop_lut6_I4_O)        0.124    21.557 r  io_led_OBUF[8]_inst_i_237/O
                         net (fo=2, routed)           0.656    22.213    alu/multiplier/M_fa_b[226]
    SLICE_X49Y43         LUT6 (Prop_lut6_I1_O)        0.124    22.337 r  io_led_OBUF[8]_inst_i_189/O
                         net (fo=6, routed)           0.677    23.014    alu/multiplier/p_1318_in
    SLICE_X49Y42         LUT6 (Prop_lut6_I0_O)        0.124    23.138 r  io_led_OBUF[9]_inst_i_34/O
                         net (fo=3, routed)           1.421    24.559    alu/multiplier/p_1314_in
    SLICE_X50Y42         LUT6 (Prop_lut6_I3_O)        0.124    24.683 r  io_led_OBUF[8]_inst_i_112/O
                         net (fo=3, routed)           1.202    25.885    alu/multiplier/p_1201_in
    SLICE_X57Y43         LUT5 (Prop_lut5_I4_O)        0.152    26.037 r  io_led_OBUF[8]_inst_i_85/O
                         net (fo=3, routed)           0.658    26.695    alu/multiplier/M_fa_b[274]
    SLICE_X57Y42         LUT6 (Prop_lut6_I1_O)        0.332    27.027 r  io_led_OBUF[8]_inst_i_56/O
                         net (fo=3, routed)           0.829    27.856    alu/multiplier/p_1091_in
    SLICE_X58Y43         LUT6 (Prop_lut6_I5_O)        0.124    27.980 r  io_led_OBUF[8]_inst_i_35/O
                         net (fo=2, routed)           1.163    29.143    alu/multiplier/M_fa_b[296]
    SLICE_X58Y40         LUT4 (Prop_lut4_I1_O)        0.124    29.267 r  io_led_OBUF[8]_inst_i_24/O
                         net (fo=5, routed)           1.067    30.333    alu/multiplier/p_988_in
    SLICE_X59Y39         LUT5 (Prop_lut5_I1_O)        0.150    30.483 r  io_led_OBUF[9]_inst_i_12/O
                         net (fo=4, routed)           1.045    31.528    alu/multiplier/p_890_in
    SLICE_X60Y39         LUT6 (Prop_lut6_I0_O)        0.332    31.860 r  io_led_OBUF[9]_inst_i_9/O
                         net (fo=3, routed)           1.030    32.890    alu/multiplier/fa_gen_0[335].fa/i
    SLICE_X60Y44         LUT5 (Prop_lut5_I2_O)        0.152    33.042 r  io_led_OBUF[10]_inst_i_8/O
                         net (fo=6, routed)           1.115    34.157    alu/multiplier/p_711_in
    SLICE_X62Y40         LUT4 (Prop_lut4_I0_O)        0.374    34.531 r  io_led_OBUF[11]_inst_i_19/O
                         net (fo=3, routed)           0.805    35.337    alu/multiplier/p_709_in
    SLICE_X63Y42         LUT5 (Prop_lut5_I1_O)        0.352    35.689 r  io_led_OBUF[11]_inst_i_12/O
                         net (fo=6, routed)           0.976    36.665    alu/multiplier/p_158_in
    SLICE_X64Y44         LUT5 (Prop_lut5_I1_O)        0.348    37.013 r  io_led_OBUF[12]_inst_i_12/O
                         net (fo=6, routed)           0.710    37.723    alu/multiplier/p_120_in
    SLICE_X65Y43         LUT6 (Prop_lut6_I5_O)        0.328    38.051 r  io_led_OBUF[13]_inst_i_8/O
                         net (fo=4, routed)           0.942    38.993    alu/multiplier/M_fa_b[478]
    SLICE_X63Y45         LUT6 (Prop_lut6_I3_O)        0.124    39.117 r  io_led_OBUF[15]_inst_i_34/O
                         net (fo=1, routed)           0.938    40.055    alu/multiplier/M_fa_b[487]
    SLICE_X64Y48         LUT4 (Prop_lut4_I1_O)        0.148    40.203 r  io_led_OBUF[15]_inst_i_16/O
                         net (fo=3, routed)           1.001    41.204    alu/multiplier/p_38_in
    SLICE_X63Y48         LUT6 (Prop_lut6_I0_O)        0.328    41.532 r  io_led_OBUF[15]_inst_i_11/O
                         net (fo=1, routed)           0.857    42.389    io_led_OBUF[15]_inst_i_11_n_0
    SLICE_X62Y48         LUT6 (Prop_lut6_I4_O)        0.124    42.513 r  io_led_OBUF[15]_inst_i_3/O
                         net (fo=1, routed)           0.940    43.453    alu/multiplier/fa_gen_0[495].fa/i
    SLICE_X63Y51         LUT6 (Prop_lut6_I3_O)        0.124    43.577 r  io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.674    45.251    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         3.501    48.751 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    48.751    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_b_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.335ns  (logic 9.245ns (22.367%)  route 32.090ns (77.633%))
  Logic Levels:           30  (LUT4=4 LUT5=6 LUT6=19 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.627     5.211    clk_IBUF_BUFG
    SLICE_X65Y52         FDRE                                         r  M_b_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.456     5.667 r  M_b_q_reg[1]/Q
                         net (fo=91, routed)          2.619     8.286    M_b_q[1]
    SLICE_X54Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.410 r  io_led_OBUF[5]_inst_i_7/O
                         net (fo=11, routed)          1.459     9.869    alu/multiplier/p_4_in
    SLICE_X58Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.993 r  io_led_OBUF[6]_inst_i_12/O
                         net (fo=4, routed)           0.853    10.847    alu/multiplier/p_2259_in
    SLICE_X56Y50         LUT6 (Prop_lut6_I4_O)        0.124    10.971 r  io_led_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           1.152    12.122    alu/multiplier/M_fa_b[91]
    SLICE_X58Y49         LUT4 (Prop_lut4_I1_O)        0.152    12.274 r  io_led_OBUF[7]_inst_i_8/O
                         net (fo=5, routed)           1.255    13.529    alu/multiplier/p_1970_in
    SLICE_X56Y48         LUT6 (Prop_lut6_I0_O)        0.332    13.861 r  io_led_OBUF[8]_inst_i_457/O
                         net (fo=7, routed)           1.132    14.993    alu/multiplier/p_1966_in
    SLICE_X55Y48         LUT6 (Prop_lut6_I5_O)        0.124    15.117 r  io_led_OBUF[8]_inst_i_422/O
                         net (fo=4, routed)           0.751    15.868    alu/multiplier/M_fa_b[122]
    SLICE_X54Y48         LUT6 (Prop_lut6_I4_O)        0.124    15.992 r  io_led_OBUF[8]_inst_i_410/O
                         net (fo=5, routed)           1.050    17.042    alu/multiplier/M_fa_b[149]
    SLICE_X54Y46         LUT6 (Prop_lut6_I1_O)        0.124    17.166 r  io_led_OBUF[8]_inst_i_362/O
                         net (fo=3, routed)           0.830    17.996    alu/multiplier/M_fa_b[174]
    SLICE_X54Y45         LUT6 (Prop_lut6_I1_O)        0.124    18.120 r  io_led_OBUF[8]_inst_i_324/O
                         net (fo=6, routed)           1.146    19.266    alu/multiplier/p_1565_in
    SLICE_X51Y44         LUT6 (Prop_lut6_I0_O)        0.124    19.390 r  io_led_OBUF[8]_inst_i_288/O
                         net (fo=6, routed)           0.664    20.054    alu/multiplier/p_1561_in
    SLICE_X51Y46         LUT4 (Prop_lut4_I3_O)        0.124    20.178 r  io_led_OBUF[8]_inst_i_284/O
                         net (fo=2, routed)           1.255    21.433    alu/multiplier/M_fa_b[202]
    SLICE_X48Y43         LUT6 (Prop_lut6_I4_O)        0.124    21.557 r  io_led_OBUF[8]_inst_i_237/O
                         net (fo=2, routed)           0.656    22.213    alu/multiplier/M_fa_b[226]
    SLICE_X49Y43         LUT6 (Prop_lut6_I1_O)        0.124    22.337 r  io_led_OBUF[8]_inst_i_189/O
                         net (fo=6, routed)           0.677    23.014    alu/multiplier/p_1318_in
    SLICE_X49Y42         LUT6 (Prop_lut6_I0_O)        0.124    23.138 r  io_led_OBUF[9]_inst_i_34/O
                         net (fo=3, routed)           1.421    24.559    alu/multiplier/p_1314_in
    SLICE_X50Y42         LUT6 (Prop_lut6_I3_O)        0.124    24.683 r  io_led_OBUF[8]_inst_i_112/O
                         net (fo=3, routed)           1.202    25.885    alu/multiplier/p_1201_in
    SLICE_X57Y43         LUT5 (Prop_lut5_I4_O)        0.152    26.037 r  io_led_OBUF[8]_inst_i_85/O
                         net (fo=3, routed)           0.658    26.695    alu/multiplier/M_fa_b[274]
    SLICE_X57Y42         LUT6 (Prop_lut6_I1_O)        0.332    27.027 r  io_led_OBUF[8]_inst_i_56/O
                         net (fo=3, routed)           0.829    27.856    alu/multiplier/p_1091_in
    SLICE_X58Y43         LUT6 (Prop_lut6_I5_O)        0.124    27.980 r  io_led_OBUF[8]_inst_i_35/O
                         net (fo=2, routed)           1.163    29.143    alu/multiplier/M_fa_b[296]
    SLICE_X58Y40         LUT4 (Prop_lut4_I1_O)        0.124    29.267 r  io_led_OBUF[8]_inst_i_24/O
                         net (fo=5, routed)           1.067    30.333    alu/multiplier/p_988_in
    SLICE_X59Y39         LUT5 (Prop_lut5_I1_O)        0.150    30.483 r  io_led_OBUF[9]_inst_i_12/O
                         net (fo=4, routed)           1.045    31.528    alu/multiplier/p_890_in
    SLICE_X60Y39         LUT6 (Prop_lut6_I0_O)        0.332    31.860 r  io_led_OBUF[9]_inst_i_9/O
                         net (fo=3, routed)           1.030    32.890    alu/multiplier/fa_gen_0[335].fa/i
    SLICE_X60Y44         LUT5 (Prop_lut5_I2_O)        0.152    33.042 r  io_led_OBUF[10]_inst_i_8/O
                         net (fo=6, routed)           1.115    34.157    alu/multiplier/p_711_in
    SLICE_X62Y40         LUT4 (Prop_lut4_I0_O)        0.374    34.531 r  io_led_OBUF[11]_inst_i_19/O
                         net (fo=3, routed)           0.805    35.337    alu/multiplier/p_709_in
    SLICE_X63Y42         LUT5 (Prop_lut5_I1_O)        0.352    35.689 r  io_led_OBUF[11]_inst_i_12/O
                         net (fo=6, routed)           0.976    36.665    alu/multiplier/p_158_in
    SLICE_X64Y44         LUT5 (Prop_lut5_I1_O)        0.348    37.013 r  io_led_OBUF[12]_inst_i_12/O
                         net (fo=6, routed)           0.499    37.512    alu/multiplier/p_120_in
    SLICE_X64Y44         LUT6 (Prop_lut6_I2_O)        0.328    37.840 r  io_led_OBUF[13]_inst_i_6/O
                         net (fo=3, routed)           0.823    38.663    alu/multiplier/p_61_in
    SLICE_X64Y45         LUT6 (Prop_lut6_I0_O)        0.124    38.787 r  io_led_OBUF[13]_inst_i_5/O
                         net (fo=2, routed)           1.118    39.904    alu/multiplier/fa_gen_0[487].fa/i
    SLICE_X63Y49         LUT6 (Prop_lut6_I3_O)        0.124    40.028 r  io_led_OBUF[13]_inst_i_3/O
                         net (fo=1, routed)           0.294    40.323    alu/M_mux_alufn1_out_29
    SLICE_X65Y50         LUT5 (Prop_lut5_I1_O)        0.124    40.447 r  io_led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.546    42.993    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         3.553    46.546 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    46.546    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_b_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.339ns  (logic 9.112ns (22.589%)  route 31.227ns (77.411%))
  Logic Levels:           29  (LUT4=4 LUT5=6 LUT6=18 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.627     5.211    clk_IBUF_BUFG
    SLICE_X65Y52         FDRE                                         r  M_b_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.456     5.667 r  M_b_q_reg[1]/Q
                         net (fo=91, routed)          2.619     8.286    M_b_q[1]
    SLICE_X54Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.410 r  io_led_OBUF[5]_inst_i_7/O
                         net (fo=11, routed)          1.459     9.869    alu/multiplier/p_4_in
    SLICE_X58Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.993 r  io_led_OBUF[6]_inst_i_12/O
                         net (fo=4, routed)           0.853    10.847    alu/multiplier/p_2259_in
    SLICE_X56Y50         LUT6 (Prop_lut6_I4_O)        0.124    10.971 r  io_led_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           1.152    12.122    alu/multiplier/M_fa_b[91]
    SLICE_X58Y49         LUT4 (Prop_lut4_I1_O)        0.152    12.274 r  io_led_OBUF[7]_inst_i_8/O
                         net (fo=5, routed)           1.255    13.529    alu/multiplier/p_1970_in
    SLICE_X56Y48         LUT6 (Prop_lut6_I0_O)        0.332    13.861 r  io_led_OBUF[8]_inst_i_457/O
                         net (fo=7, routed)           1.132    14.993    alu/multiplier/p_1966_in
    SLICE_X55Y48         LUT6 (Prop_lut6_I5_O)        0.124    15.117 r  io_led_OBUF[8]_inst_i_422/O
                         net (fo=4, routed)           0.751    15.868    alu/multiplier/M_fa_b[122]
    SLICE_X54Y48         LUT6 (Prop_lut6_I4_O)        0.124    15.992 r  io_led_OBUF[8]_inst_i_410/O
                         net (fo=5, routed)           1.050    17.042    alu/multiplier/M_fa_b[149]
    SLICE_X54Y46         LUT6 (Prop_lut6_I1_O)        0.124    17.166 r  io_led_OBUF[8]_inst_i_362/O
                         net (fo=3, routed)           0.830    17.996    alu/multiplier/M_fa_b[174]
    SLICE_X54Y45         LUT6 (Prop_lut6_I1_O)        0.124    18.120 r  io_led_OBUF[8]_inst_i_324/O
                         net (fo=6, routed)           1.146    19.266    alu/multiplier/p_1565_in
    SLICE_X51Y44         LUT6 (Prop_lut6_I0_O)        0.124    19.390 r  io_led_OBUF[8]_inst_i_288/O
                         net (fo=6, routed)           0.664    20.054    alu/multiplier/p_1561_in
    SLICE_X51Y46         LUT4 (Prop_lut4_I3_O)        0.124    20.178 r  io_led_OBUF[8]_inst_i_284/O
                         net (fo=2, routed)           1.255    21.433    alu/multiplier/M_fa_b[202]
    SLICE_X48Y43         LUT6 (Prop_lut6_I4_O)        0.124    21.557 r  io_led_OBUF[8]_inst_i_237/O
                         net (fo=2, routed)           0.656    22.213    alu/multiplier/M_fa_b[226]
    SLICE_X49Y43         LUT6 (Prop_lut6_I1_O)        0.124    22.337 r  io_led_OBUF[8]_inst_i_189/O
                         net (fo=6, routed)           0.677    23.014    alu/multiplier/p_1318_in
    SLICE_X49Y42         LUT6 (Prop_lut6_I0_O)        0.124    23.138 r  io_led_OBUF[9]_inst_i_34/O
                         net (fo=3, routed)           1.421    24.559    alu/multiplier/p_1314_in
    SLICE_X50Y42         LUT6 (Prop_lut6_I3_O)        0.124    24.683 r  io_led_OBUF[8]_inst_i_112/O
                         net (fo=3, routed)           1.202    25.885    alu/multiplier/p_1201_in
    SLICE_X57Y43         LUT5 (Prop_lut5_I4_O)        0.152    26.037 r  io_led_OBUF[8]_inst_i_85/O
                         net (fo=3, routed)           0.658    26.695    alu/multiplier/M_fa_b[274]
    SLICE_X57Y42         LUT6 (Prop_lut6_I1_O)        0.332    27.027 r  io_led_OBUF[8]_inst_i_56/O
                         net (fo=3, routed)           0.829    27.856    alu/multiplier/p_1091_in
    SLICE_X58Y43         LUT6 (Prop_lut6_I5_O)        0.124    27.980 r  io_led_OBUF[8]_inst_i_35/O
                         net (fo=2, routed)           1.163    29.143    alu/multiplier/M_fa_b[296]
    SLICE_X58Y40         LUT4 (Prop_lut4_I1_O)        0.124    29.267 r  io_led_OBUF[8]_inst_i_24/O
                         net (fo=5, routed)           1.067    30.333    alu/multiplier/p_988_in
    SLICE_X59Y39         LUT5 (Prop_lut5_I1_O)        0.150    30.483 r  io_led_OBUF[9]_inst_i_12/O
                         net (fo=4, routed)           1.045    31.528    alu/multiplier/p_890_in
    SLICE_X60Y39         LUT6 (Prop_lut6_I0_O)        0.332    31.860 r  io_led_OBUF[9]_inst_i_9/O
                         net (fo=3, routed)           1.030    32.890    alu/multiplier/fa_gen_0[335].fa/i
    SLICE_X60Y44         LUT5 (Prop_lut5_I2_O)        0.152    33.042 r  io_led_OBUF[10]_inst_i_8/O
                         net (fo=6, routed)           1.115    34.157    alu/multiplier/p_711_in
    SLICE_X62Y40         LUT4 (Prop_lut4_I0_O)        0.374    34.531 r  io_led_OBUF[11]_inst_i_19/O
                         net (fo=3, routed)           0.805    35.337    alu/multiplier/p_709_in
    SLICE_X63Y42         LUT5 (Prop_lut5_I1_O)        0.352    35.689 r  io_led_OBUF[11]_inst_i_12/O
                         net (fo=6, routed)           0.976    36.665    alu/multiplier/p_158_in
    SLICE_X64Y44         LUT5 (Prop_lut5_I1_O)        0.348    37.013 r  io_led_OBUF[12]_inst_i_12/O
                         net (fo=6, routed)           0.482    37.495    alu/multiplier/p_120_in
    SLICE_X64Y44         LUT6 (Prop_lut6_I1_O)        0.328    37.823 r  io_led_OBUF[12]_inst_i_5/O
                         net (fo=2, routed)           0.743    38.566    alu/multiplier/fa_gen_0[482].fa/i
    SLICE_X64Y47         LUT6 (Prop_lut6_I3_O)        0.124    38.690 r  io_led_OBUF[12]_inst_i_3/O
                         net (fo=1, routed)           0.609    39.299    alu/M_mux_alufn1_out_28
    SLICE_X64Y49         LUT5 (Prop_lut5_I1_O)        0.124    39.423 r  io_led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.583    42.006    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         3.544    45.550 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    45.550    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_b_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.150ns  (logic 8.321ns (21.253%)  route 30.830ns (78.747%))
  Logic Levels:           28  (LUT4=3 LUT5=4 LUT6=20 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.627     5.211    clk_IBUF_BUFG
    SLICE_X65Y52         FDRE                                         r  M_b_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.456     5.667 r  M_b_q_reg[1]/Q
                         net (fo=91, routed)          2.619     8.286    M_b_q[1]
    SLICE_X54Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.410 r  io_led_OBUF[5]_inst_i_7/O
                         net (fo=11, routed)          1.459     9.869    alu/multiplier/p_4_in
    SLICE_X58Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.993 r  io_led_OBUF[6]_inst_i_12/O
                         net (fo=4, routed)           0.853    10.847    alu/multiplier/p_2259_in
    SLICE_X56Y50         LUT6 (Prop_lut6_I4_O)        0.124    10.971 r  io_led_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           1.152    12.122    alu/multiplier/M_fa_b[91]
    SLICE_X58Y49         LUT4 (Prop_lut4_I1_O)        0.152    12.274 r  io_led_OBUF[7]_inst_i_8/O
                         net (fo=5, routed)           1.255    13.529    alu/multiplier/p_1970_in
    SLICE_X56Y48         LUT6 (Prop_lut6_I0_O)        0.332    13.861 r  io_led_OBUF[8]_inst_i_457/O
                         net (fo=7, routed)           1.132    14.993    alu/multiplier/p_1966_in
    SLICE_X55Y48         LUT6 (Prop_lut6_I5_O)        0.124    15.117 r  io_led_OBUF[8]_inst_i_422/O
                         net (fo=4, routed)           0.751    15.868    alu/multiplier/M_fa_b[122]
    SLICE_X54Y48         LUT6 (Prop_lut6_I4_O)        0.124    15.992 r  io_led_OBUF[8]_inst_i_410/O
                         net (fo=5, routed)           1.050    17.042    alu/multiplier/M_fa_b[149]
    SLICE_X54Y46         LUT6 (Prop_lut6_I1_O)        0.124    17.166 r  io_led_OBUF[8]_inst_i_362/O
                         net (fo=3, routed)           0.830    17.996    alu/multiplier/M_fa_b[174]
    SLICE_X54Y45         LUT6 (Prop_lut6_I1_O)        0.124    18.120 r  io_led_OBUF[8]_inst_i_324/O
                         net (fo=6, routed)           1.146    19.266    alu/multiplier/p_1565_in
    SLICE_X51Y44         LUT6 (Prop_lut6_I0_O)        0.124    19.390 r  io_led_OBUF[8]_inst_i_288/O
                         net (fo=6, routed)           0.664    20.054    alu/multiplier/p_1561_in
    SLICE_X51Y46         LUT4 (Prop_lut4_I3_O)        0.124    20.178 r  io_led_OBUF[8]_inst_i_284/O
                         net (fo=2, routed)           1.255    21.433    alu/multiplier/M_fa_b[202]
    SLICE_X48Y43         LUT6 (Prop_lut6_I4_O)        0.124    21.557 r  io_led_OBUF[8]_inst_i_237/O
                         net (fo=2, routed)           0.656    22.213    alu/multiplier/M_fa_b[226]
    SLICE_X49Y43         LUT6 (Prop_lut6_I1_O)        0.124    22.337 r  io_led_OBUF[8]_inst_i_189/O
                         net (fo=6, routed)           0.677    23.014    alu/multiplier/p_1318_in
    SLICE_X49Y42         LUT6 (Prop_lut6_I0_O)        0.124    23.138 r  io_led_OBUF[9]_inst_i_34/O
                         net (fo=3, routed)           1.421    24.559    alu/multiplier/p_1314_in
    SLICE_X50Y42         LUT6 (Prop_lut6_I3_O)        0.124    24.683 r  io_led_OBUF[8]_inst_i_112/O
                         net (fo=3, routed)           1.202    25.885    alu/multiplier/p_1201_in
    SLICE_X57Y43         LUT5 (Prop_lut5_I4_O)        0.152    26.037 r  io_led_OBUF[8]_inst_i_85/O
                         net (fo=3, routed)           0.658    26.695    alu/multiplier/M_fa_b[274]
    SLICE_X57Y42         LUT6 (Prop_lut6_I1_O)        0.332    27.027 r  io_led_OBUF[8]_inst_i_56/O
                         net (fo=3, routed)           0.829    27.856    alu/multiplier/p_1091_in
    SLICE_X58Y43         LUT6 (Prop_lut6_I5_O)        0.124    27.980 r  io_led_OBUF[8]_inst_i_35/O
                         net (fo=2, routed)           1.163    29.143    alu/multiplier/M_fa_b[296]
    SLICE_X58Y40         LUT4 (Prop_lut4_I1_O)        0.124    29.267 r  io_led_OBUF[8]_inst_i_24/O
                         net (fo=5, routed)           1.067    30.333    alu/multiplier/p_988_in
    SLICE_X59Y39         LUT5 (Prop_lut5_I1_O)        0.150    30.483 r  io_led_OBUF[9]_inst_i_12/O
                         net (fo=4, routed)           1.045    31.528    alu/multiplier/p_890_in
    SLICE_X60Y39         LUT6 (Prop_lut6_I0_O)        0.332    31.860 r  io_led_OBUF[9]_inst_i_9/O
                         net (fo=3, routed)           1.030    32.890    alu/multiplier/fa_gen_0[335].fa/i
    SLICE_X60Y44         LUT5 (Prop_lut5_I2_O)        0.152    33.042 r  io_led_OBUF[10]_inst_i_8/O
                         net (fo=6, routed)           1.264    34.306    alu/multiplier/p_711_in
    SLICE_X62Y39         LUT6 (Prop_lut6_I5_O)        0.348    34.654 r  io_led_OBUF[11]_inst_i_9/O
                         net (fo=4, routed)           1.091    35.745    alu/multiplier/M_fa_b[370]
    SLICE_X62Y44         LUT6 (Prop_lut6_I2_O)        0.124    35.869 r  io_led_OBUF[12]_inst_i_7/O
                         net (fo=4, routed)           0.594    36.463    alu/multiplier/p_122_in
    SLICE_X63Y44         LUT6 (Prop_lut6_I0_O)        0.124    36.587 r  io_led_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.693    37.280    alu/multiplier/fa_gen_0[476].fa/i
    SLICE_X64Y47         LUT6 (Prop_lut6_I3_O)        0.124    37.404 r  io_led_OBUF[11]_inst_i_3/O
                         net (fo=1, routed)           0.404    37.808    alu/M_mux_alufn1_out_27
    SLICE_X65Y49         LUT5 (Prop_lut5_I1_O)        0.124    37.932 r  io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.871    40.803    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.559    44.361 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    44.361    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_b_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.799ns  (logic 8.188ns (21.103%)  route 30.611ns (78.897%))
  Logic Levels:           27  (LUT4=3 LUT5=4 LUT6=19 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.627     5.211    clk_IBUF_BUFG
    SLICE_X65Y52         FDRE                                         r  M_b_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.456     5.667 r  M_b_q_reg[1]/Q
                         net (fo=91, routed)          2.619     8.286    M_b_q[1]
    SLICE_X54Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.410 r  io_led_OBUF[5]_inst_i_7/O
                         net (fo=11, routed)          1.459     9.869    alu/multiplier/p_4_in
    SLICE_X58Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.993 r  io_led_OBUF[6]_inst_i_12/O
                         net (fo=4, routed)           0.853    10.847    alu/multiplier/p_2259_in
    SLICE_X56Y50         LUT6 (Prop_lut6_I4_O)        0.124    10.971 r  io_led_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           1.152    12.122    alu/multiplier/M_fa_b[91]
    SLICE_X58Y49         LUT4 (Prop_lut4_I1_O)        0.152    12.274 r  io_led_OBUF[7]_inst_i_8/O
                         net (fo=5, routed)           1.255    13.529    alu/multiplier/p_1970_in
    SLICE_X56Y48         LUT6 (Prop_lut6_I0_O)        0.332    13.861 r  io_led_OBUF[8]_inst_i_457/O
                         net (fo=7, routed)           1.132    14.993    alu/multiplier/p_1966_in
    SLICE_X55Y48         LUT6 (Prop_lut6_I5_O)        0.124    15.117 r  io_led_OBUF[8]_inst_i_422/O
                         net (fo=4, routed)           0.751    15.868    alu/multiplier/M_fa_b[122]
    SLICE_X54Y48         LUT6 (Prop_lut6_I4_O)        0.124    15.992 r  io_led_OBUF[8]_inst_i_410/O
                         net (fo=5, routed)           1.050    17.042    alu/multiplier/M_fa_b[149]
    SLICE_X54Y46         LUT6 (Prop_lut6_I1_O)        0.124    17.166 r  io_led_OBUF[8]_inst_i_362/O
                         net (fo=3, routed)           0.830    17.996    alu/multiplier/M_fa_b[174]
    SLICE_X54Y45         LUT6 (Prop_lut6_I1_O)        0.124    18.120 r  io_led_OBUF[8]_inst_i_324/O
                         net (fo=6, routed)           1.146    19.266    alu/multiplier/p_1565_in
    SLICE_X51Y44         LUT6 (Prop_lut6_I0_O)        0.124    19.390 r  io_led_OBUF[8]_inst_i_288/O
                         net (fo=6, routed)           0.664    20.054    alu/multiplier/p_1561_in
    SLICE_X51Y46         LUT4 (Prop_lut4_I3_O)        0.124    20.178 r  io_led_OBUF[8]_inst_i_284/O
                         net (fo=2, routed)           1.255    21.433    alu/multiplier/M_fa_b[202]
    SLICE_X48Y43         LUT6 (Prop_lut6_I4_O)        0.124    21.557 r  io_led_OBUF[8]_inst_i_237/O
                         net (fo=2, routed)           0.656    22.213    alu/multiplier/M_fa_b[226]
    SLICE_X49Y43         LUT6 (Prop_lut6_I1_O)        0.124    22.337 r  io_led_OBUF[8]_inst_i_189/O
                         net (fo=6, routed)           0.677    23.014    alu/multiplier/p_1318_in
    SLICE_X49Y42         LUT6 (Prop_lut6_I0_O)        0.124    23.138 r  io_led_OBUF[9]_inst_i_34/O
                         net (fo=3, routed)           1.421    24.559    alu/multiplier/p_1314_in
    SLICE_X50Y42         LUT6 (Prop_lut6_I3_O)        0.124    24.683 r  io_led_OBUF[8]_inst_i_112/O
                         net (fo=3, routed)           1.202    25.885    alu/multiplier/p_1201_in
    SLICE_X57Y43         LUT5 (Prop_lut5_I4_O)        0.152    26.037 r  io_led_OBUF[8]_inst_i_85/O
                         net (fo=3, routed)           0.658    26.695    alu/multiplier/M_fa_b[274]
    SLICE_X57Y42         LUT6 (Prop_lut6_I1_O)        0.332    27.027 r  io_led_OBUF[8]_inst_i_56/O
                         net (fo=3, routed)           0.829    27.856    alu/multiplier/p_1091_in
    SLICE_X58Y43         LUT6 (Prop_lut6_I5_O)        0.124    27.980 r  io_led_OBUF[8]_inst_i_35/O
                         net (fo=2, routed)           1.163    29.143    alu/multiplier/M_fa_b[296]
    SLICE_X58Y40         LUT4 (Prop_lut4_I1_O)        0.124    29.267 r  io_led_OBUF[8]_inst_i_24/O
                         net (fo=5, routed)           1.067    30.333    alu/multiplier/p_988_in
    SLICE_X59Y39         LUT5 (Prop_lut5_I1_O)        0.150    30.483 r  io_led_OBUF[9]_inst_i_12/O
                         net (fo=4, routed)           1.045    31.528    alu/multiplier/p_890_in
    SLICE_X60Y39         LUT6 (Prop_lut6_I0_O)        0.332    31.860 r  io_led_OBUF[9]_inst_i_9/O
                         net (fo=3, routed)           1.030    32.890    alu/multiplier/fa_gen_0[335].fa/i
    SLICE_X60Y44         LUT5 (Prop_lut5_I2_O)        0.152    33.042 r  io_led_OBUF[10]_inst_i_8/O
                         net (fo=6, routed)           1.264    34.306    alu/multiplier/p_711_in
    SLICE_X62Y39         LUT6 (Prop_lut6_I5_O)        0.348    34.654 r  io_led_OBUF[11]_inst_i_9/O
                         net (fo=4, routed)           1.403    36.057    alu/multiplier/M_fa_b[370]
    SLICE_X62Y45         LUT6 (Prop_lut6_I1_O)        0.124    36.181 r  io_led_OBUF[10]_inst_i_5/O
                         net (fo=1, routed)           0.444    36.625    alu/multiplier/fa_gen_0[469].fa/i
    SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.124    36.749 r  io_led_OBUF[10]_inst_i_3/O
                         net (fo=1, routed)           0.691    37.440    alu/M_mux_alufn1_out_26
    SLICE_X65Y48         LUT5 (Prop_lut5_I1_O)        0.124    37.564 r  io_led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.896    40.460    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         3.550    44.010 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    44.010    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_b_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.218ns  (logic 7.801ns (20.961%)  route 29.417ns (79.039%))
  Logic Levels:           26  (LUT4=5 LUT5=2 LUT6=18 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.627     5.211    clk_IBUF_BUFG
    SLICE_X65Y52         FDRE                                         r  M_b_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.456     5.667 r  M_b_q_reg[1]/Q
                         net (fo=91, routed)          2.619     8.286    M_b_q[1]
    SLICE_X54Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.410 r  io_led_OBUF[5]_inst_i_7/O
                         net (fo=11, routed)          1.459     9.869    alu/multiplier/p_4_in
    SLICE_X58Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.993 r  io_led_OBUF[6]_inst_i_12/O
                         net (fo=4, routed)           0.853    10.847    alu/multiplier/p_2259_in
    SLICE_X56Y50         LUT6 (Prop_lut6_I4_O)        0.124    10.971 r  io_led_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           1.152    12.122    alu/multiplier/M_fa_b[91]
    SLICE_X58Y49         LUT4 (Prop_lut4_I1_O)        0.152    12.274 r  io_led_OBUF[7]_inst_i_8/O
                         net (fo=5, routed)           1.255    13.529    alu/multiplier/p_1970_in
    SLICE_X56Y48         LUT6 (Prop_lut6_I0_O)        0.332    13.861 r  io_led_OBUF[8]_inst_i_457/O
                         net (fo=7, routed)           1.007    14.868    alu/multiplier/p_1966_in
    SLICE_X56Y47         LUT6 (Prop_lut6_I3_O)        0.124    14.992 r  io_led_OBUF[8]_inst_i_421/O
                         net (fo=4, routed)           0.948    15.940    alu/multiplier/p_1828_in
    SLICE_X57Y46         LUT6 (Prop_lut6_I3_O)        0.124    16.064 r  io_led_OBUF[8]_inst_i_416/O
                         net (fo=3, routed)           0.839    16.903    alu/multiplier/p_1695_in
    SLICE_X55Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.027 r  io_led_OBUF[8]_inst_i_369/O
                         net (fo=2, routed)           0.817    17.844    alu/multiplier/fa_gen_0[174].fa/i
    SLICE_X55Y45         LUT6 (Prop_lut6_I4_O)        0.124    17.968 r  io_led_OBUF[8]_inst_i_316/O
                         net (fo=6, routed)           1.005    18.972    alu/multiplier/p_1446_in
    SLICE_X53Y44         LUT6 (Prop_lut6_I0_O)        0.124    19.096 r  io_led_OBUF[8]_inst_i_282/O
                         net (fo=4, routed)           1.243    20.339    alu/multiplier/p_1442_in
    SLICE_X53Y45         LUT6 (Prop_lut6_I2_O)        0.124    20.463 r  io_led_OBUF[8]_inst_i_234/O
                         net (fo=3, routed)           1.135    21.599    alu/multiplier/M_fa_b[246]
    SLICE_X55Y42         LUT6 (Prop_lut6_I4_O)        0.124    21.723 r  io_led_OBUF[8]_inst_i_219/O
                         net (fo=7, routed)           1.173    22.896    alu/multiplier/p_1213_in
    SLICE_X51Y41         LUT4 (Prop_lut4_I3_O)        0.124    23.020 r  io_led_OBUF[8]_inst_i_180/O
                         net (fo=3, routed)           1.110    24.130    alu/multiplier/M_fa_b[268]
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    24.254 r  io_led_OBUF[8]_inst_i_132/O
                         net (fo=2, routed)           0.827    25.081    alu/multiplier/fa_gen_0[289].fa/i
    SLICE_X56Y41         LUT6 (Prop_lut6_I4_O)        0.124    25.205 r  io_led_OBUF[8]_inst_i_96/O
                         net (fo=5, routed)           0.856    26.061    alu/multiplier/p_906_in
    SLICE_X55Y41         LUT4 (Prop_lut4_I0_O)        0.152    26.213 r  io_led_OBUF[8]_inst_i_72/O
                         net (fo=2, routed)           0.840    27.052    alu/multiplier/p_904_in
    SLICE_X54Y40         LUT6 (Prop_lut6_I0_O)        0.326    27.378 r  io_led_OBUF[8]_inst_i_45/O
                         net (fo=4, routed)           0.857    28.235    alu/multiplier/p_900_in
    SLICE_X56Y40         LUT6 (Prop_lut6_I0_O)        0.124    28.359 r  io_led_OBUF[8]_inst_i_30/O
                         net (fo=4, routed)           1.264    29.622    alu/multiplier/p_896_in
    SLICE_X58Y41         LUT4 (Prop_lut4_I0_O)        0.124    29.746 r  io_led_OBUF[8]_inst_i_15/O
                         net (fo=3, routed)           0.833    30.579    alu/multiplier/p_894_in
    SLICE_X58Y39         LUT5 (Prop_lut5_I1_O)        0.124    30.703 r  io_led_OBUF[8]_inst_i_11/O
                         net (fo=2, routed)           0.884    31.587    alu/multiplier/p_801_in
    SLICE_X59Y39         LUT4 (Prop_lut4_I0_O)        0.152    31.739 r  io_led_OBUF[9]_inst_i_8/O
                         net (fo=6, routed)           0.659    32.398    alu/multiplier/p_799_in
    SLICE_X60Y40         LUT6 (Prop_lut6_I5_O)        0.326    32.724 r  io_led_OBUF[9]_inst_i_10/O
                         net (fo=5, routed)           1.201    33.925    alu/multiplier/M_fa_b[353]
    SLICE_X62Y42         LUT6 (Prop_lut6_I1_O)        0.124    34.049 r  io_led_OBUF[9]_inst_i_5/O
                         net (fo=1, routed)           1.162    35.211    alu/multiplier/fa_gen_0[461].fa/i
    SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.124    35.335 r  io_led_OBUF[9]_inst_i_3/O
                         net (fo=1, routed)           0.951    36.286    alu/M_mux_alufn1_out_25
    SLICE_X65Y48         LUT5 (Prop_lut5_I1_O)        0.124    36.410 r  io_led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.470    38.880    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         3.549    42.429 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    42.429    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_b_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.700ns  (logic 7.685ns (21.528%)  route 28.015ns (78.472%))
  Logic Levels:           25  (LUT4=4 LUT5=3 LUT6=17 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.627     5.211    clk_IBUF_BUFG
    SLICE_X65Y52         FDRE                                         r  M_b_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.456     5.667 r  M_b_q_reg[1]/Q
                         net (fo=91, routed)          2.619     8.286    M_b_q[1]
    SLICE_X54Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.410 r  io_led_OBUF[5]_inst_i_7/O
                         net (fo=11, routed)          1.459     9.869    alu/multiplier/p_4_in
    SLICE_X58Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.993 r  io_led_OBUF[6]_inst_i_12/O
                         net (fo=4, routed)           0.853    10.847    alu/multiplier/p_2259_in
    SLICE_X56Y50         LUT6 (Prop_lut6_I4_O)        0.124    10.971 r  io_led_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           1.152    12.122    alu/multiplier/M_fa_b[91]
    SLICE_X58Y49         LUT4 (Prop_lut4_I1_O)        0.152    12.274 r  io_led_OBUF[7]_inst_i_8/O
                         net (fo=5, routed)           1.255    13.529    alu/multiplier/p_1970_in
    SLICE_X56Y48         LUT6 (Prop_lut6_I0_O)        0.332    13.861 r  io_led_OBUF[8]_inst_i_457/O
                         net (fo=7, routed)           1.132    14.993    alu/multiplier/p_1966_in
    SLICE_X55Y48         LUT6 (Prop_lut6_I5_O)        0.124    15.117 r  io_led_OBUF[8]_inst_i_422/O
                         net (fo=4, routed)           0.751    15.868    alu/multiplier/M_fa_b[122]
    SLICE_X54Y48         LUT6 (Prop_lut6_I4_O)        0.124    15.992 r  io_led_OBUF[8]_inst_i_410/O
                         net (fo=5, routed)           1.050    17.042    alu/multiplier/M_fa_b[149]
    SLICE_X54Y46         LUT6 (Prop_lut6_I1_O)        0.124    17.166 r  io_led_OBUF[8]_inst_i_362/O
                         net (fo=3, routed)           0.830    17.996    alu/multiplier/M_fa_b[174]
    SLICE_X54Y45         LUT6 (Prop_lut6_I1_O)        0.124    18.120 r  io_led_OBUF[8]_inst_i_324/O
                         net (fo=6, routed)           1.146    19.266    alu/multiplier/p_1565_in
    SLICE_X51Y44         LUT6 (Prop_lut6_I0_O)        0.124    19.390 r  io_led_OBUF[8]_inst_i_288/O
                         net (fo=6, routed)           0.664    20.054    alu/multiplier/p_1561_in
    SLICE_X51Y46         LUT4 (Prop_lut4_I3_O)        0.124    20.178 r  io_led_OBUF[8]_inst_i_284/O
                         net (fo=2, routed)           1.255    21.433    alu/multiplier/M_fa_b[202]
    SLICE_X48Y43         LUT6 (Prop_lut6_I4_O)        0.124    21.557 r  io_led_OBUF[8]_inst_i_237/O
                         net (fo=2, routed)           0.656    22.213    alu/multiplier/M_fa_b[226]
    SLICE_X49Y43         LUT6 (Prop_lut6_I1_O)        0.124    22.337 r  io_led_OBUF[8]_inst_i_189/O
                         net (fo=6, routed)           0.677    23.014    alu/multiplier/p_1318_in
    SLICE_X49Y42         LUT6 (Prop_lut6_I0_O)        0.124    23.138 r  io_led_OBUF[9]_inst_i_34/O
                         net (fo=3, routed)           1.421    24.559    alu/multiplier/p_1314_in
    SLICE_X50Y42         LUT6 (Prop_lut6_I3_O)        0.124    24.683 r  io_led_OBUF[8]_inst_i_112/O
                         net (fo=3, routed)           1.202    25.885    alu/multiplier/p_1201_in
    SLICE_X57Y43         LUT5 (Prop_lut5_I4_O)        0.152    26.037 r  io_led_OBUF[8]_inst_i_85/O
                         net (fo=3, routed)           0.658    26.695    alu/multiplier/M_fa_b[274]
    SLICE_X57Y42         LUT6 (Prop_lut6_I1_O)        0.332    27.027 r  io_led_OBUF[8]_inst_i_56/O
                         net (fo=3, routed)           0.829    27.856    alu/multiplier/p_1091_in
    SLICE_X58Y43         LUT6 (Prop_lut6_I5_O)        0.124    27.980 r  io_led_OBUF[8]_inst_i_35/O
                         net (fo=2, routed)           1.163    29.143    alu/multiplier/M_fa_b[296]
    SLICE_X58Y40         LUT4 (Prop_lut4_I1_O)        0.124    29.267 r  io_led_OBUF[8]_inst_i_24/O
                         net (fo=5, routed)           1.067    30.333    alu/multiplier/p_988_in
    SLICE_X59Y39         LUT5 (Prop_lut5_I1_O)        0.150    30.483 r  io_led_OBUF[9]_inst_i_12/O
                         net (fo=4, routed)           1.045    31.528    alu/multiplier/p_890_in
    SLICE_X60Y39         LUT6 (Prop_lut6_I0_O)        0.332    31.860 r  io_led_OBUF[9]_inst_i_9/O
                         net (fo=3, routed)           1.030    32.890    alu/multiplier/fa_gen_0[335].fa/i
    SLICE_X60Y44         LUT4 (Prop_lut4_I1_O)        0.124    33.014 r  io_led_OBUF[8]_inst_i_5/O
                         net (fo=1, routed)           1.001    34.015    alu/multiplier/fa_gen_0[352].fa/i
    SLICE_X60Y46         LUT6 (Prop_lut6_I3_O)        0.124    34.139 r  io_led_OBUF[8]_inst_i_3/O
                         net (fo=1, routed)           0.643    34.782    alu/M_mux_alufn1_out_24
    SLICE_X61Y48         LUT5 (Prop_lut5_I1_O)        0.124    34.906 r  io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.458    37.364    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         3.547    40.911 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    40.911    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_b_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.116ns  (logic 5.986ns (29.757%)  route 14.130ns (70.243%))
  Logic Levels:           17  (LUT4=1 LUT5=1 LUT6=14 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.627     5.211    clk_IBUF_BUFG
    SLICE_X65Y52         FDRE                                         r  M_b_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.456     5.667 r  M_b_q_reg[1]/Q
                         net (fo=91, routed)          1.783     7.450    M_b_q[1]
    SLICE_X59Y49         LUT5 (Prop_lut5_I3_O)        0.124     7.574 r  io_led_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           0.457     8.031    alu/adder/r/M_fa_ci[2]
    SLICE_X59Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.155 r  io_led_OBUF[5]_inst_i_9/O
                         net (fo=4, routed)           0.436     8.592    alu/adder/r/M_fa_ci[4]
    SLICE_X58Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.716 r  io_led_OBUF[18]_inst_i_23/O
                         net (fo=4, routed)           0.826     9.541    alu/adder/r/M_fa_ci[6]
    SLICE_X58Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.665 r  io_led_OBUF[18]_inst_i_21/O
                         net (fo=2, routed)           0.291     9.956    alu/adder/r/M_fa_ci[8]
    SLICE_X58Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.080 r  io_led_OBUF[18]_inst_i_20/O
                         net (fo=2, routed)           0.632    10.712    alu/adder/r/M_fa_ci[10]
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.836 r  io_led_OBUF[18]_inst_i_17/O
                         net (fo=2, routed)           0.552    11.388    alu/adder/r/M_fa_ci[12]
    SLICE_X59Y47         LUT6 (Prop_lut6_I0_O)        0.124    11.512 r  io_led_OBUF[18]_inst_i_5/O
                         net (fo=3, routed)           0.430    11.942    alu/adder/r/M_fa_ci[14]
    SLICE_X60Y46         LUT6 (Prop_lut6_I0_O)        0.124    12.066 r  io_led_OBUF[18]_inst_i_18/O
                         net (fo=4, routed)           0.612    12.678    alu/adder/r/M_fa_ci[24]
    SLICE_X62Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.802 r  io_led_OBUF[18]_inst_i_19/O
                         net (fo=4, routed)           0.870    13.672    alu/adder/r/M_fa_ci[26]
    SLICE_X64Y47         LUT6 (Prop_lut6_I0_O)        0.124    13.796 r  io_led_OBUF[16]_inst_i_3/O
                         net (fo=3, routed)           0.810    14.606    alu/adder/r/M_fa_ci[28]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.124    14.730 r  io_led_OBUF[16]_inst_i_2/O
                         net (fo=2, routed)           0.700    15.430    alu/adder/r/M_fa_ci[30]
    SLICE_X65Y50         LUT6 (Prop_lut6_I2_O)        0.124    15.554 f  io_led_OBUF[16]_inst_i_1/O
                         net (fo=5, routed)           1.282    16.836    io_led_OBUF[16]
    SLICE_X63Y47         LUT6 (Prop_lut6_I2_O)        0.124    16.960 f  io_led_OBUF[18]_inst_i_3/O
                         net (fo=1, routed)           0.284    17.244    io_led_OBUF[18]_inst_i_3_n_0
    SLICE_X65Y47         LUT4 (Prop_lut4_I2_O)        0.124    17.368 r  io_led_OBUF[18]_inst_i_1/O
                         net (fo=2, routed)           0.452    17.820    io_led_OBUF[18]
    SLICE_X65Y51         LUT6 (Prop_lut6_I3_O)        0.124    17.944 r  io_led_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.645    18.589    io_led_OBUF[1]_inst_i_4_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I2_O)        0.124    18.713 r  io_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.068    21.781    io_led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.546    25.327 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    25.327    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_b_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.888ns  (logic 5.713ns (31.939%)  route 12.175ns (68.061%))
  Logic Levels:           15  (LUT4=1 LUT5=1 LUT6=12 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.627     5.211    clk_IBUF_BUFG
    SLICE_X65Y52         FDRE                                         r  M_b_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.456     5.667 r  M_b_q_reg[1]/Q
                         net (fo=91, routed)          1.783     7.450    M_b_q[1]
    SLICE_X59Y49         LUT5 (Prop_lut5_I3_O)        0.124     7.574 r  io_led_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           0.457     8.031    alu/adder/r/M_fa_ci[2]
    SLICE_X59Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.155 r  io_led_OBUF[5]_inst_i_9/O
                         net (fo=4, routed)           0.436     8.592    alu/adder/r/M_fa_ci[4]
    SLICE_X58Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.716 r  io_led_OBUF[18]_inst_i_23/O
                         net (fo=4, routed)           0.826     9.541    alu/adder/r/M_fa_ci[6]
    SLICE_X58Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.665 r  io_led_OBUF[18]_inst_i_21/O
                         net (fo=2, routed)           0.291     9.956    alu/adder/r/M_fa_ci[8]
    SLICE_X58Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.080 r  io_led_OBUF[18]_inst_i_20/O
                         net (fo=2, routed)           0.632    10.712    alu/adder/r/M_fa_ci[10]
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.836 r  io_led_OBUF[18]_inst_i_17/O
                         net (fo=2, routed)           0.552    11.388    alu/adder/r/M_fa_ci[12]
    SLICE_X59Y47         LUT6 (Prop_lut6_I0_O)        0.124    11.512 r  io_led_OBUF[18]_inst_i_5/O
                         net (fo=3, routed)           0.430    11.942    alu/adder/r/M_fa_ci[14]
    SLICE_X60Y46         LUT6 (Prop_lut6_I0_O)        0.124    12.066 r  io_led_OBUF[18]_inst_i_18/O
                         net (fo=4, routed)           0.612    12.678    alu/adder/r/M_fa_ci[24]
    SLICE_X62Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.802 r  io_led_OBUF[18]_inst_i_19/O
                         net (fo=4, routed)           0.870    13.672    alu/adder/r/M_fa_ci[26]
    SLICE_X64Y47         LUT6 (Prop_lut6_I0_O)        0.124    13.796 r  io_led_OBUF[16]_inst_i_3/O
                         net (fo=3, routed)           0.810    14.606    alu/adder/r/M_fa_ci[28]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.124    14.730 r  io_led_OBUF[16]_inst_i_2/O
                         net (fo=2, routed)           0.700    15.430    alu/adder/r/M_fa_ci[30]
    SLICE_X65Y50         LUT6 (Prop_lut6_I2_O)        0.124    15.554 f  io_led_OBUF[16]_inst_i_1/O
                         net (fo=5, routed)           1.282    16.836    io_led_OBUF[16]
    SLICE_X63Y47         LUT6 (Prop_lut6_I2_O)        0.124    16.960 f  io_led_OBUF[18]_inst_i_3/O
                         net (fo=1, routed)           0.284    17.244    io_led_OBUF[18]_inst_i_3_n_0
    SLICE_X65Y47         LUT4 (Prop_lut4_I2_O)        0.124    17.368 r  io_led_OBUF[18]_inst_i_1/O
                         net (fo=2, routed)           2.210    19.578    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         3.521    23.099 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000    23.099    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M_alufn_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.972ns  (logic 1.388ns (70.386%)  route 0.584ns (29.614%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.594     1.538    clk_IBUF_BUFG
    SLICE_X65Y51         FDRE                                         r  M_alufn_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  M_alufn_q_reg[1]/Q
                         net (fo=31, routed)          0.260     1.939    M_alufn_q[1]
    SLICE_X63Y51         LUT6 (Prop_lut6_I2_O)        0.045     1.984 r  io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.324     2.308    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.509 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.509    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_b_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.149ns  (logic 1.413ns (65.738%)  route 0.736ns (34.262%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.594     1.538    clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  M_b_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y50         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  M_b_q_reg[31]/Q
                         net (fo=5, routed)           0.201     1.879    M_b_q[31]
    SLICE_X65Y51         LUT4 (Prop_lut4_I3_O)        0.045     1.924 r  io_led_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           0.536     2.460    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.687 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.687    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_b_q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.222ns  (logic 1.412ns (63.544%)  route 0.810ns (36.456%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.594     1.538    clk_IBUF_BUFG
    SLICE_X65Y52         FDRE                                         r  M_b_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  M_b_q_reg[30]/Q
                         net (fo=6, routed)           0.216     1.895    M_b_q[30]
    SLICE_X65Y50         LUT6 (Prop_lut6_I1_O)        0.045     1.940 r  io_led_OBUF[16]_inst_i_1/O
                         net (fo=5, routed)           0.594     2.534    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.759 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.759    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_a_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.279ns  (logic 1.434ns (62.940%)  route 0.844ns (37.060%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.596     1.540    clk_IBUF_BUFG
    SLICE_X63Y48         FDRE                                         r  M_a_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  M_a_q_reg[24]/Q
                         net (fo=33, routed)          0.177     1.857    M_a_q[24]
    SLICE_X61Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.902 r  io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.668     2.570    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         1.248     3.818 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.818    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_a_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.279ns  (logic 1.436ns (62.994%)  route 0.843ns (37.006%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.596     1.540    clk_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  M_a_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  M_a_q_reg[25]/Q
                         net (fo=27, routed)          0.170     1.850    M_a_q[25]
    SLICE_X65Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.895 r  io_led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.674     2.569    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         1.250     3.819 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.819    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_alufn_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.354ns  (logic 1.440ns (61.180%)  route 0.914ns (38.820%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.594     1.538    clk_IBUF_BUFG
    SLICE_X65Y51         FDRE                                         r  M_alufn_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  M_alufn_q_reg[5]/Q
                         net (fo=18, routed)          0.187     1.866    M_alufn_q[5]
    SLICE_X65Y50         LUT5 (Prop_lut5_I2_O)        0.045     1.911 r  io_led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.727     2.637    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         1.254     3.891 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.891    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_a_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.412ns  (logic 1.454ns (60.286%)  route 0.958ns (39.714%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.594     1.538    clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  M_a_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  M_a_q_reg[28]/Q
                         net (fo=15, routed)          0.247     1.948    M_a_q[28]
    SLICE_X64Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.993 r  io_led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.711     2.705    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         1.245     3.949 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.949    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_b_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.422ns  (logic 1.453ns (60.016%)  route 0.968ns (39.984%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.595     1.539    clk_IBUF_BUFG
    SLICE_X59Y47         FDRE                                         r  M_b_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  M_b_q_reg[15]/Q
                         net (fo=34, routed)          0.325     2.005    M_b_q[15]
    SLICE_X65Y47         LUT6 (Prop_lut6_I4_O)        0.045     2.050 r  io_led_OBUF[18]_inst_i_2/O
                         net (fo=1, routed)           0.082     2.132    alu/adder/r/M_fa_ci[16]
    SLICE_X65Y47         LUT4 (Prop_lut4_I1_O)        0.045     2.177 r  io_led_OBUF[18]_inst_i_1/O
                         net (fo=2, routed)           0.561     2.738    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.960 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.960    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_alufn_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.453ns  (logic 1.428ns (58.213%)  route 1.025ns (41.787%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.594     1.538    clk_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  M_alufn_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  M_alufn_q_reg[4]/Q
                         net (fo=18, routed)          0.353     2.032    M_alufn_q[4]
    SLICE_X64Y48         LUT5 (Prop_lut5_I3_O)        0.045     2.077 r  io_led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.672     2.749    io_led_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     3.991 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.991    io_led[6]
    F4                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_a_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.490ns  (logic 1.455ns (58.454%)  route 1.034ns (41.546%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.594     1.538    clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  M_a_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  M_a_q_reg[1]/Q
                         net (fo=54, routed)          0.085     1.786    M_a_q[1]
    SLICE_X65Y51         LUT6 (Prop_lut6_I3_O)        0.045     1.831 r  io_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.950     2.781    io_led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         1.246     4.028 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.028    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.299ns  (logic 1.634ns (25.940%)  route 4.665ns (74.060%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.136     5.646    reset_cond/rst_n_IBUF
    SLICE_X60Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.770 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.529     6.299    reset_cond/M_reset_cond_in
    SLICE_X60Y50         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.509     4.913    reset_cond/CLK
    SLICE_X60Y50         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.299ns  (logic 1.634ns (25.940%)  route 4.665ns (74.060%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.136     5.646    reset_cond/rst_n_IBUF
    SLICE_X60Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.770 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.529     6.299    reset_cond/M_reset_cond_in
    SLICE_X60Y50         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.509     4.913    reset_cond/CLK
    SLICE_X60Y50         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.299ns  (logic 1.634ns (25.940%)  route 4.665ns (74.060%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.136     5.646    reset_cond/rst_n_IBUF
    SLICE_X60Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.770 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.529     6.299    reset_cond/M_reset_cond_in
    SLICE_X60Y50         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.509     4.913    reset_cond/CLK
    SLICE_X60Y50         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.299ns  (logic 1.634ns (25.940%)  route 4.665ns (74.060%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.136     5.646    reset_cond/rst_n_IBUF
    SLICE_X60Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.770 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.529     6.299    reset_cond/M_reset_cond_in
    SLICE_X60Y50         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.509     4.913    reset_cond/CLK
    SLICE_X60Y50         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            M_b_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.405ns  (logic 1.536ns (28.421%)  route 3.869ns (71.579%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=2, routed)           3.869     5.405    io_dip_IBUF[14]
    SLICE_X59Y47         FDRE                                         r  M_b_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.519     4.924    clk_IBUF_BUFG
    SLICE_X59Y47         FDRE                                         r  M_b_q_reg[14]/C

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            M_b_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.256ns  (logic 1.534ns (29.192%)  route 3.722ns (70.808%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  io_dip_IBUF[15]_inst/O
                         net (fo=2, routed)           3.722     5.256    io_dip_IBUF[15]
    SLICE_X59Y47         FDRE                                         r  M_b_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.519     4.924    clk_IBUF_BUFG
    SLICE_X59Y47         FDRE                                         r  M_b_q_reg[15]/C

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            M_a_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.133ns  (logic 1.536ns (29.922%)  route 3.597ns (70.078%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=2, routed)           3.597     5.133    io_dip_IBUF[14]
    SLICE_X59Y46         FDRE                                         r  M_a_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.518     4.923    clk_IBUF_BUFG
    SLICE_X59Y46         FDRE                                         r  M_a_q_reg[14]/C

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            M_a_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.115ns  (logic 1.534ns (29.996%)  route 3.581ns (70.004%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  io_dip_IBUF[15]_inst/O
                         net (fo=2, routed)           3.581     5.115    io_dip_IBUF[15]
    SLICE_X59Y46         FDRE                                         r  M_a_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.518     4.923    clk_IBUF_BUFG
    SLICE_X59Y46         FDRE                                         r  M_a_q_reg[15]/C

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            M_a_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.187ns  (logic 1.474ns (35.195%)  route 2.714ns (64.805%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=3, routed)           2.714     4.187    io_dip_IBUF[0]
    SLICE_X64Y51         FDRE                                         r  M_a_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.510     4.914    clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  M_a_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[10]
                            (input port)
  Destination:            M_b_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.984ns  (logic 1.504ns (37.745%)  route 2.480ns (62.255%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  io_dip[10] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[10]
    C3                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  io_dip_IBUF[10]_inst/O
                         net (fo=2, routed)           2.480     3.984    io_dip_IBUF[10]
    SLICE_X61Y47         FDRE                                         r  M_b_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.519     4.924    clk_IBUF_BUFG
    SLICE_X61Y47         FDRE                                         r  M_b_q_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            M_a_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.571ns  (logic 0.221ns (38.653%)  route 0.350ns (61.347%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_dip_IBUF[22]_inst/O
                         net (fo=2, routed)           0.350     0.571    io_dip_IBUF[22]
    SLICE_X64Y51         FDRE                                         r  M_a_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.864     2.054    clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  M_a_q_reg[30]/C

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            M_b_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.221ns (38.588%)  route 0.351ns (61.412%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_dip_IBUF[22]_inst/O
                         net (fo=2, routed)           0.351     0.572    io_dip_IBUF[22]
    SLICE_X65Y52         FDRE                                         r  M_b_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.864     2.054    clk_IBUF_BUFG
    SLICE_X65Y52         FDRE                                         r  M_b_q_reg[30]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            M_b_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.232ns (39.723%)  route 0.352ns (60.277%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_dip_IBUF[23]_inst/O
                         net (fo=2, routed)           0.352     0.583    io_dip_IBUF[23]
    SLICE_X65Y50         FDRE                                         r  M_b_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.864     2.054    clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  M_b_q_reg[31]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            M_a_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.232ns (36.003%)  route 0.412ns (63.997%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_dip_IBUF[23]_inst/O
                         net (fo=2, routed)           0.412     0.644    io_dip_IBUF[23]
    SLICE_X64Y50         FDRE                                         r  M_a_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.864     2.054    clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  M_a_q_reg[31]/C

Slack:                    inf
  Source:                 io_dip[19]
                            (input port)
  Destination:            M_b_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.257ns (36.704%)  route 0.443ns (63.296%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H3                                                0.000     0.000 r  io_dip[19] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[19]
    H3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_dip_IBUF[19]_inst/O
                         net (fo=2, routed)           0.443     0.700    io_dip_IBUF[19]
    SLICE_X64Y49         FDRE                                         r  M_b_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.867     2.057    clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  M_b_q_reg[27]/C

Slack:                    inf
  Source:                 io_dip[18]
                            (input port)
  Destination:            M_a_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.254ns (35.672%)  route 0.459ns (64.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  io_dip[18] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[18]
    J3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[18]_inst/O
                         net (fo=2, routed)           0.459     0.713    io_dip_IBUF[18]
    SLICE_X65Y49         FDRE                                         r  M_a_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.867     2.057    clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  M_a_q_reg[26]/C

Slack:                    inf
  Source:                 io_dip[19]
                            (input port)
  Destination:            M_a_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.760ns  (logic 0.257ns (33.793%)  route 0.503ns (66.207%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H3                                                0.000     0.000 r  io_dip[19] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[19]
    H3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_dip_IBUF[19]_inst/O
                         net (fo=2, routed)           0.503     0.760    io_dip_IBUF[19]
    SLICE_X65Y49         FDRE                                         r  M_a_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.867     2.057    clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  M_a_q_reg[27]/C

Slack:                    inf
  Source:                 io_dip[18]
                            (input port)
  Destination:            M_b_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.773ns  (logic 0.254ns (32.891%)  route 0.519ns (67.109%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  io_dip[18] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[18]
    J3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[18]_inst/O
                         net (fo=2, routed)           0.519     0.773    io_dip_IBUF[18]
    SLICE_X64Y49         FDRE                                         r  M_b_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.867     2.057    clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  M_b_q_reg[26]/C

Slack:                    inf
  Source:                 io_dip[17]
                            (input port)
  Destination:            M_a_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.796ns  (logic 0.244ns (30.668%)  route 0.552ns (69.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H4                                                0.000     0.000 r  io_dip[17] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[17]
    H4                   IBUF (Prop_ibuf_I_O)         0.244     0.244 r  io_dip_IBUF[17]_inst/O
                         net (fo=2, routed)           0.552     0.796    io_dip_IBUF[17]
    SLICE_X65Y48         FDRE                                         r  M_a_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.867     2.057    clk_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  M_a_q_reg[25]/C

Slack:                    inf
  Source:                 io_dip[17]
                            (input port)
  Destination:            M_b_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.244ns (28.562%)  route 0.610ns (71.438%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H4                                                0.000     0.000 r  io_dip[17] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[17]
    H4                   IBUF (Prop_ibuf_I_O)         0.244     0.244 r  io_dip_IBUF[17]_inst/O
                         net (fo=2, routed)           0.610     0.855    io_dip_IBUF[17]
    SLICE_X64Y48         FDRE                                         r  M_b_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.867     2.057    clk_IBUF_BUFG
    SLICE_X64Y48         FDRE                                         r  M_b_q_reg[25]/C





