Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Apr  9 22:06:13 2024
| Host         : Max_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong_timing_summary_routed.rpt -pb pong_timing_summary_routed.pb -rpx pong_timing_summary_routed.rpx -warn_on_violation
| Design       : pong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     240         
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (690)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (684)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (690)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: A0/PIXEL_CLK_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: A1/countX_reg[0]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: A1/countX_reg[1]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: A1/countX_reg[2]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: A1/countX_reg[3]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: A1/countX_reg[4]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: A1/countX_reg[5]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: A1/countX_reg[6]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: A1/countX_reg[7]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: A1/countX_reg[8]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: A1/countX_reg[9]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: A1/countY_reg[0]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: A1/countY_reg[1]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: A1/countY_reg[2]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: A1/countY_reg[3]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: A1/countY_reg[4]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: A1/countY_reg[5]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: A1/countY_reg[6]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: A1/countY_reg[7]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: A1/countY_reg[8]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: A1/countY_reg[9]/Q (HIGH)

 There are 134 register/latch pins with no clock driven by root clock pin: B0/BALLE_CLK_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: R0/RAQUETTE_CLK_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: S0/score_1_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: S0/score_1_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: S0/score_1_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: S0/score_2_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: S0/score_2_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: S0/score_2_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (684)
--------------------------------------------------
 There are 684 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.014        0.000                      0                   15        0.210        0.000                      0                   15        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.014        0.000                      0                   15        0.210        0.000                      0                   15        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.014ns  (required time - arrival time)
  Source:                 S0/score_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.580ns (29.299%)  route 1.400ns (70.701%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.563     5.084    S0/CLK_IBUF_BUFG
    SLICE_X33Y40         FDCE                                         r  S0/score_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  S0/score_1_reg[1]/Q
                         net (fo=8, routed)           1.400     6.940    S0/score_1[1]
    SLICE_X33Y40         LUT4 (Prop_lut4_I3_O)        0.124     7.064 r  S0/score_1[1]_i_1/O
                         net (fo=1, routed)           0.000     7.064    S0/score_1[1]_i_1_n_0
    SLICE_X33Y40         FDCE                                         r  S0/score_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443    14.784    S0/CLK_IBUF_BUFG
    SLICE_X33Y40         FDCE                                         r  S0/score_1_reg[1]/C
                         clock pessimism              0.300    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X33Y40         FDCE (Setup_fdce_C_D)        0.029    15.078    S0/score_1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                          -7.064    
  -------------------------------------------------------------------
                         slack                                  8.014    

Slack (MET) :             8.032ns  (required time - arrival time)
  Source:                 S0/score_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.608ns (30.285%)  route 1.400ns (69.715%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.563     5.084    S0/CLK_IBUF_BUFG
    SLICE_X33Y40         FDCE                                         r  S0/score_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  S0/score_1_reg[1]/Q
                         net (fo=8, routed)           1.400     6.940    S0/score_1[1]
    SLICE_X33Y40         LUT5 (Prop_lut5_I1_O)        0.152     7.092 r  S0/score_1[2]_i_1/O
                         net (fo=1, routed)           0.000     7.092    S0/score_1[2]_i_1_n_0
    SLICE_X33Y40         FDCE                                         r  S0/score_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443    14.784    S0/CLK_IBUF_BUFG
    SLICE_X33Y40         FDCE                                         r  S0/score_1_reg[2]/C
                         clock pessimism              0.300    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X33Y40         FDCE (Setup_fdce_C_D)        0.075    15.124    S0/score_1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -7.092    
  -------------------------------------------------------------------
                         slack                                  8.032    

Slack (MET) :             8.269ns  (required time - arrival time)
  Source:                 S0/prev_j1_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.747ns  (logic 0.932ns (53.348%)  route 0.815ns (46.652%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.563     5.084    S0/CLK_IBUF_BUFG
    SLICE_X35Y41         FDCE                                         r  S0/prev_j1_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  S0/prev_j1_win_reg/Q
                         net (fo=6, routed)           0.505     6.046    B2/prev_j1_win
    SLICE_X35Y41         LUT2 (Prop_lut2_I1_O)        0.150     6.196 r  B2/score_2[2]_i_2/O
                         net (fo=1, routed)           0.310     6.505    S0/score_10
    SLICE_X34Y40         LUT6 (Prop_lut6_I4_O)        0.326     6.831 r  S0/score_2[2]_i_1/O
                         net (fo=1, routed)           0.000     6.831    S0/score_2[2]_i_1_n_0
    SLICE_X34Y40         FDCE                                         r  S0/score_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.442    14.783    S0/CLK_IBUF_BUFG
    SLICE_X34Y40         FDCE                                         r  S0/score_2_reg[2]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X34Y40         FDCE (Setup_fdce_C_D)        0.077    15.100    S0/score_2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -6.831    
  -------------------------------------------------------------------
                         slack                                  8.269    

Slack (MET) :             8.342ns  (required time - arrival time)
  Source:                 R0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R0/RAQUETTE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.613ns  (logic 0.774ns (47.981%)  route 0.839ns (52.019%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.565     5.086    R0/CLK_IBUF_BUFG
    SLICE_X42Y42         FDCE                                         r  R0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.478     5.564 r  R0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.839     6.403    R0/cnt_reg_n_0_[1]
    SLICE_X39Y42         LUT4 (Prop_lut4_I0_O)        0.296     6.699 r  R0/RAQUETTE_CLK_i_1/O
                         net (fo=1, routed)           0.000     6.699    R0/RAQUETTE_CLK_i_1_n_0
    SLICE_X39Y42         FDRE                                         r  R0/RAQUETTE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444    14.785    R0/CLK_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  R0/RAQUETTE_CLK_reg/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X39Y42         FDRE (Setup_fdre_C_D)        0.031    15.041    R0/RAQUETTE_CLK_reg
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                          -6.699    
  -------------------------------------------------------------------
                         slack                                  8.342    

Slack (MET) :             8.343ns  (required time - arrival time)
  Source:                 A0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.773ns (48.016%)  route 0.837ns (51.984%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.565     5.086    A0/CLK_IBUF_BUFG
    SLICE_X42Y42         FDCE                                         r  A0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.478     5.564 r  A0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.837     6.401    A0/p_1_in
    SLICE_X39Y42         LUT4 (Prop_lut4_I0_O)        0.295     6.696 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     6.696    A0/PIXEL_CLK_i_1_n_0
    SLICE_X39Y42         FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444    14.785    A0/CLK_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  A0/PIXEL_CLK_reg/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X39Y42         FDRE (Setup_fdre_C_D)        0.029    15.039    A0/PIXEL_CLK_reg
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                  8.343    

Slack (MET) :             8.397ns  (required time - arrival time)
  Source:                 A0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.642ns (39.032%)  route 1.003ns (60.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.565     5.086    A0/CLK_IBUF_BUFG
    SLICE_X42Y42         FDCE                                         r  A0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.518     5.604 f  A0/cnt_reg[0]/Q
                         net (fo=2, routed)           1.003     6.607    A0/cnt_reg_n_0_[0]
    SLICE_X42Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.731 r  A0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     6.731    A0/cnt[0]_i_1_n_0
    SLICE_X42Y42         FDCE                                         r  A0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.446    14.787    A0/CLK_IBUF_BUFG
    SLICE_X42Y42         FDCE                                         r  A0/cnt_reg[0]/C
                         clock pessimism              0.299    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X42Y42         FDCE (Setup_fdce_C_D)        0.077    15.128    A0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -6.731    
  -------------------------------------------------------------------
                         slack                                  8.397    

Slack (MET) :             8.412ns  (required time - arrival time)
  Source:                 A0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.668ns (39.981%)  route 1.003ns (60.019%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.565     5.086    A0/CLK_IBUF_BUFG
    SLICE_X42Y42         FDCE                                         r  A0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  A0/cnt_reg[0]/Q
                         net (fo=2, routed)           1.003     6.607    A0/cnt_reg_n_0_[0]
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.150     6.757 r  A0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     6.757    A0/cnt[1]_i_1_n_0
    SLICE_X42Y42         FDCE                                         r  A0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.446    14.787    A0/CLK_IBUF_BUFG
    SLICE_X42Y42         FDCE                                         r  A0/cnt_reg[1]/C
                         clock pessimism              0.299    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X42Y42         FDCE (Setup_fdce_C_D)        0.118    15.169    A0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -6.757    
  -------------------------------------------------------------------
                         slack                                  8.412    

Slack (MET) :             8.430ns  (required time - arrival time)
  Source:                 B0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/BALLE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.525ns  (logic 0.779ns (51.078%)  route 0.746ns (48.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.565     5.086    B0/CLK_IBUF_BUFG
    SLICE_X42Y42         FDCE                                         r  B0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.478     5.564 r  B0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.746     6.310    B0/cnt_reg_n_0_[1]
    SLICE_X39Y42         LUT4 (Prop_lut4_I0_O)        0.301     6.611 r  B0/BALLE_CLK_i_1/O
                         net (fo=1, routed)           0.000     6.611    B0/BALLE_CLK_i_1_n_0
    SLICE_X39Y42         FDRE                                         r  B0/BALLE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444    14.785    B0/CLK_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  B0/BALLE_CLK_reg/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X39Y42         FDRE (Setup_fdre_C_D)        0.031    15.041    B0/BALLE_CLK_reg
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                  8.430    

Slack (MET) :             8.533ns  (required time - arrival time)
  Source:                 S0/prev_j2_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.773ns (51.168%)  route 0.738ns (48.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.562     5.083    S0/CLK_IBUF_BUFG
    SLICE_X34Y40         FDCE                                         r  S0/prev_j2_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDCE (Prop_fdce_C_Q)         0.478     5.561 r  S0/prev_j2_win_reg/Q
                         net (fo=3, routed)           0.738     6.299    S0/prev_j2_win
    SLICE_X34Y40         LUT6 (Prop_lut6_I1_O)        0.295     6.594 r  S0/score_2[1]_i_1/O
                         net (fo=1, routed)           0.000     6.594    S0/score_2[1]_i_1_n_0
    SLICE_X34Y40         FDCE                                         r  S0/score_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.442    14.783    S0/CLK_IBUF_BUFG
    SLICE_X34Y40         FDCE                                         r  S0/score_2_reg[1]/C
                         clock pessimism              0.300    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X34Y40         FDCE (Setup_fdce_C_D)        0.079    15.127    S0/score_2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -6.594    
  -------------------------------------------------------------------
                         slack                                  8.533    

Slack (MET) :             8.550ns  (required time - arrival time)
  Source:                 S0/prev_j1_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.580ns (40.925%)  route 0.837ns (59.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.563     5.084    S0/CLK_IBUF_BUFG
    SLICE_X35Y41         FDCE                                         r  S0/prev_j1_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  S0/prev_j1_win_reg/Q
                         net (fo=6, routed)           0.837     6.377    S0/prev_j1_win
    SLICE_X35Y40         LUT3 (Prop_lut3_I0_O)        0.124     6.501 r  S0/score_1[0]_i_1/O
                         net (fo=1, routed)           0.000     6.501    S0/score_1[0]_i_1_n_0
    SLICE_X35Y40         FDCE                                         r  S0/score_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.442    14.783    S0/CLK_IBUF_BUFG
    SLICE_X35Y40         FDCE                                         r  S0/score_1_reg[0]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X35Y40         FDCE (Setup_fdce_C_D)        0.029    15.052    S0/score_1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -6.501    
  -------------------------------------------------------------------
                         slack                                  8.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 S0/prev_j2_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.246ns (74.266%)  route 0.085ns (25.734%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.561     1.444    S0/CLK_IBUF_BUFG
    SLICE_X34Y40         FDCE                                         r  S0/prev_j2_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDCE (Prop_fdce_C_Q)         0.148     1.592 r  S0/prev_j2_win_reg/Q
                         net (fo=3, routed)           0.085     1.677    S0/prev_j2_win
    SLICE_X34Y40         LUT5 (Prop_lut5_I3_O)        0.098     1.775 r  S0/score_2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.775    S0/score_2[0]_i_1_n_0
    SLICE_X34Y40         FDCE                                         r  S0/score_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.957    S0/CLK_IBUF_BUFG
    SLICE_X34Y40         FDCE                                         r  S0/score_2_reg[0]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y40         FDCE (Hold_fdce_C_D)         0.121     1.565    S0/score_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 S0/score_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.931%)  route 0.179ns (49.069%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.561     1.444    S0/CLK_IBUF_BUFG
    SLICE_X35Y40         FDCE                                         r  S0/score_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  S0/score_1_reg[0]/Q
                         net (fo=10, routed)          0.179     1.764    S0/score_1[0]
    SLICE_X35Y40         LUT3 (Prop_lut3_I2_O)        0.045     1.809 r  S0/score_1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.809    S0/score_1[0]_i_1_n_0
    SLICE_X35Y40         FDCE                                         r  S0/score_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.957    S0/CLK_IBUF_BUFG
    SLICE_X35Y40         FDCE                                         r  S0/score_1_reg[0]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y40         FDCE (Hold_fdce_C_D)         0.091     1.535    S0/score_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 S0/prev_j1_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.367%)  route 0.233ns (55.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.561     1.444    S0/CLK_IBUF_BUFG
    SLICE_X35Y41         FDCE                                         r  S0/prev_j1_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  S0/prev_j1_win_reg/Q
                         net (fo=6, routed)           0.233     1.818    S0/prev_j1_win
    SLICE_X34Y40         LUT6 (Prop_lut6_I3_O)        0.045     1.863 r  S0/score_2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.863    S0/score_2[1]_i_1_n_0
    SLICE_X34Y40         FDCE                                         r  S0/score_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.957    S0/CLK_IBUF_BUFG
    SLICE_X34Y40         FDCE                                         r  S0/score_2_reg[1]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X34Y40         FDCE (Hold_fdce_C_D)         0.121     1.581    S0/score_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 B0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.208ns (48.473%)  route 0.221ns (51.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.445    B0/CLK_IBUF_BUFG
    SLICE_X42Y42         FDCE                                         r  B0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  B0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.221     1.830    B0/cnt_reg_n_0_[0]
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.044     1.874 r  B0/cnt[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.874    B0/cnt[1]_i_1__1_n_0
    SLICE_X42Y42         FDCE                                         r  B0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.832     1.959    B0/CLK_IBUF_BUFG
    SLICE_X42Y42         FDCE                                         r  B0/cnt_reg[1]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X42Y42         FDCE (Hold_fdce_C_D)         0.131     1.576    B0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 R0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.593%)  route 0.221ns (51.407%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.445    R0/CLK_IBUF_BUFG
    SLICE_X42Y42         FDCE                                         r  R0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  R0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.221     1.830    R0/cnt_reg_n_0_[0]
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.875 r  R0/cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.875    R0/cnt[1]_i_1__0_n_0
    SLICE_X42Y42         FDCE                                         r  R0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.832     1.959    R0/CLK_IBUF_BUFG
    SLICE_X42Y42         FDCE                                         r  R0/cnt_reg[1]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X42Y42         FDCE (Hold_fdce_C_D)         0.131     1.576    R0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 S0/score_2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.678%)  route 0.212ns (50.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.561     1.444    S0/CLK_IBUF_BUFG
    SLICE_X34Y40         FDCE                                         r  S0/score_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  S0/score_2_reg[2]/Q
                         net (fo=7, routed)           0.212     1.820    S0/score_2[2]
    SLICE_X34Y40         LUT6 (Prop_lut6_I5_O)        0.045     1.865 r  S0/score_2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.865    S0/score_2[2]_i_1_n_0
    SLICE_X34Y40         FDCE                                         r  S0/score_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.957    S0/CLK_IBUF_BUFG
    SLICE_X34Y40         FDCE                                         r  S0/score_2_reg[2]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y40         FDCE (Hold_fdce_C_D)         0.120     1.564    S0/score_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 B0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.593%)  route 0.221ns (51.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.445    B0/CLK_IBUF_BUFG
    SLICE_X42Y42         FDCE                                         r  B0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.164     1.609 f  B0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.221     1.830    B0/cnt_reg_n_0_[0]
    SLICE_X42Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.875 r  B0/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.875    B0/cnt[0]_i_1__0_n_0
    SLICE_X42Y42         FDCE                                         r  B0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.832     1.959    B0/CLK_IBUF_BUFG
    SLICE_X42Y42         FDCE                                         r  B0/cnt_reg[0]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X42Y42         FDCE (Hold_fdce_C_D)         0.121     1.566    B0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 R0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.593%)  route 0.221ns (51.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.445    R0/CLK_IBUF_BUFG
    SLICE_X42Y42         FDCE                                         r  R0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.164     1.609 f  R0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.221     1.830    R0/cnt_reg_n_0_[0]
    SLICE_X42Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.875 r  R0/cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.875    R0/cnt[0]_i_1__1_n_0
    SLICE_X42Y42         FDCE                                         r  R0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.832     1.959    R0/CLK_IBUF_BUFG
    SLICE_X42Y42         FDCE                                         r  R0/cnt_reg[0]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X42Y42         FDCE (Hold_fdce_C_D)         0.121     1.566    R0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 A0/PIXEL_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.005%)  route 0.218ns (53.995%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.445    A0/CLK_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  A0/PIXEL_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  A0/PIXEL_CLK_reg/Q
                         net (fo=21, routed)          0.218     1.804    A0/PIXEL_CLK
    SLICE_X39Y42         LUT4 (Prop_lut4_I3_O)        0.045     1.849 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.849    A0/PIXEL_CLK_i_1_n_0
    SLICE_X39Y42         FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    A0/CLK_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  A0/PIXEL_CLK_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X39Y42         FDRE (Hold_fdre_C_D)         0.091     1.536    A0/PIXEL_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 B0/BALLE_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/BALLE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.572%)  route 0.231ns (55.428%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.445    B0/CLK_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  B0/BALLE_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  B0/BALLE_CLK_reg/Q
                         net (fo=2, routed)           0.231     1.817    B0/balle_clk_s
    SLICE_X39Y42         LUT4 (Prop_lut4_I3_O)        0.045     1.862 r  B0/BALLE_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.862    B0/BALLE_CLK_i_1_n_0
    SLICE_X39Y42         FDRE                                         r  B0/BALLE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    B0/CLK_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  B0/BALLE_CLK_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X39Y42         FDRE (Hold_fdre_C_D)         0.092     1.537    B0/BALLE_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.325    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y42   A0/PIXEL_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y42   A0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y42   A0/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y42   B0/BALLE_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y42   B0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y42   B0/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y42   R0/RAQUETTE_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y42   R0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y42   R0/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y42   A0/PIXEL_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y42   A0/PIXEL_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y42   A0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y42   A0/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y42   A0/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y42   A0/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y42   B0/BALLE_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y42   B0/BALLE_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y42   B0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y42   B0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y42   A0/PIXEL_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y42   A0/PIXEL_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y42   A0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y42   A0/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y42   A0/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y42   A0/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y42   B0/BALLE_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y42   B0/BALLE_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y42   B0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y42   B0/cnt_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           698 Endpoints
Min Delay           698 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 R1/yRaquetteG_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.264ns  (logic 6.176ns (43.295%)  route 8.089ns (56.705%))
  Logic Levels:           10  (CARRY4=4 FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE                         0.000     0.000 r  R1/yRaquetteG_reg[2]/C
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  R1/yRaquetteG_reg[2]/Q
                         net (fo=13, routed)          1.425     1.881    R1/Y_RAQUETTE_G[2]
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.555 r  R1/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.555    R1/i__carry_i_5_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.889 r  R1/i__carry__0_i_5/O[1]
                         net (fo=1, routed)           0.791     3.679    A1/_inferred__3/i__carry__1_0[1]
    SLICE_X37Y41         LUT2 (Prop_lut2_I1_O)        0.303     3.982 r  A1/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     3.982    R1/_inferred__3/i__carry__1_0[2]
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.380 r  R1/_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.380    R1/_inferred__3/i__carry__0_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.494 f  R1/_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           1.270     5.765    A1/GREEN_OBUF[2]_inst_i_2_0[0]
    SLICE_X33Y42         LUT5 (Prop_lut5_I3_O)        0.124     5.889 f  A1/GREEN_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.933     6.821    A1/GREEN_OBUF[2]_inst_i_3_n_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I4_O)        0.124     6.945 r  A1/GREEN_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.873     7.818    A1/GREEN_OBUF[2]_inst_i_2_n_0
    SLICE_X34Y42         LUT4 (Prop_lut4_I3_O)        0.124     7.942 r  A1/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.798    10.740    BLUE_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    14.264 r  BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.264    BLUE[3]
    J18                                                               r  BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/yBalle_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.102ns  (logic 5.710ns (40.489%)  route 8.392ns (59.511%))
  Logic Levels:           7  (CARRY4=2 FDCE=1 LUT1=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE                         0.000     0.000 r  B2/yBalle_reg[9]/C
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  B2/yBalle_reg[9]/Q
                         net (fo=32, routed)          2.741     3.160    B2/yBalle_reg[31]_0[9]
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.846     4.006 f  B2/RED_OBUF[1]_inst_i_40/O[2]
                         net (fo=1, routed)           0.815     4.822    B2/RED_OBUF[1]_inst_i_40_n_5
    SLICE_X30Y46         LUT1 (Prop_lut1_I0_O)        0.302     5.124 r  B2/RED_OBUF[1]_inst_i_12/O
                         net (fo=1, routed)           0.000     5.124    A1/BLUE_OBUF[3]_inst_i_3[1]
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.500 r  A1/RED_OBUF[1]_inst_i_4/CO[3]
                         net (fo=3, routed)           1.258     6.758    B2/BLUE_OBUF[2]_inst_i_1[0]
    SLICE_X34Y43         LUT5 (Prop_lut5_I3_O)        0.124     6.882 f  B2/BLUE_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.788     7.671    A1/BLUE[3]
    SLICE_X34Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.795 r  A1/BLUE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.789    10.583    BLUE_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    14.102 r  BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.102    BLUE[2]
    K18                                                               r  BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R1/yRaquetteG_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.079ns  (logic 6.172ns (43.839%)  route 7.907ns (56.161%))
  Logic Levels:           10  (CARRY4=4 FDCE=1 LUT2=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE                         0.000     0.000 r  R1/yRaquetteG_reg[2]/C
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  R1/yRaquetteG_reg[2]/Q
                         net (fo=13, routed)          1.425     1.881    R1/Y_RAQUETTE_G[2]
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.555 r  R1/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.555    R1/i__carry_i_5_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.889 r  R1/i__carry__0_i_5/O[1]
                         net (fo=1, routed)           0.791     3.679    A1/_inferred__3/i__carry__1_0[1]
    SLICE_X37Y41         LUT2 (Prop_lut2_I1_O)        0.303     3.982 r  A1/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     3.982    R1/_inferred__3/i__carry__1_0[2]
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.380 r  R1/_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.380    R1/_inferred__3/i__carry__0_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.494 f  R1/_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           1.270     5.765    A1/GREEN_OBUF[2]_inst_i_2_0[0]
    SLICE_X33Y42         LUT5 (Prop_lut5_I3_O)        0.124     5.889 f  A1/GREEN_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.933     6.821    A1/GREEN_OBUF[2]_inst_i_3_n_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I4_O)        0.124     6.945 r  A1/GREEN_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.629     7.574    A1/GREEN_OBUF[2]_inst_i_2_n_0
    SLICE_X34Y41         LUT2 (Prop_lut2_I1_O)        0.124     7.698 r  A1/GREEN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.860    10.558    GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    14.079 r  GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.079    GREEN[0]
    J17                                                               r  GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/yBalle_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.060ns  (logic 5.922ns (42.123%)  route 8.137ns (57.877%))
  Logic Levels:           7  (CARRY4=2 FDCE=1 LUT1=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE                         0.000     0.000 r  B2/yBalle_reg[9]/C
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  B2/yBalle_reg[9]/Q
                         net (fo=32, routed)          2.741     3.160    B2/yBalle_reg[31]_0[9]
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.846     4.006 f  B2/RED_OBUF[1]_inst_i_40/O[2]
                         net (fo=1, routed)           0.815     4.822    B2/RED_OBUF[1]_inst_i_40_n_5
    SLICE_X30Y46         LUT1 (Prop_lut1_I0_O)        0.302     5.124 r  B2/RED_OBUF[1]_inst_i_12/O
                         net (fo=1, routed)           0.000     5.124    A1/BLUE_OBUF[3]_inst_i_3[1]
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.500 r  A1/RED_OBUF[1]_inst_i_4/CO[3]
                         net (fo=3, routed)           1.257     6.757    A1/countY_reg[9]_1[0]
    SLICE_X34Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.881 f  A1/BLUE_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.681     7.562    A1/BLUE_OBUF[3]_inst_i_2_n_0
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.148     7.710 r  A1/BLUE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.642    10.352    BLUE_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.707    14.060 r  BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.060    BLUE[1]
    L18                                                               r  BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/yBalle_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.852ns  (logic 5.686ns (41.050%)  route 8.166ns (58.950%))
  Logic Levels:           7  (CARRY4=2 FDCE=1 LUT1=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE                         0.000     0.000 r  B2/yBalle_reg[9]/C
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  B2/yBalle_reg[9]/Q
                         net (fo=32, routed)          2.741     3.160    B2/yBalle_reg[31]_0[9]
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.846     4.006 f  B2/RED_OBUF[1]_inst_i_40/O[2]
                         net (fo=1, routed)           0.815     4.822    B2/RED_OBUF[1]_inst_i_40_n_5
    SLICE_X30Y46         LUT1 (Prop_lut1_I0_O)        0.302     5.124 r  B2/RED_OBUF[1]_inst_i_12/O
                         net (fo=1, routed)           0.000     5.124    A1/BLUE_OBUF[3]_inst_i_3[1]
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.500 r  A1/RED_OBUF[1]_inst_i_4/CO[3]
                         net (fo=3, routed)           1.257     6.757    A1/countY_reg[9]_1[0]
    SLICE_X34Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.881 f  A1/BLUE_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.750     7.631    A1/BLUE_OBUF[3]_inst_i_2_n_0
    SLICE_X34Y41         LUT3 (Prop_lut3_I1_O)        0.124     7.755 r  A1/BLUE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.602    10.357    BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    13.852 r  BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.852    BLUE[0]
    N18                                                               r  BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R1/yRaquetteG_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.803ns  (logic 6.180ns (44.775%)  route 7.623ns (55.225%))
  Logic Levels:           10  (CARRY4=4 FDCE=1 LUT2=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE                         0.000     0.000 r  R1/yRaquetteG_reg[2]/C
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  R1/yRaquetteG_reg[2]/Q
                         net (fo=13, routed)          1.425     1.881    R1/Y_RAQUETTE_G[2]
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.555 r  R1/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.555    R1/i__carry_i_5_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.889 r  R1/i__carry__0_i_5/O[1]
                         net (fo=1, routed)           0.791     3.679    A1/_inferred__3/i__carry__1_0[1]
    SLICE_X37Y41         LUT2 (Prop_lut2_I1_O)        0.303     3.982 r  A1/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     3.982    R1/_inferred__3/i__carry__1_0[2]
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.380 r  R1/_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.380    R1/_inferred__3/i__carry__0_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.494 f  R1/_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           1.270     5.765    A1/GREEN_OBUF[2]_inst_i_2_0[0]
    SLICE_X33Y42         LUT5 (Prop_lut5_I3_O)        0.124     5.889 f  A1/GREEN_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.933     6.821    A1/GREEN_OBUF[2]_inst_i_3_n_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I4_O)        0.124     6.945 r  A1/GREEN_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.629     7.574    A1/GREEN_OBUF[2]_inst_i_2_n_0
    SLICE_X34Y41         LUT2 (Prop_lut2_I1_O)        0.124     7.698 r  A1/GREEN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.576    10.274    GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    13.803 r  GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.803    GREEN[2]
    G17                                                               r  GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R1/yRaquetteD_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.540ns  (logic 5.804ns (42.869%)  route 7.735ns (57.131%))
  Logic Levels:           9  (CARRY4=3 FDPE=1 LUT1=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDPE                         0.000     0.000 r  R1/yRaquetteD_reg[5]/C
    SLICE_X43Y56         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  R1/yRaquetteD_reg[5]/Q
                         net (fo=13, routed)          2.204     2.660    R1/Y_RAQUETTE_D[5]
    SLICE_X41Y41         LUT1 (Prop_lut1_I0_O)        0.124     2.784 r  R1/i__carry__0_i_9/O
                         net (fo=1, routed)           0.000     2.784    R1/i__carry__0_i_9_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.316 r  R1/i__carry__0_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.316    R1/i__carry__0_i_1__0_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.555 f  R1/i__carry__1_i_1__0/O[2]
                         net (fo=1, routed)           0.817     4.372    R1/i__carry__1_i_1__0_n_5
    SLICE_X40Y43         LUT1 (Prop_lut1_I0_O)        0.302     4.674 r  R1/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     4.674    R1/i__carry__1_i_2__2_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.075 f  R1/_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           1.293     6.368    A1/RED_OBUF[3]_inst_i_1_1[0]
    SLICE_X35Y42         LUT6 (Prop_lut6_I4_O)        0.124     6.492 r  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.613     7.105    A1/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X34Y41         LUT6 (Prop_lut6_I1_O)        0.124     7.229 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.809    10.037    RED_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         3.502    13.540 r  RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.540    RED[3]
    N19                                                               r  RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/yBalle_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.520ns  (logic 5.529ns (40.900%)  route 7.990ns (59.100%))
  Logic Levels:           6  (CARRY4=2 FDCE=1 LUT1=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE                         0.000     0.000 r  B2/yBalle_reg[9]/C
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  B2/yBalle_reg[9]/Q
                         net (fo=32, routed)          2.738     3.157    B2/yBalle_reg[31]_0[9]
    SLICE_X34Y48         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.754     3.911 f  B2/RED_OBUF[1]_inst_i_29/O[2]
                         net (fo=1, routed)           0.816     4.727    B2/RED_OBUF[1]_inst_i_29_n_5
    SLICE_X35Y47         LUT1 (Prop_lut1_I0_O)        0.301     5.028 r  B2/RED_OBUF[1]_inst_i_31/O
                         net (fo=1, routed)           0.000     5.028    B2/RED_OBUF[1]_inst_i_31_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.429 f  B2/RED_OBUF[1]_inst_i_7/CO[3]
                         net (fo=3, routed)           1.064     6.493    A1/GREEN[1]_0[0]
    SLICE_X34Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.617 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           3.372     9.989    GREEN_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         3.530    13.520 r  GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.520    GREEN[3]
    D17                                                               r  GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R1/yRaquetteD_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.359ns  (logic 5.826ns (43.611%)  route 7.533ns (56.389%))
  Logic Levels:           9  (CARRY4=3 FDPE=1 LUT1=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDPE                         0.000     0.000 r  R1/yRaquetteD_reg[5]/C
    SLICE_X43Y56         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  R1/yRaquetteD_reg[5]/Q
                         net (fo=13, routed)          2.204     2.660    R1/Y_RAQUETTE_D[5]
    SLICE_X41Y41         LUT1 (Prop_lut1_I0_O)        0.124     2.784 r  R1/i__carry__0_i_9/O
                         net (fo=1, routed)           0.000     2.784    R1/i__carry__0_i_9_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.316 r  R1/i__carry__0_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.316    R1/i__carry__0_i_1__0_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.555 f  R1/i__carry__1_i_1__0/O[2]
                         net (fo=1, routed)           0.817     4.372    R1/i__carry__1_i_1__0_n_5
    SLICE_X40Y43         LUT1 (Prop_lut1_I0_O)        0.302     4.674 r  R1/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     4.674    R1/i__carry__1_i_2__2_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.075 f  R1/_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           1.293     6.368    A1/RED_OBUF[3]_inst_i_1_1[0]
    SLICE_X35Y42         LUT6 (Prop_lut6_I4_O)        0.124     6.492 r  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.613     7.105    A1/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X34Y41         LUT6 (Prop_lut6_I1_O)        0.124     7.229 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.606     9.835    RED_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    13.359 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.359    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/yBalle_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.018ns  (logic 5.504ns (42.284%)  route 7.513ns (57.716%))
  Logic Levels:           6  (CARRY4=2 FDCE=1 LUT1=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE                         0.000     0.000 r  B2/yBalle_reg[9]/C
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  B2/yBalle_reg[9]/Q
                         net (fo=32, routed)          2.738     3.157    B2/yBalle_reg[31]_0[9]
    SLICE_X34Y48         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.754     3.911 f  B2/RED_OBUF[1]_inst_i_29/O[2]
                         net (fo=1, routed)           0.816     4.727    B2/RED_OBUF[1]_inst_i_29_n_5
    SLICE_X35Y47         LUT1 (Prop_lut1_I0_O)        0.301     5.028 r  B2/RED_OBUF[1]_inst_i_31/O
                         net (fo=1, routed)           0.000     5.028    B2/RED_OBUF[1]_inst_i_31_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.429 f  B2/RED_OBUF[1]_inst_i_7/CO[3]
                         net (fo=3, routed)           1.064     6.493    A1/GREEN[1]_0[0]
    SLICE_X34Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.617 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           2.895     9.512    GREEN_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    13.018 r  GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.018    GREEN[1]
    H17                                                               r  GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A1/countX_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/countX_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.186ns (59.374%)  route 0.127ns (40.626%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDCE                         0.000     0.000 r  A1/countX_reg[7]/C
    SLICE_X33Y39         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  A1/countX_reg[7]/Q
                         net (fo=18, routed)          0.127     0.268    A1/Q[7]
    SLICE_X33Y39         LUT6 (Prop_lut6_I4_O)        0.045     0.313 r  A1/countX[8]_i_1/O
                         net (fo=1, routed)           0.000     0.313    A1/countX[8]_i_1_n_0
    SLICE_X33Y39         FDCE                                         r  A1/countX_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/jwin_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            B2/yBalle_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.186ns (57.455%)  route 0.138ns (42.545%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDCE                         0.000     0.000 r  B2/jwin_reg[0]_rep__0/C
    SLICE_X41Y53         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B2/jwin_reg[0]_rep__0/Q
                         net (fo=99, routed)          0.138     0.279    B2/jwin_reg[0]_rep__0_n_0
    SLICE_X40Y53         LUT4 (Prop_lut4_I0_O)        0.045     0.324 r  B2/yBalle[31]_i_1/O
                         net (fo=1, routed)           0.000     0.324    B2/yBalle[31]_i_1_n_0
    SLICE_X40Y53         FDCE                                         r  B2/yBalle_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countX_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/countX_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.160%)  route 0.145ns (43.840%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDCE                         0.000     0.000 r  A1/countX_reg[7]/C
    SLICE_X33Y39         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  A1/countX_reg[7]/Q
                         net (fo=18, routed)          0.145     0.286    A1/Q[7]
    SLICE_X33Y39         LUT6 (Prop_lut6_I0_O)        0.045     0.331 r  A1/countX[9]_i_1/O
                         net (fo=1, routed)           0.000     0.331    A1/countX[9]_i_1_n_0
    SLICE_X33Y39         FDCE                                         r  A1/countX_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/VxBalle_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B2/VxBalle_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDCE                         0.000     0.000 r  B2/VxBalle_reg[0]/C
    SLICE_X28Y46         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B2/VxBalle_reg[0]/Q
                         net (fo=3, routed)           0.185     0.326    B2/VxBalle_reg[0]_0[0]
    SLICE_X28Y46         LUT4 (Prop_lut4_I2_O)        0.045     0.371 r  B2/VxBalle[0]_i_1/O
                         net (fo=1, routed)           0.000     0.371    B2/VxBalle[0]_i_1_n_0
    SLICE_X28Y46         FDCE                                         r  B2/VxBalle_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/VyBalle_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B2/VyBalle_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDCE                         0.000     0.000 r  B2/VyBalle_reg[0]/C
    SLICE_X44Y44         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B2/VyBalle_reg[0]/Q
                         net (fo=6, routed)           0.185     0.326    B2/VyBalle_reg_n_0_[0]
    SLICE_X44Y44         LUT4 (Prop_lut4_I0_O)        0.045     0.371 r  B2/VyBalle[0]_i_1/O
                         net (fo=1, routed)           0.000     0.371    B2/VyBalle[0]_i_1_n_0
    SLICE_X44Y44         FDCE                                         r  B2/VyBalle_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDCE                         0.000     0.000 r  B1/cnt_reg[0]/C
    SLICE_X50Y47         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  B1/cnt_reg[0]/Q
                         net (fo=4, routed)           0.079     0.243    B1/cnt_reg[0]
    SLICE_X50Y47         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.372 r  B1/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.372    B1/cnt_reg[0]_i_1_n_6
    SLICE_X50Y47         FDCE                                         r  B1/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countX_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/countX_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.124%)  route 0.193ns (50.876%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE                         0.000     0.000 r  A1/countX_reg[0]/C
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  A1/countX_reg[0]/Q
                         net (fo=15, routed)          0.193     0.334    A1/Q[0]
    SLICE_X33Y41         LUT2 (Prop_lut2_I0_O)        0.045     0.379 r  A1/countX[0]_i_1/O
                         net (fo=1, routed)           0.000     0.379    A1/p_0_in[0]
    SLICE_X33Y41         FDCE                                         r  A1/countX_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/countY_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE                         0.000     0.000 r  A1/countY_reg[8]/C
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  A1/countY_reg[8]/Q
                         net (fo=17, routed)          0.197     0.338    A1/countY_reg[9]_0[8]
    SLICE_X36Y40         LUT5 (Prop_lut5_I3_O)        0.045     0.383 r  A1/countY[8]_i_1/O
                         net (fo=1, routed)           0.000     0.383    A1/p_0_in__0[8]
    SLICE_X36Y40         FDCE                                         r  A1/countY_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countX_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/countX_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.521%)  route 0.197ns (51.479%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE                         0.000     0.000 r  A1/countX_reg[4]/C
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  A1/countX_reg[4]/Q
                         net (fo=18, routed)          0.197     0.338    A1/Q[4]
    SLICE_X32Y40         LUT6 (Prop_lut6_I5_O)        0.045     0.383 r  A1/countX[4]_i_1/O
                         net (fo=1, routed)           0.000     0.383    A1/p_0_in[4]
    SLICE_X32Y40         FDCE                                         r  A1/countX_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/countY_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.186ns (48.069%)  route 0.201ns (51.931%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDCE                         0.000     0.000 r  A1/countY_reg[1]/C
    SLICE_X39Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  A1/countY_reg[1]/Q
                         net (fo=23, routed)          0.201     0.342    A1/countY_reg[9]_0[1]
    SLICE_X38Y40         LUT5 (Prop_lut5_I1_O)        0.045     0.387 r  A1/countY[3]_i_1/O
                         net (fo=1, routed)           0.000     0.387    A1/p_0_in__0[3]
    SLICE_X38Y40         FDCE                                         r  A1/countY_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S0/score_2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/IS_NUMBER_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.932ns  (logic 1.014ns (20.559%)  route 3.918ns (79.441%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.562     5.083    S0/CLK_IBUF_BUFG
    SLICE_X34Y40         FDCE                                         r  S0/score_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  S0/score_2_reg[1]/Q
                         net (fo=9, routed)           0.871     6.472    S0/score_2[1]
    SLICE_X34Y39         LUT3 (Prop_lut3_I2_O)        0.124     6.596 f  S0/IS_NUMBER_reg_i_28/O
                         net (fo=1, routed)           0.974     7.571    A1/IS_NUMBER_reg_i_4
    SLICE_X33Y40         LUT6 (Prop_lut6_I3_O)        0.124     7.695 r  A1/IS_NUMBER_reg_i_12/O
                         net (fo=1, routed)           1.127     8.821    S0/IS_NUMBER_reg_i_1
    SLICE_X32Y39         LUT6 (Prop_lut6_I2_O)        0.124     8.945 r  S0/IS_NUMBER_reg_i_4/O
                         net (fo=2, routed)           0.946     9.891    A1/IS_NUMBER_reg
    SLICE_X30Y39         LUT6 (Prop_lut6_I1_O)        0.124    10.015 r  A1/IS_NUMBER_reg_i_1/O
                         net (fo=1, routed)           0.000    10.015    S1/RED_OBUF[1]_inst_i_3
    SLICE_X30Y39         LDCE                                         r  S1/IS_NUMBER_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S0/score_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/IS_NUMBER_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.547ns  (logic 0.231ns (42.225%)  route 0.316ns (57.775%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.445    S0/CLK_IBUF_BUFG
    SLICE_X33Y40         FDCE                                         r  S0/score_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  S0/score_1_reg[1]/Q
                         net (fo=8, routed)           0.160     1.747    A1/score_1[1]
    SLICE_X31Y39         LUT6 (Prop_lut6_I3_O)        0.045     1.792 f  A1/IS_NUMBER_reg_i_6/O
                         net (fo=2, routed)           0.156     1.947    A1/IS_NUMBER_reg_i_6_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I4_O)        0.045     1.992 r  A1/IS_NUMBER_reg_i_1/O
                         net (fo=1, routed)           0.000     1.992    S1/RED_OBUF[1]_inst_i_3
    SLICE_X30Y39         LDCE                                         r  S1/IS_NUMBER_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_1_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.738ns  (logic 1.565ns (16.073%)  route 8.173ns (83.927%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=7, routed)           3.509     4.951    S1/RST_IBUF
    SLICE_X39Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.075 f  S1/jwin[1]_i_2/O
                         net (fo=255, routed)         4.664     9.738    S0/score_2_reg[0]_0
    SLICE_X33Y40         FDCE                                         f  S0/score_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443     4.784    S0/CLK_IBUF_BUFG
    SLICE_X33Y40         FDCE                                         r  S0/score_1_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_1_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.738ns  (logic 1.565ns (16.073%)  route 8.173ns (83.927%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=7, routed)           3.509     4.951    S1/RST_IBUF
    SLICE_X39Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.075 f  S1/jwin[1]_i_2/O
                         net (fo=255, routed)         4.664     9.738    S0/score_2_reg[0]_0
    SLICE_X33Y40         FDCE                                         f  S0/score_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443     4.784    S0/CLK_IBUF_BUFG
    SLICE_X33Y40         FDCE                                         r  S0/score_1_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/prev_j2_win_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.373ns  (logic 1.565ns (16.700%)  route 7.808ns (83.300%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=7, routed)           3.509     4.951    S1/RST_IBUF
    SLICE_X39Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.075 f  S1/jwin[1]_i_2/O
                         net (fo=255, routed)         4.299     9.373    S0/score_2_reg[0]_0
    SLICE_X34Y40         FDCE                                         f  S0/prev_j2_win_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.442     4.783    S0/CLK_IBUF_BUFG
    SLICE_X34Y40         FDCE                                         r  S0/prev_j2_win_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_1_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.373ns  (logic 1.565ns (16.700%)  route 7.808ns (83.300%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=7, routed)           3.509     4.951    S1/RST_IBUF
    SLICE_X39Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.075 f  S1/jwin[1]_i_2/O
                         net (fo=255, routed)         4.299     9.373    S0/score_2_reg[0]_0
    SLICE_X35Y40         FDCE                                         f  S0/score_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.442     4.783    S0/CLK_IBUF_BUFG
    SLICE_X35Y40         FDCE                                         r  S0/score_1_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_2_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.373ns  (logic 1.565ns (16.700%)  route 7.808ns (83.300%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=7, routed)           3.509     4.951    S1/RST_IBUF
    SLICE_X39Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.075 f  S1/jwin[1]_i_2/O
                         net (fo=255, routed)         4.299     9.373    S0/score_2_reg[0]_0
    SLICE_X34Y40         FDCE                                         f  S0/score_2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.442     4.783    S0/CLK_IBUF_BUFG
    SLICE_X34Y40         FDCE                                         r  S0/score_2_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_2_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.373ns  (logic 1.565ns (16.700%)  route 7.808ns (83.300%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=7, routed)           3.509     4.951    S1/RST_IBUF
    SLICE_X39Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.075 f  S1/jwin[1]_i_2/O
                         net (fo=255, routed)         4.299     9.373    S0/score_2_reg[0]_0
    SLICE_X34Y40         FDCE                                         f  S0/score_2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.442     4.783    S0/CLK_IBUF_BUFG
    SLICE_X34Y40         FDCE                                         r  S0/score_2_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_2_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.373ns  (logic 1.565ns (16.700%)  route 7.808ns (83.300%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=7, routed)           3.509     4.951    S1/RST_IBUF
    SLICE_X39Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.075 f  S1/jwin[1]_i_2/O
                         net (fo=255, routed)         4.299     9.373    S0/score_2_reg[0]_0
    SLICE_X34Y40         FDCE                                         f  S0/score_2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.442     4.783    S0/CLK_IBUF_BUFG
    SLICE_X34Y40         FDCE                                         r  S0/score_2_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/prev_j1_win_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.209ns  (logic 1.565ns (16.998%)  route 7.643ns (83.002%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=7, routed)           3.509     4.951    S1/RST_IBUF
    SLICE_X39Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.075 f  S1/jwin[1]_i_2/O
                         net (fo=255, routed)         4.134     9.209    S0/score_2_reg[0]_0
    SLICE_X35Y41         FDCE                                         f  S0/prev_j1_win_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443     4.784    S0/CLK_IBUF_BUFG
    SLICE_X35Y41         FDCE                                         r  S0/prev_j1_win_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            A0/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.630ns  (logic 1.565ns (27.801%)  route 4.065ns (72.199%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=7, routed)           3.509     4.951    S1/RST_IBUF
    SLICE_X39Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.075 f  S1/jwin[1]_i_2/O
                         net (fo=255, routed)         0.556     5.630    A0/cnt_reg[1]_0
    SLICE_X42Y42         FDCE                                         f  A0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.446     4.787    A0/CLK_IBUF_BUFG
    SLICE_X42Y42         FDCE                                         r  A0/cnt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            A0/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.630ns  (logic 1.565ns (27.801%)  route 4.065ns (72.199%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=7, routed)           3.509     4.951    S1/RST_IBUF
    SLICE_X39Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.075 f  S1/jwin[1]_i_2/O
                         net (fo=255, routed)         0.556     5.630    A0/cnt_reg[1]_0
    SLICE_X42Y42         FDCE                                         f  A0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.446     4.787    A0/CLK_IBUF_BUFG
    SLICE_X42Y42         FDCE                                         r  A0/cnt_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B2/jwin_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            S0/score_2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.457%)  route 0.242ns (56.543%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE                         0.000     0.000 r  B2/jwin_reg[1]_rep__0/C
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B2/jwin_reg[1]_rep__0/Q
                         net (fo=10, routed)          0.242     0.383    S0/prev_j2_win_reg_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I2_O)        0.045     0.428 r  S0/score_2[1]_i_1/O
                         net (fo=1, routed)           0.000     0.428    S0/score_2[1]_i_1_n_0
    SLICE_X34Y40         FDCE                                         r  S0/score_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.957    S0/CLK_IBUF_BUFG
    SLICE_X34Y40         FDCE                                         r  S0/score_2_reg[1]/C

Slack:                    inf
  Source:                 B2/jwin_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            S0/prev_j2_win_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.869%)  route 0.316ns (69.131%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE                         0.000     0.000 r  B2/jwin_reg[1]_rep__0/C
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B2/jwin_reg[1]_rep__0/Q
                         net (fo=10, routed)          0.316     0.457    S0/prev_j2_win_reg_0
    SLICE_X34Y40         FDCE                                         r  S0/prev_j2_win_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.957    S0/CLK_IBUF_BUFG
    SLICE_X34Y40         FDCE                                         r  S0/prev_j2_win_reg/C

Slack:                    inf
  Source:                 B2/jwin_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            S0/score_2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.186%)  route 0.328ns (63.814%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE                         0.000     0.000 r  B2/jwin_reg[1]_rep__0/C
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B2/jwin_reg[1]_rep__0/Q
                         net (fo=10, routed)          0.328     0.469    S0/prev_j2_win_reg_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I3_O)        0.045     0.514 r  S0/score_2[2]_i_1/O
                         net (fo=1, routed)           0.000     0.514    S0/score_2[2]_i_1_n_0
    SLICE_X34Y40         FDCE                                         r  S0/score_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.957    S0/CLK_IBUF_BUFG
    SLICE_X34Y40         FDCE                                         r  S0/score_2_reg[2]/C

Slack:                    inf
  Source:                 S1/END_GAME_reg/G
                            (positive level-sensitive latch)
  Destination:            R0/RAQUETTE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.526ns  (logic 0.223ns (42.430%)  route 0.303ns (57.570%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         LDCE                         0.000     0.000 r  S1/END_GAME_reg/G
    SLICE_X34Y41         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  S1/END_GAME_reg/Q
                         net (fo=7, routed)           0.303     0.481    R0/END_GAME
    SLICE_X39Y42         LUT4 (Prop_lut4_I2_O)        0.045     0.526 r  R0/RAQUETTE_CLK_i_1/O
                         net (fo=1, routed)           0.000     0.526    R0/RAQUETTE_CLK_i_1_n_0
    SLICE_X39Y42         FDRE                                         r  R0/RAQUETTE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    R0/CLK_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  R0/RAQUETTE_CLK_reg/C

Slack:                    inf
  Source:                 S1/END_GAME_reg/G
                            (positive level-sensitive latch)
  Destination:            B0/BALLE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.599ns  (logic 0.223ns (37.258%)  route 0.376ns (62.742%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         LDCE                         0.000     0.000 r  S1/END_GAME_reg/G
    SLICE_X34Y41         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  S1/END_GAME_reg/Q
                         net (fo=7, routed)           0.376     0.554    B0/END_GAME
    SLICE_X39Y42         LUT4 (Prop_lut4_I2_O)        0.045     0.599 r  B0/BALLE_CLK_i_1/O
                         net (fo=1, routed)           0.000     0.599    B0/BALLE_CLK_i_1_n_0
    SLICE_X39Y42         FDRE                                         r  B0/BALLE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    B0/CLK_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  B0/BALLE_CLK_reg/C

Slack:                    inf
  Source:                 B2/jwin_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            S0/score_2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.186ns (30.554%)  route 0.423ns (69.446%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE                         0.000     0.000 r  B2/jwin_reg[1]_rep__0/C
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B2/jwin_reg[1]_rep__0/Q
                         net (fo=10, routed)          0.423     0.564    S0/prev_j2_win_reg_0
    SLICE_X34Y40         LUT5 (Prop_lut5_I2_O)        0.045     0.609 r  S0/score_2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.609    S0/score_2[0]_i_1_n_0
    SLICE_X34Y40         FDCE                                         r  S0/score_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.957    S0/CLK_IBUF_BUFG
    SLICE_X34Y40         FDCE                                         r  S0/score_2_reg[0]/C

Slack:                    inf
  Source:                 S1/END_GAME_reg/G
                            (positive level-sensitive latch)
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.223ns (36.463%)  route 0.389ns (63.537%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         LDCE                         0.000     0.000 r  S1/END_GAME_reg/G
    SLICE_X34Y41         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  S1/END_GAME_reg/Q
                         net (fo=7, routed)           0.389     0.567    A0/END_GAME
    SLICE_X39Y42         LUT4 (Prop_lut4_I2_O)        0.045     0.612 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     0.612    A0/PIXEL_CLK_i_1_n_0
    SLICE_X39Y42         FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    A0/CLK_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  A0/PIXEL_CLK_reg/C

Slack:                    inf
  Source:                 B2/jwin_reg[0]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            S0/prev_j1_win_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.203%)  route 0.634ns (81.797%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDCE                         0.000     0.000 r  B2/jwin_reg[0]_rep/C
    SLICE_X32Y53         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B2/jwin_reg[0]_rep/Q
                         net (fo=98, routed)          0.634     0.775    S0/prev_j1_win_reg_0
    SLICE_X35Y41         FDCE                                         r  S0/prev_j1_win_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.957    S0/CLK_IBUF_BUFG
    SLICE_X35Y41         FDCE                                         r  S0/prev_j1_win_reg/C

Slack:                    inf
  Source:                 S1/END_GAME_reg/G
                            (positive level-sensitive latch)
  Destination:            A0/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.223ns (25.081%)  route 0.666ns (74.919%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         LDCE                         0.000     0.000 r  S1/END_GAME_reg/G
    SLICE_X34Y41         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  S1/END_GAME_reg/Q
                         net (fo=7, routed)           0.463     0.641    S1/END_GAME
    SLICE_X39Y42         LUT2 (Prop_lut2_I0_O)        0.045     0.686 f  S1/jwin[1]_i_2/O
                         net (fo=255, routed)         0.204     0.889    A0/cnt_reg[1]_0
    SLICE_X42Y42         FDCE                                         f  A0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.832     1.959    A0/CLK_IBUF_BUFG
    SLICE_X42Y42         FDCE                                         r  A0/cnt_reg[0]/C

Slack:                    inf
  Source:                 S1/END_GAME_reg/G
                            (positive level-sensitive latch)
  Destination:            A0/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.223ns (25.081%)  route 0.666ns (74.919%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         LDCE                         0.000     0.000 r  S1/END_GAME_reg/G
    SLICE_X34Y41         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  S1/END_GAME_reg/Q
                         net (fo=7, routed)           0.463     0.641    S1/END_GAME
    SLICE_X39Y42         LUT2 (Prop_lut2_I0_O)        0.045     0.686 f  S1/jwin[1]_i_2/O
                         net (fo=255, routed)         0.204     0.889    A0/cnt_reg[1]_0
    SLICE_X42Y42         FDCE                                         f  A0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.832     1.959    A0/CLK_IBUF_BUFG
    SLICE_X42Y42         FDCE                                         r  A0/cnt_reg[1]/C





