<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element clk_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element merged
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
   element port0
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element port1
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element port2
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element port3
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="5SGXEA7N2F45C2" />
 <parameter name="deviceFamily" value="Stratix V" />
 <parameter name="deviceSpeedGrade" value="2_H2" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="clk_0.clk_in" type="clock" dir="end" />
 <interface
   name="merged"
   internal="merged.out"
   type="avalon_streaming"
   dir="start" />
 <interface
   name="port0_almost_full"
   internal="port0.almost_full"
   type="avalon_streaming"
   dir="start" />
 <interface name="port0_in" internal="port0.in" type="avalon_streaming" dir="end" />
 <interface
   name="port1_almost_full"
   internal="port1.almost_full"
   type="avalon_streaming"
   dir="start" />
 <interface name="port1_in" internal="port1.in" type="avalon_streaming" dir="end" />
 <interface
   name="port2_almost_full"
   internal="port2.almost_full"
   type="avalon_streaming"
   dir="start" />
 <interface name="port2_in" internal="port2.in" type="avalon_streaming" dir="end" />
 <interface
   name="port3_almost_full"
   internal="port3.almost_full"
   type="avalon_streaming"
   dir="start" />
 <interface name="port3_in" internal="port3.in" type="avalon_streaming" dir="end" />
 <interface name="reset" internal="clk_0.clk_in_reset" type="reset" dir="end" />
 <module name="clk_0" kind="clock_source" version="16.1" enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module name="merged" kind="multiplexer" version="16.1" enabled="1">
  <parameter name="bitsPerSymbol" value="8" />
  <parameter name="errorWidth" value="0" />
  <parameter name="numInputInterfaces" value="4" />
  <parameter name="outChannelWidth" value="2" />
  <parameter name="packetScheduling" value="true" />
  <parameter name="schedulingSize" value="2" />
  <parameter name="symbolsPerBeat" value="8" />
  <parameter name="useHighBitsOfChannel" value="true" />
  <parameter name="usePackets" value="true" />
 </module>
 <module name="port0" kind="altera_avalon_sc_fifo" version="16.1" enabled="1">
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="EMPTY_LATENCY" value="3" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="FIFO_DEPTH" value="16" />
  <parameter name="SYMBOLS_PER_BEAT" value="8" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="0" />
  <parameter name="USE_ALMOST_FULL_IF" value="1" />
  <parameter name="USE_FILL_LEVEL" value="1" />
  <parameter name="USE_MEMORY_BLOCKS" value="1" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="USE_STORE_FORWARD" value="0" />
 </module>
 <module name="port1" kind="altera_avalon_sc_fifo" version="16.1" enabled="1">
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="EMPTY_LATENCY" value="3" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="FIFO_DEPTH" value="16" />
  <parameter name="SYMBOLS_PER_BEAT" value="8" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="0" />
  <parameter name="USE_ALMOST_FULL_IF" value="1" />
  <parameter name="USE_FILL_LEVEL" value="1" />
  <parameter name="USE_MEMORY_BLOCKS" value="1" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="USE_STORE_FORWARD" value="0" />
 </module>
 <module name="port2" kind="altera_avalon_sc_fifo" version="16.1" enabled="1">
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="EMPTY_LATENCY" value="3" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="FIFO_DEPTH" value="16" />
  <parameter name="SYMBOLS_PER_BEAT" value="8" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="0" />
  <parameter name="USE_ALMOST_FULL_IF" value="1" />
  <parameter name="USE_FILL_LEVEL" value="1" />
  <parameter name="USE_MEMORY_BLOCKS" value="1" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="USE_STORE_FORWARD" value="0" />
 </module>
 <module name="port3" kind="altera_avalon_sc_fifo" version="16.1" enabled="1">
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="EMPTY_LATENCY" value="3" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="FIFO_DEPTH" value="16" />
  <parameter name="SYMBOLS_PER_BEAT" value="8" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="0" />
  <parameter name="USE_ALMOST_FULL_IF" value="1" />
  <parameter name="USE_FILL_LEVEL" value="1" />
  <parameter name="USE_MEMORY_BLOCKS" value="1" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="USE_STORE_FORWARD" value="0" />
 </module>
 <connection
   kind="avalon_streaming"
   version="16.1"
   start="port0.out"
   end="merged.in0" />
 <connection
   kind="avalon_streaming"
   version="16.1"
   start="port1.out"
   end="merged.in1" />
 <connection
   kind="avalon_streaming"
   version="16.1"
   start="port2.out"
   end="merged.in2" />
 <connection
   kind="avalon_streaming"
   version="16.1"
   start="port3.out"
   end="merged.in3" />
 <connection kind="clock" version="16.1" start="clk_0.clk" end="port0.clk" />
 <connection kind="clock" version="16.1" start="clk_0.clk" end="port1.clk" />
 <connection kind="clock" version="16.1" start="clk_0.clk" end="port2.clk" />
 <connection kind="clock" version="16.1" start="clk_0.clk" end="port3.clk" />
 <connection kind="clock" version="16.1" start="clk_0.clk" end="merged.clk" />
 <connection
   kind="reset"
   version="16.1"
   start="clk_0.clk_reset"
   end="port0.clk_reset" />
 <connection
   kind="reset"
   version="16.1"
   start="clk_0.clk_reset"
   end="port1.clk_reset" />
 <connection
   kind="reset"
   version="16.1"
   start="clk_0.clk_reset"
   end="port2.clk_reset" />
 <connection
   kind="reset"
   version="16.1"
   start="clk_0.clk_reset"
   end="port3.clk_reset" />
 <connection
   kind="reset"
   version="16.1"
   start="clk_0.clk_reset"
   end="merged.reset" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
