{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 10 22:29:57 2018 " "Info: Processing started: Sun Jun 10 22:29:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CILOCKER7SEGv1 -c CILOCKER7SEGv1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CILOCKER7SEGv1 -c CILOCKER7SEGv1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "LEDR\[0\]\$latch " "Warning: Node \"LEDR\[0\]\$latch\" is a latch" {  } { { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 326 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LEDR\[4\]\$latch " "Warning: Node \"LEDR\[4\]\$latch\" is a latch" {  } { { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 326 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LEDG\[2\]\$latch " "Warning: Node \"LEDG\[2\]\$latch\" is a latch" {  } { { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 326 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LEDG\[6\]\$latch " "Warning: Node \"LEDG\[6\]\$latch\" is a latch" {  } { { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 326 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LEDG8\$latch " "Warning: Node \"LEDG8\$latch\" is a latch" {  } { { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 326 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX0\[0\]\$latch " "Warning: Node \"HEX0\[0\]\$latch\" is a latch" {  } { { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 110 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX0\[1\]\$latch " "Warning: Node \"HEX0\[1\]\$latch\" is a latch" {  } { { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 110 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX0\[2\]\$latch " "Warning: Node \"HEX0\[2\]\$latch\" is a latch" {  } { { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 110 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX0\[3\]\$latch " "Warning: Node \"HEX0\[3\]\$latch\" is a latch" {  } { { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 110 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX0\[5\]\$latch " "Warning: Node \"HEX0\[5\]\$latch\" is a latch" {  } { { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 110 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX0\[6\]\$latch " "Warning: Node \"HEX0\[6\]\$latch\" is a latch" {  } { { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 110 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX1\[0\]\$latch " "Warning: Node \"HEX1\[0\]\$latch\" is a latch" {  } { { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 110 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX1\[2\]\$latch " "Warning: Node \"HEX1\[2\]\$latch\" is a latch" {  } { { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 110 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX1\[5\]\$latch " "Warning: Node \"HEX1\[5\]\$latch\" is a latch" {  } { { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 110 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX1\[6\]\$latch " "Warning: Node \"HEX1\[6\]\$latch\" is a latch" {  } { { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 110 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX2\[0\]\$latch " "Warning: Node \"HEX2\[0\]\$latch\" is a latch" {  } { { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 110 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX2\[1\]\$latch " "Warning: Node \"HEX2\[1\]\$latch\" is a latch" {  } { { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 110 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX2\[2\]\$latch " "Warning: Node \"HEX2\[2\]\$latch\" is a latch" {  } { { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 110 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX2\[4\]\$latch " "Warning: Node \"HEX2\[4\]\$latch\" is a latch" {  } { { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 110 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX2\[5\]\$latch " "Warning: Node \"HEX2\[5\]\$latch\" is a latch" {  } { { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 110 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX2\[6\]\$latch " "Warning: Node \"HEX2\[6\]\$latch\" is a latch" {  } { { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 110 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX3\[0\]\$latch " "Warning: Node \"HEX3\[0\]\$latch\" is a latch" {  } { { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 110 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX3\[4\]\$latch " "Warning: Node \"HEX3\[4\]\$latch\" is a latch" {  } { { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 110 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX3\[5\]\$latch " "Warning: Node \"HEX3\[5\]\$latch\" is a latch" {  } { { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 110 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX3\[6\]\$latch " "Warning: Node \"HEX3\[6\]\$latch\" is a latch" {  } { { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 110 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "validar " "Info: Assuming node \"validar\" is a latch enable. Will not compute fmax for this pin." {  } { { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 28 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "reset " "Info: Assuming node \"reset\" is a latch enable. Will not compute fmax for this pin." {  } { { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 28 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "LEDR\[17\]~1 " "Info: Detected gated clock \"LEDR\[17\]~1\" as buffer" {  } { { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 326 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "LEDR\[0\]\$latch validar validar 2.667 ns register " "Info: tsu for register \"LEDR\[0\]\$latch\" (data pin = \"validar\", clock pin = \"validar\") is 2.667 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.505 ns + Longest pin register " "Info: + Longest pin to register delay is 7.505 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns validar 1 CLK PIN_N23 6 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 6; CLK Node = 'validar'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { validar } "NODE_NAME" } } { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.743 ns) + CELL(0.245 ns) 6.830 ns LEDR\[3\]~0 2 COMB LCCOMB_X64_Y5_N2 2 " "Info: 2: + IC(5.743 ns) + CELL(0.245 ns) = 6.830 ns; Loc. = LCCOMB_X64_Y5_N2; Fanout = 2; COMB Node = 'LEDR\[3\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.988 ns" { validar LEDR[3]~0 } "NODE_NAME" } } { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 326 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.420 ns) 7.505 ns LEDR\[0\]\$latch 3 REG LCCOMB_X64_Y5_N6 4 " "Info: 3: + IC(0.255 ns) + CELL(0.420 ns) = 7.505 ns; Loc. = LCCOMB_X64_Y5_N6; Fanout = 4; REG Node = 'LEDR\[0\]\$latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { LEDR[3]~0 LEDR[0]$latch } "NODE_NAME" } } { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 326 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.507 ns ( 20.08 % ) " "Info: Total cell delay = 1.507 ns ( 20.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.998 ns ( 79.92 % ) " "Info: Total interconnect delay = 5.998 ns ( 79.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.505 ns" { validar LEDR[3]~0 LEDR[0]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.505 ns" { validar {} validar~combout {} LEDR[3]~0 {} LEDR[0]$latch {} } { 0.000ns 0.000ns 5.743ns 0.255ns } { 0.000ns 0.842ns 0.245ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.865 ns + " "Info: + Micro setup delay of destination is 0.865 ns" {  } { { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 326 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "validar destination 5.703 ns - Shortest register " "Info: - Shortest clock path from clock \"validar\" to destination register is 5.703 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns validar 1 CLK PIN_N23 6 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 6; CLK Node = 'validar'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { validar } "NODE_NAME" } } { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.678 ns) + CELL(0.150 ns) 2.670 ns LEDR\[17\]~1 2 COMB LCCOMB_X64_Y7_N28 1 " "Info: 2: + IC(1.678 ns) + CELL(0.150 ns) = 2.670 ns; Loc. = LCCOMB_X64_Y7_N28; Fanout = 1; COMB Node = 'LEDR\[17\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.828 ns" { validar LEDR[17]~1 } "NODE_NAME" } } { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 326 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.503 ns) + CELL(0.000 ns) 4.173 ns LEDR\[17\]~1clkctrl 3 COMB CLKCTRL_G5 4 " "Info: 3: + IC(1.503 ns) + CELL(0.000 ns) = 4.173 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'LEDR\[17\]~1clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.503 ns" { LEDR[17]~1 LEDR[17]~1clkctrl } "NODE_NAME" } } { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 326 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.380 ns) + CELL(0.150 ns) 5.703 ns LEDR\[0\]\$latch 4 REG LCCOMB_X64_Y5_N6 4 " "Info: 4: + IC(1.380 ns) + CELL(0.150 ns) = 5.703 ns; Loc. = LCCOMB_X64_Y5_N6; Fanout = 4; REG Node = 'LEDR\[0\]\$latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { LEDR[17]~1clkctrl LEDR[0]$latch } "NODE_NAME" } } { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 326 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.142 ns ( 20.02 % ) " "Info: Total cell delay = 1.142 ns ( 20.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.561 ns ( 79.98 % ) " "Info: Total interconnect delay = 4.561 ns ( 79.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.703 ns" { validar LEDR[17]~1 LEDR[17]~1clkctrl LEDR[0]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.703 ns" { validar {} validar~combout {} LEDR[17]~1 {} LEDR[17]~1clkctrl {} LEDR[0]$latch {} } { 0.000ns 0.000ns 1.678ns 1.503ns 1.380ns } { 0.000ns 0.842ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.505 ns" { validar LEDR[3]~0 LEDR[0]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.505 ns" { validar {} validar~combout {} LEDR[3]~0 {} LEDR[0]$latch {} } { 0.000ns 0.000ns 5.743ns 0.255ns } { 0.000ns 0.842ns 0.245ns 0.420ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.703 ns" { validar LEDR[17]~1 LEDR[17]~1clkctrl LEDR[0]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.703 ns" { validar {} validar~combout {} LEDR[17]~1 {} LEDR[17]~1clkctrl {} LEDR[0]$latch {} } { 0.000ns 0.000ns 1.678ns 1.503ns 1.380ns } { 0.000ns 0.842ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "reset LEDR\[17\] LEDR\[4\]\$latch 12.094 ns register " "Info: tco from clock \"reset\" to destination pin \"LEDR\[17\]\" through register \"LEDR\[4\]\$latch\" is 12.094 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset source 6.232 ns + Longest register " "Info: + Longest clock path from clock \"reset\" to source register is 6.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns reset 1 CLK PIN_G26 23 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 23; CLK Node = 'reset'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.062 ns) + CELL(0.275 ns) 3.199 ns LEDR\[17\]~1 2 COMB LCCOMB_X64_Y7_N28 1 " "Info: 2: + IC(2.062 ns) + CELL(0.275 ns) = 3.199 ns; Loc. = LCCOMB_X64_Y7_N28; Fanout = 1; COMB Node = 'LEDR\[17\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { reset LEDR[17]~1 } "NODE_NAME" } } { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 326 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.503 ns) + CELL(0.000 ns) 4.702 ns LEDR\[17\]~1clkctrl 3 COMB CLKCTRL_G5 4 " "Info: 3: + IC(1.503 ns) + CELL(0.000 ns) = 4.702 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'LEDR\[17\]~1clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.503 ns" { LEDR[17]~1 LEDR[17]~1clkctrl } "NODE_NAME" } } { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 326 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.380 ns) + CELL(0.150 ns) 6.232 ns LEDR\[4\]\$latch 4 REG LCCOMB_X64_Y5_N24 14 " "Info: 4: + IC(1.380 ns) + CELL(0.150 ns) = 6.232 ns; Loc. = LCCOMB_X64_Y5_N24; Fanout = 14; REG Node = 'LEDR\[4\]\$latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { LEDR[17]~1clkctrl LEDR[4]$latch } "NODE_NAME" } } { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 326 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.287 ns ( 20.65 % ) " "Info: Total cell delay = 1.287 ns ( 20.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.945 ns ( 79.35 % ) " "Info: Total interconnect delay = 4.945 ns ( 79.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.232 ns" { reset LEDR[17]~1 LEDR[17]~1clkctrl LEDR[4]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.232 ns" { reset {} reset~combout {} LEDR[17]~1 {} LEDR[17]~1clkctrl {} LEDR[4]$latch {} } { 0.000ns 0.000ns 2.062ns 1.503ns 1.380ns } { 0.000ns 0.862ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 326 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.862 ns + Longest register pin " "Info: + Longest register to pin delay is 5.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LEDR\[4\]\$latch 1 REG LCCOMB_X64_Y5_N24 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X64_Y5_N24; Fanout = 14; REG Node = 'LEDR\[4\]\$latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[4]$latch } "NODE_NAME" } } { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 326 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.064 ns) + CELL(2.798 ns) 5.862 ns LEDR\[17\] 2 PIN PIN_AD12 0 " "Info: 2: + IC(3.064 ns) + CELL(2.798 ns) = 5.862 ns; Loc. = PIN_AD12; Fanout = 0; PIN Node = 'LEDR\[17\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.862 ns" { LEDR[4]$latch LEDR[17] } "NODE_NAME" } } { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 326 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 47.73 % ) " "Info: Total cell delay = 2.798 ns ( 47.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.064 ns ( 52.27 % ) " "Info: Total interconnect delay = 3.064 ns ( 52.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.862 ns" { LEDR[4]$latch LEDR[17] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.862 ns" { LEDR[4]$latch {} LEDR[17] {} } { 0.000ns 3.064ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.232 ns" { reset LEDR[17]~1 LEDR[17]~1clkctrl LEDR[4]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.232 ns" { reset {} reset~combout {} LEDR[17]~1 {} LEDR[17]~1clkctrl {} LEDR[4]$latch {} } { 0.000ns 0.000ns 2.062ns 1.503ns 1.380ns } { 0.000ns 0.862ns 0.275ns 0.000ns 0.150ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.862 ns" { LEDR[4]$latch LEDR[17] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.862 ns" { LEDR[4]$latch {} LEDR[17] {} } { 0.000ns 3.064ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "LEDG\[2\]\$latch SW\[2\] reset 2.610 ns register " "Info: th for register \"LEDG\[2\]\$latch\" (data pin = \"SW\[2\]\", clock pin = \"reset\") is 2.610 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset destination 6.389 ns + Longest register " "Info: + Longest clock path from clock \"reset\" to destination register is 6.389 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns reset 1 CLK PIN_G26 23 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 23; CLK Node = 'reset'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.062 ns) + CELL(0.275 ns) 3.199 ns LEDR\[17\]~1 2 COMB LCCOMB_X64_Y7_N28 1 " "Info: 2: + IC(2.062 ns) + CELL(0.275 ns) = 3.199 ns; Loc. = LCCOMB_X64_Y7_N28; Fanout = 1; COMB Node = 'LEDR\[17\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { reset LEDR[17]~1 } "NODE_NAME" } } { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 326 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.503 ns) + CELL(0.000 ns) 4.702 ns LEDR\[17\]~1clkctrl 3 COMB CLKCTRL_G5 4 " "Info: 3: + IC(1.503 ns) + CELL(0.000 ns) = 4.702 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'LEDR\[17\]~1clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.503 ns" { LEDR[17]~1 LEDR[17]~1clkctrl } "NODE_NAME" } } { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 326 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.412 ns) + CELL(0.275 ns) 6.389 ns LEDG\[2\]\$latch 4 REG LCCOMB_X64_Y5_N26 4 " "Info: 4: + IC(1.412 ns) + CELL(0.275 ns) = 6.389 ns; Loc. = LCCOMB_X64_Y5_N26; Fanout = 4; REG Node = 'LEDG\[2\]\$latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.687 ns" { LEDR[17]~1clkctrl LEDG[2]$latch } "NODE_NAME" } } { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 326 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.412 ns ( 22.10 % ) " "Info: Total cell delay = 1.412 ns ( 22.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.977 ns ( 77.90 % ) " "Info: Total interconnect delay = 4.977 ns ( 77.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.389 ns" { reset LEDR[17]~1 LEDR[17]~1clkctrl LEDG[2]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.389 ns" { reset {} reset~combout {} LEDR[17]~1 {} LEDR[17]~1clkctrl {} LEDG[2]$latch {} } { 0.000ns 0.000ns 2.062ns 1.503ns 1.412ns } { 0.000ns 0.862ns 0.275ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 326 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.779 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.779 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[2\] 1 PIN PIN_P25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 1; PIN Node = 'SW\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.576 ns) + CELL(0.150 ns) 2.725 ns Decoder0~0 2 COMB LCCOMB_X64_Y5_N0 4 " "Info: 2: + IC(1.576 ns) + CELL(0.150 ns) = 2.725 ns; Loc. = LCCOMB_X64_Y5_N0; Fanout = 4; COMB Node = 'Decoder0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { SW[2] Decoder0~0 } "NODE_NAME" } } { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 3.133 ns LEDR\[3\]~0 3 COMB LCCOMB_X64_Y5_N2 2 " "Info: 3: + IC(0.258 ns) + CELL(0.150 ns) = 3.133 ns; Loc. = LCCOMB_X64_Y5_N2; Fanout = 2; COMB Node = 'LEDR\[3\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { Decoder0~0 LEDR[3]~0 } "NODE_NAME" } } { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 326 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.388 ns) 3.779 ns LEDG\[2\]\$latch 4 REG LCCOMB_X64_Y5_N26 4 " "Info: 4: + IC(0.258 ns) + CELL(0.388 ns) = 3.779 ns; Loc. = LCCOMB_X64_Y5_N26; Fanout = 4; REG Node = 'LEDG\[2\]\$latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { LEDR[3]~0 LEDG[2]$latch } "NODE_NAME" } } { "CILOCKER7SEGv1.v" "" { Text "C:/Users/lucas/Downloads/15647NeonBand.RarZipExtractorPro_g3b9h1p9bdemw!App/CILOCKER7SEGv1/CILOCKER7SEGv1/CILOCKER7SEGv1.v" 326 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.687 ns ( 44.64 % ) " "Info: Total cell delay = 1.687 ns ( 44.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.092 ns ( 55.36 % ) " "Info: Total interconnect delay = 2.092 ns ( 55.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.779 ns" { SW[2] Decoder0~0 LEDR[3]~0 LEDG[2]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.779 ns" { SW[2] {} SW[2]~combout {} Decoder0~0 {} LEDR[3]~0 {} LEDG[2]$latch {} } { 0.000ns 0.000ns 1.576ns 0.258ns 0.258ns } { 0.000ns 0.999ns 0.150ns 0.150ns 0.388ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.389 ns" { reset LEDR[17]~1 LEDR[17]~1clkctrl LEDG[2]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.389 ns" { reset {} reset~combout {} LEDR[17]~1 {} LEDR[17]~1clkctrl {} LEDG[2]$latch {} } { 0.000ns 0.000ns 2.062ns 1.503ns 1.412ns } { 0.000ns 0.862ns 0.275ns 0.000ns 0.275ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.779 ns" { SW[2] Decoder0~0 LEDR[3]~0 LEDG[2]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.779 ns" { SW[2] {} SW[2]~combout {} Decoder0~0 {} LEDR[3]~0 {} LEDG[2]$latch {} } { 0.000ns 0.000ns 1.576ns 0.258ns 0.258ns } { 0.000ns 0.999ns 0.150ns 0.150ns 0.388ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 28 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 10 22:29:57 2018 " "Info: Processing ended: Sun Jun 10 22:29:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
