<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>I:\RISCY_primer25k\impl\gwsynthesis\RISCY.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>I:\RISCY_primer25k\src\tangnano9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>I:\RISCY_primer25k\src\Tang_nano_9K_LCD.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Nov  5 20:08:22 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>16676</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>9382</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>745</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.667</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0 </td>
</tr>
<tr>
<td>3</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>2.623</td>
<td>381.250
<td>0.000</td>
<td>1.311</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0 </td>
</tr>
<tr>
<td>4</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.115</td>
<td>76.250
<td>0.000</td>
<td>6.557</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">36.704(MHz)</td>
<td>22</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>12.000(MHz)</td>
<td>104.159(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>76.250(MHz)</td>
<td style="color: #FF0000;" class = "error">49.682(MHz)</td>
<td>15</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-2421.083</td>
<td>509</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-123.464</td>
<td>29</td>
</tr>
<tr>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-7.244</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>flashController/data_out_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.038</td>
<td>27.143</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-7.218</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>flashController/data_out_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.009</td>
<td>27.145</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-7.211</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>flashController/data_out_23_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.002</td>
<td>27.145</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-7.209</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>flashController/data_out_17_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.048</td>
<td>26.850</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-7.197</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>flashController/data_out_20_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.038</td>
<td>26.848</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-7.197</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>flashController/data_out_22_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.038</td>
<td>26.848</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-7.196</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>flashController/flash_address_15_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.012</td>
<td>26.873</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-7.195</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>mem/data_mem_2_data_mem_2_0_0_s0/CEA</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.005</td>
<td>27.106</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-7.193</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.029</td>
<td>27.158</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-7.184</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>flashController/data_out_22_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.038</td>
<td>27.083</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-7.181</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>flashController/data_out_14_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.038</td>
<td>26.831</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-7.175</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>flashController/data_out_15_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.012</td>
<td>26.851</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-7.172</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.010</td>
<td>27.118</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-7.169</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>flashController/data_out_17_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.048</td>
<td>27.058</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-7.165</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>flashController/data_out_18_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.012</td>
<td>26.841</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-7.163</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>mem/data_out_11_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.022</td>
<td>26.830</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-7.163</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>mem/data_out_23_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.022</td>
<td>26.830</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-7.161</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>flashController/data_out_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.038</td>
<td>27.059</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-7.150</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>flashController/data_out_26_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.010</td>
<td>26.849</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-7.143</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>flashController/data_out_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.012</td>
<td>27.068</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-7.123</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>flashController/data_out_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.012</td>
<td>27.048</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-7.121</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>mem/data_out_2_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.019</td>
<td>26.829</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-7.121</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>mem/data_out_4_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.019</td>
<td>26.829</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-7.121</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>mem/data_out_15_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.019</td>
<td>26.829</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-7.121</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>mem/data_out_25_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.019</td>
<td>26.829</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.150</td>
<td>svo_hdmi_inst_1/svo_tmds_2/dout_5_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/D5</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.237</td>
</tr>
<tr>
<td>2</td>
<td>0.230</td>
<td>svo_hdmi_inst_1/svo_tmds_2/dout_6_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/D6</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>0.333</td>
</tr>
<tr>
<td>3</td>
<td>0.236</td>
<td>svo_hdmi_inst_1/svo_tmds_0/dout_0_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/D0</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.333</td>
</tr>
<tr>
<td>4</td>
<td>0.238</td>
<td>svo_hdmi_inst_1/svo_tmds_0/dout_8_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/D8</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>0.339</td>
</tr>
<tr>
<td>5</td>
<td>0.242</td>
<td>svo_hdmi_inst_1/svo_tmds_2/dout_9_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/D9</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>0.333</td>
</tr>
<tr>
<td>6</td>
<td>0.248</td>
<td>svo_hdmi_inst_1/svo_tmds_1/dout_9_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/D9</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.333</td>
</tr>
<tr>
<td>7</td>
<td>0.248</td>
<td>svo_hdmi_inst_1/svo_tmds_2/dout_8_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/D8</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.339</td>
</tr>
<tr>
<td>8</td>
<td>0.275</td>
<td>counter27mhz/subCounter_2_s0/Q</td>
<td>counter27mhz/subCounter_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>9</td>
<td>0.275</td>
<td>counter27mhz/counter_0_s0/Q</td>
<td>counter27mhz/counter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>10</td>
<td>0.275</td>
<td>counter1mhz/subCounter_4_s0/Q</td>
<td>counter1mhz/subCounter_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>11</td>
<td>0.275</td>
<td>uart_controller/uart_inst/txCounter_7_s2/Q</td>
<td>uart_controller/uart_inst/txCounter_7_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>12</td>
<td>0.275</td>
<td>uart_controller/uart_inst/txState_0_s2/Q</td>
<td>uart_controller/uart_inst/txState_0_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>13</td>
<td>0.275</td>
<td>svo_hdmi_inst_1/svo_enc/out_fifo_rdaddr_1_s0/Q</td>
<td>svo_hdmi_inst_1/svo_enc/out_fifo_rdaddr_1_s0/D</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>14</td>
<td>0.275</td>
<td>svo_hdmi_inst_1/svo_enc/vcursor_8_s0/Q</td>
<td>svo_hdmi_inst_1/svo_enc/vcursor_8_s0/D</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>15</td>
<td>0.275</td>
<td>svo_hdmi_inst_1/svo_tcard/xoff_3_s0/Q</td>
<td>svo_hdmi_inst_1/svo_tcard/xoff_3_s0/D</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>16</td>
<td>0.275</td>
<td>svo_hdmi_inst_1/svo_tcard/hcursor_12_s0/Q</td>
<td>svo_hdmi_inst_1/svo_tcard/hcursor_12_s0/D</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>17</td>
<td>0.275</td>
<td>usb/usb_host/ukp/interval_0_s0/Q</td>
<td>usb/usb_host/ukp/interval_0_s0/D</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>18</td>
<td>0.275</td>
<td>usb/usb_host/ukp/ukprdy_s0/Q</td>
<td>usb/usb_host/ukp/ukprdy_s0/D</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>19</td>
<td>0.275</td>
<td>usb/usb_host/ukp/nrztxct_2_s0/Q</td>
<td>usb/usb_host/ukp/nrztxct_2_s0/D</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>20</td>
<td>0.275</td>
<td>flashController/navigator/currentByteNum_5_s0/Q</td>
<td>flashController/navigator/currentByteNum_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>21</td>
<td>0.275</td>
<td>flashController/navigator/counter_3_s0/Q</td>
<td>flashController/navigator/counter_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>22</td>
<td>0.275</td>
<td>flashController/navigator/counter_17_s0/Q</td>
<td>flashController/navigator/counter_17_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>23</td>
<td>0.275</td>
<td>flashController/navigator/counter_26_s0/Q</td>
<td>flashController/navigator/counter_26_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>24</td>
<td>0.275</td>
<td>flashController/data_out_0_s0/Q</td>
<td>flashController/data_out_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>25</td>
<td>0.275</td>
<td>flashController/data_out_1_s0/Q</td>
<td>flashController/data_out_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.545</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>1.311</td>
<td>-0.075</td>
<td>4.745</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-3.539</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>1.311</td>
<td>-0.075</td>
<td>4.740</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-3.504</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>1.311</td>
<td>-0.075</td>
<td>4.704</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.235</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.623</td>
<td>-0.075</td>
<td>4.745</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.230</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.623</td>
<td>-0.075</td>
<td>4.740</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.195</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.623</td>
<td>-0.075</td>
<td>4.704</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.019</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_4_s3/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.304</td>
<td>4.274</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.019</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_6_s4/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.304</td>
<td>4.274</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.019</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_6_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.297</td>
<td>4.267</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.016</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/ug_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.326</td>
<td>4.293</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.015</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/timing_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.321</td>
<td>4.287</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.015</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/timing_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.321</td>
<td>4.287</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.015</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/timing_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.321</td>
<td>4.287</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.014</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.316</td>
<td>4.281</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.014</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_5_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.316</td>
<td>4.281</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.014</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_4_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.316</td>
<td>4.281</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.014</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/cond_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.316</td>
<td>4.281</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.010</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_1_s3/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.314</td>
<td>4.274</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.010</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_3_s3/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.314</td>
<td>4.274</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.010</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/nak_s1/PRESET</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.314</td>
<td>4.274</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.010</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_1_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.314</td>
<td>4.274</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.010</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_3_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.314</td>
<td>4.274</td>
</tr>
<tr>
<td>23</td>
<td>8.244</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.115</td>
<td>0.013</td>
<td>4.704</td>
</tr>
<tr>
<td>24</td>
<td>8.246</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.115</td>
<td>-0.024</td>
<td>4.740</td>
</tr>
<tr>
<td>25</td>
<td>8.255</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.115</td>
<td>-0.039</td>
<td>4.745</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.469</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/connected_s3/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.320</td>
<td>1.771</td>
</tr>
<tr>
<td>2</td>
<td>0.469</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_9_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.320</td>
<td>1.771</td>
</tr>
<tr>
<td>3</td>
<td>0.469</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/state_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.320</td>
<td>1.771</td>
</tr>
<tr>
<td>4</td>
<td>0.469</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/inst_ready_s5/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.315</td>
<td>1.766</td>
</tr>
<tr>
<td>5</td>
<td>0.469</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_0_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.315</td>
<td>1.766</td>
</tr>
<tr>
<td>6</td>
<td>0.469</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/state_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.315</td>
<td>1.766</td>
</tr>
<tr>
<td>7</td>
<td>0.472</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_0_s3/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.322</td>
<td>1.776</td>
</tr>
<tr>
<td>8</td>
<td>0.472</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/mbit_0_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.322</td>
<td>1.776</td>
</tr>
<tr>
<td>9</td>
<td>0.472</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.322</td>
<td>1.776</td>
</tr>
<tr>
<td>10</td>
<td>0.473</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_1_s3/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.316</td>
<td>1.771</td>
</tr>
<tr>
<td>11</td>
<td>0.473</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_3_s3/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.316</td>
<td>1.771</td>
</tr>
<tr>
<td>12</td>
<td>0.473</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/nak_s1/PRESET</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.316</td>
<td>1.771</td>
</tr>
<tr>
<td>13</td>
<td>0.473</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_1_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.316</td>
<td>1.771</td>
</tr>
<tr>
<td>14</td>
<td>0.473</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_3_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.316</td>
<td>1.771</td>
</tr>
<tr>
<td>15</td>
<td>0.473</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_5_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.316</td>
<td>1.771</td>
</tr>
<tr>
<td>16</td>
<td>0.473</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_7_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.316</td>
<td>1.771</td>
</tr>
<tr>
<td>17</td>
<td>0.473</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_8_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.316</td>
<td>1.771</td>
</tr>
<tr>
<td>18</td>
<td>0.473</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/state_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.311</td>
<td>1.766</td>
</tr>
<tr>
<td>19</td>
<td>0.473</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/state_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.311</td>
<td>1.766</td>
</tr>
<tr>
<td>20</td>
<td>0.476</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.318</td>
<td>1.776</td>
</tr>
<tr>
<td>21</td>
<td>0.476</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_5_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.318</td>
<td>1.776</td>
</tr>
<tr>
<td>22</td>
<td>0.476</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_4_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.318</td>
<td>1.776</td>
</tr>
<tr>
<td>23</td>
<td>0.476</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/ug_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.325</td>
<td>1.783</td>
</tr>
<tr>
<td>24</td>
<td>0.476</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/timing_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.322</td>
<td>1.780</td>
</tr>
<tr>
<td>25</td>
<td>0.476</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/timing_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.322</td>
<td>1.780</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.328</td>
<td>5.328</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>svo_hdmi_inst_1/svo_tcard/text_Buffer/dpx9b_inst_0</td>
</tr>
<tr>
<td>2</td>
<td>4.329</td>
<td>5.329</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>svo_hdmi_inst_1/svo_tcard/text_Buffer/dpx9b_inst_0</td>
</tr>
<tr>
<td>3</td>
<td>4.333</td>
<td>5.333</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>svo_hdmi_inst_1/svo_tcard/attributes_Buffer/dpx9b_inst_0</td>
</tr>
<tr>
<td>4</td>
<td>4.334</td>
<td>5.334</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>svo_hdmi_inst_1/svo_tcard/attributes_Buffer/dpx9b_inst_0</td>
</tr>
<tr>
<td>5</td>
<td>5.061</td>
<td>5.311</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>svo_hdmi_inst_1/svo_tmds_0/cnt_4_s0</td>
</tr>
<tr>
<td>6</td>
<td>5.061</td>
<td>5.311</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>svo_hdmi_inst_1/svo_tmds_1/cnt_6_s0</td>
</tr>
<tr>
<td>7</td>
<td>5.061</td>
<td>5.311</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>svo_hdmi_inst_1/svo_tmds_1/cnt_3_s0</td>
</tr>
<tr>
<td>8</td>
<td>5.061</td>
<td>5.311</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>svo_hdmi_inst_1/svo_tcard/x_6_s0</td>
</tr>
<tr>
<td>9</td>
<td>5.061</td>
<td>5.311</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>svo_hdmi_inst_1/svo_tcard/x_3_s0</td>
</tr>
<tr>
<td>10</td>
<td>5.061</td>
<td>5.311</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>svo_hdmi_inst_1/svo_tcard/x_2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.244</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R8C40[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>5.033</td>
<td>2.022</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/I0</td>
</tr>
<tr>
<td>5.590</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C39[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C39[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.640</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C39[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>6.931</td>
<td>1.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>cpu_1/ALUInA_31_s7/I0</td>
</tr>
<tr>
<td>7.392</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s7/F</td>
</tr>
<tr>
<td>8.477</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>cpu_1/ALUInA_3_s3/I3</td>
</tr>
<tr>
<td>8.740</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s3/F</td>
</tr>
<tr>
<td>9.622</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>cpu_1/ALUInA_3_s1/I3</td>
</tr>
<tr>
<td>9.885</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s1/F</td>
</tr>
<tr>
<td>10.962</td>
<td>1.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[3][A]</td>
<td>cpu_1/ALUInA_3_s0/I0</td>
</tr>
<tr>
<td>11.227</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R5C36[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s0/F</td>
</tr>
<tr>
<td>13.775</td>
<td>2.548</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/I0</td>
</tr>
<tr>
<td>14.331</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>14.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>14.381</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>14.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>14.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>14.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>14.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>14.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>14.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>14.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>14.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>14.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>14.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>14.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>14.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>14.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>14.731</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>14.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>14.781</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>14.781</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>14.831</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>14.831</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>14.881</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>14.881</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>14.931</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>14.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>14.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>14.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>15.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>15.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>15.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>15.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>15.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>15.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>15.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>15.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>15.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>15.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>15.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>15.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>15.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>15.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>15.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>15.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>15.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/COUT</td>
</tr>
<tr>
<td>15.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_31_s/CIN</td>
</tr>
<tr>
<td>15.977</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.801</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>cpu_1/n2023_s17/I1</td>
</tr>
<tr>
<td>18.063</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s17/F</td>
</tr>
<tr>
<td>19.690</td>
<td>1.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>cpu_1/n2023_s11/I3</td>
</tr>
<tr>
<td>20.105</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s11/F</td>
</tr>
<tr>
<td>20.245</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td>cpu_1/n2023_s5/I2</td>
</tr>
<tr>
<td>20.507</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s5/F</td>
</tr>
<tr>
<td>21.581</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[1][B]</td>
<td>programMemory_inst/wen0_s12/I1</td>
</tr>
<tr>
<td>21.843</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R23C35[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s12/F</td>
</tr>
<tr>
<td>23.802</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td>bu/n147_s14/I1</td>
</tr>
<tr>
<td>24.065</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td style=" background: #97FFFF;">bu/n147_s14/F</td>
</tr>
<tr>
<td>24.202</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>bu/n147_s6/I3</td>
</tr>
<tr>
<td>24.465</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C30[1][B]</td>
<td style=" background: #97FFFF;">bu/n147_s6/F</td>
</tr>
<tr>
<td>25.671</td>
<td>1.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[3][A]</td>
<td>bu/n220_s9/I0</td>
</tr>
<tr>
<td>25.961</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R11C24[3][A]</td>
<td style=" background: #97FFFF;">bu/n220_s9/F</td>
</tr>
<tr>
<td>27.098</td>
<td>1.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[3][A]</td>
<td>flashController/n542_s21/I2</td>
</tr>
<tr>
<td>27.388</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R24C24[3][A]</td>
<td style=" background: #97FFFF;">flashController/n542_s21/F</td>
</tr>
<tr>
<td>27.735</td>
<td>0.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][B]</td>
<td>flashController/n549_s16/I1</td>
</tr>
<tr>
<td>28.196</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R23C25[0][B]</td>
<td style=" background: #97FFFF;">flashController/n549_s16/F</td>
</tr>
<tr>
<td>29.508</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[0][B]</td>
<td>flashController/n553_s15/I0</td>
</tr>
<tr>
<td>29.771</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C20[0][B]</td>
<td style=" background: #97FFFF;">flashController/n553_s15/F</td>
</tr>
<tr>
<td>29.771</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[0][B]</td>
<td style=" font-weight:bold;">flashController/data_out_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.590</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[0][B]</td>
<td>flashController/data_out_20_s0/CLK</td>
</tr>
<tr>
<td>22.527</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C20[0][B]</td>
<td>flashController/data_out_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.191, 26.494%; route: 19.569, 72.096%; tC2Q: 0.382, 1.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.348%; route: 1.908, 73.652%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.773</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R8C40[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>5.033</td>
<td>2.022</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/I0</td>
</tr>
<tr>
<td>5.590</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C39[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C39[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.640</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C39[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>6.931</td>
<td>1.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>cpu_1/ALUInA_31_s7/I0</td>
</tr>
<tr>
<td>7.392</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s7/F</td>
</tr>
<tr>
<td>8.477</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>cpu_1/ALUInA_3_s3/I3</td>
</tr>
<tr>
<td>8.740</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s3/F</td>
</tr>
<tr>
<td>9.622</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>cpu_1/ALUInA_3_s1/I3</td>
</tr>
<tr>
<td>9.885</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s1/F</td>
</tr>
<tr>
<td>10.962</td>
<td>1.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[3][A]</td>
<td>cpu_1/ALUInA_3_s0/I0</td>
</tr>
<tr>
<td>11.227</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R5C36[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s0/F</td>
</tr>
<tr>
<td>13.775</td>
<td>2.548</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/I0</td>
</tr>
<tr>
<td>14.331</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>14.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>14.381</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>14.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>14.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>14.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>14.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>14.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>14.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>14.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>14.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>14.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>14.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>14.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>14.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>14.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>14.731</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>14.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>14.781</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>14.781</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>14.831</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>14.831</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>14.881</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>14.881</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>14.931</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>14.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>14.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>14.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>15.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>15.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>15.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>15.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>15.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>15.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>15.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>15.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>15.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>15.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>15.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>15.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>15.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>15.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>15.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>15.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>15.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/COUT</td>
</tr>
<tr>
<td>15.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_31_s/CIN</td>
</tr>
<tr>
<td>15.977</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.801</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>cpu_1/n2023_s17/I1</td>
</tr>
<tr>
<td>18.063</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s17/F</td>
</tr>
<tr>
<td>19.690</td>
<td>1.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>cpu_1/n2023_s11/I3</td>
</tr>
<tr>
<td>20.105</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s11/F</td>
</tr>
<tr>
<td>20.245</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td>cpu_1/n2023_s5/I2</td>
</tr>
<tr>
<td>20.507</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s5/F</td>
</tr>
<tr>
<td>21.581</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[1][B]</td>
<td>programMemory_inst/wen0_s12/I1</td>
</tr>
<tr>
<td>21.843</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R23C35[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s12/F</td>
</tr>
<tr>
<td>23.802</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td>bu/n147_s14/I1</td>
</tr>
<tr>
<td>24.065</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td style=" background: #97FFFF;">bu/n147_s14/F</td>
</tr>
<tr>
<td>24.202</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>bu/n147_s6/I3</td>
</tr>
<tr>
<td>24.465</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C30[1][B]</td>
<td style=" background: #97FFFF;">bu/n147_s6/F</td>
</tr>
<tr>
<td>25.671</td>
<td>1.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[3][A]</td>
<td>bu/n220_s9/I0</td>
</tr>
<tr>
<td>25.936</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R11C24[3][A]</td>
<td style=" background: #97FFFF;">bu/n220_s9/F</td>
</tr>
<tr>
<td>26.951</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[1][A]</td>
<td>flashController/n542_s26/I2</td>
</tr>
<tr>
<td>27.412</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R21C22[1][A]</td>
<td style=" background: #97FFFF;">flashController/n542_s26/F</td>
</tr>
<tr>
<td>28.895</td>
<td>1.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td>flashController/n563_s17/I3</td>
</tr>
<tr>
<td>29.310</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td style=" background: #97FFFF;">flashController/n563_s17/F</td>
</tr>
<tr>
<td>29.312</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][A]</td>
<td>flashController/n563_s15/I3</td>
</tr>
<tr>
<td>29.773</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][A]</td>
<td style=" background: #97FFFF;">flashController/n563_s15/F</td>
</tr>
<tr>
<td>29.773</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][A]</td>
<td style=" font-weight:bold;">flashController/data_out_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][A]</td>
<td>flashController/data_out_10_s0/CLK</td>
</tr>
<tr>
<td>22.555</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C23[0][A]</td>
<td>flashController/data_out_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.490, 27.593%; route: 19.272, 70.998%; tC2Q: 0.382, 1.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.059%; route: 1.937, 73.941%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.773</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R8C40[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>5.033</td>
<td>2.022</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/I0</td>
</tr>
<tr>
<td>5.590</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C39[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C39[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.640</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C39[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>6.931</td>
<td>1.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>cpu_1/ALUInA_31_s7/I0</td>
</tr>
<tr>
<td>7.392</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s7/F</td>
</tr>
<tr>
<td>8.477</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>cpu_1/ALUInA_3_s3/I3</td>
</tr>
<tr>
<td>8.740</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s3/F</td>
</tr>
<tr>
<td>9.622</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>cpu_1/ALUInA_3_s1/I3</td>
</tr>
<tr>
<td>9.885</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s1/F</td>
</tr>
<tr>
<td>10.962</td>
<td>1.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[3][A]</td>
<td>cpu_1/ALUInA_3_s0/I0</td>
</tr>
<tr>
<td>11.227</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R5C36[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s0/F</td>
</tr>
<tr>
<td>13.775</td>
<td>2.548</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/I0</td>
</tr>
<tr>
<td>14.331</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>14.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>14.381</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>14.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>14.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>14.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>14.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>14.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>14.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>14.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>14.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>14.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>14.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>14.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>14.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>14.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>14.731</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>14.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>14.781</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>14.781</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>14.831</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>14.831</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>14.881</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>14.881</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>14.931</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>14.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>14.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>14.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>15.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>15.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>15.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>15.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>15.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>15.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>15.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>15.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>15.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>15.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>15.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>15.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>15.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>15.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>15.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>15.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>15.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/COUT</td>
</tr>
<tr>
<td>15.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_31_s/CIN</td>
</tr>
<tr>
<td>15.977</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.801</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>cpu_1/n2023_s17/I1</td>
</tr>
<tr>
<td>18.063</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s17/F</td>
</tr>
<tr>
<td>19.690</td>
<td>1.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>cpu_1/n2023_s11/I3</td>
</tr>
<tr>
<td>20.105</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s11/F</td>
</tr>
<tr>
<td>20.245</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td>cpu_1/n2023_s5/I2</td>
</tr>
<tr>
<td>20.507</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s5/F</td>
</tr>
<tr>
<td>21.581</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[1][B]</td>
<td>programMemory_inst/wen0_s12/I1</td>
</tr>
<tr>
<td>21.843</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R23C35[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s12/F</td>
</tr>
<tr>
<td>23.802</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td>bu/n147_s14/I1</td>
</tr>
<tr>
<td>24.065</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td style=" background: #97FFFF;">bu/n147_s14/F</td>
</tr>
<tr>
<td>24.202</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>bu/n147_s6/I3</td>
</tr>
<tr>
<td>24.465</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C30[1][B]</td>
<td style=" background: #97FFFF;">bu/n147_s6/F</td>
</tr>
<tr>
<td>25.671</td>
<td>1.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[3][A]</td>
<td>bu/n220_s9/I0</td>
</tr>
<tr>
<td>25.936</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R11C24[3][A]</td>
<td style=" background: #97FFFF;">bu/n220_s9/F</td>
</tr>
<tr>
<td>26.951</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[1][A]</td>
<td>flashController/n542_s26/I2</td>
</tr>
<tr>
<td>27.412</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R21C22[1][A]</td>
<td style=" background: #97FFFF;">flashController/n542_s26/F</td>
</tr>
<tr>
<td>28.895</td>
<td>1.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[3][A]</td>
<td>flashController/n550_s17/I3</td>
</tr>
<tr>
<td>29.310</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C23[3][A]</td>
<td style=" background: #97FFFF;">flashController/n550_s17/F</td>
</tr>
<tr>
<td>29.312</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][B]</td>
<td>flashController/n550_s15/I3</td>
</tr>
<tr>
<td>29.773</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][B]</td>
<td style=" background: #97FFFF;">flashController/n550_s15/F</td>
</tr>
<tr>
<td>29.773</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][B]</td>
<td style=" font-weight:bold;">flashController/data_out_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][B]</td>
<td>flashController/data_out_23_s0/CLK</td>
</tr>
<tr>
<td>22.562</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C23[0][B]</td>
<td>flashController/data_out_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.490, 27.593%; route: 19.272, 70.998%; tC2Q: 0.382, 1.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R8C40[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>5.033</td>
<td>2.022</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/I0</td>
</tr>
<tr>
<td>5.590</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C39[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C39[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.640</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C39[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>6.931</td>
<td>1.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>cpu_1/ALUInA_31_s7/I0</td>
</tr>
<tr>
<td>7.392</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s7/F</td>
</tr>
<tr>
<td>8.477</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>cpu_1/ALUInA_3_s3/I3</td>
</tr>
<tr>
<td>8.740</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s3/F</td>
</tr>
<tr>
<td>9.622</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>cpu_1/ALUInA_3_s1/I3</td>
</tr>
<tr>
<td>9.885</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s1/F</td>
</tr>
<tr>
<td>10.962</td>
<td>1.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[3][A]</td>
<td>cpu_1/ALUInA_3_s0/I0</td>
</tr>
<tr>
<td>11.227</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R5C36[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s0/F</td>
</tr>
<tr>
<td>13.775</td>
<td>2.548</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/I0</td>
</tr>
<tr>
<td>14.331</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>14.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>14.381</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>14.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>14.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>14.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>14.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>14.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>14.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>14.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>14.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>14.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>14.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>14.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>14.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>14.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>14.731</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>14.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>14.781</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>14.781</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>14.831</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>14.831</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>14.881</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>14.881</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>14.931</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>14.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>14.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>14.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>15.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>15.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>15.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>15.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>15.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>15.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>15.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>15.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>15.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>15.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>15.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>15.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>15.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>15.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>15.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>15.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>15.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/COUT</td>
</tr>
<tr>
<td>15.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_31_s/CIN</td>
</tr>
<tr>
<td>15.977</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.801</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>cpu_1/n2023_s17/I1</td>
</tr>
<tr>
<td>18.063</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s17/F</td>
</tr>
<tr>
<td>19.690</td>
<td>1.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>cpu_1/n2023_s11/I3</td>
</tr>
<tr>
<td>20.105</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s11/F</td>
</tr>
<tr>
<td>20.245</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td>cpu_1/n2023_s5/I2</td>
</tr>
<tr>
<td>20.507</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s5/F</td>
</tr>
<tr>
<td>21.581</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[1][B]</td>
<td>programMemory_inst/wen0_s12/I1</td>
</tr>
<tr>
<td>21.843</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R23C35[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s12/F</td>
</tr>
<tr>
<td>23.802</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td>bu/n147_s14/I1</td>
</tr>
<tr>
<td>24.065</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td style=" background: #97FFFF;">bu/n147_s14/F</td>
</tr>
<tr>
<td>24.202</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>bu/n147_s6/I3</td>
</tr>
<tr>
<td>24.465</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C30[1][B]</td>
<td style=" background: #97FFFF;">bu/n147_s6/F</td>
</tr>
<tr>
<td>25.671</td>
<td>1.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[3][A]</td>
<td>bu/n220_s9/I0</td>
</tr>
<tr>
<td>25.961</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R11C24[3][A]</td>
<td style=" background: #97FFFF;">bu/n220_s9/F</td>
</tr>
<tr>
<td>27.211</td>
<td>1.250</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[3][B]</td>
<td>flashController/n7_s2/I2</td>
</tr>
<tr>
<td>27.626</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R24C25[3][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>27.978</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[3][B]</td>
<td>flashController/n7_s3/I2</td>
</tr>
<tr>
<td>28.243</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R25C26[3][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>29.478</td>
<td>1.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[0][A]</td>
<td style=" font-weight:bold;">flashController/data_out_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.581</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[0][A]</td>
<td>flashController/data_out_17_s0/CLK</td>
</tr>
<tr>
<td>22.270</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C23[0][A]</td>
<td>flashController/data_out_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.857, 25.540%; route: 19.610, 73.035%; tC2Q: 0.382, 1.425%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.444%; route: 1.898, 73.556%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R8C40[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>5.033</td>
<td>2.022</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/I0</td>
</tr>
<tr>
<td>5.590</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C39[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C39[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.640</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C39[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>6.931</td>
<td>1.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>cpu_1/ALUInA_31_s7/I0</td>
</tr>
<tr>
<td>7.392</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s7/F</td>
</tr>
<tr>
<td>8.477</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>cpu_1/ALUInA_3_s3/I3</td>
</tr>
<tr>
<td>8.740</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s3/F</td>
</tr>
<tr>
<td>9.622</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>cpu_1/ALUInA_3_s1/I3</td>
</tr>
<tr>
<td>9.885</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s1/F</td>
</tr>
<tr>
<td>10.962</td>
<td>1.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[3][A]</td>
<td>cpu_1/ALUInA_3_s0/I0</td>
</tr>
<tr>
<td>11.227</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R5C36[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s0/F</td>
</tr>
<tr>
<td>13.775</td>
<td>2.548</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/I0</td>
</tr>
<tr>
<td>14.331</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>14.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>14.381</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>14.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>14.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>14.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>14.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>14.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>14.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>14.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>14.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>14.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>14.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>14.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>14.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>14.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>14.731</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>14.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>14.781</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>14.781</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>14.831</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>14.831</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>14.881</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>14.881</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>14.931</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>14.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>14.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>14.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>15.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>15.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>15.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>15.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>15.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>15.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>15.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>15.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>15.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>15.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>15.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>15.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>15.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>15.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>15.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>15.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>15.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/COUT</td>
</tr>
<tr>
<td>15.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_31_s/CIN</td>
</tr>
<tr>
<td>15.977</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.801</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>cpu_1/n2023_s17/I1</td>
</tr>
<tr>
<td>18.063</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s17/F</td>
</tr>
<tr>
<td>19.690</td>
<td>1.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>cpu_1/n2023_s11/I3</td>
</tr>
<tr>
<td>20.105</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s11/F</td>
</tr>
<tr>
<td>20.245</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td>cpu_1/n2023_s5/I2</td>
</tr>
<tr>
<td>20.507</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s5/F</td>
</tr>
<tr>
<td>21.581</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[1][B]</td>
<td>programMemory_inst/wen0_s12/I1</td>
</tr>
<tr>
<td>21.843</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R23C35[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s12/F</td>
</tr>
<tr>
<td>23.802</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td>bu/n147_s14/I1</td>
</tr>
<tr>
<td>24.065</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td style=" background: #97FFFF;">bu/n147_s14/F</td>
</tr>
<tr>
<td>24.202</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>bu/n147_s6/I3</td>
</tr>
<tr>
<td>24.465</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C30[1][B]</td>
<td style=" background: #97FFFF;">bu/n147_s6/F</td>
</tr>
<tr>
<td>25.671</td>
<td>1.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[3][A]</td>
<td>bu/n220_s9/I0</td>
</tr>
<tr>
<td>25.961</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R11C24[3][A]</td>
<td style=" background: #97FFFF;">bu/n220_s9/F</td>
</tr>
<tr>
<td>27.211</td>
<td>1.250</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[3][B]</td>
<td>flashController/n7_s2/I2</td>
</tr>
<tr>
<td>27.626</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R24C25[3][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>27.978</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[3][B]</td>
<td>flashController/n7_s3/I2</td>
</tr>
<tr>
<td>28.243</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R25C26[3][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>29.476</td>
<td>1.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[0][B]</td>
<td style=" font-weight:bold;">flashController/data_out_20_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.590</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[0][B]</td>
<td>flashController/data_out_20_s0/CLK</td>
</tr>
<tr>
<td>22.279</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C20[0][B]</td>
<td>flashController/data_out_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.857, 25.542%; route: 19.608, 73.033%; tC2Q: 0.382, 1.425%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.348%; route: 1.908, 73.652%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R8C40[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>5.033</td>
<td>2.022</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/I0</td>
</tr>
<tr>
<td>5.590</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C39[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C39[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.640</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C39[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>6.931</td>
<td>1.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>cpu_1/ALUInA_31_s7/I0</td>
</tr>
<tr>
<td>7.392</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s7/F</td>
</tr>
<tr>
<td>8.477</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>cpu_1/ALUInA_3_s3/I3</td>
</tr>
<tr>
<td>8.740</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s3/F</td>
</tr>
<tr>
<td>9.622</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>cpu_1/ALUInA_3_s1/I3</td>
</tr>
<tr>
<td>9.885</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s1/F</td>
</tr>
<tr>
<td>10.962</td>
<td>1.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[3][A]</td>
<td>cpu_1/ALUInA_3_s0/I0</td>
</tr>
<tr>
<td>11.227</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R5C36[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s0/F</td>
</tr>
<tr>
<td>13.775</td>
<td>2.548</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/I0</td>
</tr>
<tr>
<td>14.331</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>14.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>14.381</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>14.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>14.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>14.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>14.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>14.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>14.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>14.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>14.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>14.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>14.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>14.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>14.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>14.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>14.731</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>14.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>14.781</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>14.781</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>14.831</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>14.831</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>14.881</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>14.881</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>14.931</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>14.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>14.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>14.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>15.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>15.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>15.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>15.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>15.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>15.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>15.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>15.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>15.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>15.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>15.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>15.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>15.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>15.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>15.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>15.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>15.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/COUT</td>
</tr>
<tr>
<td>15.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_31_s/CIN</td>
</tr>
<tr>
<td>15.977</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.801</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>cpu_1/n2023_s17/I1</td>
</tr>
<tr>
<td>18.063</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s17/F</td>
</tr>
<tr>
<td>19.690</td>
<td>1.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>cpu_1/n2023_s11/I3</td>
</tr>
<tr>
<td>20.105</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s11/F</td>
</tr>
<tr>
<td>20.245</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td>cpu_1/n2023_s5/I2</td>
</tr>
<tr>
<td>20.507</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s5/F</td>
</tr>
<tr>
<td>21.581</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[1][B]</td>
<td>programMemory_inst/wen0_s12/I1</td>
</tr>
<tr>
<td>21.843</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R23C35[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s12/F</td>
</tr>
<tr>
<td>23.802</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td>bu/n147_s14/I1</td>
</tr>
<tr>
<td>24.065</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td style=" background: #97FFFF;">bu/n147_s14/F</td>
</tr>
<tr>
<td>24.202</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>bu/n147_s6/I3</td>
</tr>
<tr>
<td>24.465</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C30[1][B]</td>
<td style=" background: #97FFFF;">bu/n147_s6/F</td>
</tr>
<tr>
<td>25.671</td>
<td>1.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[3][A]</td>
<td>bu/n220_s9/I0</td>
</tr>
<tr>
<td>25.961</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R11C24[3][A]</td>
<td style=" background: #97FFFF;">bu/n220_s9/F</td>
</tr>
<tr>
<td>27.211</td>
<td>1.250</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[3][B]</td>
<td>flashController/n7_s2/I2</td>
</tr>
<tr>
<td>27.626</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R24C25[3][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>27.978</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[3][B]</td>
<td>flashController/n7_s3/I2</td>
</tr>
<tr>
<td>28.243</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R25C26[3][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>29.476</td>
<td>1.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[0][A]</td>
<td style=" font-weight:bold;">flashController/data_out_22_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.590</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[0][A]</td>
<td>flashController/data_out_22_s0/CLK</td>
</tr>
<tr>
<td>22.279</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C20[0][A]</td>
<td>flashController/data_out_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.857, 25.542%; route: 19.608, 73.033%; tC2Q: 0.382, 1.425%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.348%; route: 1.908, 73.652%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.501</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.305</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/flash_address_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R8C40[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>5.033</td>
<td>2.022</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/I0</td>
</tr>
<tr>
<td>5.590</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C39[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C39[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.640</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C39[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>6.931</td>
<td>1.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>cpu_1/ALUInA_31_s7/I0</td>
</tr>
<tr>
<td>7.392</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s7/F</td>
</tr>
<tr>
<td>8.477</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>cpu_1/ALUInA_3_s3/I3</td>
</tr>
<tr>
<td>8.740</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s3/F</td>
</tr>
<tr>
<td>9.622</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>cpu_1/ALUInA_3_s1/I3</td>
</tr>
<tr>
<td>9.885</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s1/F</td>
</tr>
<tr>
<td>10.962</td>
<td>1.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[3][A]</td>
<td>cpu_1/ALUInA_3_s0/I0</td>
</tr>
<tr>
<td>11.227</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R5C36[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s0/F</td>
</tr>
<tr>
<td>13.775</td>
<td>2.548</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/I0</td>
</tr>
<tr>
<td>14.331</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>14.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>14.381</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>14.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>14.677</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/SUM</td>
</tr>
<tr>
<td>16.201</td>
<td>1.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[3][B]</td>
<td>cpu_1/data_addr_Z_5_s31/I1</td>
</tr>
<tr>
<td>16.722</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C34[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_5_s31/F</td>
</tr>
<tr>
<td>17.260</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td>cpu_1/data_addr_Z_5_s29/I3</td>
</tr>
<tr>
<td>17.721</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_5_s29/F</td>
</tr>
<tr>
<td>19.270</td>
<td>1.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[0][B]</td>
<td>cpu_1/data_addr_Z_5_s25/I3</td>
</tr>
<tr>
<td>19.731</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_5_s25/F</td>
</tr>
<tr>
<td>19.868</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[3][A]</td>
<td>cpu_1/data_addr_Z_5_s18/I3</td>
</tr>
<tr>
<td>20.283</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C36[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_5_s18/F</td>
</tr>
<tr>
<td>21.742</td>
<td>1.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td>cpu_1/data_addr_Z_5_s16/I1</td>
</tr>
<tr>
<td>22.203</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_5_s16/F</td>
</tr>
<tr>
<td>22.676</td>
<td>0.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td>flashController/n1277_s3/I1</td>
</tr>
<tr>
<td>23.202</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R17C27[0][B]</td>
<td style=" background: #97FFFF;">flashController/n1277_s3/F</td>
</tr>
<tr>
<td>23.822</td>
<td>0.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>bu/n220_s11/I3</td>
</tr>
<tr>
<td>24.338</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C30[0][B]</td>
<td style=" background: #97FFFF;">bu/n220_s11/F</td>
</tr>
<tr>
<td>24.688</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[0][B]</td>
<td>bu/n220_s7/I3</td>
</tr>
<tr>
<td>25.150</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R13C29[0][B]</td>
<td style=" background: #97FFFF;">bu/n220_s7/F</td>
</tr>
<tr>
<td>25.851</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td>bu/n220_s32/I0</td>
</tr>
<tr>
<td>26.367</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>103</td>
<td>R11C23[1][B]</td>
<td style=" background: #97FFFF;">bu/n220_s32/F</td>
</tr>
<tr>
<td>27.503</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td>flashController/n1279_s1/I1</td>
</tr>
<tr>
<td>27.965</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R22C21[0][B]</td>
<td style=" background: #97FFFF;">flashController/n1279_s1/F</td>
</tr>
<tr>
<td>29.501</td>
<td>1.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C21[3][A]</td>
<td style=" font-weight:bold;">flashController/flash_address_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.616</td>
<td>1.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C21[3][A]</td>
<td>flashController/flash_address_15_s0/CLK</td>
</tr>
<tr>
<td>22.305</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C21[3][A]</td>
<td>flashController/flash_address_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.661, 28.510%; route: 18.829, 70.067%; tC2Q: 0.382, 1.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.087%; route: 1.934, 73.913%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.195</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.540</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_mem_2_data_mem_2_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R8C40[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>5.033</td>
<td>2.022</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/I0</td>
</tr>
<tr>
<td>5.590</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C39[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C39[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.640</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C39[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>6.931</td>
<td>1.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>cpu_1/ALUInA_31_s7/I0</td>
</tr>
<tr>
<td>7.392</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s7/F</td>
</tr>
<tr>
<td>8.477</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>cpu_1/ALUInA_3_s3/I3</td>
</tr>
<tr>
<td>8.740</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s3/F</td>
</tr>
<tr>
<td>9.622</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>cpu_1/ALUInA_3_s1/I3</td>
</tr>
<tr>
<td>9.885</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s1/F</td>
</tr>
<tr>
<td>10.962</td>
<td>1.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[3][A]</td>
<td>cpu_1/ALUInA_3_s0/I0</td>
</tr>
<tr>
<td>11.227</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R5C36[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s0/F</td>
</tr>
<tr>
<td>13.775</td>
<td>2.548</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/I0</td>
</tr>
<tr>
<td>14.331</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>14.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>14.381</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>14.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>14.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>14.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>14.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>14.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>14.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>14.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>14.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>14.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>14.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>14.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>14.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>14.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>14.731</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>14.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>14.781</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>14.781</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>14.831</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>14.831</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>14.881</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>14.881</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>14.931</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>14.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>14.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>14.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>15.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>15.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>15.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>15.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>15.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>15.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>15.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>15.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>15.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>15.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>15.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>15.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>15.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>15.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>15.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>15.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>15.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/COUT</td>
</tr>
<tr>
<td>15.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_31_s/CIN</td>
</tr>
<tr>
<td>15.977</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.801</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>cpu_1/n2023_s17/I1</td>
</tr>
<tr>
<td>18.063</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s17/F</td>
</tr>
<tr>
<td>19.690</td>
<td>1.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>cpu_1/n2023_s11/I3</td>
</tr>
<tr>
<td>20.105</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s11/F</td>
</tr>
<tr>
<td>20.245</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td>cpu_1/n2023_s5/I2</td>
</tr>
<tr>
<td>20.507</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s5/F</td>
</tr>
<tr>
<td>21.581</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[1][B]</td>
<td>programMemory_inst/wen0_s12/I1</td>
</tr>
<tr>
<td>21.843</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R23C35[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s12/F</td>
</tr>
<tr>
<td>23.802</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td>bu/n147_s14/I1</td>
</tr>
<tr>
<td>24.065</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td style=" background: #97FFFF;">bu/n147_s14/F</td>
</tr>
<tr>
<td>24.202</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>bu/n147_s6/I3</td>
</tr>
<tr>
<td>24.465</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C30[1][B]</td>
<td style=" background: #97FFFF;">bu/n147_s6/F</td>
</tr>
<tr>
<td>25.671</td>
<td>1.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[3][A]</td>
<td>bu/n220_s9/I0</td>
</tr>
<tr>
<td>25.961</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R11C24[3][A]</td>
<td style=" background: #97FFFF;">bu/n220_s9/F</td>
</tr>
<tr>
<td>26.118</td>
<td>0.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[0][B]</td>
<td>bu/n220_s5/I2</td>
</tr>
<tr>
<td>26.381</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>38</td>
<td>R11C25[0][B]</td>
<td style=" background: #97FFFF;">bu/n220_s5/F</td>
</tr>
<tr>
<td>27.653</td>
<td>1.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[3][A]</td>
<td>mem/data_mem_0_s6/I1</td>
</tr>
<tr>
<td>27.943</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C29[3][A]</td>
<td style=" background: #97FFFF;">mem/data_mem_0_s6/F</td>
</tr>
<tr>
<td>27.958</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td>mem/data_mem_2_s5/I2</td>
</tr>
<tr>
<td>28.420</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C29[2][A]</td>
<td style=" background: #97FFFF;">mem/data_mem_2_s5/F</td>
</tr>
<tr>
<td>29.735</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">mem/data_mem_2_data_mem_2_0_0_s0/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.623</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>mem/data_mem_2_data_mem_2_0_0_s0/CLKA</td>
</tr>
<tr>
<td>22.540</td>
<td>-0.084</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>mem/data_mem_2_data_mem_2_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.191, 26.530%; route: 19.532, 72.059%; tC2Q: 0.382, 1.411%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.015%; route: 1.941, 73.985%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R8C40[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>5.033</td>
<td>2.022</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/I0</td>
</tr>
<tr>
<td>5.590</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C39[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C39[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.640</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C39[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>6.931</td>
<td>1.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>cpu_1/ALUInA_31_s7/I0</td>
</tr>
<tr>
<td>7.392</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s7/F</td>
</tr>
<tr>
<td>8.477</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>cpu_1/ALUInA_3_s3/I3</td>
</tr>
<tr>
<td>8.740</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s3/F</td>
</tr>
<tr>
<td>9.622</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>cpu_1/ALUInA_3_s1/I3</td>
</tr>
<tr>
<td>9.885</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s1/F</td>
</tr>
<tr>
<td>10.962</td>
<td>1.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[3][A]</td>
<td>cpu_1/ALUInA_3_s0/I0</td>
</tr>
<tr>
<td>11.227</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R5C36[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s0/F</td>
</tr>
<tr>
<td>13.775</td>
<td>2.548</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/I0</td>
</tr>
<tr>
<td>14.331</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>14.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>14.381</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>14.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>14.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>14.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>14.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>14.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>14.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>14.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>14.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>14.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>14.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>14.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>14.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>14.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>14.731</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>14.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>14.781</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>14.781</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>14.831</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>14.831</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>14.881</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>14.881</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>14.931</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>14.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>14.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>14.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>15.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>15.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>15.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>15.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>15.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>15.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>15.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>15.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>15.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>15.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>15.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>15.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>15.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>15.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>15.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>15.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>15.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/COUT</td>
</tr>
<tr>
<td>15.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_31_s/CIN</td>
</tr>
<tr>
<td>15.977</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.801</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>cpu_1/n2023_s17/I1</td>
</tr>
<tr>
<td>18.063</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s17/F</td>
</tr>
<tr>
<td>19.690</td>
<td>1.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>cpu_1/n2023_s11/I3</td>
</tr>
<tr>
<td>20.105</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s11/F</td>
</tr>
<tr>
<td>20.245</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td>cpu_1/n2023_s5/I2</td>
</tr>
<tr>
<td>20.507</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s5/F</td>
</tr>
<tr>
<td>21.581</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[1][B]</td>
<td>programMemory_inst/wen0_s12/I1</td>
</tr>
<tr>
<td>21.843</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R23C35[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s12/F</td>
</tr>
<tr>
<td>23.802</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td>bu/n147_s14/I1</td>
</tr>
<tr>
<td>24.065</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td style=" background: #97FFFF;">bu/n147_s14/F</td>
</tr>
<tr>
<td>24.202</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>bu/n147_s6/I3</td>
</tr>
<tr>
<td>24.465</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C30[1][B]</td>
<td style=" background: #97FFFF;">bu/n147_s6/F</td>
</tr>
<tr>
<td>25.671</td>
<td>1.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[3][A]</td>
<td>bu/n220_s9/I0</td>
</tr>
<tr>
<td>25.961</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R11C24[3][A]</td>
<td style=" background: #97FFFF;">bu/n220_s9/F</td>
</tr>
<tr>
<td>26.118</td>
<td>0.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[0][B]</td>
<td>bu/n220_s5/I2</td>
</tr>
<tr>
<td>26.381</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>38</td>
<td>R11C25[0][B]</td>
<td style=" background: #97FFFF;">bu/n220_s5/F</td>
</tr>
<tr>
<td>28.233</td>
<td>1.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[3][B]</td>
<td>bu/data_read_3_s0/I3</td>
</tr>
<tr>
<td>28.648</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C29[3][B]</td>
<td style=" background: #97FFFF;">bu/data_read_3_s0/F</td>
</tr>
<tr>
<td>29.325</td>
<td>0.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td>bu/data_read_3_s/I0</td>
</tr>
<tr>
<td>29.787</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_3_s/F</td>
</tr>
<tr>
<td>29.787</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.657</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_3_s0/CLK</td>
</tr>
<tr>
<td>22.594</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C29[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.316, 26.939%; route: 19.459, 71.652%; tC2Q: 0.382, 1.408%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.682%; route: 1.975, 74.318%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.184</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.711</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R8C40[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>5.033</td>
<td>2.022</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/I0</td>
</tr>
<tr>
<td>5.590</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C39[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C39[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.640</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C39[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>6.931</td>
<td>1.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>cpu_1/ALUInA_31_s7/I0</td>
</tr>
<tr>
<td>7.392</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s7/F</td>
</tr>
<tr>
<td>8.477</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>cpu_1/ALUInA_3_s3/I3</td>
</tr>
<tr>
<td>8.740</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s3/F</td>
</tr>
<tr>
<td>9.622</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>cpu_1/ALUInA_3_s1/I3</td>
</tr>
<tr>
<td>9.885</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s1/F</td>
</tr>
<tr>
<td>10.962</td>
<td>1.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[3][A]</td>
<td>cpu_1/ALUInA_3_s0/I0</td>
</tr>
<tr>
<td>11.227</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R5C36[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s0/F</td>
</tr>
<tr>
<td>13.775</td>
<td>2.548</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/I0</td>
</tr>
<tr>
<td>14.331</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>14.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>14.381</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>14.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>14.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>14.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>14.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>14.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>14.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>14.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>14.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>14.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>14.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>14.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>14.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>14.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>14.731</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>14.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>14.781</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>14.781</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>14.831</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>14.831</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>14.881</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>14.881</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>14.931</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>14.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>14.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>14.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>15.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>15.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>15.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>15.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>15.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>15.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>15.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>15.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>15.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>15.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>15.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>15.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>15.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>15.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>15.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>15.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>15.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/COUT</td>
</tr>
<tr>
<td>15.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_31_s/CIN</td>
</tr>
<tr>
<td>15.977</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.801</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>cpu_1/n2023_s17/I1</td>
</tr>
<tr>
<td>18.063</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s17/F</td>
</tr>
<tr>
<td>19.690</td>
<td>1.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>cpu_1/n2023_s11/I3</td>
</tr>
<tr>
<td>20.105</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s11/F</td>
</tr>
<tr>
<td>20.245</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td>cpu_1/n2023_s5/I2</td>
</tr>
<tr>
<td>20.507</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s5/F</td>
</tr>
<tr>
<td>21.581</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[1][B]</td>
<td>programMemory_inst/wen0_s12/I1</td>
</tr>
<tr>
<td>21.843</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R23C35[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s12/F</td>
</tr>
<tr>
<td>23.802</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td>bu/n147_s14/I1</td>
</tr>
<tr>
<td>24.065</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td style=" background: #97FFFF;">bu/n147_s14/F</td>
</tr>
<tr>
<td>24.202</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>bu/n147_s6/I3</td>
</tr>
<tr>
<td>24.465</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C30[1][B]</td>
<td style=" background: #97FFFF;">bu/n147_s6/F</td>
</tr>
<tr>
<td>25.671</td>
<td>1.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[3][A]</td>
<td>bu/n220_s9/I0</td>
</tr>
<tr>
<td>25.961</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R11C24[3][A]</td>
<td style=" background: #97FFFF;">bu/n220_s9/F</td>
</tr>
<tr>
<td>27.098</td>
<td>1.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[3][A]</td>
<td>flashController/n542_s21/I2</td>
</tr>
<tr>
<td>27.388</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R24C24[3][A]</td>
<td style=" background: #97FFFF;">flashController/n542_s21/F</td>
</tr>
<tr>
<td>27.735</td>
<td>0.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][B]</td>
<td>flashController/n549_s16/I1</td>
</tr>
<tr>
<td>28.196</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R23C25[0][B]</td>
<td style=" background: #97FFFF;">flashController/n549_s16/F</td>
</tr>
<tr>
<td>29.448</td>
<td>1.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[0][A]</td>
<td>flashController/n551_s15/I0</td>
</tr>
<tr>
<td>29.711</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C20[0][A]</td>
<td style=" background: #97FFFF;">flashController/n551_s15/F</td>
</tr>
<tr>
<td>29.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[0][A]</td>
<td style=" font-weight:bold;">flashController/data_out_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.590</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[0][A]</td>
<td>flashController/data_out_22_s0/CLK</td>
</tr>
<tr>
<td>22.527</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C20[0][A]</td>
<td>flashController/data_out_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.191, 26.553%; route: 19.509, 72.035%; tC2Q: 0.382, 1.412%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.348%; route: 1.908, 73.652%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R8C40[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>5.033</td>
<td>2.022</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/I0</td>
</tr>
<tr>
<td>5.590</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C39[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C39[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.640</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C39[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>6.931</td>
<td>1.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>cpu_1/ALUInA_31_s7/I0</td>
</tr>
<tr>
<td>7.392</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s7/F</td>
</tr>
<tr>
<td>8.477</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>cpu_1/ALUInA_3_s3/I3</td>
</tr>
<tr>
<td>8.740</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s3/F</td>
</tr>
<tr>
<td>9.622</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>cpu_1/ALUInA_3_s1/I3</td>
</tr>
<tr>
<td>9.885</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s1/F</td>
</tr>
<tr>
<td>10.962</td>
<td>1.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[3][A]</td>
<td>cpu_1/ALUInA_3_s0/I0</td>
</tr>
<tr>
<td>11.227</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R5C36[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s0/F</td>
</tr>
<tr>
<td>13.775</td>
<td>2.548</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/I0</td>
</tr>
<tr>
<td>14.331</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>14.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>14.381</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>14.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>14.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>14.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>14.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>14.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>14.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>14.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>14.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>14.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>14.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>14.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>14.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>14.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>14.731</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>14.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>14.781</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>14.781</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>14.831</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>14.831</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>14.881</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>14.881</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>14.931</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>14.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>14.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>14.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>15.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>15.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>15.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>15.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>15.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>15.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>15.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>15.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>15.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>15.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>15.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>15.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>15.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>15.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>15.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>15.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>15.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/COUT</td>
</tr>
<tr>
<td>15.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_31_s/CIN</td>
</tr>
<tr>
<td>15.977</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.801</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>cpu_1/n2023_s17/I1</td>
</tr>
<tr>
<td>18.063</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s17/F</td>
</tr>
<tr>
<td>19.690</td>
<td>1.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>cpu_1/n2023_s11/I3</td>
</tr>
<tr>
<td>20.105</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s11/F</td>
</tr>
<tr>
<td>20.245</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td>cpu_1/n2023_s5/I2</td>
</tr>
<tr>
<td>20.507</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s5/F</td>
</tr>
<tr>
<td>21.581</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[1][B]</td>
<td>programMemory_inst/wen0_s12/I1</td>
</tr>
<tr>
<td>21.843</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R23C35[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s12/F</td>
</tr>
<tr>
<td>23.802</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td>bu/n147_s14/I1</td>
</tr>
<tr>
<td>24.065</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td style=" background: #97FFFF;">bu/n147_s14/F</td>
</tr>
<tr>
<td>24.202</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>bu/n147_s6/I3</td>
</tr>
<tr>
<td>24.465</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C30[1][B]</td>
<td style=" background: #97FFFF;">bu/n147_s6/F</td>
</tr>
<tr>
<td>25.671</td>
<td>1.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[3][A]</td>
<td>bu/n220_s9/I0</td>
</tr>
<tr>
<td>25.961</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R11C24[3][A]</td>
<td style=" background: #97FFFF;">bu/n220_s9/F</td>
</tr>
<tr>
<td>27.211</td>
<td>1.250</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[3][B]</td>
<td>flashController/n7_s2/I2</td>
</tr>
<tr>
<td>27.626</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R24C25[3][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>27.978</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[3][B]</td>
<td>flashController/n7_s3/I2</td>
</tr>
<tr>
<td>28.243</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R25C26[3][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>29.460</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[0][A]</td>
<td style=" font-weight:bold;">flashController/data_out_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.590</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[0][A]</td>
<td>flashController/data_out_14_s0/CLK</td>
</tr>
<tr>
<td>22.279</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C22[0][A]</td>
<td>flashController/data_out_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.857, 25.558%; route: 19.591, 73.017%; tC2Q: 0.382, 1.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.348%; route: 1.908, 73.652%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.175</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.305</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R8C40[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>5.033</td>
<td>2.022</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/I0</td>
</tr>
<tr>
<td>5.590</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C39[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C39[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.640</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C39[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>6.931</td>
<td>1.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>cpu_1/ALUInA_31_s7/I0</td>
</tr>
<tr>
<td>7.392</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s7/F</td>
</tr>
<tr>
<td>8.477</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>cpu_1/ALUInA_3_s3/I3</td>
</tr>
<tr>
<td>8.740</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s3/F</td>
</tr>
<tr>
<td>9.622</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>cpu_1/ALUInA_3_s1/I3</td>
</tr>
<tr>
<td>9.885</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s1/F</td>
</tr>
<tr>
<td>10.962</td>
<td>1.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[3][A]</td>
<td>cpu_1/ALUInA_3_s0/I0</td>
</tr>
<tr>
<td>11.227</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R5C36[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s0/F</td>
</tr>
<tr>
<td>13.775</td>
<td>2.548</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/I0</td>
</tr>
<tr>
<td>14.331</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>14.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>14.381</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>14.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>14.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>14.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>14.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>14.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>14.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>14.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>14.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>14.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>14.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>14.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>14.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>14.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>14.731</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>14.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>14.781</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>14.781</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>14.831</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>14.831</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>14.881</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>14.881</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>14.931</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>14.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>14.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>14.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>15.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>15.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>15.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>15.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>15.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>15.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>15.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>15.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>15.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>15.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>15.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>15.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>15.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>15.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>15.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>15.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>15.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/COUT</td>
</tr>
<tr>
<td>15.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_31_s/CIN</td>
</tr>
<tr>
<td>15.977</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.801</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>cpu_1/n2023_s17/I1</td>
</tr>
<tr>
<td>18.063</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s17/F</td>
</tr>
<tr>
<td>19.690</td>
<td>1.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>cpu_1/n2023_s11/I3</td>
</tr>
<tr>
<td>20.105</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s11/F</td>
</tr>
<tr>
<td>20.245</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td>cpu_1/n2023_s5/I2</td>
</tr>
<tr>
<td>20.507</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s5/F</td>
</tr>
<tr>
<td>21.581</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[1][B]</td>
<td>programMemory_inst/wen0_s12/I1</td>
</tr>
<tr>
<td>21.843</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R23C35[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s12/F</td>
</tr>
<tr>
<td>23.802</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td>bu/n147_s14/I1</td>
</tr>
<tr>
<td>24.065</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td style=" background: #97FFFF;">bu/n147_s14/F</td>
</tr>
<tr>
<td>24.202</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>bu/n147_s6/I3</td>
</tr>
<tr>
<td>24.465</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C30[1][B]</td>
<td style=" background: #97FFFF;">bu/n147_s6/F</td>
</tr>
<tr>
<td>25.671</td>
<td>1.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[3][A]</td>
<td>bu/n220_s9/I0</td>
</tr>
<tr>
<td>25.961</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R11C24[3][A]</td>
<td style=" background: #97FFFF;">bu/n220_s9/F</td>
</tr>
<tr>
<td>27.211</td>
<td>1.250</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[3][B]</td>
<td>flashController/n7_s2/I2</td>
</tr>
<tr>
<td>27.626</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R24C25[3][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>27.978</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[3][B]</td>
<td>flashController/n7_s3/I2</td>
</tr>
<tr>
<td>28.243</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R25C26[3][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>29.480</td>
<td>1.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C21[1][A]</td>
<td style=" font-weight:bold;">flashController/data_out_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.616</td>
<td>1.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C21[1][A]</td>
<td>flashController/data_out_15_s0/CLK</td>
</tr>
<tr>
<td>22.305</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C21[1][A]</td>
<td>flashController/data_out_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.857, 25.539%; route: 19.611, 73.037%; tC2Q: 0.382, 1.425%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.087%; route: 1.934, 73.913%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.172</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.747</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R8C40[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>5.033</td>
<td>2.022</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/I0</td>
</tr>
<tr>
<td>5.590</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C39[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C39[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.640</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C39[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>6.931</td>
<td>1.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>cpu_1/ALUInA_31_s7/I0</td>
</tr>
<tr>
<td>7.392</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s7/F</td>
</tr>
<tr>
<td>8.477</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>cpu_1/ALUInA_3_s3/I3</td>
</tr>
<tr>
<td>8.740</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s3/F</td>
</tr>
<tr>
<td>9.622</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>cpu_1/ALUInA_3_s1/I3</td>
</tr>
<tr>
<td>9.885</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s1/F</td>
</tr>
<tr>
<td>10.962</td>
<td>1.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[3][A]</td>
<td>cpu_1/ALUInA_3_s0/I0</td>
</tr>
<tr>
<td>11.227</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R5C36[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s0/F</td>
</tr>
<tr>
<td>13.775</td>
<td>2.548</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/I0</td>
</tr>
<tr>
<td>14.331</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>14.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>14.381</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>14.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>14.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>14.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>14.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>14.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>14.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>14.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>14.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>14.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>14.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>14.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>14.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>14.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>14.731</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>14.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>14.781</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>14.781</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>14.831</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>14.831</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>14.881</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>14.881</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>14.931</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>14.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>14.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>14.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>15.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>15.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>15.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>15.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>15.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>15.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>15.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>15.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>15.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>15.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>15.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>15.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>15.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>15.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>15.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>15.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>15.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/COUT</td>
</tr>
<tr>
<td>15.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_31_s/CIN</td>
</tr>
<tr>
<td>15.977</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.801</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>cpu_1/n2023_s17/I1</td>
</tr>
<tr>
<td>18.063</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s17/F</td>
</tr>
<tr>
<td>19.690</td>
<td>1.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>cpu_1/n2023_s11/I3</td>
</tr>
<tr>
<td>20.105</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s11/F</td>
</tr>
<tr>
<td>20.245</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td>cpu_1/n2023_s5/I2</td>
</tr>
<tr>
<td>20.507</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s5/F</td>
</tr>
<tr>
<td>21.581</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[1][B]</td>
<td>programMemory_inst/wen0_s12/I1</td>
</tr>
<tr>
<td>21.843</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R23C35[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s12/F</td>
</tr>
<tr>
<td>23.802</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td>bu/n147_s14/I1</td>
</tr>
<tr>
<td>24.065</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td style=" background: #97FFFF;">bu/n147_s14/F</td>
</tr>
<tr>
<td>24.202</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>bu/n147_s6/I3</td>
</tr>
<tr>
<td>24.465</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C30[1][B]</td>
<td style=" background: #97FFFF;">bu/n147_s6/F</td>
</tr>
<tr>
<td>25.671</td>
<td>1.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[3][A]</td>
<td>bu/n220_s9/I0</td>
</tr>
<tr>
<td>25.961</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R11C24[3][A]</td>
<td style=" background: #97FFFF;">bu/n220_s9/F</td>
</tr>
<tr>
<td>26.118</td>
<td>0.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[0][B]</td>
<td>bu/n220_s5/I2</td>
</tr>
<tr>
<td>26.381</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>38</td>
<td>R11C25[0][B]</td>
<td style=" background: #97FFFF;">bu/n220_s5/F</td>
</tr>
<tr>
<td>28.965</td>
<td>2.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td>bu/data_read_9_s0/I3</td>
</tr>
<tr>
<td>29.482</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_9_s0/F</td>
</tr>
<tr>
<td>29.484</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[2][A]</td>
<td>bu/data_read_9_s/I0</td>
</tr>
<tr>
<td>29.747</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C31[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_9_s/F</td>
</tr>
<tr>
<td>29.747</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.639</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_9_s0/CLK</td>
</tr>
<tr>
<td>22.575</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C31[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.219, 26.620%; route: 19.517, 71.970%; tC2Q: 0.382, 1.410%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.865%; route: 1.956, 74.135%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.169</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.686</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R8C40[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>5.033</td>
<td>2.022</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/I0</td>
</tr>
<tr>
<td>5.590</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C39[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C39[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.640</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C39[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>6.931</td>
<td>1.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>cpu_1/ALUInA_31_s7/I0</td>
</tr>
<tr>
<td>7.392</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s7/F</td>
</tr>
<tr>
<td>8.477</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>cpu_1/ALUInA_3_s3/I3</td>
</tr>
<tr>
<td>8.740</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s3/F</td>
</tr>
<tr>
<td>9.622</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>cpu_1/ALUInA_3_s1/I3</td>
</tr>
<tr>
<td>9.885</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s1/F</td>
</tr>
<tr>
<td>10.962</td>
<td>1.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[3][A]</td>
<td>cpu_1/ALUInA_3_s0/I0</td>
</tr>
<tr>
<td>11.227</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R5C36[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s0/F</td>
</tr>
<tr>
<td>13.775</td>
<td>2.548</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/I0</td>
</tr>
<tr>
<td>14.331</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>14.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>14.381</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>14.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>14.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>14.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>14.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>14.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>14.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>14.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>14.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>14.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>14.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>14.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>14.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>14.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>14.731</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>14.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>14.781</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>14.781</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>14.831</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>14.831</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>14.881</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>14.881</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>14.931</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>14.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>14.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>14.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>15.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>15.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>15.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>15.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>15.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>15.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>15.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>15.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>15.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>15.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>15.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>15.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>15.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>15.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>15.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>15.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>15.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/COUT</td>
</tr>
<tr>
<td>15.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_31_s/CIN</td>
</tr>
<tr>
<td>15.977</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.801</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>cpu_1/n2023_s17/I1</td>
</tr>
<tr>
<td>18.063</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s17/F</td>
</tr>
<tr>
<td>19.690</td>
<td>1.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>cpu_1/n2023_s11/I3</td>
</tr>
<tr>
<td>20.105</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s11/F</td>
</tr>
<tr>
<td>20.245</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td>cpu_1/n2023_s5/I2</td>
</tr>
<tr>
<td>20.507</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s5/F</td>
</tr>
<tr>
<td>21.581</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[1][B]</td>
<td>programMemory_inst/wen0_s12/I1</td>
</tr>
<tr>
<td>21.843</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R23C35[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s12/F</td>
</tr>
<tr>
<td>23.802</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td>bu/n147_s14/I1</td>
</tr>
<tr>
<td>24.065</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td style=" background: #97FFFF;">bu/n147_s14/F</td>
</tr>
<tr>
<td>24.202</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>bu/n147_s6/I3</td>
</tr>
<tr>
<td>24.465</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C30[1][B]</td>
<td style=" background: #97FFFF;">bu/n147_s6/F</td>
</tr>
<tr>
<td>25.671</td>
<td>1.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[3][A]</td>
<td>bu/n220_s9/I0</td>
</tr>
<tr>
<td>25.961</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R11C24[3][A]</td>
<td style=" background: #97FFFF;">bu/n220_s9/F</td>
</tr>
<tr>
<td>27.098</td>
<td>1.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[3][A]</td>
<td>flashController/n542_s21/I2</td>
</tr>
<tr>
<td>27.388</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R24C24[3][A]</td>
<td style=" background: #97FFFF;">flashController/n542_s21/F</td>
</tr>
<tr>
<td>27.735</td>
<td>0.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][B]</td>
<td>flashController/n549_s16/I1</td>
</tr>
<tr>
<td>28.196</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R23C25[0][B]</td>
<td style=" background: #97FFFF;">flashController/n549_s16/F</td>
</tr>
<tr>
<td>29.170</td>
<td>0.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[0][A]</td>
<td>flashController/n556_s15/I0</td>
</tr>
<tr>
<td>29.686</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C23[0][A]</td>
<td style=" background: #97FFFF;">flashController/n556_s15/F</td>
</tr>
<tr>
<td>29.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[0][A]</td>
<td style=" font-weight:bold;">flashController/data_out_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.581</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[0][A]</td>
<td>flashController/data_out_17_s0/CLK</td>
</tr>
<tr>
<td>22.517</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C23[0][A]</td>
<td>flashController/data_out_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.445, 27.515%; route: 19.230, 71.071%; tC2Q: 0.382, 1.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.444%; route: 1.898, 73.556%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.165</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.305</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R8C40[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>5.033</td>
<td>2.022</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/I0</td>
</tr>
<tr>
<td>5.590</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C39[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C39[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.640</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C39[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>6.931</td>
<td>1.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>cpu_1/ALUInA_31_s7/I0</td>
</tr>
<tr>
<td>7.392</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s7/F</td>
</tr>
<tr>
<td>8.477</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>cpu_1/ALUInA_3_s3/I3</td>
</tr>
<tr>
<td>8.740</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s3/F</td>
</tr>
<tr>
<td>9.622</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>cpu_1/ALUInA_3_s1/I3</td>
</tr>
<tr>
<td>9.885</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s1/F</td>
</tr>
<tr>
<td>10.962</td>
<td>1.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[3][A]</td>
<td>cpu_1/ALUInA_3_s0/I0</td>
</tr>
<tr>
<td>11.227</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R5C36[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s0/F</td>
</tr>
<tr>
<td>13.775</td>
<td>2.548</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/I0</td>
</tr>
<tr>
<td>14.331</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>14.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>14.381</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>14.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>14.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>14.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>14.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>14.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>14.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>14.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>14.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>14.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>14.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>14.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>14.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>14.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>14.731</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>14.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>14.781</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>14.781</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>14.831</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>14.831</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>14.881</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>14.881</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>14.931</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>14.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>14.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>14.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>15.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>15.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>15.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>15.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>15.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>15.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>15.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>15.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>15.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>15.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>15.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>15.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>15.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>15.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>15.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>15.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>15.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/COUT</td>
</tr>
<tr>
<td>15.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_31_s/CIN</td>
</tr>
<tr>
<td>15.977</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.801</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>cpu_1/n2023_s17/I1</td>
</tr>
<tr>
<td>18.063</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s17/F</td>
</tr>
<tr>
<td>19.690</td>
<td>1.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>cpu_1/n2023_s11/I3</td>
</tr>
<tr>
<td>20.105</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s11/F</td>
</tr>
<tr>
<td>20.245</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td>cpu_1/n2023_s5/I2</td>
</tr>
<tr>
<td>20.507</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s5/F</td>
</tr>
<tr>
<td>21.581</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[1][B]</td>
<td>programMemory_inst/wen0_s12/I1</td>
</tr>
<tr>
<td>21.843</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R23C35[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s12/F</td>
</tr>
<tr>
<td>23.802</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td>bu/n147_s14/I1</td>
</tr>
<tr>
<td>24.065</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td style=" background: #97FFFF;">bu/n147_s14/F</td>
</tr>
<tr>
<td>24.202</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>bu/n147_s6/I3</td>
</tr>
<tr>
<td>24.465</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C30[1][B]</td>
<td style=" background: #97FFFF;">bu/n147_s6/F</td>
</tr>
<tr>
<td>25.671</td>
<td>1.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[3][A]</td>
<td>bu/n220_s9/I0</td>
</tr>
<tr>
<td>25.961</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R11C24[3][A]</td>
<td style=" background: #97FFFF;">bu/n220_s9/F</td>
</tr>
<tr>
<td>27.211</td>
<td>1.250</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[3][B]</td>
<td>flashController/n7_s2/I2</td>
</tr>
<tr>
<td>27.626</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R24C25[3][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>27.978</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[3][B]</td>
<td>flashController/n7_s3/I2</td>
</tr>
<tr>
<td>28.243</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R25C26[3][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>29.470</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C21[0][A]</td>
<td style=" font-weight:bold;">flashController/data_out_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.616</td>
<td>1.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C21[0][A]</td>
<td>flashController/data_out_18_s0/CLK</td>
</tr>
<tr>
<td>22.305</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C21[0][A]</td>
<td>flashController/data_out_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.857, 25.548%; route: 19.601, 73.027%; tC2Q: 0.382, 1.425%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.087%; route: 1.934, 73.913%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R8C40[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>5.033</td>
<td>2.022</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/I0</td>
</tr>
<tr>
<td>5.590</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C39[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C39[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.640</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C39[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>6.931</td>
<td>1.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>cpu_1/ALUInA_31_s7/I0</td>
</tr>
<tr>
<td>7.392</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s7/F</td>
</tr>
<tr>
<td>8.477</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>cpu_1/ALUInA_3_s3/I3</td>
</tr>
<tr>
<td>8.740</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s3/F</td>
</tr>
<tr>
<td>9.622</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>cpu_1/ALUInA_3_s1/I3</td>
</tr>
<tr>
<td>9.885</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s1/F</td>
</tr>
<tr>
<td>10.962</td>
<td>1.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[3][A]</td>
<td>cpu_1/ALUInA_3_s0/I0</td>
</tr>
<tr>
<td>11.227</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R5C36[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s0/F</td>
</tr>
<tr>
<td>13.775</td>
<td>2.548</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/I0</td>
</tr>
<tr>
<td>14.331</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>14.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>14.381</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>14.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>14.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>14.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>14.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>14.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>14.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>14.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>14.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>14.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>14.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>14.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>14.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>14.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>14.731</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>14.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>14.781</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>14.781</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>14.831</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>14.831</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>14.881</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>14.881</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>14.931</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>14.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>14.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>14.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>15.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>15.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>15.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>15.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>15.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>15.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>15.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>15.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>15.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>15.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>15.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>15.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>15.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>15.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>15.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>15.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>15.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/COUT</td>
</tr>
<tr>
<td>15.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_31_s/CIN</td>
</tr>
<tr>
<td>15.977</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.801</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>cpu_1/n2023_s17/I1</td>
</tr>
<tr>
<td>18.063</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s17/F</td>
</tr>
<tr>
<td>19.690</td>
<td>1.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>cpu_1/n2023_s11/I3</td>
</tr>
<tr>
<td>20.105</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s11/F</td>
</tr>
<tr>
<td>20.245</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td>cpu_1/n2023_s5/I2</td>
</tr>
<tr>
<td>20.507</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s5/F</td>
</tr>
<tr>
<td>21.581</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[1][B]</td>
<td>programMemory_inst/wen0_s12/I1</td>
</tr>
<tr>
<td>21.843</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R23C35[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s12/F</td>
</tr>
<tr>
<td>23.386</td>
<td>1.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td>bu/screen_wen_Z_s10/I2</td>
</tr>
<tr>
<td>23.648</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">bu/screen_wen_Z_s10/F</td>
</tr>
<tr>
<td>23.843</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>bu/screen_wen_Z_s4/I3</td>
</tr>
<tr>
<td>24.365</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">bu/screen_wen_Z_s4/F</td>
</tr>
<tr>
<td>24.910</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>bu/data_out_24_s11/I0</td>
</tr>
<tr>
<td>25.325</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">bu/data_out_24_s11/F</td>
</tr>
<tr>
<td>25.327</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>bu/data_out_24_s10/I0</td>
</tr>
<tr>
<td>25.853</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">bu/data_out_24_s10/F</td>
</tr>
<tr>
<td>27.062</td>
<td>1.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C28[0][B]</td>
<td>mem/data_mem_0_s9/I0</td>
</tr>
<tr>
<td>27.578</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R20C28[0][B]</td>
<td style=" background: #97FFFF;">mem/data_mem_0_s9/F</td>
</tr>
<tr>
<td>27.973</td>
<td>0.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>mem/data_out_31_s5/I1</td>
</tr>
<tr>
<td>28.500</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R21C29[0][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>29.458</td>
<td>0.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" font-weight:bold;">mem/data_out_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.607</td>
<td>1.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td>mem/data_out_11_s0/CLK</td>
</tr>
<tr>
<td>22.296</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C30[0][B]</td>
<td>mem/data_out_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.130, 30.302%; route: 18.317, 68.272%; tC2Q: 0.382, 1.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.181%; route: 1.924, 73.819%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R8C40[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>5.033</td>
<td>2.022</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/I0</td>
</tr>
<tr>
<td>5.590</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C39[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C39[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.640</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C39[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>6.931</td>
<td>1.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>cpu_1/ALUInA_31_s7/I0</td>
</tr>
<tr>
<td>7.392</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s7/F</td>
</tr>
<tr>
<td>8.477</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>cpu_1/ALUInA_3_s3/I3</td>
</tr>
<tr>
<td>8.740</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s3/F</td>
</tr>
<tr>
<td>9.622</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>cpu_1/ALUInA_3_s1/I3</td>
</tr>
<tr>
<td>9.885</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s1/F</td>
</tr>
<tr>
<td>10.962</td>
<td>1.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[3][A]</td>
<td>cpu_1/ALUInA_3_s0/I0</td>
</tr>
<tr>
<td>11.227</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R5C36[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s0/F</td>
</tr>
<tr>
<td>13.775</td>
<td>2.548</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/I0</td>
</tr>
<tr>
<td>14.331</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>14.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>14.381</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>14.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>14.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>14.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>14.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>14.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>14.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>14.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>14.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>14.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>14.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>14.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>14.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>14.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>14.731</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>14.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>14.781</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>14.781</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>14.831</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>14.831</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>14.881</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>14.881</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>14.931</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>14.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>14.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>14.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>15.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>15.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>15.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>15.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>15.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>15.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>15.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>15.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>15.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>15.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>15.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>15.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>15.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>15.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>15.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>15.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>15.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/COUT</td>
</tr>
<tr>
<td>15.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_31_s/CIN</td>
</tr>
<tr>
<td>15.977</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.801</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>cpu_1/n2023_s17/I1</td>
</tr>
<tr>
<td>18.063</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s17/F</td>
</tr>
<tr>
<td>19.690</td>
<td>1.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>cpu_1/n2023_s11/I3</td>
</tr>
<tr>
<td>20.105</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s11/F</td>
</tr>
<tr>
<td>20.245</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td>cpu_1/n2023_s5/I2</td>
</tr>
<tr>
<td>20.507</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s5/F</td>
</tr>
<tr>
<td>21.581</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[1][B]</td>
<td>programMemory_inst/wen0_s12/I1</td>
</tr>
<tr>
<td>21.843</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R23C35[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s12/F</td>
</tr>
<tr>
<td>23.386</td>
<td>1.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td>bu/screen_wen_Z_s10/I2</td>
</tr>
<tr>
<td>23.648</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">bu/screen_wen_Z_s10/F</td>
</tr>
<tr>
<td>23.843</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>bu/screen_wen_Z_s4/I3</td>
</tr>
<tr>
<td>24.365</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">bu/screen_wen_Z_s4/F</td>
</tr>
<tr>
<td>24.910</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>bu/data_out_24_s11/I0</td>
</tr>
<tr>
<td>25.325</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">bu/data_out_24_s11/F</td>
</tr>
<tr>
<td>25.327</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>bu/data_out_24_s10/I0</td>
</tr>
<tr>
<td>25.853</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">bu/data_out_24_s10/F</td>
</tr>
<tr>
<td>27.062</td>
<td>1.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C28[0][B]</td>
<td>mem/data_mem_0_s9/I0</td>
</tr>
<tr>
<td>27.578</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R20C28[0][B]</td>
<td style=" background: #97FFFF;">mem/data_mem_0_s9/F</td>
</tr>
<tr>
<td>27.973</td>
<td>0.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>mem/data_out_31_s5/I1</td>
</tr>
<tr>
<td>28.500</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R21C29[0][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>29.458</td>
<td>0.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" font-weight:bold;">mem/data_out_23_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.607</td>
<td>1.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>mem/data_out_23_s0/CLK</td>
</tr>
<tr>
<td>22.296</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>mem/data_out_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.130, 30.302%; route: 18.317, 68.272%; tC2Q: 0.382, 1.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.181%; route: 1.924, 73.819%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R8C40[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>5.033</td>
<td>2.022</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/I0</td>
</tr>
<tr>
<td>5.590</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C39[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C39[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.640</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C39[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>6.931</td>
<td>1.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>cpu_1/ALUInA_31_s7/I0</td>
</tr>
<tr>
<td>7.392</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s7/F</td>
</tr>
<tr>
<td>8.477</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>cpu_1/ALUInA_3_s3/I3</td>
</tr>
<tr>
<td>8.740</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s3/F</td>
</tr>
<tr>
<td>9.622</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>cpu_1/ALUInA_3_s1/I3</td>
</tr>
<tr>
<td>9.885</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s1/F</td>
</tr>
<tr>
<td>10.962</td>
<td>1.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[3][A]</td>
<td>cpu_1/ALUInA_3_s0/I0</td>
</tr>
<tr>
<td>11.227</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R5C36[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s0/F</td>
</tr>
<tr>
<td>13.775</td>
<td>2.548</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/I0</td>
</tr>
<tr>
<td>14.331</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>14.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>14.381</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>14.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>14.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>14.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>14.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>14.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>14.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>14.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>14.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>14.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>14.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>14.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>14.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>14.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>14.731</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>14.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>14.781</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>14.781</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>14.831</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>14.831</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>14.881</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>14.881</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>14.931</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>14.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>14.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>14.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>15.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>15.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>15.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>15.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>15.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>15.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>15.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>15.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>15.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>15.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>15.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>15.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>15.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>15.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>15.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>15.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>15.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/COUT</td>
</tr>
<tr>
<td>15.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_31_s/CIN</td>
</tr>
<tr>
<td>15.977</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.801</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>cpu_1/n2023_s17/I1</td>
</tr>
<tr>
<td>18.063</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s17/F</td>
</tr>
<tr>
<td>19.690</td>
<td>1.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>cpu_1/n2023_s11/I3</td>
</tr>
<tr>
<td>20.105</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s11/F</td>
</tr>
<tr>
<td>20.245</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td>cpu_1/n2023_s5/I2</td>
</tr>
<tr>
<td>20.507</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s5/F</td>
</tr>
<tr>
<td>21.581</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[1][B]</td>
<td>programMemory_inst/wen0_s12/I1</td>
</tr>
<tr>
<td>21.843</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R23C35[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s12/F</td>
</tr>
<tr>
<td>23.802</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td>bu/n147_s14/I1</td>
</tr>
<tr>
<td>24.065</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td style=" background: #97FFFF;">bu/n147_s14/F</td>
</tr>
<tr>
<td>24.202</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>bu/n147_s6/I3</td>
</tr>
<tr>
<td>24.465</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C30[1][B]</td>
<td style=" background: #97FFFF;">bu/n147_s6/F</td>
</tr>
<tr>
<td>25.671</td>
<td>1.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[3][A]</td>
<td>bu/n220_s9/I0</td>
</tr>
<tr>
<td>25.936</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R11C24[3][A]</td>
<td style=" background: #97FFFF;">bu/n220_s9/F</td>
</tr>
<tr>
<td>26.951</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[1][A]</td>
<td>flashController/n542_s26/I2</td>
</tr>
<tr>
<td>27.412</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R21C22[1][A]</td>
<td style=" background: #97FFFF;">flashController/n542_s26/F</td>
</tr>
<tr>
<td>28.726</td>
<td>1.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[3][A]</td>
<td>flashController/n559_s17/I3</td>
</tr>
<tr>
<td>29.223</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C22[3][A]</td>
<td style=" background: #97FFFF;">flashController/n559_s17/F</td>
</tr>
<tr>
<td>29.226</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[0][A]</td>
<td>flashController/n559_s15/I3</td>
</tr>
<tr>
<td>29.687</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C22[0][A]</td>
<td style=" background: #97FFFF;">flashController/n559_s15/F</td>
</tr>
<tr>
<td>29.687</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[0][A]</td>
<td style=" font-weight:bold;">flashController/data_out_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.590</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[0][A]</td>
<td>flashController/data_out_14_s0/CLK</td>
</tr>
<tr>
<td>22.527</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C22[0][A]</td>
<td>flashController/data_out_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.572, 27.985%; route: 19.104, 70.601%; tC2Q: 0.382, 1.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.348%; route: 1.908, 73.652%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R8C40[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>5.033</td>
<td>2.022</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/I0</td>
</tr>
<tr>
<td>5.590</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C39[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C39[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.640</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C39[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>6.931</td>
<td>1.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>cpu_1/ALUInA_31_s7/I0</td>
</tr>
<tr>
<td>7.392</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s7/F</td>
</tr>
<tr>
<td>8.477</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>cpu_1/ALUInA_3_s3/I3</td>
</tr>
<tr>
<td>8.740</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s3/F</td>
</tr>
<tr>
<td>9.622</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>cpu_1/ALUInA_3_s1/I3</td>
</tr>
<tr>
<td>9.885</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s1/F</td>
</tr>
<tr>
<td>10.962</td>
<td>1.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[3][A]</td>
<td>cpu_1/ALUInA_3_s0/I0</td>
</tr>
<tr>
<td>11.227</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R5C36[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s0/F</td>
</tr>
<tr>
<td>13.775</td>
<td>2.548</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/I0</td>
</tr>
<tr>
<td>14.331</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>14.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>14.381</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>14.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>14.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>14.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>14.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>14.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>14.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>14.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>14.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>14.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>14.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>14.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>14.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>14.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>14.731</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>14.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>14.781</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>14.781</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>14.831</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>14.831</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>14.881</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>14.881</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>14.931</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>14.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>14.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>14.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>15.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>15.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>15.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>15.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>15.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>15.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>15.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>15.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>15.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>15.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>15.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>15.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>15.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>15.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>15.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>15.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>15.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/COUT</td>
</tr>
<tr>
<td>15.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_31_s/CIN</td>
</tr>
<tr>
<td>15.977</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.801</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>cpu_1/n2023_s17/I1</td>
</tr>
<tr>
<td>18.063</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s17/F</td>
</tr>
<tr>
<td>19.690</td>
<td>1.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>cpu_1/n2023_s11/I3</td>
</tr>
<tr>
<td>20.105</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s11/F</td>
</tr>
<tr>
<td>20.245</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td>cpu_1/n2023_s5/I2</td>
</tr>
<tr>
<td>20.507</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s5/F</td>
</tr>
<tr>
<td>21.581</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[1][B]</td>
<td>programMemory_inst/wen0_s12/I1</td>
</tr>
<tr>
<td>21.843</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R23C35[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s12/F</td>
</tr>
<tr>
<td>23.802</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td>bu/n147_s14/I1</td>
</tr>
<tr>
<td>24.065</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td style=" background: #97FFFF;">bu/n147_s14/F</td>
</tr>
<tr>
<td>24.202</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>bu/n147_s6/I3</td>
</tr>
<tr>
<td>24.465</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C30[1][B]</td>
<td style=" background: #97FFFF;">bu/n147_s6/F</td>
</tr>
<tr>
<td>25.671</td>
<td>1.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[3][A]</td>
<td>bu/n220_s9/I0</td>
</tr>
<tr>
<td>25.961</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R11C24[3][A]</td>
<td style=" background: #97FFFF;">bu/n220_s9/F</td>
</tr>
<tr>
<td>27.211</td>
<td>1.250</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[3][B]</td>
<td>flashController/n7_s2/I2</td>
</tr>
<tr>
<td>27.626</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R24C25[3][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>27.978</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[3][B]</td>
<td>flashController/n7_s3/I2</td>
</tr>
<tr>
<td>28.243</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R25C26[3][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>29.477</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][A]</td>
<td style=" font-weight:bold;">flashController/data_out_26_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.639</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][A]</td>
<td>flashController/data_out_26_s0/CLK</td>
</tr>
<tr>
<td>22.327</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C23[1][A]</td>
<td>flashController/data_out_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.857, 25.541%; route: 19.609, 73.034%; tC2Q: 0.382, 1.425%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.865%; route: 1.956, 74.135%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.552</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R8C40[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>5.033</td>
<td>2.022</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/I0</td>
</tr>
<tr>
<td>5.590</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C39[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C39[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.640</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C39[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>6.931</td>
<td>1.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>cpu_1/ALUInA_31_s7/I0</td>
</tr>
<tr>
<td>7.392</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s7/F</td>
</tr>
<tr>
<td>8.477</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>cpu_1/ALUInA_3_s3/I3</td>
</tr>
<tr>
<td>8.740</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s3/F</td>
</tr>
<tr>
<td>9.622</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>cpu_1/ALUInA_3_s1/I3</td>
</tr>
<tr>
<td>9.885</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s1/F</td>
</tr>
<tr>
<td>10.962</td>
<td>1.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[3][A]</td>
<td>cpu_1/ALUInA_3_s0/I0</td>
</tr>
<tr>
<td>11.227</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R5C36[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s0/F</td>
</tr>
<tr>
<td>13.775</td>
<td>2.548</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/I0</td>
</tr>
<tr>
<td>14.331</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>14.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>14.381</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>14.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>14.677</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/SUM</td>
</tr>
<tr>
<td>16.201</td>
<td>1.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[3][B]</td>
<td>cpu_1/data_addr_Z_5_s31/I1</td>
</tr>
<tr>
<td>16.722</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C34[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_5_s31/F</td>
</tr>
<tr>
<td>17.260</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td>cpu_1/data_addr_Z_5_s29/I3</td>
</tr>
<tr>
<td>17.721</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_5_s29/F</td>
</tr>
<tr>
<td>19.270</td>
<td>1.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[0][B]</td>
<td>cpu_1/data_addr_Z_5_s25/I3</td>
</tr>
<tr>
<td>19.731</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_5_s25/F</td>
</tr>
<tr>
<td>19.868</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[3][A]</td>
<td>cpu_1/data_addr_Z_5_s18/I3</td>
</tr>
<tr>
<td>20.283</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C36[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_5_s18/F</td>
</tr>
<tr>
<td>21.742</td>
<td>1.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td>cpu_1/data_addr_Z_5_s16/I1</td>
</tr>
<tr>
<td>22.203</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_5_s16/F</td>
</tr>
<tr>
<td>22.676</td>
<td>0.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td>flashController/n1277_s3/I1</td>
</tr>
<tr>
<td>23.202</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R17C27[0][B]</td>
<td style=" background: #97FFFF;">flashController/n1277_s3/F</td>
</tr>
<tr>
<td>23.822</td>
<td>0.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>bu/n220_s11/I3</td>
</tr>
<tr>
<td>24.338</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C30[0][B]</td>
<td style=" background: #97FFFF;">bu/n220_s11/F</td>
</tr>
<tr>
<td>24.688</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[0][B]</td>
<td>bu/n220_s7/I3</td>
</tr>
<tr>
<td>25.150</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R13C29[0][B]</td>
<td style=" background: #97FFFF;">bu/n220_s7/F</td>
</tr>
<tr>
<td>26.608</td>
<td>1.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>flashController/n542_s23/I0</td>
</tr>
<tr>
<td>27.135</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">flashController/n542_s23/F</td>
</tr>
<tr>
<td>27.700</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>flashController/n543_s16/I2</td>
</tr>
<tr>
<td>28.216</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R23C20[1][A]</td>
<td style=" background: #97FFFF;">flashController/n543_s16/F</td>
</tr>
<tr>
<td>29.170</td>
<td>0.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C21[0][A]</td>
<td>flashController/n555_s15/I0</td>
</tr>
<tr>
<td>29.696</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C21[0][A]</td>
<td style=" background: #97FFFF;">flashController/n555_s15/F</td>
</tr>
<tr>
<td>29.696</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C21[0][A]</td>
<td style=" font-weight:bold;">flashController/data_out_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.616</td>
<td>1.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C21[0][A]</td>
<td>flashController/data_out_18_s0/CLK</td>
</tr>
<tr>
<td>22.552</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C21[0][A]</td>
<td>flashController/data_out_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.252, 30.489%; route: 18.433, 68.098%; tC2Q: 0.382, 1.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.087%; route: 1.934, 73.913%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.552</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R8C40[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>5.033</td>
<td>2.022</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/I0</td>
</tr>
<tr>
<td>5.590</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C39[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C39[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.640</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C39[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>6.931</td>
<td>1.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>cpu_1/ALUInA_31_s7/I0</td>
</tr>
<tr>
<td>7.392</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s7/F</td>
</tr>
<tr>
<td>8.477</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>cpu_1/ALUInA_3_s3/I3</td>
</tr>
<tr>
<td>8.740</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s3/F</td>
</tr>
<tr>
<td>9.622</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>cpu_1/ALUInA_3_s1/I3</td>
</tr>
<tr>
<td>9.885</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s1/F</td>
</tr>
<tr>
<td>10.962</td>
<td>1.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[3][A]</td>
<td>cpu_1/ALUInA_3_s0/I0</td>
</tr>
<tr>
<td>11.227</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R5C36[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s0/F</td>
</tr>
<tr>
<td>13.775</td>
<td>2.548</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/I0</td>
</tr>
<tr>
<td>14.331</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>14.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>14.381</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>14.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>14.677</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/SUM</td>
</tr>
<tr>
<td>16.201</td>
<td>1.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[3][B]</td>
<td>cpu_1/data_addr_Z_5_s31/I1</td>
</tr>
<tr>
<td>16.722</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C34[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_5_s31/F</td>
</tr>
<tr>
<td>17.260</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td>cpu_1/data_addr_Z_5_s29/I3</td>
</tr>
<tr>
<td>17.721</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_5_s29/F</td>
</tr>
<tr>
<td>19.270</td>
<td>1.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[0][B]</td>
<td>cpu_1/data_addr_Z_5_s25/I3</td>
</tr>
<tr>
<td>19.731</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_5_s25/F</td>
</tr>
<tr>
<td>19.868</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[3][A]</td>
<td>cpu_1/data_addr_Z_5_s18/I3</td>
</tr>
<tr>
<td>20.283</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C36[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_5_s18/F</td>
</tr>
<tr>
<td>21.742</td>
<td>1.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td>cpu_1/data_addr_Z_5_s16/I1</td>
</tr>
<tr>
<td>22.203</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_5_s16/F</td>
</tr>
<tr>
<td>22.676</td>
<td>0.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td>flashController/n1277_s3/I1</td>
</tr>
<tr>
<td>23.202</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R17C27[0][B]</td>
<td style=" background: #97FFFF;">flashController/n1277_s3/F</td>
</tr>
<tr>
<td>23.822</td>
<td>0.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>bu/n220_s11/I3</td>
</tr>
<tr>
<td>24.338</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C30[0][B]</td>
<td style=" background: #97FFFF;">bu/n220_s11/F</td>
</tr>
<tr>
<td>24.688</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[0][B]</td>
<td>bu/n220_s7/I3</td>
</tr>
<tr>
<td>25.150</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R13C29[0][B]</td>
<td style=" background: #97FFFF;">bu/n220_s7/F</td>
</tr>
<tr>
<td>26.608</td>
<td>1.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>flashController/n542_s23/I0</td>
</tr>
<tr>
<td>27.135</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">flashController/n542_s23/F</td>
</tr>
<tr>
<td>27.700</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>flashController/n543_s16/I2</td>
</tr>
<tr>
<td>28.216</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R23C20[1][A]</td>
<td style=" background: #97FFFF;">flashController/n543_s16/F</td>
</tr>
<tr>
<td>29.160</td>
<td>0.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C21[1][A]</td>
<td>flashController/n558_s15/I0</td>
</tr>
<tr>
<td>29.676</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C21[1][A]</td>
<td style=" background: #97FFFF;">flashController/n558_s15/F</td>
</tr>
<tr>
<td>29.676</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C21[1][A]</td>
<td style=" font-weight:bold;">flashController/data_out_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.616</td>
<td>1.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C21[1][A]</td>
<td>flashController/data_out_15_s0/CLK</td>
</tr>
<tr>
<td>22.552</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C21[1][A]</td>
<td>flashController/data_out_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.242, 30.474%; route: 18.423, 68.112%; tC2Q: 0.382, 1.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.087%; route: 1.934, 73.913%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R8C40[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>5.033</td>
<td>2.022</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/I0</td>
</tr>
<tr>
<td>5.590</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C39[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C39[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.640</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C39[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>6.931</td>
<td>1.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>cpu_1/ALUInA_31_s7/I0</td>
</tr>
<tr>
<td>7.392</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s7/F</td>
</tr>
<tr>
<td>8.477</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>cpu_1/ALUInA_3_s3/I3</td>
</tr>
<tr>
<td>8.740</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s3/F</td>
</tr>
<tr>
<td>9.622</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>cpu_1/ALUInA_3_s1/I3</td>
</tr>
<tr>
<td>9.885</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s1/F</td>
</tr>
<tr>
<td>10.962</td>
<td>1.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[3][A]</td>
<td>cpu_1/ALUInA_3_s0/I0</td>
</tr>
<tr>
<td>11.227</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R5C36[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s0/F</td>
</tr>
<tr>
<td>13.775</td>
<td>2.548</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/I0</td>
</tr>
<tr>
<td>14.331</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>14.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>14.381</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>14.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>14.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>14.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>14.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>14.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>14.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>14.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>14.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>14.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>14.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>14.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>14.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>14.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>14.731</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>14.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>14.781</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>14.781</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>14.831</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>14.831</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>14.881</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>14.881</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>14.931</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>14.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>14.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>14.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>15.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>15.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>15.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>15.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>15.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>15.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>15.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>15.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>15.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>15.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>15.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>15.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>15.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>15.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>15.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>15.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>15.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/COUT</td>
</tr>
<tr>
<td>15.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_31_s/CIN</td>
</tr>
<tr>
<td>15.977</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.801</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>cpu_1/n2023_s17/I1</td>
</tr>
<tr>
<td>18.063</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s17/F</td>
</tr>
<tr>
<td>19.690</td>
<td>1.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>cpu_1/n2023_s11/I3</td>
</tr>
<tr>
<td>20.105</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s11/F</td>
</tr>
<tr>
<td>20.245</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td>cpu_1/n2023_s5/I2</td>
</tr>
<tr>
<td>20.507</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s5/F</td>
</tr>
<tr>
<td>21.581</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[1][B]</td>
<td>programMemory_inst/wen0_s12/I1</td>
</tr>
<tr>
<td>21.843</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R23C35[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s12/F</td>
</tr>
<tr>
<td>23.386</td>
<td>1.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td>bu/screen_wen_Z_s10/I2</td>
</tr>
<tr>
<td>23.648</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">bu/screen_wen_Z_s10/F</td>
</tr>
<tr>
<td>23.843</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>bu/screen_wen_Z_s4/I3</td>
</tr>
<tr>
<td>24.365</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">bu/screen_wen_Z_s4/F</td>
</tr>
<tr>
<td>24.910</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>bu/data_out_24_s11/I0</td>
</tr>
<tr>
<td>25.325</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">bu/data_out_24_s11/F</td>
</tr>
<tr>
<td>25.327</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>bu/data_out_24_s10/I0</td>
</tr>
<tr>
<td>25.853</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">bu/data_out_24_s10/F</td>
</tr>
<tr>
<td>27.062</td>
<td>1.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C28[0][B]</td>
<td>mem/data_mem_0_s9/I0</td>
</tr>
<tr>
<td>27.578</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R20C28[0][B]</td>
<td style=" background: #97FFFF;">mem/data_mem_0_s9/F</td>
</tr>
<tr>
<td>27.973</td>
<td>0.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>mem/data_out_31_s5/I1</td>
</tr>
<tr>
<td>28.500</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R21C29[0][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>29.457</td>
<td>0.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][A]</td>
<td style=" font-weight:bold;">mem/data_out_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.647</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][A]</td>
<td>mem/data_out_2_s0/CLK</td>
</tr>
<tr>
<td>22.336</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C29[0][A]</td>
<td>mem/data_out_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.130, 30.303%; route: 18.316, 68.271%; tC2Q: 0.382, 1.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.779%; route: 1.965, 74.221%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R8C40[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>5.033</td>
<td>2.022</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/I0</td>
</tr>
<tr>
<td>5.590</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C39[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C39[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.640</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C39[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>6.931</td>
<td>1.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>cpu_1/ALUInA_31_s7/I0</td>
</tr>
<tr>
<td>7.392</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s7/F</td>
</tr>
<tr>
<td>8.477</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>cpu_1/ALUInA_3_s3/I3</td>
</tr>
<tr>
<td>8.740</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s3/F</td>
</tr>
<tr>
<td>9.622</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>cpu_1/ALUInA_3_s1/I3</td>
</tr>
<tr>
<td>9.885</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s1/F</td>
</tr>
<tr>
<td>10.962</td>
<td>1.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[3][A]</td>
<td>cpu_1/ALUInA_3_s0/I0</td>
</tr>
<tr>
<td>11.227</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R5C36[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s0/F</td>
</tr>
<tr>
<td>13.775</td>
<td>2.548</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/I0</td>
</tr>
<tr>
<td>14.331</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>14.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>14.381</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>14.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>14.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>14.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>14.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>14.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>14.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>14.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>14.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>14.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>14.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>14.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>14.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>14.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>14.731</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>14.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>14.781</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>14.781</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>14.831</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>14.831</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>14.881</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>14.881</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>14.931</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>14.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>14.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>14.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>15.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>15.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>15.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>15.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>15.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>15.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>15.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>15.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>15.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>15.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>15.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>15.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>15.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>15.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>15.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>15.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>15.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/COUT</td>
</tr>
<tr>
<td>15.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_31_s/CIN</td>
</tr>
<tr>
<td>15.977</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.801</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>cpu_1/n2023_s17/I1</td>
</tr>
<tr>
<td>18.063</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s17/F</td>
</tr>
<tr>
<td>19.690</td>
<td>1.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>cpu_1/n2023_s11/I3</td>
</tr>
<tr>
<td>20.105</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s11/F</td>
</tr>
<tr>
<td>20.245</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td>cpu_1/n2023_s5/I2</td>
</tr>
<tr>
<td>20.507</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s5/F</td>
</tr>
<tr>
<td>21.581</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[1][B]</td>
<td>programMemory_inst/wen0_s12/I1</td>
</tr>
<tr>
<td>21.843</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R23C35[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s12/F</td>
</tr>
<tr>
<td>23.386</td>
<td>1.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td>bu/screen_wen_Z_s10/I2</td>
</tr>
<tr>
<td>23.648</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">bu/screen_wen_Z_s10/F</td>
</tr>
<tr>
<td>23.843</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>bu/screen_wen_Z_s4/I3</td>
</tr>
<tr>
<td>24.365</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">bu/screen_wen_Z_s4/F</td>
</tr>
<tr>
<td>24.910</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>bu/data_out_24_s11/I0</td>
</tr>
<tr>
<td>25.325</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">bu/data_out_24_s11/F</td>
</tr>
<tr>
<td>25.327</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>bu/data_out_24_s10/I0</td>
</tr>
<tr>
<td>25.853</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">bu/data_out_24_s10/F</td>
</tr>
<tr>
<td>27.062</td>
<td>1.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C28[0][B]</td>
<td>mem/data_mem_0_s9/I0</td>
</tr>
<tr>
<td>27.578</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R20C28[0][B]</td>
<td style=" background: #97FFFF;">mem/data_mem_0_s9/F</td>
</tr>
<tr>
<td>27.973</td>
<td>0.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>mem/data_out_31_s5/I1</td>
</tr>
<tr>
<td>28.500</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R21C29[0][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>29.457</td>
<td>0.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[3][A]</td>
<td style=" font-weight:bold;">mem/data_out_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.647</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[3][A]</td>
<td>mem/data_out_4_s0/CLK</td>
</tr>
<tr>
<td>22.336</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C29[3][A]</td>
<td>mem/data_out_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.130, 30.303%; route: 18.316, 68.271%; tC2Q: 0.382, 1.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.779%; route: 1.965, 74.221%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R8C40[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>5.033</td>
<td>2.022</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/I0</td>
</tr>
<tr>
<td>5.590</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C39[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C39[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.640</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C39[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>6.931</td>
<td>1.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>cpu_1/ALUInA_31_s7/I0</td>
</tr>
<tr>
<td>7.392</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s7/F</td>
</tr>
<tr>
<td>8.477</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>cpu_1/ALUInA_3_s3/I3</td>
</tr>
<tr>
<td>8.740</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s3/F</td>
</tr>
<tr>
<td>9.622</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>cpu_1/ALUInA_3_s1/I3</td>
</tr>
<tr>
<td>9.885</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s1/F</td>
</tr>
<tr>
<td>10.962</td>
<td>1.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[3][A]</td>
<td>cpu_1/ALUInA_3_s0/I0</td>
</tr>
<tr>
<td>11.227</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R5C36[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s0/F</td>
</tr>
<tr>
<td>13.775</td>
<td>2.548</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/I0</td>
</tr>
<tr>
<td>14.331</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>14.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>14.381</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>14.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>14.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>14.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>14.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>14.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>14.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>14.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>14.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>14.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>14.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>14.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>14.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>14.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>14.731</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>14.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>14.781</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>14.781</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>14.831</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>14.831</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>14.881</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>14.881</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>14.931</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>14.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>14.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>14.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>15.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>15.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>15.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>15.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>15.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>15.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>15.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>15.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>15.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>15.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>15.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>15.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>15.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>15.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>15.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>15.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>15.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/COUT</td>
</tr>
<tr>
<td>15.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_31_s/CIN</td>
</tr>
<tr>
<td>15.977</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.801</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>cpu_1/n2023_s17/I1</td>
</tr>
<tr>
<td>18.063</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s17/F</td>
</tr>
<tr>
<td>19.690</td>
<td>1.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>cpu_1/n2023_s11/I3</td>
</tr>
<tr>
<td>20.105</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s11/F</td>
</tr>
<tr>
<td>20.245</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td>cpu_1/n2023_s5/I2</td>
</tr>
<tr>
<td>20.507</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s5/F</td>
</tr>
<tr>
<td>21.581</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[1][B]</td>
<td>programMemory_inst/wen0_s12/I1</td>
</tr>
<tr>
<td>21.843</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R23C35[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s12/F</td>
</tr>
<tr>
<td>23.386</td>
<td>1.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td>bu/screen_wen_Z_s10/I2</td>
</tr>
<tr>
<td>23.648</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">bu/screen_wen_Z_s10/F</td>
</tr>
<tr>
<td>23.843</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>bu/screen_wen_Z_s4/I3</td>
</tr>
<tr>
<td>24.365</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">bu/screen_wen_Z_s4/F</td>
</tr>
<tr>
<td>24.910</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>bu/data_out_24_s11/I0</td>
</tr>
<tr>
<td>25.325</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">bu/data_out_24_s11/F</td>
</tr>
<tr>
<td>25.327</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>bu/data_out_24_s10/I0</td>
</tr>
<tr>
<td>25.853</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">bu/data_out_24_s10/F</td>
</tr>
<tr>
<td>27.062</td>
<td>1.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C28[0][B]</td>
<td>mem/data_mem_0_s9/I0</td>
</tr>
<tr>
<td>27.578</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R20C28[0][B]</td>
<td style=" background: #97FFFF;">mem/data_mem_0_s9/F</td>
</tr>
<tr>
<td>27.973</td>
<td>0.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>mem/data_out_31_s5/I1</td>
</tr>
<tr>
<td>28.500</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R21C29[0][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>29.457</td>
<td>0.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][B]</td>
<td style=" font-weight:bold;">mem/data_out_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.647</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][B]</td>
<td>mem/data_out_15_s0/CLK</td>
</tr>
<tr>
<td>22.336</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C29[0][B]</td>
<td>mem/data_out_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.130, 30.303%; route: 18.316, 68.271%; tC2Q: 0.382, 1.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.779%; route: 1.965, 74.221%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R8C40[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>5.033</td>
<td>2.022</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/I0</td>
</tr>
<tr>
<td>5.590</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C39[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C39[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.640</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C39[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C39[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>6.931</td>
<td>1.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>cpu_1/ALUInA_31_s7/I0</td>
</tr>
<tr>
<td>7.392</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s7/F</td>
</tr>
<tr>
<td>8.477</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>cpu_1/ALUInA_3_s3/I3</td>
</tr>
<tr>
<td>8.740</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s3/F</td>
</tr>
<tr>
<td>9.622</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td>cpu_1/ALUInA_3_s1/I3</td>
</tr>
<tr>
<td>9.885</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s1/F</td>
</tr>
<tr>
<td>10.962</td>
<td>1.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[3][A]</td>
<td>cpu_1/ALUInA_3_s0/I0</td>
</tr>
<tr>
<td>11.227</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R5C36[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s0/F</td>
</tr>
<tr>
<td>13.775</td>
<td>2.548</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/I0</td>
</tr>
<tr>
<td>14.331</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>14.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>14.381</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>14.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>14.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>14.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>14.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>14.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>14.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>14.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>14.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>14.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>14.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>14.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>14.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>14.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>14.731</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>14.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>14.781</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>14.781</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>14.831</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>14.831</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>14.881</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>14.881</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>14.931</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>14.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>14.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>14.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>15.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>15.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>15.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>15.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>15.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>15.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>15.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>15.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>15.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>15.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>15.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>15.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>15.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>15.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C37[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>15.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>15.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>15.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/COUT</td>
</tr>
<tr>
<td>15.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_31_s/CIN</td>
</tr>
<tr>
<td>15.977</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_31_s/SUM</td>
</tr>
<tr>
<td>17.801</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>cpu_1/n2023_s17/I1</td>
</tr>
<tr>
<td>18.063</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s17/F</td>
</tr>
<tr>
<td>19.690</td>
<td>1.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>cpu_1/n2023_s11/I3</td>
</tr>
<tr>
<td>20.105</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s11/F</td>
</tr>
<tr>
<td>20.245</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td>cpu_1/n2023_s5/I2</td>
</tr>
<tr>
<td>20.507</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s5/F</td>
</tr>
<tr>
<td>21.581</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[1][B]</td>
<td>programMemory_inst/wen0_s12/I1</td>
</tr>
<tr>
<td>21.843</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R23C35[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s12/F</td>
</tr>
<tr>
<td>23.386</td>
<td>1.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td>bu/screen_wen_Z_s10/I2</td>
</tr>
<tr>
<td>23.648</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">bu/screen_wen_Z_s10/F</td>
</tr>
<tr>
<td>23.843</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>bu/screen_wen_Z_s4/I3</td>
</tr>
<tr>
<td>24.365</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">bu/screen_wen_Z_s4/F</td>
</tr>
<tr>
<td>24.910</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>bu/data_out_24_s11/I0</td>
</tr>
<tr>
<td>25.325</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">bu/data_out_24_s11/F</td>
</tr>
<tr>
<td>25.327</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>bu/data_out_24_s10/I0</td>
</tr>
<tr>
<td>25.853</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">bu/data_out_24_s10/F</td>
</tr>
<tr>
<td>27.062</td>
<td>1.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C28[0][B]</td>
<td>mem/data_mem_0_s9/I0</td>
</tr>
<tr>
<td>27.578</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R20C28[0][B]</td>
<td style=" background: #97FFFF;">mem/data_mem_0_s9/F</td>
</tr>
<tr>
<td>27.973</td>
<td>0.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>mem/data_out_31_s5/I1</td>
</tr>
<tr>
<td>28.500</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R21C29[0][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>29.457</td>
<td>0.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[1][B]</td>
<td style=" font-weight:bold;">mem/data_out_25_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.647</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[1][B]</td>
<td>mem/data_out_25_s0/CLK</td>
</tr>
<tr>
<td>22.336</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C29[1][B]</td>
<td>mem/data_out_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.130, 30.303%; route: 18.316, 68.271%; tC2Q: 0.382, 1.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.779%; route: 1.965, 74.221%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.193</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/svo_tmds_2/dout_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.106</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C2[0][A]</td>
<td>svo_hdmi_inst_1/svo_tmds_2/dout_5_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C2[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/svo_tmds_2/dout_5_s0/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[2]/D5</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.110</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/PCLK</td>
</tr>
<tr>
<td>1.193</td>
<td>0.083</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.686, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.690, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.435</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/svo_tmds_2/dout_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.102</td>
<td>0.682</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C2[0][A]</td>
<td>svo_hdmi_inst_1/svo_tmds_2/dout_6_s0/CLK</td>
</tr>
<tr>
<td>1.246</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C2[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/svo_tmds_2/dout_6_s0/Q</td>
</tr>
<tr>
<td>1.435</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[2]/D6</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.110</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/PCLK</td>
</tr>
<tr>
<td>1.205</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.682, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.189, 56.757%; tC2Q: 0.144, 43.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.690, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.237</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/svo_tmds_0/dout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.140</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[0][A]</td>
<td>svo_hdmi_inst_1/svo_tmds_0/dout_0_s0/CLK</td>
</tr>
<tr>
<td>1.284</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C13[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/svo_tmds_0/dout_0_s0/Q</td>
</tr>
<tr>
<td>1.473</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[0]/D0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.141</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/PCLK</td>
</tr>
<tr>
<td>1.237</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.189, 56.757%; tC2Q: 0.144, 43.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.475</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.237</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/svo_tmds_0/dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.136</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td>svo_hdmi_inst_1/svo_tmds_0/dout_8_s0/CLK</td>
</tr>
<tr>
<td>1.280</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/svo_tmds_0/dout_8_s0/Q</td>
</tr>
<tr>
<td>1.475</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[0]/D8</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.141</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/PCLK</td>
</tr>
<tr>
<td>1.237</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 57.522%; tC2Q: 0.144, 42.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.435</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.193</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/svo_tmds_2/dout_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.102</td>
<td>0.682</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C2[0][B]</td>
<td>svo_hdmi_inst_1/svo_tmds_2/dout_9_s0/CLK</td>
</tr>
<tr>
<td>1.246</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C2[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/svo_tmds_2/dout_9_s0/Q</td>
</tr>
<tr>
<td>1.435</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[2]/D9</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.110</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/PCLK</td>
</tr>
<tr>
<td>1.193</td>
<td>0.083</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.682, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.189, 56.757%; tC2Q: 0.144, 43.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.690, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/svo_tmds_1/dout_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.134</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>svo_hdmi_inst_1/svo_tmds_1/dout_9_s0/CLK</td>
</tr>
<tr>
<td>1.278</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/svo_tmds_1/dout_9_s0/Q</td>
</tr>
<tr>
<td>1.467</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[1]/D9</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.136</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/PCLK</td>
</tr>
<tr>
<td>1.219</td>
<td>0.083</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.189, 56.757%; tC2Q: 0.144, 43.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.453</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/svo_tmds_2/dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.114</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td>svo_hdmi_inst_1/svo_tmds_2/dout_8_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/svo_tmds_2/dout_8_s0/Q</td>
</tr>
<tr>
<td>1.453</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[2]/D8</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.110</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/PCLK</td>
</tr>
<tr>
<td>1.205</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.694, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 57.522%; tC2Q: 0.144, 42.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.690, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.420</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter27mhz/subCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter27mhz/subCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.395</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[1][A]</td>
<td>counter27mhz/subCounter_2_s0/CLK</td>
</tr>
<tr>
<td>1.536</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R4C28[1][A]</td>
<td style=" font-weight:bold;">counter27mhz/subCounter_2_s0/Q</td>
</tr>
<tr>
<td>1.542</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C28[1][A]</td>
<td>counter27mhz/n61_s2/I2</td>
</tr>
<tr>
<td>1.695</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C28[1][A]</td>
<td style=" background: #97FFFF;">counter27mhz/n61_s2/F</td>
</tr>
<tr>
<td>1.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C28[1][A]</td>
<td style=" font-weight:bold;">counter27mhz/subCounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.395</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[1][A]</td>
<td>counter27mhz/subCounter_2_s0/CLK</td>
</tr>
<tr>
<td>1.420</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C28[1][A]</td>
<td>counter27mhz/subCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.432%; route: 0.719, 51.568%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.432%; route: 0.719, 51.568%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.422</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter27mhz/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter27mhz/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C28[0][A]</td>
<td>counter27mhz/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C28[0][A]</td>
<td style=" font-weight:bold;">counter27mhz/counter_0_s0/Q</td>
</tr>
<tr>
<td>1.544</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C28[0][A]</td>
<td>counter27mhz/n52_s2/I0</td>
</tr>
<tr>
<td>1.697</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C28[0][A]</td>
<td style=" background: #97FFFF;">counter27mhz/n52_s2/F</td>
</tr>
<tr>
<td>1.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C28[0][A]</td>
<td style=" font-weight:bold;">counter27mhz/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C28[0][A]</td>
<td>counter27mhz/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.422</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C28[0][A]</td>
<td>counter27mhz/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter1mhz/subCounter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/subCounter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td>counter1mhz/subCounter_4_s0/CLK</td>
</tr>
<tr>
<td>1.517</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C18[0][A]</td>
<td style=" font-weight:bold;">counter1mhz/subCounter_4_s0/Q</td>
</tr>
<tr>
<td>1.523</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td>counter1mhz/n62_s2/I2</td>
</tr>
<tr>
<td>1.676</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td style=" background: #97FFFF;">counter1mhz/n62_s2/F</td>
</tr>
<tr>
<td>1.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td style=" font-weight:bold;">counter1mhz/subCounter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td>counter1mhz/subCounter_4_s0/CLK</td>
</tr>
<tr>
<td>1.401</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C18[0][A]</td>
<td>counter1mhz/subCounter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.083%; route: 0.701, 50.917%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.083%; route: 0.701, 50.917%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.397</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_controller/uart_inst/txCounter_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_controller/uart_inst/txCounter_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C55[1][A]</td>
<td>uart_controller/uart_inst/txCounter_7_s2/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R36C55[1][A]</td>
<td style=" font-weight:bold;">uart_controller/uart_inst/txCounter_7_s2/Q</td>
</tr>
<tr>
<td>1.519</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C55[1][A]</td>
<td>uart_controller/uart_inst/n718_s17/I0</td>
</tr>
<tr>
<td>1.672</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C55[1][A]</td>
<td style=" background: #97FFFF;">uart_controller/uart_inst/n718_s17/F</td>
</tr>
<tr>
<td>1.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C55[1][A]</td>
<td style=" font-weight:bold;">uart_controller/uart_inst/txCounter_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C55[1][A]</td>
<td>uart_controller/uart_inst/txCounter_7_s2/CLK</td>
</tr>
<tr>
<td>1.397</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C55[1][A]</td>
<td>uart_controller/uart_inst/txCounter_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_controller/uart_inst/txState_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_controller/uart_inst/txState_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.370</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C55[0][A]</td>
<td>uart_controller/uart_inst/txState_0_s2/CLK</td>
</tr>
<tr>
<td>1.511</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R34C55[0][A]</td>
<td style=" font-weight:bold;">uart_controller/uart_inst/txState_0_s2/Q</td>
</tr>
<tr>
<td>1.517</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C55[0][A]</td>
<td>uart_controller/uart_inst/n700_s12/I0</td>
</tr>
<tr>
<td>1.670</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C55[0][A]</td>
<td style=" background: #97FFFF;">uart_controller/uart_inst/n700_s12/F</td>
</tr>
<tr>
<td>1.670</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C55[0][A]</td>
<td style=" font-weight:bold;">uart_controller/uart_inst/txState_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.370</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C55[0][A]</td>
<td>uart_controller/uart_inst/txState_0_s2/CLK</td>
</tr>
<tr>
<td>1.395</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C55[0][A]</td>
<td>uart_controller/uart_inst/txState_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.316%; route: 0.694, 50.684%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.316%; route: 0.694, 50.684%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.421</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.146</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/svo_enc/out_fifo_rdaddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/svo_enc/out_fifo_rdaddr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.121</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>svo_hdmi_inst_1/svo_enc/out_fifo_rdaddr_1_s0/CLK</td>
</tr>
<tr>
<td>1.262</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C15[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/svo_enc/out_fifo_rdaddr_1_s0/Q</td>
</tr>
<tr>
<td>1.268</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>svo_hdmi_inst_1/svo_enc/n418_s2/I0</td>
</tr>
<tr>
<td>1.421</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/svo_enc/n418_s2/F</td>
</tr>
<tr>
<td>1.421</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/svo_enc/out_fifo_rdaddr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.121</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>svo_hdmi_inst_1/svo_enc/out_fifo_rdaddr_1_s0/CLK</td>
</tr>
<tr>
<td>1.146</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>svo_hdmi_inst_1/svo_enc/out_fifo_rdaddr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/svo_enc/vcursor_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/svo_enc/vcursor_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.129</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>svo_hdmi_inst_1/svo_enc/vcursor_8_s0/CLK</td>
</tr>
<tr>
<td>1.270</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R6C10[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/svo_enc/vcursor_8_s0/Q</td>
</tr>
<tr>
<td>1.276</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>svo_hdmi_inst_1/svo_enc/n91_s2/I0</td>
</tr>
<tr>
<td>1.429</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/svo_enc/n91_s2/F</td>
</tr>
<tr>
<td>1.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/svo_enc/vcursor_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.129</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>svo_hdmi_inst_1/svo_enc/vcursor_8_s0/CLK</td>
</tr>
<tr>
<td>1.154</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>svo_hdmi_inst_1/svo_enc/vcursor_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.709, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.709, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/svo_tcard/xoff_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/svo_tcard/xoff_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.138</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[0][A]</td>
<td>svo_hdmi_inst_1/svo_tcard/xoff_3_s0/CLK</td>
</tr>
<tr>
<td>1.279</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C17[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/svo_tcard/xoff_3_s0/Q</td>
</tr>
<tr>
<td>1.285</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[0][A]</td>
<td>svo_hdmi_inst_1/svo_tcard/n34224_s4/I3</td>
</tr>
<tr>
<td>1.438</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C17[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/svo_tcard/n34224_s4/F</td>
</tr>
<tr>
<td>1.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/svo_tcard/xoff_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.138</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[0][A]</td>
<td>svo_hdmi_inst_1/svo_tcard/xoff_3_s0/CLK</td>
</tr>
<tr>
<td>1.163</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C17[0][A]</td>
<td>svo_hdmi_inst_1/svo_tcard/xoff_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.435</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.160</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/svo_tcard/hcursor_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/svo_tcard/hcursor_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.135</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C17[1][A]</td>
<td>svo_hdmi_inst_1/svo_tcard/hcursor_12_s0/CLK</td>
</tr>
<tr>
<td>1.276</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C17[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/svo_tcard/hcursor_12_s0/Q</td>
</tr>
<tr>
<td>1.282</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[1][A]</td>
<td>svo_hdmi_inst_1/svo_tcard/n34201_s2/I2</td>
</tr>
<tr>
<td>1.435</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C17[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/svo_tcard/n34201_s2/F</td>
</tr>
<tr>
<td>1.435</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/svo_tcard/hcursor_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.135</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C17[1][A]</td>
<td>svo_hdmi_inst_1/svo_tcard/hcursor_12_s0/CLK</td>
</tr>
<tr>
<td>1.160</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C17[1][A]</td>
<td>svo_hdmi_inst_1/svo_tcard/hcursor_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.740</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb/usb_host/ukp/interval_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/interval_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.715</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td>usb/usb_host/ukp/interval_0_s0/CLK</td>
</tr>
<tr>
<td>2.856</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R4C19[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/interval_0_s0/Q</td>
</tr>
<tr>
<td>2.862</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td>usb/usb_host/ukp/n664_s2/I0</td>
</tr>
<tr>
<td>3.015</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" background: #97FFFF;">usb/usb_host/ukp/n664_s2/F</td>
</tr>
<tr>
<td>3.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/interval_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.715</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td>usb/usb_host/ukp/interval_0_s0/CLK</td>
</tr>
<tr>
<td>2.740</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C19[0][A]</td>
<td>usb/usb_host/ukp/interval_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.732</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb/usb_host/ukp/ukprdy_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/ukprdy_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.707</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td>usb/usb_host/ukp/ukprdy_s0/CLK</td>
</tr>
<tr>
<td>2.848</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R6C20[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/ukprdy_s0/Q</td>
</tr>
<tr>
<td>2.854</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td>usb/usb_host/ukp/n635_s0/I1</td>
</tr>
<tr>
<td>3.007</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td style=" background: #97FFFF;">usb/usb_host/ukp/n635_s0/F</td>
</tr>
<tr>
<td>3.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/ukprdy_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.707</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td>usb/usb_host/ukp/ukprdy_s0/CLK</td>
</tr>
<tr>
<td>2.732</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C20[1][A]</td>
<td>usb/usb_host/ukp/ukprdy_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb/usb_host/ukp/nrztxct_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/nrztxct_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.712</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>usb/usb_host/ukp/nrztxct_2_s0/CLK</td>
</tr>
<tr>
<td>2.853</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R3C20[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/nrztxct_2_s0/Q</td>
</tr>
<tr>
<td>2.859</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>usb/usb_host/ukp/n464_s0/I2</td>
</tr>
<tr>
<td>3.012</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td style=" background: #97FFFF;">usb/usb_host/ukp/n464_s0/F</td>
</tr>
<tr>
<td>3.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/nrztxct_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.712</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>usb/usb_host/ukp/nrztxct_2_s0/CLK</td>
</tr>
<tr>
<td>2.737</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>usb/usb_host/ukp/nrztxct_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.405</td>
</tr>
<tr>
<td class="label">From</td>
<td>flashController/navigator/currentByteNum_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/navigator/currentByteNum_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C25[0][A]</td>
<td>flashController/navigator/currentByteNum_5_s0/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R36C25[0][A]</td>
<td style=" font-weight:bold;">flashController/navigator/currentByteNum_5_s0/Q</td>
</tr>
<tr>
<td>1.527</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C25[0][A]</td>
<td>flashController/navigator/n2396_s19/I0</td>
</tr>
<tr>
<td>1.680</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C25[0][A]</td>
<td style=" background: #97FFFF;">flashController/navigator/n2396_s19/F</td>
</tr>
<tr>
<td>1.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C25[0][A]</td>
<td style=" font-weight:bold;">flashController/navigator/currentByteNum_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C25[0][A]</td>
<td>flashController/navigator/currentByteNum_5_s0/CLK</td>
</tr>
<tr>
<td>1.405</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C25[0][A]</td>
<td>flashController/navigator/currentByteNum_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.393</td>
</tr>
<tr>
<td class="label">From</td>
<td>flashController/navigator/counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/navigator/counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>flashController/navigator/counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.510</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">flashController/navigator/counter_3_s0/Q</td>
</tr>
<tr>
<td>1.516</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>flashController/navigator/n2134_s17/I1</td>
</tr>
<tr>
<td>1.669</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td style=" background: #97FFFF;">flashController/navigator/n2134_s17/F</td>
</tr>
<tr>
<td>1.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">flashController/navigator/counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>flashController/navigator/counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.393</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>flashController/navigator/counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>flashController/navigator/counter_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/navigator/counter_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.370</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[0][A]</td>
<td>flashController/navigator/counter_17_s0/CLK</td>
</tr>
<tr>
<td>1.511</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R34C23[0][A]</td>
<td style=" font-weight:bold;">flashController/navigator/counter_17_s0/Q</td>
</tr>
<tr>
<td>1.517</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][A]</td>
<td>flashController/navigator/n2120_s17/I0</td>
</tr>
<tr>
<td>1.670</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][A]</td>
<td style=" background: #97FFFF;">flashController/navigator/n2120_s17/F</td>
</tr>
<tr>
<td>1.670</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][A]</td>
<td style=" font-weight:bold;">flashController/navigator/counter_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.370</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[0][A]</td>
<td>flashController/navigator/counter_17_s0/CLK</td>
</tr>
<tr>
<td>1.395</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C23[0][A]</td>
<td>flashController/navigator/counter_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.316%; route: 0.694, 50.684%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.316%; route: 0.694, 50.684%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.403</td>
</tr>
<tr>
<td class="label">From</td>
<td>flashController/navigator/counter_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/navigator/counter_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.378</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[0][A]</td>
<td>flashController/navigator/counter_26_s0/CLK</td>
</tr>
<tr>
<td>1.519</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R34C21[0][A]</td>
<td style=" font-weight:bold;">flashController/navigator/counter_26_s0/Q</td>
</tr>
<tr>
<td>1.525</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C21[0][A]</td>
<td>flashController/navigator/n2111_s17/I0</td>
</tr>
<tr>
<td>1.678</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C21[0][A]</td>
<td style=" background: #97FFFF;">flashController/navigator/n2111_s17/F</td>
</tr>
<tr>
<td>1.678</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C21[0][A]</td>
<td style=" font-weight:bold;">flashController/navigator/counter_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.378</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[0][A]</td>
<td>flashController/navigator/counter_26_s0/CLK</td>
</tr>
<tr>
<td>1.403</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C21[0][A]</td>
<td>flashController/navigator/counter_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.029%; route: 0.702, 50.971%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.029%; route: 0.702, 50.971%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>flashController/data_out_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>flashController/data_out_0_s0/CLK</td>
</tr>
<tr>
<td>1.516</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C23[0][A]</td>
<td style=" font-weight:bold;">flashController/data_out_0_s0/Q</td>
</tr>
<tr>
<td>1.523</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>flashController/n573_s15/I1</td>
</tr>
<tr>
<td>1.676</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td style=" background: #97FFFF;">flashController/n573_s15/F</td>
</tr>
<tr>
<td>1.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td style=" font-weight:bold;">flashController/data_out_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>flashController/data_out_0_s0/CLK</td>
</tr>
<tr>
<td>1.400</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>flashController/data_out_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.109%; route: 0.700, 50.891%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.109%; route: 0.700, 50.891%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.424</td>
</tr>
<tr>
<td class="label">From</td>
<td>flashController/data_out_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.399</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td>flashController/data_out_1_s0/CLK</td>
</tr>
<tr>
<td>1.540</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R22C21[0][A]</td>
<td style=" font-weight:bold;">flashController/data_out_1_s0/Q</td>
</tr>
<tr>
<td>1.546</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td>flashController/n572_s15/I1</td>
</tr>
<tr>
<td>1.699</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td style=" background: #97FFFF;">flashController/n572_s15/F</td>
</tr>
<tr>
<td>1.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td style=" font-weight:bold;">flashController/data_out_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.399</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td>flashController/data_out_1_s0/CLK</td>
</tr>
<tr>
<td>1.424</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C21[0][A]</td>
<td>flashController/data_out_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.293%; route: 0.723, 51.707%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.293%; route: 0.723, 51.707%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.545</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.102</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.356</td>
<td>1.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.739</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>3.632</td>
<td>0.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td>svo_hdmi_inst_1/n107_s1/I1</td>
</tr>
<tr>
<td>3.960</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>95</td>
<td>R12C12[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n107_s1/F</td>
</tr>
<tr>
<td>7.102</td>
<td>3.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.311</td>
<td>1.311</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.311</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.301</td>
<td>1.990</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.743</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>3.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
<tr>
<td>3.557</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.075</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.311</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.936, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 6.902%; route: 4.035, 85.038%; tC2Q: 0.382, 8.061%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.356</td>
<td>1.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.739</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>3.632</td>
<td>0.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td>svo_hdmi_inst_1/n107_s1/I1</td>
</tr>
<tr>
<td>3.960</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>95</td>
<td>R12C12[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n107_s1/F</td>
</tr>
<tr>
<td>7.096</td>
<td>3.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.311</td>
<td>1.311</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.311</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.301</td>
<td>1.990</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.743</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>3.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
<tr>
<td>3.557</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.075</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.311</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.936, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 6.910%; route: 4.030, 85.020%; tC2Q: 0.382, 8.070%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.504</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.061</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.356</td>
<td>1.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.739</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>3.632</td>
<td>0.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td>svo_hdmi_inst_1/n107_s1/I1</td>
</tr>
<tr>
<td>3.960</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>95</td>
<td>R12C12[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n107_s1/F</td>
</tr>
<tr>
<td>7.061</td>
<td>3.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.311</td>
<td>1.311</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.311</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.301</td>
<td>1.990</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.743</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>3.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
<tr>
<td>3.557</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.075</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.311</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.936, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 6.962%; route: 3.994, 84.908%; tC2Q: 0.382, 8.131%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.235</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.102</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.866</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.356</td>
<td>1.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.739</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>3.632</td>
<td>0.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td>svo_hdmi_inst_1/n107_s1/I1</td>
</tr>
<tr>
<td>3.960</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>95</td>
<td>R12C12[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n107_s1/F</td>
</tr>
<tr>
<td>7.102</td>
<td>3.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.623</td>
<td>2.623</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.623</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.613</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.054</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>5.019</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
<tr>
<td>4.866</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.075</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.623</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.936, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 6.902%; route: 4.035, 85.038%; tC2Q: 0.382, 8.061%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.866</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.356</td>
<td>1.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.739</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>3.632</td>
<td>0.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td>svo_hdmi_inst_1/n107_s1/I1</td>
</tr>
<tr>
<td>3.960</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>95</td>
<td>R12C12[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n107_s1/F</td>
</tr>
<tr>
<td>7.096</td>
<td>3.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.623</td>
<td>2.623</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.623</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.613</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.054</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>5.019</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
<tr>
<td>4.866</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.075</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.623</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.936, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 6.910%; route: 4.030, 85.020%; tC2Q: 0.382, 8.070%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.195</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.061</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.866</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.356</td>
<td>1.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.739</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>3.632</td>
<td>0.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td>svo_hdmi_inst_1/n107_s1/I1</td>
</tr>
<tr>
<td>3.960</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>95</td>
<td>R12C12[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n107_s1/F</td>
</tr>
<tr>
<td>7.061</td>
<td>3.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.623</td>
<td>2.623</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.623</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.613</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.054</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>5.019</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
<tr>
<td>4.866</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.075</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.623</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.936, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 6.962%; route: 3.994, 84.908%; tC2Q: 0.382, 8.131%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.886</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.631</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.999</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1889</td>
<td>R23C19[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>86.905</td>
<td>3.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.269</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td>usb/usb_host/ukp/bitadr_4_s3/CLK</td>
</tr>
<tr>
<td>87.234</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_4_s3</td>
</tr>
<tr>
<td>86.886</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C21[2][A]</td>
<td>usb/usb_host/ukp/bitadr_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.304</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.938%; route: 1.949, 74.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.907, 91.402%; tC2Q: 0.368, 8.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.941, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.886</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_6_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.631</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.999</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1889</td>
<td>R23C19[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>86.905</td>
<td>3.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_6_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.269</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[2][B]</td>
<td>usb/usb_host/ukp/bitadr_6_s4/CLK</td>
</tr>
<tr>
<td>87.234</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_6_s4</td>
</tr>
<tr>
<td>86.886</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C21[2][B]</td>
<td>usb/usb_host/ukp/bitadr_6_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.304</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.938%; route: 1.949, 74.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.907, 91.402%; tC2Q: 0.368, 8.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.941, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.631</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.999</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1889</td>
<td>R23C19[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>86.898</td>
<td>3.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.262</td>
<td>1.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td>usb/usb_host/ukp/pc_6_s1/CLK</td>
</tr>
<tr>
<td>87.227</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_6_s1</td>
</tr>
<tr>
<td>86.879</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C25[0][A]</td>
<td>usb/usb_host/ukp/pc_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.938%; route: 1.949, 74.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.899, 91.387%; tC2Q: 0.368, 8.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.934, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.908</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/ug_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.631</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.999</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1889</td>
<td>R23C19[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>86.924</td>
<td>3.925</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/ug_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.291</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>usb/usb_host/ukp/ug_s0/CLK</td>
</tr>
<tr>
<td>87.256</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/ug_s0</td>
</tr>
<tr>
<td>86.908</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>usb/usb_host/ukp/ug_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.326</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.938%; route: 1.949, 74.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.925, 91.439%; tC2Q: 0.368, 8.561%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.918</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.903</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/timing_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.631</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.999</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1889</td>
<td>R23C19[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>86.918</td>
<td>3.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[3][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/timing_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.286</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[3][A]</td>
<td>usb/usb_host/ukp/timing_0_s0/CLK</td>
</tr>
<tr>
<td>87.251</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/timing_0_s0</td>
</tr>
<tr>
<td>86.903</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C20[3][A]</td>
<td>usb/usb_host/ukp/timing_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.938%; route: 1.949, 74.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.919, 91.427%; tC2Q: 0.368, 8.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.918</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.903</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/timing_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.631</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.999</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1889</td>
<td>R23C19[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>86.918</td>
<td>3.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/timing_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.286</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[2][A]</td>
<td>usb/usb_host/ukp/timing_1_s0/CLK</td>
</tr>
<tr>
<td>87.251</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/timing_1_s0</td>
</tr>
<tr>
<td>86.903</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C20[2][A]</td>
<td>usb/usb_host/ukp/timing_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.938%; route: 1.949, 74.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.919, 91.427%; tC2Q: 0.368, 8.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.918</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.903</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/timing_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.631</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.999</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1889</td>
<td>R23C19[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>86.918</td>
<td>3.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[2][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/timing_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.286</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[2][B]</td>
<td>usb/usb_host/ukp/timing_2_s0/CLK</td>
</tr>
<tr>
<td>87.251</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/timing_2_s0</td>
</tr>
<tr>
<td>86.903</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C20[2][B]</td>
<td>usb/usb_host/ukp/timing_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.938%; route: 1.949, 74.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.919, 91.427%; tC2Q: 0.368, 8.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.631</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.999</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1889</td>
<td>R23C19[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>86.912</td>
<td>3.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C22[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.281</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C22[0][A]</td>
<td>usb/usb_host/ukp/bitadr_2_s1/CLK</td>
</tr>
<tr>
<td>87.246</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_2_s1</td>
</tr>
<tr>
<td>86.898</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C22[0][A]</td>
<td>usb/usb_host/ukp/bitadr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.938%; route: 1.949, 74.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.914, 91.416%; tC2Q: 0.368, 8.584%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.631</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.999</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1889</td>
<td>R23C19[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>86.912</td>
<td>3.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C22[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.281</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C22[2][A]</td>
<td>usb/usb_host/ukp/bitadr_5_s1/CLK</td>
</tr>
<tr>
<td>87.246</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_5_s1</td>
</tr>
<tr>
<td>86.898</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C22[2][A]</td>
<td>usb/usb_host/ukp/bitadr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.938%; route: 1.949, 74.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.914, 91.416%; tC2Q: 0.368, 8.584%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.631</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.999</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1889</td>
<td>R23C19[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>86.912</td>
<td>3.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.281</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[0][B]</td>
<td>usb/usb_host/ukp/pc_4_s1/CLK</td>
</tr>
<tr>
<td>87.246</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_4_s1</td>
</tr>
<tr>
<td>86.898</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C26[0][B]</td>
<td>usb/usb_host/ukp/pc_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.938%; route: 1.949, 74.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.914, 91.416%; tC2Q: 0.368, 8.584%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/cond_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.631</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.999</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1889</td>
<td>R23C19[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>86.912</td>
<td>3.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/cond_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.281</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C24[2][A]</td>
<td>usb/usb_host/ukp/cond_s0/CLK</td>
</tr>
<tr>
<td>87.246</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/cond_s0</td>
</tr>
<tr>
<td>86.898</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C24[2][A]</td>
<td>usb/usb_host/ukp/cond_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.938%; route: 1.949, 74.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.914, 91.416%; tC2Q: 0.368, 8.584%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.631</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.999</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1889</td>
<td>R23C19[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>86.905</td>
<td>3.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.278</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td>usb/usb_host/ukp/bitadr_1_s3/CLK</td>
</tr>
<tr>
<td>87.243</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_1_s3</td>
</tr>
<tr>
<td>86.896</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C20[1][A]</td>
<td>usb/usb_host/ukp/bitadr_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.314</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.938%; route: 1.949, 74.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.907, 91.402%; tC2Q: 0.368, 8.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.631</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.999</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1889</td>
<td>R23C19[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>86.905</td>
<td>3.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_3_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.278</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[2][A]</td>
<td>usb/usb_host/ukp/bitadr_3_s3/CLK</td>
</tr>
<tr>
<td>87.243</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_3_s3</td>
</tr>
<tr>
<td>86.896</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C20[2][A]</td>
<td>usb/usb_host/ukp/bitadr_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.314</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.938%; route: 1.949, 74.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.907, 91.402%; tC2Q: 0.368, 8.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/nak_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.631</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.999</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1889</td>
<td>R23C19[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>86.905</td>
<td>3.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/nak_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.278</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td>usb/usb_host/ukp/nak_s1/CLK</td>
</tr>
<tr>
<td>87.243</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/nak_s1</td>
</tr>
<tr>
<td>86.896</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C24[1][A]</td>
<td>usb/usb_host/ukp/nak_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.314</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.938%; route: 1.949, 74.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.907, 91.402%; tC2Q: 0.368, 8.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.631</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.999</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1889</td>
<td>R23C19[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>86.905</td>
<td>3.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.278</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td>usb/usb_host/ukp/pc_1_s1/CLK</td>
</tr>
<tr>
<td>87.243</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_1_s1</td>
</tr>
<tr>
<td>86.896</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C26[0][A]</td>
<td>usb/usb_host/ukp/pc_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.314</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.938%; route: 1.949, 74.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.907, 91.402%; tC2Q: 0.368, 8.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.631</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.999</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1889</td>
<td>R23C19[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>86.905</td>
<td>3.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[3][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.278</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[3][A]</td>
<td>usb/usb_host/ukp/pc_3_s1/CLK</td>
</tr>
<tr>
<td>87.243</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_3_s1</td>
</tr>
<tr>
<td>86.896</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C26[3][A]</td>
<td>usb/usb_host/ukp/pc_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.314</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.938%; route: 1.949, 74.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.907, 91.402%; tC2Q: 0.368, 8.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.244</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.061</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.305</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.356</td>
<td>1.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.739</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>3.632</td>
<td>0.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td>svo_hdmi_inst_1/n107_s1/I1</td>
</tr>
<tr>
<td>3.960</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>95</td>
<td>R12C12[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n107_s1/F</td>
</tr>
<tr>
<td>7.061</td>
<td>3.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.115</td>
<td>13.115</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.115</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.535</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>15.458</td>
<td>1.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/PCLK</td>
</tr>
<tr>
<td>15.305</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.115</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.936, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 6.962%; route: 3.994, 84.908%; tC2Q: 0.382, 8.131%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.923, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.356</td>
<td>1.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.739</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>3.632</td>
<td>0.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td>svo_hdmi_inst_1/n107_s1/I1</td>
</tr>
<tr>
<td>3.960</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>95</td>
<td>R12C12[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n107_s1/F</td>
</tr>
<tr>
<td>7.096</td>
<td>3.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.115</td>
<td>13.115</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.115</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.535</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>15.495</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/PCLK</td>
</tr>
<tr>
<td>15.342</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.115</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.936, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 6.910%; route: 4.030, 85.020%; tC2Q: 0.382, 8.070%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.102</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.357</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.356</td>
<td>1.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.739</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>3.632</td>
<td>0.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td>svo_hdmi_inst_1/n107_s1/I1</td>
</tr>
<tr>
<td>3.960</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>95</td>
<td>R12C12[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n107_s1/F</td>
</tr>
<tr>
<td>7.102</td>
<td>3.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.115</td>
<td>13.115</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.115</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.535</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>15.510</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/PCLK</td>
</tr>
<tr>
<td>15.357</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.115</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.936, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 6.902%; route: 4.035, 85.038%; tC2Q: 0.382, 8.061%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.975, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>503.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.691</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/connected_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.533</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1889</td>
<td>R23C19[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>503.160</td>
<td>1.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C23[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/connected_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.709</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C23[2][A]</td>
<td>usb/usb_host/ukp/connected_s3/CLK</td>
</tr>
<tr>
<td>502.744</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/connected_s3</td>
</tr>
<tr>
<td>502.691</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C23[2][A]</td>
<td>usb/usb_host/ukp/connected_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.320</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.632%; route: 0.714, 51.368%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 91.869%; tC2Q: 0.144, 8.131%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>503.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.691</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.533</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1889</td>
<td>R23C19[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>503.160</td>
<td>1.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[2][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.709</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[2][B]</td>
<td>usb/usb_host/ukp/pc_9_s1/CLK</td>
</tr>
<tr>
<td>502.744</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_9_s1</td>
</tr>
<tr>
<td>502.691</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C27[2][B]</td>
<td>usb/usb_host/ukp/pc_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.320</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.632%; route: 0.714, 51.368%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 91.869%; tC2Q: 0.144, 8.131%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>503.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.691</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.533</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1889</td>
<td>R23C19[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>503.160</td>
<td>1.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C23[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/state_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.709</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C23[0][A]</td>
<td>usb/usb_host/ukp/state_0_s0/CLK</td>
</tr>
<tr>
<td>502.744</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/state_0_s0</td>
</tr>
<tr>
<td>502.691</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C23[0][A]</td>
<td>usb/usb_host/ukp/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.320</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.632%; route: 0.714, 51.368%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 91.869%; tC2Q: 0.144, 8.131%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>503.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.686</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/inst_ready_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.533</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1889</td>
<td>R23C19[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>503.155</td>
<td>1.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/inst_ready_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.704</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>usb/usb_host/ukp/inst_ready_s5/CLK</td>
</tr>
<tr>
<td>502.739</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/inst_ready_s5</td>
</tr>
<tr>
<td>502.686</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>usb/usb_host/ukp/inst_ready_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.315</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.632%; route: 0.714, 51.368%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.622, 91.846%; tC2Q: 0.144, 8.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.710, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>503.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.686</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.533</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1889</td>
<td>R23C19[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>503.155</td>
<td>1.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.704</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[1][B]</td>
<td>usb/usb_host/ukp/pc_0_s1/CLK</td>
</tr>
<tr>
<td>502.739</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_0_s1</td>
</tr>
<tr>
<td>502.686</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C27[1][B]</td>
<td>usb/usb_host/ukp/pc_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.315</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.632%; route: 0.714, 51.368%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.622, 91.846%; tC2Q: 0.144, 8.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.710, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>503.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.686</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.533</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1889</td>
<td>R23C19[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>503.155</td>
<td>1.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/state_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.704</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[0][A]</td>
<td>usb/usb_host/ukp/state_2_s0/CLK</td>
</tr>
<tr>
<td>502.739</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/state_2_s0</td>
</tr>
<tr>
<td>502.686</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C23[0][A]</td>
<td>usb/usb_host/ukp/state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.315</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.632%; route: 0.714, 51.368%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.622, 91.846%; tC2Q: 0.144, 8.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.710, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>503.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.533</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1889</td>
<td>R23C19[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>503.165</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C23[2][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.711</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C23[2][B]</td>
<td>usb/usb_host/ukp/bitadr_0_s3/CLK</td>
</tr>
<tr>
<td>502.746</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_0_s3</td>
</tr>
<tr>
<td>502.693</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C23[2][B]</td>
<td>usb/usb_host/ukp/bitadr_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.632%; route: 0.714, 51.368%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.632, 91.892%; tC2Q: 0.144, 8.108%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>503.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/mbit_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.533</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1889</td>
<td>R23C19[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>503.165</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C23[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/mbit_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.711</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C23[0][B]</td>
<td>usb/usb_host/ukp/mbit_0_s1/CLK</td>
</tr>
<tr>
<td>502.746</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/mbit_0_s1</td>
</tr>
<tr>
<td>502.693</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C23[0][B]</td>
<td>usb/usb_host/ukp/mbit_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.632%; route: 0.714, 51.368%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.632, 91.892%; tC2Q: 0.144, 8.108%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>503.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.533</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1889</td>
<td>R23C19[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>503.165</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.711</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27[1][B]</td>
<td>usb/usb_host/ukp/pc_2_s1/CLK</td>
</tr>
<tr>
<td>502.746</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_2_s1</td>
</tr>
<tr>
<td>502.693</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C27[1][B]</td>
<td>usb/usb_host/ukp/pc_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.632%; route: 0.714, 51.368%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.632, 91.892%; tC2Q: 0.144, 8.108%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>503.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.533</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1889</td>
<td>R23C19[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>503.160</td>
<td>1.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.705</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td>usb/usb_host/ukp/bitadr_1_s3/CLK</td>
</tr>
<tr>
<td>502.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_1_s3</td>
</tr>
<tr>
<td>502.687</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C20[1][A]</td>
<td>usb/usb_host/ukp/bitadr_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.632%; route: 0.714, 51.368%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 91.869%; tC2Q: 0.144, 8.131%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>503.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.533</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1889</td>
<td>R23C19[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>503.160</td>
<td>1.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_3_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.705</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[2][A]</td>
<td>usb/usb_host/ukp/bitadr_3_s3/CLK</td>
</tr>
<tr>
<td>502.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_3_s3</td>
</tr>
<tr>
<td>502.687</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C20[2][A]</td>
<td>usb/usb_host/ukp/bitadr_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.632%; route: 0.714, 51.368%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 91.869%; tC2Q: 0.144, 8.131%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>503.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/nak_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.533</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1889</td>
<td>R23C19[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>503.160</td>
<td>1.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/nak_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.705</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td>usb/usb_host/ukp/nak_s1/CLK</td>
</tr>
<tr>
<td>502.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/nak_s1</td>
</tr>
<tr>
<td>502.687</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C24[1][A]</td>
<td>usb/usb_host/ukp/nak_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.632%; route: 0.714, 51.368%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 91.869%; tC2Q: 0.144, 8.131%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>503.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.533</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1889</td>
<td>R23C19[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>503.160</td>
<td>1.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.705</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td>usb/usb_host/ukp/pc_1_s1/CLK</td>
</tr>
<tr>
<td>502.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_1_s1</td>
</tr>
<tr>
<td>502.687</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C26[0][A]</td>
<td>usb/usb_host/ukp/pc_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.632%; route: 0.714, 51.368%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 91.869%; tC2Q: 0.144, 8.131%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>503.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.533</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1889</td>
<td>R23C19[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>503.160</td>
<td>1.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[3][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.705</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[3][A]</td>
<td>usb/usb_host/ukp/pc_3_s1/CLK</td>
</tr>
<tr>
<td>502.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_3_s1</td>
</tr>
<tr>
<td>502.687</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C26[3][A]</td>
<td>usb/usb_host/ukp/pc_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.632%; route: 0.714, 51.368%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 91.869%; tC2Q: 0.144, 8.131%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>503.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.533</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1889</td>
<td>R23C19[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>503.160</td>
<td>1.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.705</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[1][A]</td>
<td>usb/usb_host/ukp/pc_5_s1/CLK</td>
</tr>
<tr>
<td>502.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_5_s1</td>
</tr>
<tr>
<td>502.687</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C26[1][A]</td>
<td>usb/usb_host/ukp/pc_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.632%; route: 0.714, 51.368%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 91.869%; tC2Q: 0.144, 8.131%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>503.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.533</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1889</td>
<td>R23C19[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>503.160</td>
<td>1.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.705</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td>usb/usb_host/ukp/pc_7_s1/CLK</td>
</tr>
<tr>
<td>502.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_7_s1</td>
</tr>
<tr>
<td>502.687</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C26[1][B]</td>
<td>usb/usb_host/ukp/pc_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.632%; route: 0.714, 51.368%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 91.869%; tC2Q: 0.144, 8.131%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>503.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.533</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1889</td>
<td>R23C19[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>503.160</td>
<td>1.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.705</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[2][A]</td>
<td>usb/usb_host/ukp/pc_8_s1/CLK</td>
</tr>
<tr>
<td>502.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_8_s1</td>
</tr>
<tr>
<td>502.687</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C26[2][A]</td>
<td>usb/usb_host/ukp/pc_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.632%; route: 0.714, 51.368%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 91.869%; tC2Q: 0.144, 8.131%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>503.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.533</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1889</td>
<td>R23C19[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>503.155</td>
<td>1.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/state_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.700</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td>usb/usb_host/ukp/state_1_s0/CLK</td>
</tr>
<tr>
<td>502.735</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/state_1_s0</td>
</tr>
<tr>
<td>502.682</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C24[0][A]</td>
<td>usb/usb_host/ukp/state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.632%; route: 0.714, 51.368%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.622, 91.846%; tC2Q: 0.144, 8.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.706, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>503.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.533</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1889</td>
<td>R23C19[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>503.155</td>
<td>1.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/state_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.700</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[0][B]</td>
<td>usb/usb_host/ukp/state_3_s0/CLK</td>
</tr>
<tr>
<td>502.735</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/state_3_s0</td>
</tr>
<tr>
<td>502.682</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C24[0][B]</td>
<td>usb/usb_host/ukp/state_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.632%; route: 0.714, 51.368%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.622, 91.846%; tC2Q: 0.144, 8.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.706, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>503.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.689</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.533</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1889</td>
<td>R23C19[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>503.165</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C22[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.707</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C22[0][A]</td>
<td>usb/usb_host/ukp/bitadr_2_s1/CLK</td>
</tr>
<tr>
<td>502.742</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_2_s1</td>
</tr>
<tr>
<td>502.689</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C22[0][A]</td>
<td>usb/usb_host/ukp/bitadr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.318</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.632%; route: 0.714, 51.368%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.632, 91.892%; tC2Q: 0.144, 8.108%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>503.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.689</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.533</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1889</td>
<td>R23C19[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>503.165</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C22[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.707</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C22[2][A]</td>
<td>usb/usb_host/ukp/bitadr_5_s1/CLK</td>
</tr>
<tr>
<td>502.742</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_5_s1</td>
</tr>
<tr>
<td>502.689</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C22[2][A]</td>
<td>usb/usb_host/ukp/bitadr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.318</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.632%; route: 0.714, 51.368%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.632, 91.892%; tC2Q: 0.144, 8.108%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>503.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.689</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.533</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1889</td>
<td>R23C19[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>503.165</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.707</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[0][B]</td>
<td>usb/usb_host/ukp/pc_4_s1/CLK</td>
</tr>
<tr>
<td>502.742</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_4_s1</td>
</tr>
<tr>
<td>502.689</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C26[0][B]</td>
<td>usb/usb_host/ukp/pc_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.318</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.632%; route: 0.714, 51.368%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.632, 91.892%; tC2Q: 0.144, 8.108%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>503.172</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.696</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/ug_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.533</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1889</td>
<td>R23C19[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>503.172</td>
<td>1.639</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/ug_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.714</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>usb/usb_host/ukp/ug_s0/CLK</td>
</tr>
<tr>
<td>502.749</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/ug_s0</td>
</tr>
<tr>
<td>502.696</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>usb/usb_host/ukp/ug_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.632%; route: 0.714, 51.368%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.639, 91.924%; tC2Q: 0.144, 8.076%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>503.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.692</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/timing_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.533</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1889</td>
<td>R23C19[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>503.168</td>
<td>1.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[3][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/timing_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.711</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[3][A]</td>
<td>usb/usb_host/ukp/timing_0_s0/CLK</td>
</tr>
<tr>
<td>502.746</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/timing_0_s0</td>
</tr>
<tr>
<td>502.693</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C20[3][A]</td>
<td>usb/usb_host/ukp/timing_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.632%; route: 0.714, 51.368%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.635, 91.908%; tC2Q: 0.144, 8.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>503.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.692</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/timing_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.533</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1889</td>
<td>R23C19[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>503.168</td>
<td>1.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/timing_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.711</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[2][A]</td>
<td>usb/usb_host/ukp/timing_1_s0/CLK</td>
</tr>
<tr>
<td>502.746</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/timing_1_s0</td>
</tr>
<tr>
<td>502.693</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C20[2][A]</td>
<td>usb/usb_host/ukp/timing_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.632%; route: 0.714, 51.368%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.635, 91.908%; tC2Q: 0.144, 8.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.328</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>svo_hdmi_inst_1/svo_tcard/text_Buffer/dpx9b_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.977</td>
<td>0.420</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.903</td>
<td>1.925</td>
<td>tNET</td>
<td>FF</td>
<td>svo_hdmi_inst_1/svo_tcard/text_Buffer/dpx9b_inst_0/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.115</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.115</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.535</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.231</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>svo_hdmi_inst_1/svo_tcard/text_Buffer/dpx9b_inst_0/CLKB</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.329</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.329</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>svo_hdmi_inst_1/svo_tcard/text_Buffer/dpx9b_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.349</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>svo_hdmi_inst_1/svo_tcard/text_Buffer/dpx9b_inst_0/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.977</td>
<td>0.420</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.678</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>svo_hdmi_inst_1/svo_tcard/text_Buffer/dpx9b_inst_0/CLKB</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.333</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.333</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>svo_hdmi_inst_1/svo_tcard/attributes_Buffer/dpx9b_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.977</td>
<td>0.420</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.893</td>
<td>1.916</td>
<td>tNET</td>
<td>FF</td>
<td>svo_hdmi_inst_1/svo_tcard/attributes_Buffer/dpx9b_inst_0/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.115</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.115</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.535</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.227</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>svo_hdmi_inst_1/svo_tcard/attributes_Buffer/dpx9b_inst_0/CLKB</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.334</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.334</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>svo_hdmi_inst_1/svo_tcard/attributes_Buffer/dpx9b_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.340</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>svo_hdmi_inst_1/svo_tcard/attributes_Buffer/dpx9b_inst_0/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.977</td>
<td>0.420</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.674</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>svo_hdmi_inst_1/svo_tcard/attributes_Buffer/dpx9b_inst_0/CLKB</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.061</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.311</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>svo_hdmi_inst_1/svo_tmds_0/cnt_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.977</td>
<td>0.420</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.948</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>svo_hdmi_inst_1/svo_tmds_0/cnt_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.115</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.115</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.535</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.259</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>svo_hdmi_inst_1/svo_tmds_0/cnt_4_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.061</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.311</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>svo_hdmi_inst_1/svo_tmds_1/cnt_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.977</td>
<td>0.420</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.948</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>svo_hdmi_inst_1/svo_tmds_1/cnt_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.115</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.115</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.535</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.259</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>svo_hdmi_inst_1/svo_tmds_1/cnt_6_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.061</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.311</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>svo_hdmi_inst_1/svo_tmds_1/cnt_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.977</td>
<td>0.420</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.948</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>svo_hdmi_inst_1/svo_tmds_1/cnt_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.115</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.115</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.535</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.259</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>svo_hdmi_inst_1/svo_tmds_1/cnt_3_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.061</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.311</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>svo_hdmi_inst_1/svo_tcard/x_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.977</td>
<td>0.420</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.948</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>svo_hdmi_inst_1/svo_tcard/x_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.115</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.115</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.535</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.259</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>svo_hdmi_inst_1/svo_tcard/x_6_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.061</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.311</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>svo_hdmi_inst_1/svo_tcard/x_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.977</td>
<td>0.420</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.948</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>svo_hdmi_inst_1/svo_tcard/x_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.115</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.115</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.535</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.259</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>svo_hdmi_inst_1/svo_tcard/x_3_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.061</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.311</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>svo_hdmi_inst_1/svo_tcard/x_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.977</td>
<td>0.420</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.948</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>svo_hdmi_inst_1/svo_tcard/x_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.115</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.115</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.535</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.259</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>svo_hdmi_inst_1/svo_tcard/x_2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2079</td>
<td>clk_d</td>
<td>-7.244</td>
<td>1.985</td>
</tr>
<tr>
<td>1889</td>
<td>reset</td>
<td>-2.082</td>
<td>4.243</td>
</tr>
<tr>
<td>539</td>
<td>clk_p</td>
<td>-7.013</td>
<td>2.130</td>
</tr>
<tr>
<td>519</td>
<td>imm_j[11]</td>
<td>10.847</td>
<td>4.481</td>
</tr>
<tr>
<td>517</td>
<td>imm_j[15]</td>
<td>10.014</td>
<td>3.541</td>
</tr>
<tr>
<td>313</td>
<td>clk_usb</td>
<td>-0.897</td>
<td>1.975</td>
</tr>
<tr>
<td>273</td>
<td>EXMEM_ALUOut_31_11</td>
<td>13.337</td>
<td>2.179</td>
</tr>
<tr>
<td>261</td>
<td>imm_j[1]</td>
<td>10.894</td>
<td>4.026</td>
</tr>
<tr>
<td>261</td>
<td>imm_j[16]</td>
<td>10.687</td>
<td>4.295</td>
</tr>
<tr>
<td>234</td>
<td>dataOutTxt[2]</td>
<td>-6.227</td>
<td>2.509</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R25C9</td>
<td>69.44%</td>
</tr>
<tr>
<td>R22C11</td>
<td>68.06%</td>
</tr>
<tr>
<td>R24C10</td>
<td>68.06%</td>
</tr>
<tr>
<td>R27C7</td>
<td>66.67%</td>
</tr>
<tr>
<td>R28C14</td>
<td>66.67%</td>
</tr>
<tr>
<td>R24C32</td>
<td>66.67%</td>
</tr>
<tr>
<td>R16C33</td>
<td>66.67%</td>
</tr>
<tr>
<td>R23C35</td>
<td>66.67%</td>
</tr>
<tr>
<td>R23C37</td>
<td>66.67%</td>
</tr>
<tr>
<td>R15C33</td>
<td>65.28%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
